--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx150,fgg484,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - hi_in<0> does not clock data to hi_out<1>
WARNING:Timing:3225 - Timing constraint COMP "hi_out<1>" OFFSET = OUT 11.93 ns 
   AFTER COMP "hi_in<0>" "RISING"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X58Y46.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.489ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.119 - 0.126)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y46.AQ      Tcko                  0.430   okHI/rst3
                                                       okHI/flop3
    SLICE_X58Y46.AX      net (fanout=2)        0.945   okHI/rst3
    SLICE_X58Y46.CLK     Tdick                 0.114   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      1.489ns (0.544ns logic, 0.945ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X59Y46.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.765ns (Levels of Logic = 0)
  Clock Path Skew:      0.696ns (1.029 - 0.333)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y36.DQ      Tcko                  0.430   okHI/rst2
                                                       okHI/flop2
    SLICE_X59Y46.AX      net (fanout=2)        1.221   okHI/rst2
    SLICE_X59Y46.CLK     Tdick                 0.114   okHI/rst3
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.765ns (0.544ns logic, 1.221ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X63Y36.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          20.830ns
  Data Path Delay:      0.993ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (0.536 - 0.550)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y35.DQ      Tcko                  0.430   okHI/rst1
                                                       okHI/flop1
    SLICE_X63Y36.DX      net (fanout=1)        0.449   okHI/rst1
    SLICE_X63Y36.CLK     Tdick                 0.114   okHI/rst2
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      0.993ns (0.544ns logic, 0.449ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X59Y46.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.864ns (Levels of Logic = 0)
  Clock Path Skew:      0.456ns (0.567 - 0.111)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y36.DQ      Tcko                  0.198   okHI/rst2
                                                       okHI/flop2
    SLICE_X59Y46.AX      net (fanout=2)        0.607   okHI/rst2
    SLICE_X59Y46.CLK     Tckdi       (-Th)    -0.059   okHI/rst3
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.864ns (0.257ns logic, 0.607ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X63Y36.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.449ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.250 - 0.220)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y35.DQ      Tcko                  0.198   okHI/rst1
                                                       okHI/flop1
    SLICE_X63Y36.DX      net (fanout=1)        0.192   okHI/rst1
    SLICE_X63Y36.CLK     Tckdi       (-Th)    -0.059   okHI/rst2
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      0.449ns (0.257ns logic, 0.192ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X58Y46.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.710ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.710ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y46.AQ      Tcko                  0.198   okHI/rst3
                                                       okHI/flop3
    SLICE_X58Y46.AX      net (fanout=2)        0.464   okHI/rst3
    SLICE_X58Y46.CLK     Tckdi       (-Th)    -0.048   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      0.710ns (0.246ns logic, 0.464ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.830ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" 
TS_okHostClk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1984522637 paths analyzed, 26940 endpoints analyzed, 40 failing endpoints
 40 timing errors detected. (40 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  23.040ns.
--------------------------------------------------------------------------------

Paths for end point ep20/wirehold_11 (SLICE_X74Y85.DX), 130885227 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/Mmult_interimresult (DSP)
  Destination:          ep20/wirehold_11 (FF)
  Requirement:          20.830ns
  Data Path Delay:      22.913ns (Levels of Logic = 12)
  Clock Path Skew:      0.008ns (0.870 - 0.862)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/Mmult_interimresult to ep20/wirehold_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y7.M13       Tdspcko_M_B0REG       4.371   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/Mmult_interimresult
                                                       theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/Mmult_interimresult
    SLICE_X96Y29.C3      net (fanout=1)        1.290   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/interimresult<13>
    SLICE_X96Y29.C       Tilo                  0.235   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>3
                                                       theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>3
    SLICE_X96Y30.A2      net (fanout=2)        0.685   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>2
    SLICE_X96Y30.A       Tilo                  0.235   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>4
                                                       theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>7_1
    SLICE_X92Y37.B4      net (fanout=7)        1.132   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>7
    SLICE_X92Y37.DMUX    Topbd                 0.644   theBigOne/ADDERTREE_INTERNAL_Madd54_cy<3>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd54_lut<1>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd54_cy<3>
    SLICE_X84Y46.D4      net (fanout=1)        1.406   theBigOne/ADDERTREE_INTERNAL_Madd_354
    SLICE_X84Y46.DMUX    Tilo                  0.326   theBigOne/ADDERTREE_INTERNAL_Madd_355
                                                       theBigOne/ADDERTREE_INTERNAL_Madd553
    SLICE_X84Y47.A2      net (fanout=2)        0.730   theBigOne/ADDERTREE_INTERNAL_Madd554
    SLICE_X84Y47.CQ      Tad_logic             1.111   theBigOne/ADDERTREE_INTERNAL_Madd_755
                                                       theBigOne/ADDERTREE_INTERNAL_Madd55_lut<0>4
                                                       theBigOne/ADDERTREE_INTERNAL_Madd55_cy<0>_6
                                                       theBigOne/ADDERTREE_INTERNAL_Madd_655_rt
    SLICE_X74Y50.C6      net (fanout=2)        1.074   theBigOne/ADDERTREE_INTERNAL_Madd_655
    SLICE_X74Y50.CMUX    Topcc                 0.469   theBigOne/ADDERTREE_INTERNAL_Madd59_cy<7>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd59_lut<6>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd59_cy<7>
    SLICE_X76Y76.C3      net (fanout=1)        2.256   theBigOne/ADDERTREE_INTERNAL_Madd_659
    SLICE_X76Y76.CMUX    Tilo                  0.326   theBigOne/ADDERTREE_INTERNAL_Madd_760
                                                       theBigOne/ADDERTREE_INTERNAL_Madd606
    SLICE_X76Y76.DX      net (fanout=2)        0.706   theBigOne/ADDERTREE_INTERNAL_Madd606
    SLICE_X76Y76.COUT    Tdxcy                 0.109   theBigOne/ADDERTREE_INTERNAL_Madd_760
                                                       theBigOne/ADDERTREE_INTERNAL_Madd60_cy<0>_6
    SLICE_X76Y77.CIN     net (fanout=1)        0.003   theBigOne/ADDERTREE_INTERNAL_Madd60_cy<0>7
    SLICE_X76Y77.AQ      Tito_logic            0.698   theBigOne/ADDERTREE_INTERNAL_Madd_1162
                                                       theBigOne/ADDERTREE_INTERNAL_Madd60_cy<0>_10
                                                       theBigOne/ADDERTREE_INTERNAL_Madd_860_rt
    SLICE_X76Y84.A4      net (fanout=1)        0.945   theBigOne/ADDERTREE_INTERNAL_Madd_860
    SLICE_X76Y84.BMUX    Topab                 0.532   theBigOne/ADDERTREE_INTERNAL_Madd61_cy<11>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd61_lut<8>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd61_cy<11>
    SLICE_X74Y90.B3      net (fanout=1)        1.100   theBigOne/ADDERTREE_INTERNAL_Madd_961
    SLICE_X74Y90.BMUX    Tilo                  0.298   finalSum<11>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd629
    SLICE_X74Y90.C5      net (fanout=2)        0.455   theBigOne/ADDERTREE_INTERNAL_Madd629
    SLICE_X74Y90.DQ      Tad_logic             0.967   finalSum<11>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd62_lut<0>10
                                                       theBigOne/ADDERTREE_INTERNAL_Madd62_cy<0>_10
                                                       finalSum<11>_rt
    SLICE_X74Y85.DX      net (fanout=1)        0.696   finalSum<11>
    SLICE_X74Y85.CLK     Tdick                 0.114   ep20/wirehold<11>
                                                       ep20/wirehold_11
    -------------------------------------------------  ---------------------------
    Total                                     22.913ns (10.435ns logic, 12.478ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/Mmult_interimresult (DSP)
  Destination:          ep20/wirehold_11 (FF)
  Requirement:          20.830ns
  Data Path Delay:      22.903ns (Levels of Logic = 13)
  Clock Path Skew:      0.008ns (0.870 - 0.862)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/Mmult_interimresult to ep20/wirehold_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y7.M13       Tdspcko_M_B0REG       4.371   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/Mmult_interimresult
                                                       theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/Mmult_interimresult
    SLICE_X96Y29.C3      net (fanout=1)        1.290   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/interimresult<13>
    SLICE_X96Y29.C       Tilo                  0.235   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>3
                                                       theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>3
    SLICE_X96Y30.A2      net (fanout=2)        0.685   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>2
    SLICE_X96Y30.A       Tilo                  0.235   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>4
                                                       theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>7_1
    SLICE_X92Y37.B4      net (fanout=7)        1.132   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>7
    SLICE_X92Y37.CMUX    Topbc                 0.613   theBigOne/ADDERTREE_INTERNAL_Madd54_cy<3>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd54_lut<1>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd54_cy<3>
    SLICE_X84Y46.C1      net (fanout=1)        1.637   theBigOne/ADDERTREE_INTERNAL_Madd_254
    SLICE_X84Y46.CMUX    Tilo                  0.326   theBigOne/ADDERTREE_INTERNAL_Madd_355
                                                       theBigOne/ADDERTREE_INTERNAL_Madd552
    SLICE_X84Y46.DX      net (fanout=2)        0.706   theBigOne/ADDERTREE_INTERNAL_Madd553
    SLICE_X84Y46.COUT    Tdxcy                 0.109   theBigOne/ADDERTREE_INTERNAL_Madd_355
                                                       theBigOne/ADDERTREE_INTERNAL_Madd55_cy<0>_2
    SLICE_X84Y47.CIN     net (fanout=1)        0.003   theBigOne/ADDERTREE_INTERNAL_Madd55_cy<0>3
    SLICE_X84Y47.AQ      Tito_logic            0.698   theBigOne/ADDERTREE_INTERNAL_Madd_755
                                                       theBigOne/ADDERTREE_INTERNAL_Madd55_cy<0>_6
                                                       theBigOne/ADDERTREE_INTERNAL_Madd_455_rt
    SLICE_X74Y50.A4      net (fanout=2)        1.022   theBigOne/ADDERTREE_INTERNAL_Madd_455
    SLICE_X74Y50.CMUX    Topac                 0.636   theBigOne/ADDERTREE_INTERNAL_Madd59_cy<7>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd59_lut<4>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd59_cy<7>
    SLICE_X76Y76.C3      net (fanout=1)        2.256   theBigOne/ADDERTREE_INTERNAL_Madd_659
    SLICE_X76Y76.CMUX    Tilo                  0.326   theBigOne/ADDERTREE_INTERNAL_Madd_760
                                                       theBigOne/ADDERTREE_INTERNAL_Madd606
    SLICE_X76Y76.DX      net (fanout=2)        0.706   theBigOne/ADDERTREE_INTERNAL_Madd606
    SLICE_X76Y76.COUT    Tdxcy                 0.109   theBigOne/ADDERTREE_INTERNAL_Madd_760
                                                       theBigOne/ADDERTREE_INTERNAL_Madd60_cy<0>_6
    SLICE_X76Y77.CIN     net (fanout=1)        0.003   theBigOne/ADDERTREE_INTERNAL_Madd60_cy<0>7
    SLICE_X76Y77.AQ      Tito_logic            0.698   theBigOne/ADDERTREE_INTERNAL_Madd_1162
                                                       theBigOne/ADDERTREE_INTERNAL_Madd60_cy<0>_10
                                                       theBigOne/ADDERTREE_INTERNAL_Madd_860_rt
    SLICE_X76Y84.A4      net (fanout=1)        0.945   theBigOne/ADDERTREE_INTERNAL_Madd_860
    SLICE_X76Y84.BMUX    Topab                 0.532   theBigOne/ADDERTREE_INTERNAL_Madd61_cy<11>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd61_lut<8>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd61_cy<11>
    SLICE_X74Y90.B3      net (fanout=1)        1.100   theBigOne/ADDERTREE_INTERNAL_Madd_961
    SLICE_X74Y90.BMUX    Tilo                  0.298   finalSum<11>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd629
    SLICE_X74Y90.C5      net (fanout=2)        0.455   theBigOne/ADDERTREE_INTERNAL_Madd629
    SLICE_X74Y90.DQ      Tad_logic             0.967   finalSum<11>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd62_lut<0>10
                                                       theBigOne/ADDERTREE_INTERNAL_Madd62_cy<0>_10
                                                       finalSum<11>_rt
    SLICE_X74Y85.DX      net (fanout=1)        0.696   finalSum<11>
    SLICE_X74Y85.CLK     Tdick                 0.114   ep20/wirehold<11>
                                                       ep20/wirehold_11
    -------------------------------------------------  ---------------------------
    Total                                     22.903ns (10.267ns logic, 12.636ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/Mmult_interimresult (DSP)
  Destination:          ep20/wirehold_11 (FF)
  Requirement:          20.830ns
  Data Path Delay:      22.872ns (Levels of Logic = 12)
  Clock Path Skew:      0.008ns (0.870 - 0.862)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/Mmult_interimresult to ep20/wirehold_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y7.M13       Tdspcko_M_B0REG       4.371   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/Mmult_interimresult
                                                       theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/Mmult_interimresult
    SLICE_X96Y29.C3      net (fanout=1)        1.290   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/interimresult<13>
    SLICE_X96Y29.C       Tilo                  0.235   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>3
                                                       theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>3
    SLICE_X96Y30.A2      net (fanout=2)        0.685   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>2
    SLICE_X96Y30.A       Tilo                  0.235   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>4
                                                       theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>7_1
    SLICE_X92Y37.A3      net (fanout=7)        1.066   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>7
    SLICE_X92Y37.DMUX    Topad                 0.669   theBigOne/ADDERTREE_INTERNAL_Madd54_cy<3>
                                                       theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/Mmux_result16
                                                       theBigOne/ADDERTREE_INTERNAL_Madd54_cy<3>
    SLICE_X84Y46.D4      net (fanout=1)        1.406   theBigOne/ADDERTREE_INTERNAL_Madd_354
    SLICE_X84Y46.DMUX    Tilo                  0.326   theBigOne/ADDERTREE_INTERNAL_Madd_355
                                                       theBigOne/ADDERTREE_INTERNAL_Madd553
    SLICE_X84Y47.A2      net (fanout=2)        0.730   theBigOne/ADDERTREE_INTERNAL_Madd554
    SLICE_X84Y47.CQ      Tad_logic             1.111   theBigOne/ADDERTREE_INTERNAL_Madd_755
                                                       theBigOne/ADDERTREE_INTERNAL_Madd55_lut<0>4
                                                       theBigOne/ADDERTREE_INTERNAL_Madd55_cy<0>_6
                                                       theBigOne/ADDERTREE_INTERNAL_Madd_655_rt
    SLICE_X74Y50.C6      net (fanout=2)        1.074   theBigOne/ADDERTREE_INTERNAL_Madd_655
    SLICE_X74Y50.CMUX    Topcc                 0.469   theBigOne/ADDERTREE_INTERNAL_Madd59_cy<7>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd59_lut<6>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd59_cy<7>
    SLICE_X76Y76.C3      net (fanout=1)        2.256   theBigOne/ADDERTREE_INTERNAL_Madd_659
    SLICE_X76Y76.CMUX    Tilo                  0.326   theBigOne/ADDERTREE_INTERNAL_Madd_760
                                                       theBigOne/ADDERTREE_INTERNAL_Madd606
    SLICE_X76Y76.DX      net (fanout=2)        0.706   theBigOne/ADDERTREE_INTERNAL_Madd606
    SLICE_X76Y76.COUT    Tdxcy                 0.109   theBigOne/ADDERTREE_INTERNAL_Madd_760
                                                       theBigOne/ADDERTREE_INTERNAL_Madd60_cy<0>_6
    SLICE_X76Y77.CIN     net (fanout=1)        0.003   theBigOne/ADDERTREE_INTERNAL_Madd60_cy<0>7
    SLICE_X76Y77.AQ      Tito_logic            0.698   theBigOne/ADDERTREE_INTERNAL_Madd_1162
                                                       theBigOne/ADDERTREE_INTERNAL_Madd60_cy<0>_10
                                                       theBigOne/ADDERTREE_INTERNAL_Madd_860_rt
    SLICE_X76Y84.A4      net (fanout=1)        0.945   theBigOne/ADDERTREE_INTERNAL_Madd_860
    SLICE_X76Y84.BMUX    Topab                 0.532   theBigOne/ADDERTREE_INTERNAL_Madd61_cy<11>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd61_lut<8>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd61_cy<11>
    SLICE_X74Y90.B3      net (fanout=1)        1.100   theBigOne/ADDERTREE_INTERNAL_Madd_961
    SLICE_X74Y90.BMUX    Tilo                  0.298   finalSum<11>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd629
    SLICE_X74Y90.C5      net (fanout=2)        0.455   theBigOne/ADDERTREE_INTERNAL_Madd629
    SLICE_X74Y90.DQ      Tad_logic             0.967   finalSum<11>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd62_lut<0>10
                                                       theBigOne/ADDERTREE_INTERNAL_Madd62_cy<0>_10
                                                       finalSum<11>_rt
    SLICE_X74Y85.DX      net (fanout=1)        0.696   finalSum<11>
    SLICE_X74Y85.CLK     Tdick                 0.114   ep20/wirehold<11>
                                                       ep20/wirehold_11
    -------------------------------------------------  ---------------------------
    Total                                     22.872ns (10.460ns logic, 12.412ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point ep20/wirehold_10 (SLICE_X74Y85.CX), 79859439 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/Mmult_interimresult (DSP)
  Destination:          ep20/wirehold_10 (FF)
  Requirement:          20.830ns
  Data Path Delay:      22.900ns (Levels of Logic = 12)
  Clock Path Skew:      0.008ns (0.870 - 0.862)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/Mmult_interimresult to ep20/wirehold_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y7.M13       Tdspcko_M_B0REG       4.371   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/Mmult_interimresult
                                                       theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/Mmult_interimresult
    SLICE_X96Y29.C3      net (fanout=1)        1.290   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/interimresult<13>
    SLICE_X96Y29.C       Tilo                  0.235   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>3
                                                       theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>3
    SLICE_X96Y30.A2      net (fanout=2)        0.685   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>2
    SLICE_X96Y30.A       Tilo                  0.235   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>4
                                                       theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>7_1
    SLICE_X92Y37.B4      net (fanout=7)        1.132   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>7
    SLICE_X92Y37.DMUX    Topbd                 0.644   theBigOne/ADDERTREE_INTERNAL_Madd54_cy<3>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd54_lut<1>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd54_cy<3>
    SLICE_X84Y46.D4      net (fanout=1)        1.406   theBigOne/ADDERTREE_INTERNAL_Madd_354
    SLICE_X84Y46.DMUX    Tilo                  0.326   theBigOne/ADDERTREE_INTERNAL_Madd_355
                                                       theBigOne/ADDERTREE_INTERNAL_Madd553
    SLICE_X84Y47.A2      net (fanout=2)        0.730   theBigOne/ADDERTREE_INTERNAL_Madd554
    SLICE_X84Y47.CQ      Tad_logic             1.111   theBigOne/ADDERTREE_INTERNAL_Madd_755
                                                       theBigOne/ADDERTREE_INTERNAL_Madd55_lut<0>4
                                                       theBigOne/ADDERTREE_INTERNAL_Madd55_cy<0>_6
                                                       theBigOne/ADDERTREE_INTERNAL_Madd_655_rt
    SLICE_X74Y50.C6      net (fanout=2)        1.074   theBigOne/ADDERTREE_INTERNAL_Madd_655
    SLICE_X74Y50.CMUX    Topcc                 0.469   theBigOne/ADDERTREE_INTERNAL_Madd59_cy<7>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd59_lut<6>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd59_cy<7>
    SLICE_X76Y76.C3      net (fanout=1)        2.256   theBigOne/ADDERTREE_INTERNAL_Madd_659
    SLICE_X76Y76.CMUX    Tilo                  0.326   theBigOne/ADDERTREE_INTERNAL_Madd_760
                                                       theBigOne/ADDERTREE_INTERNAL_Madd606
    SLICE_X76Y76.DX      net (fanout=2)        0.706   theBigOne/ADDERTREE_INTERNAL_Madd606
    SLICE_X76Y76.COUT    Tdxcy                 0.109   theBigOne/ADDERTREE_INTERNAL_Madd_760
                                                       theBigOne/ADDERTREE_INTERNAL_Madd60_cy<0>_6
    SLICE_X76Y77.CIN     net (fanout=1)        0.003   theBigOne/ADDERTREE_INTERNAL_Madd60_cy<0>7
    SLICE_X76Y77.AQ      Tito_logic            0.698   theBigOne/ADDERTREE_INTERNAL_Madd_1162
                                                       theBigOne/ADDERTREE_INTERNAL_Madd60_cy<0>_10
                                                       theBigOne/ADDERTREE_INTERNAL_Madd_860_rt
    SLICE_X76Y84.A4      net (fanout=1)        0.945   theBigOne/ADDERTREE_INTERNAL_Madd_860
    SLICE_X76Y84.BMUX    Topab                 0.532   theBigOne/ADDERTREE_INTERNAL_Madd61_cy<11>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd61_lut<8>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd61_cy<11>
    SLICE_X74Y90.B3      net (fanout=1)        1.100   theBigOne/ADDERTREE_INTERNAL_Madd_961
    SLICE_X74Y90.BMUX    Tilo                  0.298   finalSum<11>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd629
    SLICE_X74Y90.C5      net (fanout=2)        0.455   theBigOne/ADDERTREE_INTERNAL_Madd629
    SLICE_X74Y90.CQ      Tad_logic             0.943   finalSum<11>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd62_lut<0>10
                                                       theBigOne/ADDERTREE_INTERNAL_Madd62_cy<0>_10
                                                       led_7_OBUF_rt
    SLICE_X74Y85.CX      net (fanout=2)        0.707   led_7_OBUF
    SLICE_X74Y85.CLK     Tdick                 0.114   ep20/wirehold<11>
                                                       ep20/wirehold_10
    -------------------------------------------------  ---------------------------
    Total                                     22.900ns (10.411ns logic, 12.489ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/Mmult_interimresult (DSP)
  Destination:          ep20/wirehold_10 (FF)
  Requirement:          20.830ns
  Data Path Delay:      22.890ns (Levels of Logic = 13)
  Clock Path Skew:      0.008ns (0.870 - 0.862)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/Mmult_interimresult to ep20/wirehold_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y7.M13       Tdspcko_M_B0REG       4.371   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/Mmult_interimresult
                                                       theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/Mmult_interimresult
    SLICE_X96Y29.C3      net (fanout=1)        1.290   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/interimresult<13>
    SLICE_X96Y29.C       Tilo                  0.235   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>3
                                                       theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>3
    SLICE_X96Y30.A2      net (fanout=2)        0.685   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>2
    SLICE_X96Y30.A       Tilo                  0.235   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>4
                                                       theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>7_1
    SLICE_X92Y37.B4      net (fanout=7)        1.132   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>7
    SLICE_X92Y37.CMUX    Topbc                 0.613   theBigOne/ADDERTREE_INTERNAL_Madd54_cy<3>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd54_lut<1>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd54_cy<3>
    SLICE_X84Y46.C1      net (fanout=1)        1.637   theBigOne/ADDERTREE_INTERNAL_Madd_254
    SLICE_X84Y46.CMUX    Tilo                  0.326   theBigOne/ADDERTREE_INTERNAL_Madd_355
                                                       theBigOne/ADDERTREE_INTERNAL_Madd552
    SLICE_X84Y46.DX      net (fanout=2)        0.706   theBigOne/ADDERTREE_INTERNAL_Madd553
    SLICE_X84Y46.COUT    Tdxcy                 0.109   theBigOne/ADDERTREE_INTERNAL_Madd_355
                                                       theBigOne/ADDERTREE_INTERNAL_Madd55_cy<0>_2
    SLICE_X84Y47.CIN     net (fanout=1)        0.003   theBigOne/ADDERTREE_INTERNAL_Madd55_cy<0>3
    SLICE_X84Y47.AQ      Tito_logic            0.698   theBigOne/ADDERTREE_INTERNAL_Madd_755
                                                       theBigOne/ADDERTREE_INTERNAL_Madd55_cy<0>_6
                                                       theBigOne/ADDERTREE_INTERNAL_Madd_455_rt
    SLICE_X74Y50.A4      net (fanout=2)        1.022   theBigOne/ADDERTREE_INTERNAL_Madd_455
    SLICE_X74Y50.CMUX    Topac                 0.636   theBigOne/ADDERTREE_INTERNAL_Madd59_cy<7>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd59_lut<4>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd59_cy<7>
    SLICE_X76Y76.C3      net (fanout=1)        2.256   theBigOne/ADDERTREE_INTERNAL_Madd_659
    SLICE_X76Y76.CMUX    Tilo                  0.326   theBigOne/ADDERTREE_INTERNAL_Madd_760
                                                       theBigOne/ADDERTREE_INTERNAL_Madd606
    SLICE_X76Y76.DX      net (fanout=2)        0.706   theBigOne/ADDERTREE_INTERNAL_Madd606
    SLICE_X76Y76.COUT    Tdxcy                 0.109   theBigOne/ADDERTREE_INTERNAL_Madd_760
                                                       theBigOne/ADDERTREE_INTERNAL_Madd60_cy<0>_6
    SLICE_X76Y77.CIN     net (fanout=1)        0.003   theBigOne/ADDERTREE_INTERNAL_Madd60_cy<0>7
    SLICE_X76Y77.AQ      Tito_logic            0.698   theBigOne/ADDERTREE_INTERNAL_Madd_1162
                                                       theBigOne/ADDERTREE_INTERNAL_Madd60_cy<0>_10
                                                       theBigOne/ADDERTREE_INTERNAL_Madd_860_rt
    SLICE_X76Y84.A4      net (fanout=1)        0.945   theBigOne/ADDERTREE_INTERNAL_Madd_860
    SLICE_X76Y84.BMUX    Topab                 0.532   theBigOne/ADDERTREE_INTERNAL_Madd61_cy<11>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd61_lut<8>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd61_cy<11>
    SLICE_X74Y90.B3      net (fanout=1)        1.100   theBigOne/ADDERTREE_INTERNAL_Madd_961
    SLICE_X74Y90.BMUX    Tilo                  0.298   finalSum<11>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd629
    SLICE_X74Y90.C5      net (fanout=2)        0.455   theBigOne/ADDERTREE_INTERNAL_Madd629
    SLICE_X74Y90.CQ      Tad_logic             0.943   finalSum<11>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd62_lut<0>10
                                                       theBigOne/ADDERTREE_INTERNAL_Madd62_cy<0>_10
                                                       led_7_OBUF_rt
    SLICE_X74Y85.CX      net (fanout=2)        0.707   led_7_OBUF
    SLICE_X74Y85.CLK     Tdick                 0.114   ep20/wirehold<11>
                                                       ep20/wirehold_10
    -------------------------------------------------  ---------------------------
    Total                                     22.890ns (10.243ns logic, 12.647ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/Mmult_interimresult (DSP)
  Destination:          ep20/wirehold_10 (FF)
  Requirement:          20.830ns
  Data Path Delay:      22.859ns (Levels of Logic = 12)
  Clock Path Skew:      0.008ns (0.870 - 0.862)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/Mmult_interimresult to ep20/wirehold_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y7.M13       Tdspcko_M_B0REG       4.371   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/Mmult_interimresult
                                                       theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/Mmult_interimresult
    SLICE_X96Y29.C3      net (fanout=1)        1.290   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/interimresult<13>
    SLICE_X96Y29.C       Tilo                  0.235   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>3
                                                       theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>3
    SLICE_X96Y30.A2      net (fanout=2)        0.685   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>2
    SLICE_X96Y30.A       Tilo                  0.235   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>4
                                                       theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>7_1
    SLICE_X92Y37.A3      net (fanout=7)        1.066   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>7
    SLICE_X92Y37.DMUX    Topad                 0.669   theBigOne/ADDERTREE_INTERNAL_Madd54_cy<3>
                                                       theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/Mmux_result16
                                                       theBigOne/ADDERTREE_INTERNAL_Madd54_cy<3>
    SLICE_X84Y46.D4      net (fanout=1)        1.406   theBigOne/ADDERTREE_INTERNAL_Madd_354
    SLICE_X84Y46.DMUX    Tilo                  0.326   theBigOne/ADDERTREE_INTERNAL_Madd_355
                                                       theBigOne/ADDERTREE_INTERNAL_Madd553
    SLICE_X84Y47.A2      net (fanout=2)        0.730   theBigOne/ADDERTREE_INTERNAL_Madd554
    SLICE_X84Y47.CQ      Tad_logic             1.111   theBigOne/ADDERTREE_INTERNAL_Madd_755
                                                       theBigOne/ADDERTREE_INTERNAL_Madd55_lut<0>4
                                                       theBigOne/ADDERTREE_INTERNAL_Madd55_cy<0>_6
                                                       theBigOne/ADDERTREE_INTERNAL_Madd_655_rt
    SLICE_X74Y50.C6      net (fanout=2)        1.074   theBigOne/ADDERTREE_INTERNAL_Madd_655
    SLICE_X74Y50.CMUX    Topcc                 0.469   theBigOne/ADDERTREE_INTERNAL_Madd59_cy<7>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd59_lut<6>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd59_cy<7>
    SLICE_X76Y76.C3      net (fanout=1)        2.256   theBigOne/ADDERTREE_INTERNAL_Madd_659
    SLICE_X76Y76.CMUX    Tilo                  0.326   theBigOne/ADDERTREE_INTERNAL_Madd_760
                                                       theBigOne/ADDERTREE_INTERNAL_Madd606
    SLICE_X76Y76.DX      net (fanout=2)        0.706   theBigOne/ADDERTREE_INTERNAL_Madd606
    SLICE_X76Y76.COUT    Tdxcy                 0.109   theBigOne/ADDERTREE_INTERNAL_Madd_760
                                                       theBigOne/ADDERTREE_INTERNAL_Madd60_cy<0>_6
    SLICE_X76Y77.CIN     net (fanout=1)        0.003   theBigOne/ADDERTREE_INTERNAL_Madd60_cy<0>7
    SLICE_X76Y77.AQ      Tito_logic            0.698   theBigOne/ADDERTREE_INTERNAL_Madd_1162
                                                       theBigOne/ADDERTREE_INTERNAL_Madd60_cy<0>_10
                                                       theBigOne/ADDERTREE_INTERNAL_Madd_860_rt
    SLICE_X76Y84.A4      net (fanout=1)        0.945   theBigOne/ADDERTREE_INTERNAL_Madd_860
    SLICE_X76Y84.BMUX    Topab                 0.532   theBigOne/ADDERTREE_INTERNAL_Madd61_cy<11>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd61_lut<8>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd61_cy<11>
    SLICE_X74Y90.B3      net (fanout=1)        1.100   theBigOne/ADDERTREE_INTERNAL_Madd_961
    SLICE_X74Y90.BMUX    Tilo                  0.298   finalSum<11>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd629
    SLICE_X74Y90.C5      net (fanout=2)        0.455   theBigOne/ADDERTREE_INTERNAL_Madd629
    SLICE_X74Y90.CQ      Tad_logic             0.943   finalSum<11>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd62_lut<0>10
                                                       theBigOne/ADDERTREE_INTERNAL_Madd62_cy<0>_10
                                                       led_7_OBUF_rt
    SLICE_X74Y85.CX      net (fanout=2)        0.707   led_7_OBUF
    SLICE_X74Y85.CLK     Tdick                 0.114   ep20/wirehold<11>
                                                       ep20/wirehold_10
    -------------------------------------------------  ---------------------------
    Total                                     22.859ns (10.436ns logic, 12.423ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point ep20/wirehold_9 (SLICE_X75Y89.BX), 46659888 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/Mmult_interimresult (DSP)
  Destination:          ep20/wirehold_9 (FF)
  Requirement:          20.830ns
  Data Path Delay:      22.446ns (Levels of Logic = 13)
  Clock Path Skew:      0.005ns (0.867 - 0.862)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/Mmult_interimresult to ep20/wirehold_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y7.M13       Tdspcko_M_B0REG       4.371   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/Mmult_interimresult
                                                       theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/Mmult_interimresult
    SLICE_X96Y29.C3      net (fanout=1)        1.290   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/interimresult<13>
    SLICE_X96Y29.C       Tilo                  0.235   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>3
                                                       theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>3
    SLICE_X96Y30.A2      net (fanout=2)        0.685   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>2
    SLICE_X96Y30.A       Tilo                  0.235   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>4
                                                       theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>7_1
    SLICE_X92Y37.B4      net (fanout=7)        1.132   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>7
    SLICE_X92Y37.CMUX    Topbc                 0.613   theBigOne/ADDERTREE_INTERNAL_Madd54_cy<3>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd54_lut<1>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd54_cy<3>
    SLICE_X84Y46.C1      net (fanout=1)        1.637   theBigOne/ADDERTREE_INTERNAL_Madd_254
    SLICE_X84Y46.CMUX    Tilo                  0.326   theBigOne/ADDERTREE_INTERNAL_Madd_355
                                                       theBigOne/ADDERTREE_INTERNAL_Madd552
    SLICE_X84Y46.DX      net (fanout=2)        0.706   theBigOne/ADDERTREE_INTERNAL_Madd553
    SLICE_X84Y46.COUT    Tdxcy                 0.109   theBigOne/ADDERTREE_INTERNAL_Madd_355
                                                       theBigOne/ADDERTREE_INTERNAL_Madd55_cy<0>_2
    SLICE_X84Y47.CIN     net (fanout=1)        0.003   theBigOne/ADDERTREE_INTERNAL_Madd55_cy<0>3
    SLICE_X84Y47.AQ      Tito_logic            0.698   theBigOne/ADDERTREE_INTERNAL_Madd_755
                                                       theBigOne/ADDERTREE_INTERNAL_Madd55_cy<0>_6
                                                       theBigOne/ADDERTREE_INTERNAL_Madd_455_rt
    SLICE_X74Y50.A4      net (fanout=2)        1.022   theBigOne/ADDERTREE_INTERNAL_Madd_455
    SLICE_X74Y50.AMUX    Topaa                 0.449   theBigOne/ADDERTREE_INTERNAL_Madd59_cy<7>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd59_lut<4>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd59_cy<7>
    SLICE_X76Y76.A4      net (fanout=1)        2.187   theBigOne/ADDERTREE_INTERNAL_Madd_459
    SLICE_X76Y76.AMUX    Tilo                  0.326   theBigOne/ADDERTREE_INTERNAL_Madd_760
                                                       theBigOne/ADDERTREE_INTERNAL_Madd604
    SLICE_X76Y76.BX      net (fanout=2)        0.813   theBigOne/ADDERTREE_INTERNAL_Madd604
    SLICE_X76Y76.CQ      Tito_logic            0.854   theBigOne/ADDERTREE_INTERNAL_Madd_760
                                                       theBigOne/ADDERTREE_INTERNAL_Madd60_cy<0>_6
                                                       theBigOne/ADDERTREE_INTERNAL_Madd_660_rt
    SLICE_X76Y83.C5      net (fanout=1)        0.849   theBigOne/ADDERTREE_INTERNAL_Madd_660
    SLICE_X76Y83.CMUX    Topcc                 0.495   theBigOne/ADDERTREE_INTERNAL_Madd61_cy<7>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd61_lut<6>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd61_cy<7>
    SLICE_X74Y89.C5      net (fanout=1)        0.924   theBigOne/ADDERTREE_INTERNAL_Madd_661
    SLICE_X74Y89.CMUX    Tilo                  0.298   led_4_OBUF
                                                       theBigOne/ADDERTREE_INTERNAL_Madd626
    SLICE_X74Y89.DX      net (fanout=2)        0.739   theBigOne/ADDERTREE_INTERNAL_Madd626
    SLICE_X74Y89.COUT    Tdxcy                 0.121   led_4_OBUF
                                                       theBigOne/ADDERTREE_INTERNAL_Madd62_cy<0>_6
    SLICE_X74Y90.CIN     net (fanout=1)        0.003   theBigOne/ADDERTREE_INTERNAL_Madd62_cy<0>7
    SLICE_X74Y90.BQ      Tito_logic            0.751   finalSum<11>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd62_cy<0>_10
                                                       led_6_OBUF_rt
    SLICE_X75Y89.BX      net (fanout=2)        0.461   led_6_OBUF
    SLICE_X75Y89.CLK     Tdick                 0.114   ep20/wirehold<9>
                                                       ep20/wirehold_9
    -------------------------------------------------  ---------------------------
    Total                                     22.446ns (9.995ns logic, 12.451ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/Mmult_interimresult (DSP)
  Destination:          ep20/wirehold_9 (FF)
  Requirement:          20.830ns
  Data Path Delay:      22.433ns (Levels of Logic = 13)
  Clock Path Skew:      0.005ns (0.867 - 0.862)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/Mmult_interimresult to ep20/wirehold_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y7.M13       Tdspcko_M_B0REG       4.371   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/Mmult_interimresult
                                                       theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/Mmult_interimresult
    SLICE_X96Y29.C3      net (fanout=1)        1.290   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/interimresult<13>
    SLICE_X96Y29.C       Tilo                  0.235   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>3
                                                       theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>3
    SLICE_X96Y30.A2      net (fanout=2)        0.685   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>2
    SLICE_X96Y30.A       Tilo                  0.235   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>4
                                                       theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>7_1
    SLICE_X92Y37.A3      net (fanout=7)        1.066   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>7
    SLICE_X92Y37.BMUX    Topab                 0.524   theBigOne/ADDERTREE_INTERNAL_Madd54_cy<3>
                                                       theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/Mmux_result16
                                                       theBigOne/ADDERTREE_INTERNAL_Madd54_cy<3>
    SLICE_X84Y46.B3      net (fanout=1)        1.516   theBigOne/ADDERTREE_INTERNAL_Madd_1101
    SLICE_X84Y46.BMUX    Tilo                  0.326   theBigOne/ADDERTREE_INTERNAL_Madd_355
                                                       theBigOne/ADDERTREE_INTERNAL_Madd551
    SLICE_X84Y46.C5      net (fanout=2)        0.442   theBigOne/ADDERTREE_INTERNAL_Madd552
    SLICE_X84Y46.CQ      Tad_logic             0.973   theBigOne/ADDERTREE_INTERNAL_Madd_355
                                                       theBigOne/ADDERTREE_INTERNAL_Madd55_lut<0>2
                                                       theBigOne/ADDERTREE_INTERNAL_Madd55_cy<0>_2
                                                       theBigOne/ADDERTREE_INTERNAL_Madd_255_rt
    SLICE_X74Y49.C6      net (fanout=2)        1.074   theBigOne/ADDERTREE_INTERNAL_Madd_255
    SLICE_X74Y49.CMUX    Topcc                 0.469   theBigOne/ADDERTREE_INTERNAL_Madd59_cy<3>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd59_lut<2>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd59_cy<3>
    SLICE_X76Y75.C3      net (fanout=1)        2.256   theBigOne/ADDERTREE_INTERNAL_Madd_259
    SLICE_X76Y75.CMUX    Tilo                  0.326   theBigOne/ADDERTREE_INTERNAL_Madd_360
                                                       theBigOne/ADDERTREE_INTERNAL_Madd602
    SLICE_X76Y75.DX      net (fanout=2)        0.706   theBigOne/ADDERTREE_INTERNAL_Madd602
    SLICE_X76Y75.COUT    Tdxcy                 0.109   theBigOne/ADDERTREE_INTERNAL_Madd_360
                                                       theBigOne/ADDERTREE_INTERNAL_Madd60_cy<0>_2
    SLICE_X76Y76.CIN     net (fanout=1)        0.003   theBigOne/ADDERTREE_INTERNAL_Madd60_cy<0>3
    SLICE_X76Y76.AQ      Tito_logic            0.698   theBigOne/ADDERTREE_INTERNAL_Madd_760
                                                       theBigOne/ADDERTREE_INTERNAL_Madd60_cy<0>_6
                                                       theBigOne/ADDERTREE_INTERNAL_Madd_460_rt
    SLICE_X76Y83.A4      net (fanout=1)        0.945   theBigOne/ADDERTREE_INTERNAL_Madd_460
    SLICE_X76Y83.BMUX    Topab                 0.532   theBigOne/ADDERTREE_INTERNAL_Madd61_cy<7>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd61_lut<4>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd61_cy<7>
    SLICE_X74Y89.B3      net (fanout=1)        1.100   theBigOne/ADDERTREE_INTERNAL_Madd_561
    SLICE_X74Y89.BMUX    Tilo                  0.298   led_4_OBUF
                                                       theBigOne/ADDERTREE_INTERNAL_Madd625
    SLICE_X74Y89.C4      net (fanout=2)        0.600   theBigOne/ADDERTREE_INTERNAL_Madd625
    SLICE_X74Y89.COUT    Topcyc                0.325   led_4_OBUF
                                                       theBigOne/ADDERTREE_INTERNAL_Madd62_lut<0>6
                                                       theBigOne/ADDERTREE_INTERNAL_Madd62_cy<0>_6
    SLICE_X74Y90.CIN     net (fanout=1)        0.003   theBigOne/ADDERTREE_INTERNAL_Madd62_cy<0>7
    SLICE_X74Y90.BQ      Tito_logic            0.751   finalSum<11>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd62_cy<0>_10
                                                       led_6_OBUF_rt
    SLICE_X75Y89.BX      net (fanout=2)        0.461   led_6_OBUF
    SLICE_X75Y89.CLK     Tdick                 0.114   ep20/wirehold<9>
                                                       ep20/wirehold_9
    -------------------------------------------------  ---------------------------
    Total                                     22.433ns (10.286ns logic, 12.147ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/Mmult_interimresult (DSP)
  Destination:          ep20/wirehold_9 (FF)
  Requirement:          20.830ns
  Data Path Delay:      22.428ns (Levels of Logic = 13)
  Clock Path Skew:      0.005ns (0.867 - 0.862)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/Mmult_interimresult to ep20/wirehold_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y7.M13       Tdspcko_M_B0REG       4.371   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/Mmult_interimresult
                                                       theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/Mmult_interimresult
    SLICE_X96Y29.C3      net (fanout=1)        1.290   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/interimresult<13>
    SLICE_X96Y29.C       Tilo                  0.235   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>3
                                                       theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>3
    SLICE_X96Y30.A2      net (fanout=2)        0.685   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>2
    SLICE_X96Y30.A       Tilo                  0.235   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>4
                                                       theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>7_1
    SLICE_X92Y37.A3      net (fanout=7)        1.066   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockOne/twoblockZero/blockOne/amp[15]_GND_20_o_equal_2_o<31>7
    SLICE_X92Y37.BMUX    Topab                 0.519   theBigOne/ADDERTREE_INTERNAL_Madd54_cy<3>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd54_lut<0>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd54_cy<3>
    SLICE_X84Y46.B3      net (fanout=1)        1.516   theBigOne/ADDERTREE_INTERNAL_Madd_1101
    SLICE_X84Y46.BMUX    Tilo                  0.326   theBigOne/ADDERTREE_INTERNAL_Madd_355
                                                       theBigOne/ADDERTREE_INTERNAL_Madd551
    SLICE_X84Y46.C5      net (fanout=2)        0.442   theBigOne/ADDERTREE_INTERNAL_Madd552
    SLICE_X84Y46.CQ      Tad_logic             0.973   theBigOne/ADDERTREE_INTERNAL_Madd_355
                                                       theBigOne/ADDERTREE_INTERNAL_Madd55_lut<0>2
                                                       theBigOne/ADDERTREE_INTERNAL_Madd55_cy<0>_2
                                                       theBigOne/ADDERTREE_INTERNAL_Madd_255_rt
    SLICE_X74Y49.C6      net (fanout=2)        1.074   theBigOne/ADDERTREE_INTERNAL_Madd_255
    SLICE_X74Y49.CMUX    Topcc                 0.469   theBigOne/ADDERTREE_INTERNAL_Madd59_cy<3>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd59_lut<2>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd59_cy<3>
    SLICE_X76Y75.C3      net (fanout=1)        2.256   theBigOne/ADDERTREE_INTERNAL_Madd_259
    SLICE_X76Y75.CMUX    Tilo                  0.326   theBigOne/ADDERTREE_INTERNAL_Madd_360
                                                       theBigOne/ADDERTREE_INTERNAL_Madd602
    SLICE_X76Y75.DX      net (fanout=2)        0.706   theBigOne/ADDERTREE_INTERNAL_Madd602
    SLICE_X76Y75.COUT    Tdxcy                 0.109   theBigOne/ADDERTREE_INTERNAL_Madd_360
                                                       theBigOne/ADDERTREE_INTERNAL_Madd60_cy<0>_2
    SLICE_X76Y76.CIN     net (fanout=1)        0.003   theBigOne/ADDERTREE_INTERNAL_Madd60_cy<0>3
    SLICE_X76Y76.AQ      Tito_logic            0.698   theBigOne/ADDERTREE_INTERNAL_Madd_760
                                                       theBigOne/ADDERTREE_INTERNAL_Madd60_cy<0>_6
                                                       theBigOne/ADDERTREE_INTERNAL_Madd_460_rt
    SLICE_X76Y83.A4      net (fanout=1)        0.945   theBigOne/ADDERTREE_INTERNAL_Madd_460
    SLICE_X76Y83.BMUX    Topab                 0.532   theBigOne/ADDERTREE_INTERNAL_Madd61_cy<7>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd61_lut<4>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd61_cy<7>
    SLICE_X74Y89.B3      net (fanout=1)        1.100   theBigOne/ADDERTREE_INTERNAL_Madd_561
    SLICE_X74Y89.BMUX    Tilo                  0.298   led_4_OBUF
                                                       theBigOne/ADDERTREE_INTERNAL_Madd625
    SLICE_X74Y89.C4      net (fanout=2)        0.600   theBigOne/ADDERTREE_INTERNAL_Madd625
    SLICE_X74Y89.COUT    Topcyc                0.325   led_4_OBUF
                                                       theBigOne/ADDERTREE_INTERNAL_Madd62_lut<0>6
                                                       theBigOne/ADDERTREE_INTERNAL_Madd62_cy<0>_6
    SLICE_X74Y90.CIN     net (fanout=1)        0.003   theBigOne/ADDERTREE_INTERNAL_Madd62_cy<0>7
    SLICE_X74Y90.BQ      Tito_logic            0.751   finalSum<11>
                                                       theBigOne/ADDERTREE_INTERNAL_Madd62_cy<0>_10
                                                       led_6_OBUF_rt
    SLICE_X75Y89.BX      net (fanout=2)        0.461   led_6_OBUF
    SLICE_X75Y89.CLK     Tdick                 0.114   ep20/wirehold<9>
                                                       ep20/wirehold_9
    -------------------------------------------------  ---------------------------
    Total                                     22.428ns (10.281ns logic, 12.147ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point theBigOne/thirtytwoblockOne/sixteenblockOne/eightblockOne/fourblockOne/twoblockOne/blockZero/Mmult_interimresult (DSP48_X1Y30.B2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.285ns (requirement - (clock path skew + uncertainty - data path))
  Source:               amps/combinedout_994 (FF)
  Destination:          theBigOne/thirtytwoblockOne/sixteenblockOne/eightblockOne/fourblockOne/twoblockOne/blockZero/Mmult_interimresult (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.294ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.070 - 0.061)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: amps/combinedout_994 to theBigOne/thirtytwoblockOne/sixteenblockOne/eightblockOne/fourblockOne/twoblockOne/blockZero/Mmult_interimresult
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y120.CQ     Tcko                  0.198   amps/combinedout<995>
                                                       amps/combinedout_994
    DSP48_X1Y30.B2       net (fanout=2)        0.133   amps/combinedout<994>
    DSP48_X1Y30.CLK      Tdspckd_B_B0REG(-Th)     0.037   theBigOne/thirtytwoblockOne/sixteenblockOne/eightblockOne/fourblockOne/twoblockOne/blockZero/Mmult_interimresult
                                                       theBigOne/thirtytwoblockOne/sixteenblockOne/eightblockOne/fourblockOne/twoblockOne/blockZero/Mmult_interimresult
    -------------------------------------------------  ---------------------------
    Total                                      0.294ns (0.161ns logic, 0.133ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Paths for end point theBigOne/thirtytwoblockOne/sixteenblockOne/eightblockOne/fourblockOne/twoblockOne/blockZero/Mmult_interimresult (DSP48_X1Y30.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.285ns (requirement - (clock path skew + uncertainty - data path))
  Source:               amps/combinedout_995 (FF)
  Destination:          theBigOne/thirtytwoblockOne/sixteenblockOne/eightblockOne/fourblockOne/twoblockOne/blockZero/Mmult_interimresult (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.294ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.070 - 0.061)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: amps/combinedout_995 to theBigOne/thirtytwoblockOne/sixteenblockOne/eightblockOne/fourblockOne/twoblockOne/blockZero/Mmult_interimresult
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y120.DQ     Tcko                  0.198   amps/combinedout<995>
                                                       amps/combinedout_995
    DSP48_X1Y30.B3       net (fanout=2)        0.133   amps/combinedout<995>
    DSP48_X1Y30.CLK      Tdspckd_B_B0REG(-Th)     0.037   theBigOne/thirtytwoblockOne/sixteenblockOne/eightblockOne/fourblockOne/twoblockOne/blockZero/Mmult_interimresult
                                                       theBigOne/thirtytwoblockOne/sixteenblockOne/eightblockOne/fourblockOne/twoblockOne/blockZero/Mmult_interimresult
    -------------------------------------------------  ---------------------------
    Total                                      0.294ns (0.161ns logic, 0.133ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Paths for end point theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockZero/twoblockOne/blockZero/Mmult_interimresult (DSP48_X1Y10.B2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.285ns (requirement - (clock path skew + uncertainty - data path))
  Source:               amps/combinedout_34 (FF)
  Destination:          theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockZero/twoblockOne/blockZero/Mmult_interimresult (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.294ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.070 - 0.061)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: amps/combinedout_34 to theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockZero/twoblockOne/blockZero/Mmult_interimresult
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y40.CQ      Tcko                  0.198   amps/combinedout<35>
                                                       amps/combinedout_34
    DSP48_X1Y10.B2       net (fanout=2)        0.133   amps/combinedout<34>
    DSP48_X1Y10.CLK      Tdspckd_B_B0REG(-Th)     0.037   theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockZero/twoblockOne/blockZero/Mmult_interimresult
                                                       theBigOne/thirtytwoblockZero/sixteenblockZero/eightblockZero/fourblockZero/twoblockOne/blockZero/Mmult_interimresult
    -------------------------------------------------  ---------------------------
    Total                                      0.294ns (0.161ns logic, 0.133ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Logical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Location pin: RAMB16_X2Y16.CLKA
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 18.164ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: okHI/clkout1_buf/I0
  Logical resource: okHI/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: okHI/dcm_clk0
--------------------------------------------------------------------------------
Slack: 18.581ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: okHI/fdreout0_hi_dataout<0>/CLK0
  Logical resource: okHI/delays[0].fdreout0/CK0
  Location pin: OLOGIC_X18Y0.CLK0
  Clock network: ok1<24>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<1>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.215ns.
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.715ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.930ns
  Data Path Delay:      10.157ns (Levels of Logic = 1)
  Clock Path Delay:     0.783ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.868   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.262   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -8.471   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.514   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X69Y38.CLK     net (fanout=1585)     1.654   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.783ns (-6.515ns logic, 7.298ns route)

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y38.CQ      Tcko                  0.430   okHI/okCH<0>
                                                       okHI/core0/core0/hi_busy
    Y19.O                net (fanout=1)        7.005   okHI/okCH<0>
    Y19.PAD              Tioop                 2.722   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                     10.157ns (3.152ns logic, 7.005ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.817ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      5.362ns (Levels of Logic = 1)
  Clock Path Delay:     0.730ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.262   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.402   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.771   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.525   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X69Y38.CLK     net (fanout=1585)     0.368   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.730ns (-1.827ns logic, 2.557ns route)

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y38.CQ      Tcko                  0.198   okHI/okCH<0>
                                                       okHI/core0/core0/hi_busy
    Y19.O                net (fanout=1)        3.768   okHI/okCH<0>
    Y19.PAD              Tioop                 1.396   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      5.362ns (1.594ns logic, 3.768ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 247 paths analyzed, 247 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.664ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/block_size_8 (SLICE_X34Y29.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.666ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/block_size_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      12.266ns (Levels of Logic = 2)
  Clock Path Delay:     1.877ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/block_size_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp593.IMUX.8
    SLICE_X50Y38.D4      net (fanout=14)       8.246   hi_in_7_IBUF
    SLICE_X50Y38.D       Tilo                  0.235   okHI/core0/core0/_n0201_inv
                                                       okHI/core0/core0/state__n0201_inv1
    SLICE_X34Y29.CE      net (fanout=3)        1.914   okHI/core0/core0/_n0201_inv
    SLICE_X34Y29.CLK     Tceck                 0.314   okHI/core0/core0/block_size<10>
                                                       okHI/core0/core0/block_size_8
    -------------------------------------------------  ---------------------------
    Total                                     12.266ns (2.106ns logic, 10.160ns route)
                                                       (17.2% logic, 82.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/block_size_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X34Y29.CLK     net (fanout=1585)     1.567   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.877ns (-4.603ns logic, 6.480ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/block_size_10 (SLICE_X34Y29.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.691ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/block_size_10 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      12.241ns (Levels of Logic = 2)
  Clock Path Delay:     1.877ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/block_size_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp593.IMUX.8
    SLICE_X50Y38.D4      net (fanout=14)       8.246   hi_in_7_IBUF
    SLICE_X50Y38.D       Tilo                  0.235   okHI/core0/core0/_n0201_inv
                                                       okHI/core0/core0/state__n0201_inv1
    SLICE_X34Y29.CE      net (fanout=3)        1.914   okHI/core0/core0/_n0201_inv
    SLICE_X34Y29.CLK     Tceck                 0.289   okHI/core0/core0/block_size<10>
                                                       okHI/core0/core0/block_size_10
    -------------------------------------------------  ---------------------------
    Total                                     12.241ns (2.081ns logic, 10.160ns route)
                                                       (17.0% logic, 83.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/block_size_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X34Y29.CLK     net (fanout=1585)     1.567   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.877ns (-4.603ns logic, 6.480ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/block_size_9 (SLICE_X34Y29.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.709ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/block_size_9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      12.223ns (Levels of Logic = 2)
  Clock Path Delay:     1.877ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/block_size_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp593.IMUX.8
    SLICE_X50Y38.D4      net (fanout=14)       8.246   hi_in_7_IBUF
    SLICE_X50Y38.D       Tilo                  0.235   okHI/core0/core0/_n0201_inv
                                                       okHI/core0/core0/state__n0201_inv1
    SLICE_X34Y29.CE      net (fanout=3)        1.914   okHI/core0/core0/_n0201_inv
    SLICE_X34Y29.CLK     Tceck                 0.271   okHI/core0/core0/block_size<10>
                                                       okHI/core0/core0/block_size_9
    -------------------------------------------------  ---------------------------
    Total                                     12.223ns (2.063ns logic, 10.160ns route)
                                                       (16.9% logic, 83.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/block_size_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X34Y29.CLK     net (fanout=1585)     1.567   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.877ns (-4.603ns logic, 6.480ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd2 (SLICE_X15Y18.C1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.869ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.137ns (Levels of Logic = 2)
  Clock Path Delay:     1.493ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp593.IMUX.8
    SLICE_X15Y18.C1      net (fanout=14)       2.159   hi_in_7_IBUF
    SLICE_X15Y18.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state_FSM_FFd2_rstpot
                                                       okHI/core0/core0/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.137ns (0.978ns logic, 2.159ns route)
                                                       (31.2% logic, 68.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X15Y18.CLK     net (fanout=1585)     0.785   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.493ns (-1.645ns logic, 3.138ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd15 (SLICE_X41Y26.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.906ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd15 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      4.163ns (Levels of Logic = 2)
  Clock Path Delay:     1.482ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/state_FSM_FFd15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp593.IMUX.8
    SLICE_X16Y26.A3      net (fanout=14)       2.554   hi_in_7_IBUF
    SLICE_X16Y26.A       Tilo                  0.142   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_01
    SLICE_X41Y26.SR      net (fanout=2)        0.835   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
    SLICE_X41Y26.CLK     Tcksr       (-Th)     0.131   okHI/core0/core0/state_FSM_FFd15
                                                       okHI/core0/core0/state_FSM_FFd15
    -------------------------------------------------  ---------------------------
    Total                                      4.163ns (0.774ns logic, 3.389ns route)
                                                       (18.6% logic, 81.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X41Y26.CLK     net (fanout=1585)     0.774   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.482ns (-1.645ns logic, 3.127ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd13 (SLICE_X37Y25.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.979ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd13 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      4.233ns (Levels of Logic = 2)
  Clock Path Delay:     1.479ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/state_FSM_FFd13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp593.IMUX.8
    SLICE_X16Y26.A3      net (fanout=14)       2.554   hi_in_7_IBUF
    SLICE_X16Y26.AMUX    Tilo                  0.183   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X37Y25.SR      net (fanout=28)       0.864   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X37Y25.CLK     Tcksr       (-Th)     0.131   okHI/core0/core0/state_FSM_FFd13
                                                       okHI/core0/core0/state_FSM_FFd13
    -------------------------------------------------  ---------------------------
    Total                                      4.233ns (0.815ns logic, 3.418ns route)
                                                       (19.3% logic, 80.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X37Y25.CLK     net (fanout=1585)     0.771   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.479ns (-1.645ns logic, 3.124ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 247 paths analyzed, 247 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.612ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/block_size_8 (SLICE_X34Y29.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.718ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/block_size_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      12.214ns (Levels of Logic = 2)
  Clock Path Delay:     1.877ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/block_size_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp593.IMUX.7
    SLICE_X50Y38.D1      net (fanout=14)       8.194   hi_in_6_IBUF
    SLICE_X50Y38.D       Tilo                  0.235   okHI/core0/core0/_n0201_inv
                                                       okHI/core0/core0/state__n0201_inv1
    SLICE_X34Y29.CE      net (fanout=3)        1.914   okHI/core0/core0/_n0201_inv
    SLICE_X34Y29.CLK     Tceck                 0.314   okHI/core0/core0/block_size<10>
                                                       okHI/core0/core0/block_size_8
    -------------------------------------------------  ---------------------------
    Total                                     12.214ns (2.106ns logic, 10.108ns route)
                                                       (17.2% logic, 82.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/block_size_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X34Y29.CLK     net (fanout=1585)     1.567   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.877ns (-4.603ns logic, 6.480ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/block_size_10 (SLICE_X34Y29.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.743ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/block_size_10 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      12.189ns (Levels of Logic = 2)
  Clock Path Delay:     1.877ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/block_size_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp593.IMUX.7
    SLICE_X50Y38.D1      net (fanout=14)       8.194   hi_in_6_IBUF
    SLICE_X50Y38.D       Tilo                  0.235   okHI/core0/core0/_n0201_inv
                                                       okHI/core0/core0/state__n0201_inv1
    SLICE_X34Y29.CE      net (fanout=3)        1.914   okHI/core0/core0/_n0201_inv
    SLICE_X34Y29.CLK     Tceck                 0.289   okHI/core0/core0/block_size<10>
                                                       okHI/core0/core0/block_size_10
    -------------------------------------------------  ---------------------------
    Total                                     12.189ns (2.081ns logic, 10.108ns route)
                                                       (17.1% logic, 82.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/block_size_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X34Y29.CLK     net (fanout=1585)     1.567   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.877ns (-4.603ns logic, 6.480ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/block_size_9 (SLICE_X34Y29.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.761ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/block_size_9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      12.171ns (Levels of Logic = 2)
  Clock Path Delay:     1.877ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/block_size_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp593.IMUX.7
    SLICE_X50Y38.D1      net (fanout=14)       8.194   hi_in_6_IBUF
    SLICE_X50Y38.D       Tilo                  0.235   okHI/core0/core0/_n0201_inv
                                                       okHI/core0/core0/state__n0201_inv1
    SLICE_X34Y29.CE      net (fanout=3)        1.914   okHI/core0/core0/_n0201_inv
    SLICE_X34Y29.CLK     Tceck                 0.271   okHI/core0/core0/block_size<10>
                                                       okHI/core0/core0/block_size_9
    -------------------------------------------------  ---------------------------
    Total                                     12.171ns (2.063ns logic, 10.108ns route)
                                                       (17.0% logic, 83.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/block_size_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X34Y29.CLK     net (fanout=1585)     1.567   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.877ns (-4.603ns logic, 6.480ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd2 (SLICE_X15Y18.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.822ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.090ns (Levels of Logic = 2)
  Clock Path Delay:     1.493ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp593.IMUX.7
    SLICE_X15Y18.C5      net (fanout=14)       2.112   hi_in_6_IBUF
    SLICE_X15Y18.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state_FSM_FFd2_rstpot
                                                       okHI/core0/core0/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.090ns (0.978ns logic, 2.112ns route)
                                                       (31.7% logic, 68.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X15Y18.CLK     net (fanout=1585)     0.785   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.493ns (-1.645ns logic, 3.138ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd15 (SLICE_X41Y26.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.897ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd15 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      4.154ns (Levels of Logic = 2)
  Clock Path Delay:     1.482ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/state_FSM_FFd15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp593.IMUX.7
    SLICE_X16Y26.A4      net (fanout=14)       2.545   hi_in_6_IBUF
    SLICE_X16Y26.A       Tilo                  0.142   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_01
    SLICE_X41Y26.SR      net (fanout=2)        0.835   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
    SLICE_X41Y26.CLK     Tcksr       (-Th)     0.131   okHI/core0/core0/state_FSM_FFd15
                                                       okHI/core0/core0/state_FSM_FFd15
    -------------------------------------------------  ---------------------------
    Total                                      4.154ns (0.774ns logic, 3.380ns route)
                                                       (18.6% logic, 81.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X41Y26.CLK     net (fanout=1585)     0.774   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.482ns (-1.645ns logic, 3.127ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd13 (SLICE_X37Y25.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.970ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd13 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      4.224ns (Levels of Logic = 2)
  Clock Path Delay:     1.479ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/state_FSM_FFd13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp593.IMUX.7
    SLICE_X16Y26.A4      net (fanout=14)       2.545   hi_in_6_IBUF
    SLICE_X16Y26.AMUX    Tilo                  0.183   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X37Y25.SR      net (fanout=28)       0.864   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X37Y25.CLK     Tcksr       (-Th)     0.131   okHI/core0/core0/state_FSM_FFd13
                                                       okHI/core0/core0/state_FSM_FFd13
    -------------------------------------------------  ---------------------------
    Total                                      4.224ns (0.815ns logic, 3.409ns route)
                                                       (19.3% logic, 80.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X37Y25.CLK     net (fanout=1585)     0.771   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.479ns (-1.645ns logic, 3.124ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 247 paths analyzed, 247 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.887ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_15 (SLICE_X54Y35.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.443ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_15 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.408ns (Levels of Logic = 5)
  Clock Path Delay:     1.796ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/ti_dataout_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp593.IMUX.6
    SLICE_X15Y18.B1      net (fanout=14)       3.692   hi_in_5_IBUF
    SLICE_X15Y18.BMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X15Y18.A3      net (fanout=2)        0.371   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X15Y18.A       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X49Y37.A3      net (fanout=1)        3.351   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X49Y37.A       Tilo                  0.259   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X54Y35.B2      net (fanout=16)       1.233   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X54Y35.CLK     Tas                   0.349   ok1<16>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<15>1
                                                       okHI/core0/core0/ti_dataout_15
    -------------------------------------------------  ---------------------------
    Total                                     11.408ns (2.761ns logic, 8.647ns route)
                                                       (24.2% logic, 75.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X54Y35.CLK     net (fanout=1585)     1.486   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.796ns (-4.603ns logic, 6.399ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_7 (SLICE_X50Y40.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.535ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.307ns (Levels of Logic = 5)
  Clock Path Delay:     1.787ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp593.IMUX.6
    SLICE_X15Y18.B1      net (fanout=14)       3.692   hi_in_5_IBUF
    SLICE_X15Y18.BMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X15Y18.A3      net (fanout=2)        0.371   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X15Y18.A       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X49Y37.A3      net (fanout=1)        3.351   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X49Y37.A       Tilo                  0.259   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X50Y40.B3      net (fanout=16)       1.132   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X50Y40.CLK     Tas                   0.349   ok1<9>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<7>1
                                                       okHI/core0/core0/ti_dataout_7
    -------------------------------------------------  ---------------------------
    Total                                     11.307ns (2.761ns logic, 8.546ns route)
                                                       (24.4% logic, 75.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X50Y40.CLK     net (fanout=1585)     1.477   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.787ns (-4.603ns logic, 6.390ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_6 (SLICE_X50Y40.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.587ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.255ns (Levels of Logic = 5)
  Clock Path Delay:     1.787ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/ti_dataout_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp593.IMUX.6
    SLICE_X15Y18.B1      net (fanout=14)       3.692   hi_in_5_IBUF
    SLICE_X15Y18.BMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X15Y18.A3      net (fanout=2)        0.371   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X15Y18.A       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X49Y37.A3      net (fanout=1)        3.351   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X49Y37.A       Tilo                  0.259   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X50Y40.A3      net (fanout=16)       1.080   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X50Y40.CLK     Tas                   0.349   ok1<9>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<6>1
                                                       okHI/core0/core0/ti_dataout_6
    -------------------------------------------------  ---------------------------
    Total                                     11.255ns (2.761ns logic, 8.494ns route)
                                                       (24.5% logic, 75.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X50Y40.CLK     net (fanout=1585)     1.477   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.787ns (-4.603ns logic, 6.390ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd2 (SLICE_X15Y18.C2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.489ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.757ns (Levels of Logic = 2)
  Clock Path Delay:     1.493ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp593.IMUX.6
    SLICE_X15Y18.C2      net (fanout=14)       1.779   hi_in_5_IBUF
    SLICE_X15Y18.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state_FSM_FFd2_rstpot
                                                       okHI/core0/core0/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.757ns (0.978ns logic, 1.779ns route)
                                                       (35.5% logic, 64.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X15Y18.CLK     net (fanout=1585)     0.785   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.493ns (-1.645ns logic, 3.138ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd15 (SLICE_X41Y26.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.322ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd15 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.579ns (Levels of Logic = 2)
  Clock Path Delay:     1.482ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/state_FSM_FFd15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp593.IMUX.6
    SLICE_X16Y26.A5      net (fanout=14)       1.970   hi_in_5_IBUF
    SLICE_X16Y26.A       Tilo                  0.142   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_01
    SLICE_X41Y26.SR      net (fanout=2)        0.835   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
    SLICE_X41Y26.CLK     Tcksr       (-Th)     0.131   okHI/core0/core0/state_FSM_FFd15
                                                       okHI/core0/core0/state_FSM_FFd15
    -------------------------------------------------  ---------------------------
    Total                                      3.579ns (0.774ns logic, 2.805ns route)
                                                       (21.6% logic, 78.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X41Y26.CLK     net (fanout=1585)     0.774   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.482ns (-1.645ns logic, 3.127ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd13 (SLICE_X37Y25.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.395ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd13 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.649ns (Levels of Logic = 2)
  Clock Path Delay:     1.479ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/state_FSM_FFd13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp593.IMUX.6
    SLICE_X16Y26.A5      net (fanout=14)       1.970   hi_in_5_IBUF
    SLICE_X16Y26.AMUX    Tilo                  0.183   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X37Y25.SR      net (fanout=28)       0.864   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X37Y25.CLK     Tcksr       (-Th)     0.131   okHI/core0/core0/state_FSM_FFd13
                                                       okHI/core0/core0/state_FSM_FFd13
    -------------------------------------------------  ---------------------------
    Total                                      3.649ns (0.815ns logic, 2.834ns route)
                                                       (22.3% logic, 77.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X37Y25.CLK     net (fanout=1585)     0.771   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.479ns (-1.645ns logic, 3.124ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 247 paths analyzed, 247 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.334ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_15 (SLICE_X54Y35.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.996ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_15 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.855ns (Levels of Logic = 5)
  Clock Path Delay:     1.796ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/ti_dataout_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp593.IMUX.5
    SLICE_X15Y18.B2      net (fanout=14)       4.139   hi_in_4_IBUF
    SLICE_X15Y18.BMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X15Y18.A3      net (fanout=2)        0.371   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X15Y18.A       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X49Y37.A3      net (fanout=1)        3.351   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X49Y37.A       Tilo                  0.259   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X54Y35.B2      net (fanout=16)       1.233   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X54Y35.CLK     Tas                   0.349   ok1<16>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<15>1
                                                       okHI/core0/core0/ti_dataout_15
    -------------------------------------------------  ---------------------------
    Total                                     11.855ns (2.761ns logic, 9.094ns route)
                                                       (23.3% logic, 76.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X54Y35.CLK     net (fanout=1585)     1.486   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.796ns (-4.603ns logic, 6.399ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_7 (SLICE_X50Y40.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.088ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.754ns (Levels of Logic = 5)
  Clock Path Delay:     1.787ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp593.IMUX.5
    SLICE_X15Y18.B2      net (fanout=14)       4.139   hi_in_4_IBUF
    SLICE_X15Y18.BMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X15Y18.A3      net (fanout=2)        0.371   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X15Y18.A       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X49Y37.A3      net (fanout=1)        3.351   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X49Y37.A       Tilo                  0.259   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X50Y40.B3      net (fanout=16)       1.132   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X50Y40.CLK     Tas                   0.349   ok1<9>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<7>1
                                                       okHI/core0/core0/ti_dataout_7
    -------------------------------------------------  ---------------------------
    Total                                     11.754ns (2.761ns logic, 8.993ns route)
                                                       (23.5% logic, 76.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X50Y40.CLK     net (fanout=1585)     1.477   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.787ns (-4.603ns logic, 6.390ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_6 (SLICE_X50Y40.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.140ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.702ns (Levels of Logic = 5)
  Clock Path Delay:     1.787ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/ti_dataout_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp593.IMUX.5
    SLICE_X15Y18.B2      net (fanout=14)       4.139   hi_in_4_IBUF
    SLICE_X15Y18.BMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X15Y18.A3      net (fanout=2)        0.371   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X15Y18.A       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X49Y37.A3      net (fanout=1)        3.351   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X49Y37.A       Tilo                  0.259   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X50Y40.A3      net (fanout=16)       1.080   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X50Y40.CLK     Tas                   0.349   ok1<9>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<6>1
                                                       okHI/core0/core0/ti_dataout_6
    -------------------------------------------------  ---------------------------
    Total                                     11.702ns (2.761ns logic, 8.941ns route)
                                                       (23.6% logic, 76.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X50Y40.CLK     net (fanout=1585)     1.477   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.787ns (-4.603ns logic, 6.390ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd2 (SLICE_X15Y18.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.487ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.755ns (Levels of Logic = 2)
  Clock Path Delay:     1.493ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp593.IMUX.5
    SLICE_X15Y18.C6      net (fanout=14)       1.777   hi_in_4_IBUF
    SLICE_X15Y18.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state_FSM_FFd2_rstpot
                                                       okHI/core0/core0/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.755ns (0.978ns logic, 1.777ns route)
                                                       (35.5% logic, 64.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X15Y18.CLK     net (fanout=1585)     0.785   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.493ns (-1.645ns logic, 3.138ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd15 (SLICE_X41Y26.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.601ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd15 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.858ns (Levels of Logic = 2)
  Clock Path Delay:     1.482ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/state_FSM_FFd15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp593.IMUX.5
    SLICE_X16Y26.A1      net (fanout=14)       2.249   hi_in_4_IBUF
    SLICE_X16Y26.A       Tilo                  0.142   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_01
    SLICE_X41Y26.SR      net (fanout=2)        0.835   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
    SLICE_X41Y26.CLK     Tcksr       (-Th)     0.131   okHI/core0/core0/state_FSM_FFd15
                                                       okHI/core0/core0/state_FSM_FFd15
    -------------------------------------------------  ---------------------------
    Total                                      3.858ns (0.774ns logic, 3.084ns route)
                                                       (20.1% logic, 79.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X41Y26.CLK     net (fanout=1585)     0.774   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.482ns (-1.645ns logic, 3.127ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd13 (SLICE_X37Y25.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.674ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd13 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.928ns (Levels of Logic = 2)
  Clock Path Delay:     1.479ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/state_FSM_FFd13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp593.IMUX.5
    SLICE_X16Y26.A1      net (fanout=14)       2.249   hi_in_4_IBUF
    SLICE_X16Y26.AMUX    Tilo                  0.183   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X37Y25.SR      net (fanout=28)       0.864   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X37Y25.CLK     Tcksr       (-Th)     0.131   okHI/core0/core0/state_FSM_FFd13
                                                       okHI/core0/core0/state_FSM_FFd13
    -------------------------------------------------  ---------------------------
    Total                                      3.928ns (0.815ns logic, 3.113ns route)
                                                       (20.7% logic, 79.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X37Y25.CLK     net (fanout=1585)     0.771   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.479ns (-1.645ns logic, 3.124ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.869ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X49Y25.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.261ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      8.465ns (Levels of Logic = 2)
  Clock Path Delay:     1.871ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp593.IMUX.4
    SLICE_X49Y25.C2      net (fanout=1)        5.134   hi_in_3_IBUF
    SLICE_X49Y25.CMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X49Y25.SR      net (fanout=1)        1.024   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X49Y25.CLK     Tsrck                 0.413   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      8.465ns (2.307ns logic, 6.158ns route)
                                                       (27.3% logic, 72.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X49Y25.CLK     net (fanout=1585)     1.561   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.871ns (-4.603ns logic, 6.474ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X49Y25.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.264ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      8.462ns (Levels of Logic = 2)
  Clock Path Delay:     1.871ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp593.IMUX.4
    SLICE_X49Y25.C2      net (fanout=1)        5.134   hi_in_3_IBUF
    SLICE_X49Y25.CMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X49Y25.SR      net (fanout=1)        1.024   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X49Y25.CLK     Tsrck                 0.410   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      8.462ns (2.304ns logic, 6.158ns route)
                                                       (27.2% logic, 72.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X49Y25.CLK     net (fanout=1585)     1.561   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.871ns (-4.603ns logic, 6.474ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X51Y25.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.704ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      8.022ns (Levels of Logic = 2)
  Clock Path Delay:     1.871ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp593.IMUX.4
    SLICE_X49Y25.C2      net (fanout=1)        5.134   hi_in_3_IBUF
    SLICE_X49Y25.C       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X51Y25.SR      net (fanout=2)        0.604   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X51Y25.CLK     Tsrck                 0.468   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      8.022ns (2.284ns logic, 5.738ns route)
                                                       (28.5% logic, 71.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X51Y25.CLK     net (fanout=1585)     1.561   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.871ns (-4.603ns logic, 6.474ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X51Y25.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.705ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.761ns (Levels of Logic = 2)
  Clock Path Delay:     1.481ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp593.IMUX.4
    SLICE_X49Y25.C2      net (fanout=1)        2.706   hi_in_3_IBUF
    SLICE_X49Y25.C       Tilo                  0.156   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X51Y25.SR      net (fanout=2)        0.263   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X51Y25.CLK     Tcksr       (-Th)     0.127   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.761ns (0.792ns logic, 2.969ns route)
                                                       (21.1% logic, 78.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X51Y25.CLK     net (fanout=1585)     0.773   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.481ns (-1.645ns logic, 3.126ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X47Y25.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.721ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.777ns (Levels of Logic = 2)
  Clock Path Delay:     1.481ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp593.IMUX.4
    SLICE_X49Y25.C2      net (fanout=1)        2.706   hi_in_3_IBUF
    SLICE_X49Y25.C       Tilo                  0.156   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X47Y25.SR      net (fanout=2)        0.273   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X47Y25.CLK     Tcksr       (-Th)     0.121   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      3.777ns (0.798ns logic, 2.979ns route)
                                                       (21.1% logic, 78.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X47Y25.CLK     net (fanout=1585)     0.773   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.481ns (-1.645ns logic, 3.126ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X49Y25.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.987ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      4.043ns (Levels of Logic = 2)
  Clock Path Delay:     1.481ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp593.IMUX.4
    SLICE_X49Y25.C2      net (fanout=1)        2.706   hi_in_3_IBUF
    SLICE_X49Y25.CMUX    Tilo                  0.203   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X49Y25.SR      net (fanout=1)        0.502   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X49Y25.CLK     Tcksr       (-Th)     0.131   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      4.043ns (0.835ns logic, 3.208ns route)
                                                       (20.7% logic, 79.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X49Y25.CLK     net (fanout=1585)     0.773   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.481ns (-1.645ns logic, 3.126ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.421ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X40Y25.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.709ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      9.015ns (Levels of Logic = 4)
  Clock Path Delay:     1.869ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp593.IMUX.3
    SLICE_X51Y25.D4      net (fanout=2)        5.482   hi_in_2_IBUF
    SLICE_X51Y25.DMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X40Y25.B5      net (fanout=1)        0.855   okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X40Y25.B       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X40Y25.C4      net (fanout=1)        0.330   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X40Y25.CLK     Tas                   0.200   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      9.015ns (2.348ns logic, 6.667ns route)
                                                       (26.0% logic, 74.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X40Y25.CLK     net (fanout=1585)     1.559   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.869ns (-4.603ns logic, 6.472ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X49Y25.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.848ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.878ns (Levels of Logic = 2)
  Clock Path Delay:     1.871ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp593.IMUX.3
    SLICE_X51Y25.D4      net (fanout=2)        5.482   hi_in_2_IBUF
    SLICE_X51Y25.D       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X49Y25.AX      net (fanout=1)        0.466   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X49Y25.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      7.878ns (1.930ns logic, 5.948ns route)
                                                       (24.5% logic, 75.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X49Y25.CLK     net (fanout=1585)     1.561   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.871ns (-4.603ns logic, 6.474ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X47Y25.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.052ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.674ns (Levels of Logic = 2)
  Clock Path Delay:     1.871ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp593.IMUX.3
    SLICE_X49Y25.B4      net (fanout=2)        5.274   hi_in_2_IBUF
    SLICE_X49Y25.B       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X47Y25.CX      net (fanout=1)        0.470   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X47Y25.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      7.674ns (1.930ns logic, 5.744ns route)
                                                       (25.1% logic, 74.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X47Y25.CLK     net (fanout=1585)     1.561   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.871ns (-4.603ns logic, 6.474ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X49Y25.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.645ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.701ns (Levels of Logic = 2)
  Clock Path Delay:     1.481ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp593.IMUX.3
    SLICE_X49Y25.B4      net (fanout=2)        2.723   hi_in_2_IBUF
    SLICE_X49Y25.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14-In11
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      3.701ns (0.978ns logic, 2.723ns route)
                                                       (26.4% logic, 73.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X49Y25.CLK     net (fanout=1585)     0.773   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.481ns (-1.645ns logic, 3.126ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X51Y25.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.810ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.866ns (Levels of Logic = 2)
  Clock Path Delay:     1.481ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp593.IMUX.3
    SLICE_X51Y25.D4      net (fanout=2)        2.888   hi_in_2_IBUF
    SLICE_X51Y25.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.866ns (0.978ns logic, 2.888ns route)
                                                       (25.3% logic, 74.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X51Y25.CLK     net (fanout=1585)     0.773   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.481ns (-1.645ns logic, 3.126ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X47Y25.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.843ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.899ns (Levels of Logic = 2)
  Clock Path Delay:     1.481ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp593.IMUX.3
    SLICE_X49Y25.B4      net (fanout=2)        2.723   hi_in_2_IBUF
    SLICE_X49Y25.B       Tilo                  0.156   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X47Y25.CX      net (fanout=1)        0.198   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X47Y25.CLK     Tckdi       (-Th)    -0.059   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      3.899ns (0.978ns logic, 2.921ns route)
                                                       (25.1% logic, 74.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X47Y25.CLK     net (fanout=1585)     0.773   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.481ns (-1.645ns logic, 3.126ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.293ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X40Y25.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.837ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      10.887ns (Levels of Logic = 4)
  Clock Path Delay:     1.869ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp593.IMUX.2
    SLICE_X51Y25.D3      net (fanout=2)        7.354   hi_in_1_IBUF
    SLICE_X51Y25.DMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X40Y25.B5      net (fanout=1)        0.855   okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X40Y25.B       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X40Y25.C4      net (fanout=1)        0.330   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X40Y25.CLK     Tas                   0.200   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                     10.887ns (2.348ns logic, 8.539ns route)
                                                       (21.6% logic, 78.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X40Y25.CLK     net (fanout=1585)     1.559   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.869ns (-4.603ns logic, 6.472ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X47Y25.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.813ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      9.913ns (Levels of Logic = 2)
  Clock Path Delay:     1.871ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp593.IMUX.2
    SLICE_X49Y25.B1      net (fanout=2)        7.513   hi_in_1_IBUF
    SLICE_X49Y25.B       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X47Y25.CX      net (fanout=1)        0.470   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X47Y25.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      9.913ns (1.930ns logic, 7.983ns route)
                                                       (19.5% logic, 80.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X47Y25.CLK     net (fanout=1585)     1.561   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.871ns (-4.603ns logic, 6.474ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X49Y25.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.976ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      9.750ns (Levels of Logic = 2)
  Clock Path Delay:     1.871ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp593.IMUX.2
    SLICE_X51Y25.D3      net (fanout=2)        7.354   hi_in_1_IBUF
    SLICE_X51Y25.D       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X49Y25.AX      net (fanout=1)        0.466   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X49Y25.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      9.750ns (1.930ns logic, 7.820ns route)
                                                       (19.8% logic, 80.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X49Y25.CLK     net (fanout=1585)     1.561   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.871ns (-4.603ns logic, 6.474ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X51Y25.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.920ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      4.976ns (Levels of Logic = 2)
  Clock Path Delay:     1.481ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp593.IMUX.2
    SLICE_X51Y25.D3      net (fanout=2)        3.998   hi_in_1_IBUF
    SLICE_X51Y25.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      4.976ns (0.978ns logic, 3.998ns route)
                                                       (19.7% logic, 80.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X51Y25.CLK     net (fanout=1585)     0.773   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.481ns (-1.645ns logic, 3.126ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X49Y25.B1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.034ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      5.090ns (Levels of Logic = 2)
  Clock Path Delay:     1.481ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp593.IMUX.2
    SLICE_X49Y25.B1      net (fanout=2)        4.112   hi_in_1_IBUF
    SLICE_X49Y25.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14-In11
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      5.090ns (0.978ns logic, 4.112ns route)
                                                       (19.2% logic, 80.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X49Y25.CLK     net (fanout=1585)     0.773   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.481ns (-1.645ns logic, 3.126ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X49Y25.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.115ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      5.171ns (Levels of Logic = 2)
  Clock Path Delay:     1.481ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp593.IMUX.2
    SLICE_X51Y25.D3      net (fanout=2)        3.998   hi_in_1_IBUF
    SLICE_X51Y25.D       Tilo                  0.156   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X49Y25.AX      net (fanout=1)        0.195   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X49Y25.CLK     Tckdi       (-Th)    -0.059   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      5.171ns (0.978ns logic, 4.193ns route)
                                                       (18.9% logic, 81.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X49Y25.CLK     net (fanout=1585)     0.773   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.481ns (-1.645ns logic, 3.126ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns 
BEFORE COMP         "hi_in<0>" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.835ns.
--------------------------------------------------------------------------------

Paths for end point okHI/delays[3].fdrein0 (ILOGIC_X27Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.995ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<3> (PAD)
  Destination:          okHI/delays[3].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      9.881ns (Levels of Logic = 3)
  Clock Path Delay:     2.321ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<3> to okHI/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB18.I               Tiopi                 1.557   hi_inout<3>
                                                       hi_inout<3>
                                                       okHI/delays[3].iobf0/IBUF
                                                       ProtoComp594.IMUX.4
    IODELAY_X27Y0.IDATAINnet (fanout=1)        0.153   okHI/iobf0_hi_datain<3>
    IODELAY_X27Y0.DATAOUTTioddo_IDATAIN        7.632   okHI/delays[3].iodelay_inst
                                                       okHI/delays[3].iodelay_inst
    ILOGIC_X27Y0.DDLY    net (fanout=1)        0.007   okHI/iodly0_datain<3>
    ILOGIC_X27Y0.CLK0    Tidockd               0.532   okHI/hi_datain<3>
                                                       ProtoComp609.D2OFFBYP_SRC.3
                                                       okHI/delays[3].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      9.881ns (9.721ns logic, 0.160ns route)
                                                       (98.4% logic, 1.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X27Y0.CLK0    net (fanout=1585)     2.011   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.321ns (-4.603ns logic, 6.924ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[4].fdrein0 (ILOGIC_X27Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.995ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<4> (PAD)
  Destination:          okHI/delays[4].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      9.881ns (Levels of Logic = 3)
  Clock Path Delay:     2.321ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<4> to okHI/delays[4].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA18.I               Tiopi                 1.557   hi_inout<4>
                                                       hi_inout<4>
                                                       okHI/delays[4].iobf0/IBUF
                                                       ProtoComp594.IMUX.5
    IODELAY_X27Y1.IDATAINnet (fanout=1)        0.153   okHI/iobf0_hi_datain<4>
    IODELAY_X27Y1.DATAOUTTioddo_IDATAIN        7.632   okHI/delays[4].iodelay_inst
                                                       okHI/delays[4].iodelay_inst
    ILOGIC_X27Y1.DDLY    net (fanout=1)        0.007   okHI/iodly0_datain<4>
    ILOGIC_X27Y1.CLK0    Tidockd               0.532   okHI/hi_datain<4>
                                                       ProtoComp609.D2OFFBYP_SRC.4
                                                       okHI/delays[4].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      9.881ns (9.721ns logic, 0.160ns route)
                                                       (98.4% logic, 1.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[4].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X27Y1.CLK0    net (fanout=1585)     2.011   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.321ns (-4.603ns logic, 6.924ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[13].fdrein0 (ILOGIC_X28Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.996ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<13> (PAD)
  Destination:          okHI/delays[13].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      9.881ns (Levels of Logic = 3)
  Clock Path Delay:     2.322ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<13> to okHI/delays[13].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U13.I                Tiopi                 1.557   hi_inout<13>
                                                       hi_inout<13>
                                                       okHI/delays[13].iobf0/IBUF
                                                       ProtoComp594.IMUX.14
    IODELAY_X28Y0.IDATAINnet (fanout=1)        0.153   okHI/iobf0_hi_datain<13>
    IODELAY_X28Y0.DATAOUTTioddo_IDATAIN        7.632   okHI/delays[13].iodelay_inst
                                                       okHI/delays[13].iodelay_inst
    ILOGIC_X28Y0.DDLY    net (fanout=1)        0.007   okHI/iodly0_datain<13>
    ILOGIC_X28Y0.CLK0    Tidockd               0.532   okHI/hi_datain<13>
                                                       ProtoComp609.D2OFFBYP_SRC.13
                                                       okHI/delays[13].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      9.881ns (9.721ns logic, 0.160ns route)
                                                       (98.4% logic, 1.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[13].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.476   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.100   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.323   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.337   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X28Y0.CLK0    net (fanout=1585)     2.012   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.322ns (-4.603ns logic, 6.925ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/delays[11].fdrein0 (ILOGIC_X9Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.080ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<11> (PAD)
  Destination:          okHI/delays[11].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.176ns (Levels of Logic = 3)
  Clock Path Delay:     1.821ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<11> to okHI/delays[11].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB6.I                Tiopi                 0.763   hi_inout<11>
                                                       hi_inout<11>
                                                       okHI/delays[11].iobf0/IBUF
                                                       ProtoComp594.IMUX.12
    IODELAY_X9Y2.IDATAIN net (fanout=1)        0.091   okHI/iobf0_hi_datain<11>
    IODELAY_X9Y2.DATAOUT Tioddo_IDATAIN        2.181   okHI/delays[11].iodelay_inst
                                                       okHI/delays[11].iodelay_inst
    ILOGIC_X9Y2.DDLY     net (fanout=1)        0.005   okHI/iodly0_datain<11>
    ILOGIC_X9Y2.CLK0     Tiockdd     (-Th)    -0.136   okHI/hi_datain<11>
                                                       ProtoComp609.D2OFFBYP_SRC.11
                                                       okHI/delays[11].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      3.176ns (3.080ns logic, 0.096ns route)
                                                       (97.0% logic, 3.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[11].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X9Y2.CLK0     net (fanout=1585)     1.113   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.821ns (-1.645ns logic, 3.466ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[12].fdrein0 (ILOGIC_X9Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.082ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<12> (PAD)
  Destination:          okHI/delays[12].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.178ns (Levels of Logic = 3)
  Clock Path Delay:     1.821ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<12> to okHI/delays[12].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA6.I                Tiopi                 0.763   hi_inout<12>
                                                       hi_inout<12>
                                                       okHI/delays[12].iobf0/IBUF
                                                       ProtoComp594.IMUX.13
    IODELAY_X9Y3.IDATAIN net (fanout=1)        0.093   okHI/iobf0_hi_datain<12>
    IODELAY_X9Y3.DATAOUT Tioddo_IDATAIN        2.181   okHI/delays[12].iodelay_inst
                                                       okHI/delays[12].iodelay_inst
    ILOGIC_X9Y3.DDLY     net (fanout=1)        0.005   okHI/iodly0_datain<12>
    ILOGIC_X9Y3.CLK0     Tiockdd     (-Th)    -0.136   okHI/hi_datain<12>
                                                       ProtoComp609.D2OFFBYP_SRC.12
                                                       okHI/delays[12].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      3.178ns (3.080ns logic, 0.098ns route)
                                                       (96.9% logic, 3.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[12].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X9Y3.CLK0     net (fanout=1585)     1.113   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.821ns (-1.645ns logic, 3.466ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[6].fdrein0 (ILOGIC_X1Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.136ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<6> (PAD)
  Destination:          okHI/delays[6].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.236ns (Levels of Logic = 3)
  Clock Path Delay:     1.825ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<6> to okHI/delays[6].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB2.I                Tiopi                 0.763   hi_inout<6>
                                                       hi_inout<6>
                                                       okHI/delays[6].iobf0/IBUF
                                                       ProtoComp594.IMUX.7
    IODELAY_X1Y0.IDATAIN net (fanout=1)        0.151   okHI/iobf0_hi_datain<6>
    IODELAY_X1Y0.DATAOUT Tioddo_IDATAIN        2.181   okHI/delays[6].iodelay_inst
                                                       okHI/delays[6].iodelay_inst
    ILOGIC_X1Y0.DDLY     net (fanout=1)        0.005   okHI/iodly0_datain<6>
    ILOGIC_X1Y0.CLK0     Tiockdd     (-Th)    -0.136   okHI/hi_datain<6>
                                                       ProtoComp609.D2OFFBYP_SRC.6
                                                       okHI/delays[6].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      3.236ns (3.080ns logic, 0.156ns route)
                                                       (95.2% logic, 4.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[6].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.324   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.725   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.578   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X1Y0.CLK0     net (fanout=1585)     1.117   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.825ns (-1.645ns logic, 3.470ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP 
"hi_in<0>"         "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.267ns.
--------------------------------------------------------------------------------

Paths for end point hi_inout<11> (AB6.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.363ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[11].fdreout0 (FF)
  Destination:          hi_inout<11> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     1.752ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[11].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.868   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.262   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -8.471   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.514   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X9Y2.CLK0     net (fanout=1585)     2.623   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.752ns (-6.515ns logic, 8.267ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[11].fdreout0 to hi_inout<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X9Y2.OQ       Tockq                 1.080   okHI/fdreout0_hi_dataout<11>
                                                       okHI/delays[11].fdreout0
    AB6.O                net (fanout=1)        0.438   okHI/fdreout0_hi_dataout<11>
    AB6.PAD              Tioop                 2.722   hi_inout<11>
                                                       okHI/delays[11].iobf0/OBUFT
                                                       hi_inout<11>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.744ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[11].fdreout1 (FF)
  Destination:          hi_inout<11> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     1.752ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[11].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.868   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.262   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -8.471   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.514   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X9Y2.CLK0     net (fanout=1585)     2.623   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.752ns (-6.515ns logic, 8.267ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[11].fdreout1 to hi_inout<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X9Y2.TQ       Tockq                 0.699   okHI/fdreout0_hi_dataout<11>
                                                       okHI/delays[11].fdreout1
    AB6.T                net (fanout=1)        0.438   okHI/fdreout1_hi_drive<11>
    AB6.PAD              Tiotp                 2.722   hi_inout<11>
                                                       okHI/delays[11].iobf0/OBUFT
                                                       hi_inout<11>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<12> (AA6.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.363ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[12].fdreout0 (FF)
  Destination:          hi_inout<12> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     1.752ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[12].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.868   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.262   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -8.471   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.514   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X9Y3.CLK0     net (fanout=1585)     2.623   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.752ns (-6.515ns logic, 8.267ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[12].fdreout0 to hi_inout<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X9Y3.OQ       Tockq                 1.080   okHI/fdreout0_hi_dataout<12>
                                                       okHI/delays[12].fdreout0
    AA6.O                net (fanout=1)        0.438   okHI/fdreout0_hi_dataout<12>
    AA6.PAD              Tioop                 2.722   hi_inout<12>
                                                       okHI/delays[12].iobf0/OBUFT
                                                       hi_inout<12>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.744ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[12].fdreout1 (FF)
  Destination:          hi_inout<12> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     1.752ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[12].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.868   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.262   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -8.471   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.514   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X9Y3.CLK0     net (fanout=1585)     2.623   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.752ns (-6.515ns logic, 8.267ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[12].fdreout1 to hi_inout<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X9Y3.TQ       Tockq                 0.699   okHI/fdreout0_hi_dataout<12>
                                                       okHI/delays[12].fdreout1
    AA6.T                net (fanout=1)        0.438   okHI/fdreout1_hi_drive<12>
    AA6.PAD              Tiotp                 2.722   hi_inout<12>
                                                       okHI/delays[12].iobf0/OBUFT
                                                       hi_inout<12>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<6> (AB2.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.409ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[6].fdreout0 (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.189ns (Levels of Logic = 1)
  Clock Path Delay:     1.757ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[6].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.868   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.262   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -8.471   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.514   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X1Y0.CLK0     net (fanout=1585)     2.628   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.757ns (-6.515ns logic, 8.272ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[6].fdreout0 to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y0.OQ       Tockq                 1.080   okHI/fdreout0_hi_dataout<6>
                                                       okHI/delays[6].fdreout0
    AB2.O                net (fanout=1)        0.387   okHI/fdreout0_hi_dataout<6>
    AB2.PAD              Tioop                 2.722   hi_inout<6>
                                                       okHI/delays[6].iobf0/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      4.189ns (3.802ns logic, 0.387ns route)
                                                       (90.8% logic, 9.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.790ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[6].fdreout1 (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.808ns (Levels of Logic = 1)
  Clock Path Delay:     1.757ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[6].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        2.868   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.262   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -8.471   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.514   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X1Y0.CLK0     net (fanout=1585)     2.628   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.757ns (-6.515ns logic, 8.272ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[6].fdreout1 to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y0.TQ       Tockq                 0.699   okHI/fdreout0_hi_dataout<6>
                                                       okHI/delays[6].fdreout1
    AB2.T                net (fanout=1)        0.387   okHI/fdreout1_hi_drive<6>
    AB2.PAD              Tiotp                 2.722   hi_inout<6>
                                                       okHI/delays[6].iobf0/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      3.808ns (3.421ns logic, 0.387ns route)
                                                       (89.8% logic, 10.2% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_inout<3> (AB18.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  2.834ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[3].fdreout0 (FF)
  Destination:          hi_inout<3> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.109ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[3].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.262   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.402   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.771   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.525   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X27Y0.CLK0    net (fanout=1585)     0.747   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.109ns (-1.827ns logic, 2.936ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[3].fdreout0 to hi_inout<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y0.OQ      Tockq                 0.336   okHI/fdreout0_hi_dataout<3>
                                                       okHI/delays[3].fdreout0
    AB18.O               net (fanout=1)        0.268   okHI/fdreout0_hi_dataout<3>
    AB18.PAD             Tioop                 1.396   hi_inout<3>
                                                       okHI/delays[3].iobf0/OBUFT
                                                       hi_inout<3>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.726ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[3].fdreout1 (FF)
  Destination:          hi_inout<3> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.109ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[3].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.262   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.402   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.771   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.525   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X27Y0.CLK0    net (fanout=1585)     0.747   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.109ns (-1.827ns logic, 2.936ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[3].fdreout1 to hi_inout<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y0.TQ      Tockq                 0.228   okHI/fdreout0_hi_dataout<3>
                                                       okHI/delays[3].fdreout1
    AB18.T               net (fanout=1)        0.268   okHI/fdreout1_hi_drive<3>
    AB18.PAD             Tiotp                 1.396   hi_inout<3>
                                                       okHI/delays[3].iobf0/OBUFT
                                                       hi_inout<3>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<4> (AA18.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  2.834ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[4].fdreout0 (FF)
  Destination:          hi_inout<4> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.109ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[4].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.262   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.402   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.771   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.525   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X27Y1.CLK0    net (fanout=1585)     0.747   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.109ns (-1.827ns logic, 2.936ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[4].fdreout0 to hi_inout<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y1.OQ      Tockq                 0.336   okHI/fdreout0_hi_dataout<4>
                                                       okHI/delays[4].fdreout0
    AA18.O               net (fanout=1)        0.268   okHI/fdreout0_hi_dataout<4>
    AA18.PAD             Tioop                 1.396   hi_inout<4>
                                                       okHI/delays[4].iobf0/OBUFT
                                                       hi_inout<4>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.726ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[4].fdreout1 (FF)
  Destination:          hi_inout<4> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.109ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[4].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.262   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.402   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.771   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.525   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X27Y1.CLK0    net (fanout=1585)     0.747   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.109ns (-1.827ns logic, 2.936ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[4].fdreout1 to hi_inout<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y1.TQ      Tockq                 0.228   okHI/fdreout0_hi_dataout<4>
                                                       okHI/delays[4].fdreout1
    AA18.T               net (fanout=1)        0.268   okHI/fdreout1_hi_drive<4>
    AA18.PAD             Tiotp                 1.396   hi_inout<4>
                                                       okHI/delays[4].iobf0/OBUFT
                                                       hi_inout<4>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<13> (U13.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  2.834ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[13].fdreout0 (FF)
  Destination:          hi_inout<13> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.109ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[13].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.262   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.402   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.771   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.525   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X28Y0.CLK0    net (fanout=1585)     0.747   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.109ns (-1.827ns logic, 2.936ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[13].fdreout0 to hi_inout<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X28Y0.OQ      Tockq                 0.336   okHI/fdreout0_hi_dataout<13>
                                                       okHI/delays[13].fdreout0
    U13.O                net (fanout=1)        0.268   okHI/fdreout0_hi_dataout<13>
    U13.PAD              Tioop                 1.396   hi_inout<13>
                                                       okHI/delays[13].iobf0/OBUFT
                                                       hi_inout<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.726ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[13].fdreout1 (FF)
  Destination:          hi_inout<13> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.109ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[13].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp593.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=5)        1.262   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.402   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.771   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.525   okHI/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X28Y0.CLK0    net (fanout=1585)     0.747   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.109ns (-1.827ns logic, 2.936ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[13].fdreout1 to hi_inout<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X28Y0.TQ      Tockq                 0.228   okHI/fdreout0_hi_dataout<13>
                                                       okHI/delays[13].fdreout1
    U13.T                net (fanout=1)        0.268   okHI/fdreout1_hi_drive<13>
    U13.PAD              Tiotp                 1.396   hi_inout<13>
                                                       okHI/delays[13].iobf0/OBUFT
                                                       hi_inout<13>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |     20.830ns|     16.000ns|     23.040ns|            0|           40|            3|   1984522637|
| TS_okHI_dcm_clk0              |     20.830ns|     23.040ns|          N/A|           40|            0|   1984522637|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock hi_in<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hi_in<1>    |    9.293(R)|      SLOW  |   -3.220(R)|      FAST  |ok1<24>           |   0.000|
hi_in<2>    |    7.421(R)|      SLOW  |   -1.945(R)|      FAST  |ok1<24>           |   0.000|
hi_in<3>    |    6.869(R)|      SLOW  |   -2.005(R)|      FAST  |ok1<24>           |   0.000|
hi_in<4>    |   10.334(R)|      SLOW  |   -0.987(R)|      FAST  |ok1<24>           |   0.000|
hi_in<5>    |    9.887(R)|      SLOW  |   -0.989(R)|      FAST  |ok1<24>           |   0.000|
hi_in<6>    |   10.612(R)|      SLOW  |   -1.322(R)|      FAST  |ok1<24>           |   0.000|
hi_in<7>    |   10.664(R)|      SLOW  |   -1.369(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<0> |    7.651(R)|      SLOW  |   -1.143(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |    7.651(R)|      SLOW  |   -1.143(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |    7.780(R)|      SLOW  |   -1.272(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |    7.835(R)|      SLOW  |   -1.327(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |    7.835(R)|      SLOW  |   -1.327(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |    7.775(R)|      SLOW  |   -1.267(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |    7.644(R)|      SLOW  |   -1.136(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |    7.644(R)|      SLOW  |   -1.136(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |    7.648(R)|      SLOW  |   -1.140(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |    7.644(R)|      SLOW  |   -1.136(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|    7.644(R)|      SLOW  |   -1.136(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|    7.588(R)|      SLOW  |   -1.080(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|    7.590(R)|      SLOW  |   -1.082(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|    7.834(R)|      SLOW  |   -1.326(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|    7.834(R)|      SLOW  |   -1.326(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|    7.831(R)|      SLOW  |   -1.323(R)|      FAST  |ok1<24>           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock hi_in<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hi_inout<0> |         6.213(R)|      SLOW  |         2.909(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |         6.213(R)|      SLOW  |         2.909(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |         6.077(R)|      SLOW  |         2.773(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |         6.030(R)|      SLOW  |         2.726(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |         6.030(R)|      SLOW  |         2.726(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |         6.081(R)|      SLOW  |         2.777(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |         6.221(R)|      SLOW  |         2.917(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |         6.221(R)|      SLOW  |         2.917(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |         6.217(R)|      SLOW  |         2.913(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |         6.221(R)|      SLOW  |         2.917(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|         6.221(R)|      SLOW  |         2.917(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|         6.267(R)|      SLOW  |         2.963(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|         6.267(R)|      SLOW  |         2.963(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|         6.030(R)|      SLOW  |         2.726(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|         6.030(R)|      SLOW  |         2.726(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|         6.033(R)|      SLOW  |         2.729(R)|      FAST  |ok1<24>           |   0.000|
hi_out<0>   |        11.215(R)|      SLOW  |         5.817(R)|      FAST  |ok1<24>           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |   23.040|         |         |         |
---------------+---------+---------+---------+---------+

COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 9.295; Ideal Clock Offset To Actual Clock 3.101; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<7>          |   10.664(R)|      SLOW  |   -1.369(R)|      FAST  |    2.666|    8.869|       -3.101|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.664|         -  |      -1.369|         -  |    2.666|    8.869|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 9.290; Ideal Clock Offset To Actual Clock 3.052; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<6>          |   10.612(R)|      SLOW  |   -1.322(R)|      FAST  |    2.718|    8.822|       -3.052|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.612|         -  |      -1.322|         -  |    2.718|    8.822|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 8.898; Ideal Clock Offset To Actual Clock 2.523; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<5>          |    9.887(R)|      SLOW  |   -0.989(R)|      FAST  |    3.443|    8.489|       -2.523|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.887|         -  |      -0.989|         -  |    3.443|    8.489|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 9.347; Ideal Clock Offset To Actual Clock 2.746; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<4>          |   10.334(R)|      SLOW  |   -0.987(R)|      FAST  |    2.996|    8.487|       -2.746|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.334|         -  |      -0.987|         -  |    2.996|    8.487|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.864; Ideal Clock Offset To Actual Clock 0.722; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<3>          |    6.869(R)|      SLOW  |   -2.005(R)|      FAST  |    7.261|    8.705|       -0.722|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.869|         -  |      -2.005|         -  |    7.261|    8.705|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 5.476; Ideal Clock Offset To Actual Clock 0.968; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<2>          |    7.421(R)|      SLOW  |   -1.945(R)|      FAST  |    6.709|    8.645|       -0.968|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.421|         -  |      -1.945|         -  |    6.709|    8.645|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 6.073; Ideal Clock Offset To Actual Clock 2.542; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<1>          |    9.293(R)|      SLOW  |   -3.220(R)|      FAST  |    4.837|    9.920|       -2.542|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.293|         -  |      -3.220|         -  |    4.837|    9.920|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         "hi_in<0>" "RISING";
Worst Case Data Window 6.755; Ideal Clock Offset To Actual Clock -0.458; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_inout<0>       |    7.651(R)|      SLOW  |   -1.143(R)|      FAST  |    2.179|    1.143|        0.518|
hi_inout<1>       |    7.651(R)|      SLOW  |   -1.143(R)|      FAST  |    2.179|    1.143|        0.518|
hi_inout<2>       |    7.780(R)|      SLOW  |   -1.272(R)|      FAST  |    2.050|    1.272|        0.389|
hi_inout<3>       |    7.835(R)|      SLOW  |   -1.327(R)|      FAST  |    1.995|    1.327|        0.334|
hi_inout<4>       |    7.835(R)|      SLOW  |   -1.327(R)|      FAST  |    1.995|    1.327|        0.334|
hi_inout<5>       |    7.775(R)|      SLOW  |   -1.267(R)|      FAST  |    2.055|    1.267|        0.394|
hi_inout<6>       |    7.644(R)|      SLOW  |   -1.136(R)|      FAST  |    2.186|    1.136|        0.525|
hi_inout<7>       |    7.644(R)|      SLOW  |   -1.136(R)|      FAST  |    2.186|    1.136|        0.525|
hi_inout<8>       |    7.648(R)|      SLOW  |   -1.140(R)|      FAST  |    2.182|    1.140|        0.521|
hi_inout<9>       |    7.644(R)|      SLOW  |   -1.136(R)|      FAST  |    2.186|    1.136|        0.525|
hi_inout<10>      |    7.644(R)|      SLOW  |   -1.136(R)|      FAST  |    2.186|    1.136|        0.525|
hi_inout<11>      |    7.588(R)|      SLOW  |   -1.080(R)|      FAST  |    2.242|    1.080|        0.581|
hi_inout<12>      |    7.590(R)|      SLOW  |   -1.082(R)|      FAST  |    2.240|    1.082|        0.579|
hi_inout<13>      |    7.834(R)|      SLOW  |   -1.326(R)|      FAST  |    1.996|    1.326|        0.335|
hi_inout<14>      |    7.834(R)|      SLOW  |   -1.326(R)|      FAST  |    1.996|    1.326|        0.335|
hi_inout<15>      |    7.831(R)|      SLOW  |   -1.323(R)|      FAST  |    1.999|    1.323|        0.338|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.835|         -  |      -1.080|         -  |    1.995|    1.080|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_out<0>                                      |       11.215|      SLOW  |        5.817|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"         "RISING";
Bus Skew: 0.237 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_inout<0>                                    |        6.213|      SLOW  |        2.909|      FAST  |         0.183|
hi_inout<1>                                    |        6.213|      SLOW  |        2.909|      FAST  |         0.183|
hi_inout<2>                                    |        6.077|      SLOW  |        2.773|      FAST  |         0.047|
hi_inout<3>                                    |        6.030|      SLOW  |        2.726|      FAST  |         0.000|
hi_inout<4>                                    |        6.030|      SLOW  |        2.726|      FAST  |         0.000|
hi_inout<5>                                    |        6.081|      SLOW  |        2.777|      FAST  |         0.051|
hi_inout<6>                                    |        6.221|      SLOW  |        2.917|      FAST  |         0.191|
hi_inout<7>                                    |        6.221|      SLOW  |        2.917|      FAST  |         0.191|
hi_inout<8>                                    |        6.217|      SLOW  |        2.913|      FAST  |         0.187|
hi_inout<9>                                    |        6.221|      SLOW  |        2.917|      FAST  |         0.191|
hi_inout<10>                                   |        6.221|      SLOW  |        2.917|      FAST  |         0.191|
hi_inout<11>                                   |        6.267|      SLOW  |        2.963|      FAST  |         0.237|
hi_inout<12>                                   |        6.267|      SLOW  |        2.963|      FAST  |         0.237|
hi_inout<13>                                   |        6.030|      SLOW  |        2.726|      FAST  |         0.000|
hi_inout<14>                                   |        6.030|      SLOW  |        2.726|      FAST  |         0.000|
hi_inout<15>                                   |        6.033|      SLOW  |        2.729|      FAST  |         0.003|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 40  Score: 38422  (Setup/Max: 38422, Hold: 0)

Constraints cover 1984523691 paths, 0 nets, and 31791 connections

Design statistics:
   Minimum period:  23.040ns{1}   (Maximum frequency:  43.403MHz)
   Minimum input required time before clock:  10.664ns
   Minimum output required time after clock:  11.215ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr  2 04:47:10 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1048 MB



