// Seed: 3036137665
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2
);
  input id_2;
  output id_1;
  assign id_1 = id_2;
  reg id_2;
  initial begin
    case (id_2)
      1 ^ 1'b0: begin
        id_2 <= id_2;
      end
      id_2: id_2 <= 1;
      1: begin
        id_1 <= 1 - id_2;
      end
      default: begin
        id_2 <= 1;
      end
    endcase
  end
  type_6 id_4 (
      .id_0(1),
      .id_1(1 - id_1),
      .id_2(id_1),
      .id_3(id_3)
  );
endmodule
