{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1517241694310 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517241694316 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 29 16:01:34 2018 " "Processing started: Mon Jan 29 16:01:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517241694316 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241694316 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SANDBOX -c DEO-CV " "Command: quartus_map --read_settings_files=on --write_settings_files=off SANDBOX -c DEO-CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241694316 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "PLL.qip " "Tcl Script File PLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE PLL.qip " "set_global_assignment -name QIP_FILE PLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1517241694531 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1517241694531 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1517241694873 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1517241694873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plltoto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file plltoto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 plltoto-rtl " "Found design unit 1: plltoto-rtl" {  } { { "plltoto.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/plltoto.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704910 ""} { "Info" "ISGN_ENTITY_NAME" "1 plltoto " "Found entity 1: plltoto" {  } { { "plltoto.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/plltoto.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241704910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plltoto/plltoto_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file plltoto/plltoto_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 plltoto_0002 " "Found entity 1: plltoto_0002" {  } { { "plltoto/plltoto_0002.v" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/plltoto/plltoto_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241704911 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "PLL_syn.v " "Can't analyze file -- file PLL_syn.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1517241704911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conceptp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file conceptp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 conceptP " "Found entity 1: conceptP" {  } { { "conceptP.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/conceptP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241704911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vector_concats.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vector_concats.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vec_concat-impl " "Found design unit 1: vec_concat-impl" {  } { { "vector_concats.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_concats.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704916 ""} { "Info" "ISGN_ENTITY_NAME" "1 vec_concat " "Found entity 1: vec_concat" {  } { { "vector_concats.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_concats.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241704916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PAL-versionone " "Found design unit 1: PAL-versionone" {  } { { "PAL.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PAL.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704916 ""} { "Info" "ISGN_ENTITY_NAME" "1 PAL " "Found entity 1: PAL" {  } { { "PAL.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PAL.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241704916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "expansionif.vhd 2 1 " "Found 2 design units, including 1 entities, in source file expansionif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 expansionIF-func " "Found design unit 1: expansionIF-func" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704916 ""} { "Info" "ISGN_ENTITY_NAME" "1 expansionIF " "Found entity 1: expansionIF" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241704916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sandbox.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sandbox.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SANDBOX " "Found entity 1: SANDBOX" {  } { { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241704919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 6 3 " "Found 6 design units, including 3 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_Rising-behavioral " "Found design unit 1: DFF_Rising-behavioral" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704921 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DFF_Falling-behavioral " "Found design unit 2: DFF_Falling-behavioral" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704921 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 DFFQ-behavioral " "Found design unit 3: DFFQ-behavioral" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704921 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF_Rising " "Found entity 1: DFF_Rising" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704921 ""} { "Info" "ISGN_ENTITY_NAME" "2 DFF_Falling " "Found entity 2: DFF_Falling" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704921 ""} { "Info" "ISGN_ENTITY_NAME" "3 DFFQ " "Found entity 3: DFFQ" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241704921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcv1s1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcv1s1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCV1S1-impl " "Found design unit 1: PCV1S1-impl" {  } { { "PCV1S1.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PCV1S1.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704922 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCV1S1 " "Found entity 1: PCV1S1" {  } { { "PCV1S1.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PCV1S1.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241704922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluv1s1_unsigned.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aluv1s1_unsigned.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUV1S1_unsigned-behavioral " "Found design unit 1: ALUV1S1_unsigned-behavioral" {  } { { "ALUV1S1_unsigned.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/ALUV1S1_unsigned.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704924 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUV1S1_unsigned " "Found entity 1: ALUV1S1_unsigned" {  } { { "ALUV1S1_unsigned.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/ALUV1S1_unsigned.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241704924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pmemory-SYN " "Found design unit 1: pmemory-SYN" {  } { { "PMemory.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PMemory.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704925 ""} { "Info" "ISGN_ENTITY_NAME" "1 PMemory " "Found entity 1: PMemory" {  } { { "PMemory.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PMemory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241704925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vector_primitives.vhd 8 4 " "Found 8 design units, including 4 entities, in source file vector_primitives.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 array_or-behavioral " "Found design unit 1: array_or-behavioral" {  } { { "vector_primitives.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_primitives.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704927 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vector_or-behavioral " "Found design unit 2: vector_or-behavioral" {  } { { "vector_primitives.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_primitives.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704927 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 array_and-behavioral " "Found design unit 3: array_and-behavioral" {  } { { "vector_primitives.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_primitives.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704927 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 vector_and-behavioral " "Found design unit 4: vector_and-behavioral" {  } { { "vector_primitives.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_primitives.vhd" 125 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704927 ""} { "Info" "ISGN_ENTITY_NAME" "1 array_or " "Found entity 1: array_or" {  } { { "vector_primitives.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_primitives.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704927 ""} { "Info" "ISGN_ENTITY_NAME" "2 vector_or " "Found entity 2: vector_or" {  } { { "vector_primitives.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_primitives.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704927 ""} { "Info" "ISGN_ENTITY_NAME" "3 array_and " "Found entity 3: array_and" {  } { { "vector_primitives.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_primitives.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704927 ""} { "Info" "ISGN_ENTITY_NAME" "4 vector_and " "Found entity 4: vector_and" {  } { { "vector_primitives.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_primitives.vhd" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241704927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_array.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_array.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-impl " "Found design unit 1: register_file-impl" {  } { { "register_array.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/register_array.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704928 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_array.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/register_array.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241704928 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux vector_muxes.vhd " "Entity \"mux\" obtained from \"vector_muxes.vhd\" instead of from Quartus Prime megafunction library" {  } { { "vector_muxes.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_muxes.vhd" 45 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1517241704930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vector_muxes.vhd 4 2 " "Found 4 design units, including 2 entities, in source file vector_muxes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux-rtl " "Found design unit 1: demux-rtl" {  } { { "vector_muxes.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_muxes.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704930 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux-rtl " "Found design unit 2: mux-rtl" {  } { { "vector_muxes.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_muxes.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704930 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "vector_muxes.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_muxes.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704930 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux " "Found entity 2: mux" {  } { { "vector_muxes.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_muxes.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241704930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file r_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 r_block " "Found entity 1: r_block" {  } { { "r_block.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/r_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241704956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_port_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_port_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R_P_control-behavioral " "Found design unit 1: R_P_control-behavioral" {  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704958 ""} { "Info" "ISGN_ENTITY_NAME" "1 R_P_control " "Found entity 1: R_P_control" {  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241704958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "global.vhd 2 0 " "Found 2 design units, including 0 entities, in source file global.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 global " "Found design unit 1: global" {  } { { "global.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/global.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704959 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 global-body " "Found design unit 2: global-body" {  } { { "global.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/global.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241704959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructiondecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructiondecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID-behavioral " "Found design unit 1: ID-behavioral" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704961 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517241704961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241704961 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SANDBOX " "Elaborating entity \"SANDBOX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1517241705054 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "OUT2\[7..0\] OUT " "Bus \"OUT2\[7..0\]\" found using same base name as \"OUT\", which might lead to a name conflict." {  } { { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 160 952 1128 320 "inst4" "" } { 160 952 1128 320 "inst4" "" } { 160 952 1128 320 "inst4" "" } { 160 952 1128 320 "inst4" "" } { 160 952 1128 320 "inst4" "" } { 160 952 1128 320 "inst4" "" } { 160 952 1128 320 "inst4" "" } { 160 952 1128 320 "inst4" "" } { 160 952 1128 320 "inst4" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1517241705059 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "OUT " "Converted elements in bus name \"OUT\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OUT\[7..0\] OUT7..0 " "Converted element name(s) from \"OUT\[7..0\]\" to \"OUT7..0\"" {  } { { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 160 952 1128 320 "inst4" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705060 ""}  } { { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 160 952 1128 320 "inst4" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1517241705060 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "OUT2 " "Converted elements in bus name \"OUT2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OUT2\[7..0\] OUT27..0 " "Converted element name(s) from \"OUT2\[7..0\]\" to \"OUT27..0\"" {  } { { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 160 952 1128 320 "inst4" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705060 ""}  } { { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 160 952 1128 320 "inst4" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1517241705060 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "expansionIF inst8 " "Block or symbol \"expansionIF\" of instance \"inst8\" overlaps another block or symbol" {  } { { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 392 1000 1240 568 "inst8" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1517241705061 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 376 448 1488 376 "" "" } { 200 448 473 217 "OV" "" } { 216 448 472 233 "ZE" "" } { 232 448 472 249 "EQ" "" } { 216 448 448 232 "" "" } { 232 448 448 248 "" "" } { 248 448 448 376 "" "" } { 232 1448 1521 249 "OV" "" } { 248 1448 1517 265 "ZE" "" } { 264 1448 1520 281 "EQ" "" } { 280 1448 1520 297 "GR" "" } { 240 1488 1488 256 "" "" } { 256 1488 1488 272 "" "" } { 272 1488 1488 288 "" "" } { 288 1488 1488 376 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1517241705063 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 264 432 432 280 "" "" } { 248 432 472 265 "AD" "" } { 264 432 472 281 "RW" "" } { 280 432 472 297 "EB" "" } { 440 432 968 440 "" "" } { 280 432 432 296 "" "" } { 296 432 432 440 "" "" } { 448 882 1000 465 "EB" "" } { 464 882 1000 481 "AD" "" } { 480 882 1000 497 "RW" "" } { 440 968 968 464 "" "" } { 464 968 968 480 "" "" } { 480 968 968 496 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1517241705063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "expansionIF expansionIF:inst8 " "Elaborating entity \"expansionIF\" for hierarchy \"expansionIF:inst8\"" {  } { { "SANDBOX.bdf" "inst8" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 392 1000 1240 568 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517241705186 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataIn expansionIF.vhd(55) " "VHDL Process Statement warning at expansionIF.vhd(55): signal \"dataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517241705188 "|SANDBOX|expansionIF:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataIn expansionIF.vhd(57) " "VHDL Process Statement warning at expansionIF.vhd(57): signal \"dataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517241705188 "|SANDBOX|expansionIF:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bufferOut expansionIF.vhd(58) " "VHDL Process Statement warning at expansionIF.vhd(58): signal \"bufferOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517241705188 "|SANDBOX|expansionIF:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bufferIn expansionIF.vhd(52) " "VHDL Process Statement warning at expansionIF.vhd(52): inferring latch(es) for signal or variable \"bufferIn\", which holds its previous value in one or more paths through the process" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1517241705188 "|SANDBOX|expansionIF:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferIn\[0\] expansionIF.vhd(52) " "Inferred latch for \"bufferIn\[0\]\" at expansionIF.vhd(52)" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241705190 "|SANDBOX|expansionIF:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferIn\[1\] expansionIF.vhd(52) " "Inferred latch for \"bufferIn\[1\]\" at expansionIF.vhd(52)" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241705190 "|SANDBOX|expansionIF:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferIn\[2\] expansionIF.vhd(52) " "Inferred latch for \"bufferIn\[2\]\" at expansionIF.vhd(52)" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241705191 "|SANDBOX|expansionIF:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferIn\[3\] expansionIF.vhd(52) " "Inferred latch for \"bufferIn\[3\]\" at expansionIF.vhd(52)" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241705191 "|SANDBOX|expansionIF:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferIn\[4\] expansionIF.vhd(52) " "Inferred latch for \"bufferIn\[4\]\" at expansionIF.vhd(52)" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241705191 "|SANDBOX|expansionIF:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferIn\[5\] expansionIF.vhd(52) " "Inferred latch for \"bufferIn\[5\]\" at expansionIF.vhd(52)" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241705191 "|SANDBOX|expansionIF:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferIn\[6\] expansionIF.vhd(52) " "Inferred latch for \"bufferIn\[6\]\" at expansionIF.vhd(52)" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241705191 "|SANDBOX|expansionIF:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferIn\[7\] expansionIF.vhd(52) " "Inferred latch for \"bufferIn\[7\]\" at expansionIF.vhd(52)" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241705191 "|SANDBOX|expansionIF:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_Rising expansionIF:inst8\|DFF_Rising:addressStorage " "Elaborating entity \"DFF_Rising\" for hierarchy \"expansionIF:inst8\|DFF_Rising:addressStorage\"" {  } { { "expansionIF.vhd" "addressStorage" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517241705231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID ID:inst5 " "Elaborating entity \"ID\" for hierarchy \"ID:inst5\"" {  } { { "SANDBOX.bdf" "inst5" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 152 472 696 336 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517241705263 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Z_LAT InstructionDecoder.vhd(30) " "Verilog HDL or VHDL warning at InstructionDecoder.vhd(30): object \"Z_LAT\" assigned a value but never read" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1517241705264 "|SANDBOX|ID:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PCOut InstructionDecoder.vhd(302) " "VHDL Process Statement warning at InstructionDecoder.vhd(302): inferring latch(es) for signal or variable \"PCOut\", which holds its previous value in one or more paths through the process" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 302 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1517241705266 "|SANDBOX|ID:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EQ_LAT InstructionDecoder.vhd(302) " "VHDL Process Statement warning at InstructionDecoder.vhd(302): inferring latch(es) for signal or variable \"EQ_LAT\", which holds its previous value in one or more paths through the process" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 302 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1517241705266 "|SANDBOX|ID:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EQ_LAT InstructionDecoder.vhd(302) " "Inferred latch for \"EQ_LAT\" at InstructionDecoder.vhd(302)" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241705270 "|SANDBOX|ID:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCOut\[0\] InstructionDecoder.vhd(302) " "Inferred latch for \"PCOut\[0\]\" at InstructionDecoder.vhd(302)" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241705270 "|SANDBOX|ID:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCOut\[1\] InstructionDecoder.vhd(302) " "Inferred latch for \"PCOut\[1\]\" at InstructionDecoder.vhd(302)" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241705271 "|SANDBOX|ID:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCOut\[2\] InstructionDecoder.vhd(302) " "Inferred latch for \"PCOut\[2\]\" at InstructionDecoder.vhd(302)" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241705271 "|SANDBOX|ID:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCOut\[3\] InstructionDecoder.vhd(302) " "Inferred latch for \"PCOut\[3\]\" at InstructionDecoder.vhd(302)" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241705271 "|SANDBOX|ID:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCOut\[4\] InstructionDecoder.vhd(302) " "Inferred latch for \"PCOut\[4\]\" at InstructionDecoder.vhd(302)" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241705272 "|SANDBOX|ID:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCOut\[5\] InstructionDecoder.vhd(302) " "Inferred latch for \"PCOut\[5\]\" at InstructionDecoder.vhd(302)" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241705272 "|SANDBOX|ID:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCOut\[6\] InstructionDecoder.vhd(302) " "Inferred latch for \"PCOut\[6\]\" at InstructionDecoder.vhd(302)" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241705272 "|SANDBOX|ID:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCOut\[7\] InstructionDecoder.vhd(302) " "Inferred latch for \"PCOut\[7\]\" at InstructionDecoder.vhd(302)" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241705272 "|SANDBOX|ID:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCOut\[8\] InstructionDecoder.vhd(302) " "Inferred latch for \"PCOut\[8\]\" at InstructionDecoder.vhd(302)" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241705273 "|SANDBOX|ID:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCOut\[9\] InstructionDecoder.vhd(302) " "Inferred latch for \"PCOut\[9\]\" at InstructionDecoder.vhd(302)" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241705273 "|SANDBOX|ID:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCOut\[10\] InstructionDecoder.vhd(302) " "Inferred latch for \"PCOut\[10\]\" at InstructionDecoder.vhd(302)" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241705274 "|SANDBOX|ID:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCOut\[11\] InstructionDecoder.vhd(302) " "Inferred latch for \"PCOut\[11\]\" at InstructionDecoder.vhd(302)" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241705274 "|SANDBOX|ID:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUV1S1_unsigned ALUV1S1_unsigned:inst1 " "Elaborating entity \"ALUV1S1_unsigned\" for hierarchy \"ALUV1S1_unsigned:inst1\"" {  } { { "SANDBOX.bdf" "inst1" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 184 1184 1448 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517241705310 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Greater ALUV1S1_unsigned.vhd(28) " "VHDL Signal Declaration warning at ALUV1S1_unsigned.vhd(28): used implicit default value for signal \"Greater\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALUV1S1_unsigned.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/ALUV1S1_unsigned.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1517241705311 "|SANDBOX|ALUV1S1_unsigned:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "overflow ALUV1S1_unsigned.vhd(109) " "VHDL Process Statement warning at ALUV1S1_unsigned.vhd(109): inferring latch(es) for signal or variable \"overflow\", which holds its previous value in one or more paths through the process" {  } { { "ALUV1S1_unsigned.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/ALUV1S1_unsigned.vhd" 109 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1517241705312 "|SANDBOX|ALUV1S1_unsigned:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow ALUV1S1_unsigned.vhd(109) " "Inferred latch for \"overflow\" at ALUV1S1_unsigned.vhd(109)" {  } { { "ALUV1S1_unsigned.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/ALUV1S1_unsigned.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241705314 "|SANDBOX|ALUV1S1_unsigned:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r_block r_block:inst4 " "Elaborating entity \"r_block\" for hierarchy \"r_block:inst4\"" {  } { { "SANDBOX.bdf" "inst4" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 160 952 1128 320 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517241705347 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "OUT2\[7..0\] OUT " "Bus \"OUT2\[7..0\]\" found using same base name as \"OUT\", which might lead to a name conflict." {  } { { "r_block.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/r_block.bdf" { { 376 1088 1264 392 "OUT2\[7..0\]" "" } { 376 1088 1264 392 "OUT2\[7..0\]" "" } { 376 1088 1264 392 "OUT2\[7..0\]" "" } { 376 1088 1264 392 "OUT2\[7..0\]" "" } { 376 1088 1264 392 "OUT2\[7..0\]" "" } { 376 1088 1264 392 "OUT2\[7..0\]" "" } { 376 1088 1264 392 "OUT2\[7..0\]" "" } { 376 1088 1264 392 "OUT2\[7..0\]" "" } { 376 1088 1264 392 "OUT2\[7..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1517241705347 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "OUT " "Converted elements in bus name \"OUT\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OUT\[7..0\] OUT7..0 " "Converted element name(s) from \"OUT\[7..0\]\" to \"OUT7..0\"" {  } { { "r_block.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/r_block.bdf" { { 248 1088 1264 264 "OUT\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705375 ""}  } { { "r_block.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/r_block.bdf" { { 248 1088 1264 264 "OUT\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1517241705375 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "OUT2 " "Converted elements in bus name \"OUT2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OUT2\[7..0\] OUT27..0 " "Converted element name(s) from \"OUT2\[7..0\]\" to \"OUT27..0\"" {  } { { "r_block.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/r_block.bdf" { { 376 1088 1264 392 "OUT2\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705375 ""}  } { { "r_block.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/r_block.bdf" { { 376 1088 1264 392 "OUT2\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1517241705375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux r_block:inst4\|mux:inst4 " "Elaborating entity \"mux\" for hierarchy \"r_block:inst4\|mux:inst4\"" {  } { { "r_block.bdf" "inst4" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/r_block.bdf" { { 224 800 1056 304 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517241705418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file r_block:inst4\|register_file:inst7 " "Elaborating entity \"register_file\" for hierarchy \"r_block:inst4\|register_file:inst7\"" {  } { { "r_block.bdf" "inst7" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/r_block.bdf" { { 224 336 728 304 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517241705477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_Rising r_block:inst4\|register_file:inst7\|DFF_Rising:\\GEN_REG:0:REGX " "Elaborating entity \"DFF_Rising\" for hierarchy \"r_block:inst4\|register_file:inst7\|DFF_Rising:\\GEN_REG:0:REGX\"" {  } { { "register_array.vhd" "\\GEN_REG:0:REGX" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/register_array.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517241705574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R_P_control r_block:inst4\|R_P_control:inst1 " "Elaborating entity \"R_P_control\" for hierarchy \"r_block:inst4\|R_P_control:inst1\"" {  } { { "r_block.bdf" "inst1" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/r_block.bdf" { { 408 8 256 520 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517241705627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array_or r_block:inst4\|array_or:inst6 " "Elaborating entity \"array_or\" for hierarchy \"r_block:inst4\|array_or:inst6\"" {  } { { "r_block.bdf" "inst6" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/r_block.bdf" { { 224 -64 320 304 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517241705670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux r_block:inst4\|demux:inst2 " "Elaborating entity \"demux\" for hierarchy \"r_block:inst4\|demux:inst2\"" {  } { { "r_block.bdf" "inst2" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/r_block.bdf" { { 128 -320 -48 208 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517241705716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plltoto plltoto:inst11 " "Elaborating entity \"plltoto\" for hierarchy \"plltoto:inst11\"" {  } { { "SANDBOX.bdf" "inst11" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 480 -16 144 560 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517241705767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plltoto_0002 plltoto:inst11\|plltoto_0002:plltoto_inst " "Elaborating entity \"plltoto_0002\" for hierarchy \"plltoto:inst11\|plltoto_0002:plltoto_inst\"" {  } { { "plltoto.vhd" "plltoto_inst" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/plltoto.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517241705782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll plltoto:inst11\|plltoto_0002:plltoto_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"plltoto:inst11\|plltoto_0002:plltoto_inst\|altera_pll:altera_pll_i\"" {  } { { "plltoto/plltoto_0002.v" "altera_pll_i" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/plltoto/plltoto_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517241705820 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1517241705848 ""}
{ "Error" "ESGN_WRONG_WYS_FAMILY" "general\[0\].gpll " "WYSIWYG primitive \"general\[0\].gpll\" is not compatible with the current device family" {  } { { "altera_pll.v" "general\[0\].gpll" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 12024 "WYSIWYG primitive \"%1!s!\" is not compatible with the current device family" 0 0 "Analysis & Synthesis" 0 -1 1517241705853 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "plltoto:inst11\|plltoto_0002:plltoto_inst\|altera_pll:altera_pll_i " "Can't elaborate user hierarchy \"plltoto:inst11\|plltoto_0002:plltoto_inst\|altera_pll:altera_pll_i\"" {  } { { "plltoto/plltoto_0002.v" "altera_pll_i" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/plltoto/plltoto_0002.v" 85 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517241705853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "plltoto:inst11\|plltoto_0002:plltoto_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"plltoto:inst11\|plltoto_0002:plltoto_inst\|altera_pll:altera_pll_i\"" {  } { { "plltoto/plltoto_0002.v" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/plltoto/plltoto_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517241705855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "plltoto:inst11\|plltoto_0002:plltoto_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"plltoto:inst11\|plltoto_0002:plltoto_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 10.000000 MHz " "Parameter \"output_clock_frequency0\" = \"10.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517241705855 ""}  } { { "plltoto/plltoto_0002.v" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/plltoto/plltoto_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1517241705855 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 26 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "713 " "Peak virtual memory: 713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517241706160 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 29 16:01:46 2018 " "Processing ended: Mon Jan 29 16:01:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517241706160 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517241706160 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517241706160 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241706160 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 26 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 26 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1517241706849 ""}
