Begin Function 'setup_marginal_aie'

RTL state condition: (1'b1 == ap_CS_fsm_state1)
# ST_1
local trunc_ln <partselect_43> <integer> <> 'partselect' </home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:43>
trunc_ln /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:43
reg: trunc_ln_reg_137[57:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_state73)
# ST_73

End Function 'setup_marginal_aie'

