{"vcs1":{"timestamp_begin":1731438087.499600704, "rt":1.58, "ut":0.57, "st":0.24}}
{"vcselab":{"timestamp_begin":1731438089.151771211, "rt":1.04, "ut":0.31, "st":0.13}}
{"link":{"timestamp_begin":1731438090.261419865, "rt":0.34, "ut":0.16, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731438086.917286011}
{"VCS_COMP_START_TIME": 1731438086.917286011}
{"VCS_COMP_END_TIME": 1731438092.105389761}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 331940}}
{"stitch_vcselab": {"peak_mem": 231560}}
