#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Feb 26 18:02:06 2020
# Process ID: 5520
# Current directory: /tools/Xilinx/Vivado/2018.3/bin/lab2/lab2.runs/datapath_instmem_0_0_synth_1
# Command line: vivado -log datapath_instmem_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source datapath_instmem_0_0.tcl
# Log file: /tools/Xilinx/Vivado/2018.3/bin/lab2/lab2.runs/datapath_instmem_0_0_synth_1/datapath_instmem_0_0.vds
# Journal file: /tools/Xilinx/Vivado/2018.3/bin/lab2/lab2.runs/datapath_instmem_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source datapath_instmem_0_0.tcl -notrace
Command: synth_design -top datapath_instmem_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5640 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1401.910 ; gain = 87.906 ; free physical = 123 ; free virtual = 3236
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'datapath_instmem_0_0' [/tools/Xilinx/Vivado/2018.3/bin/lab2/lab2.srcs/sources_1/bd/datapath/ip/datapath_instmem_0_0/synth/datapath_instmem_0_0.vhd:63]
INFO: [Synth 8-3491] module 'instmem' declared at '/tools/Xilinx/Vivado/2018.3/bin/lab2/lab2.srcs/sources_1/imports/Downloads/instmem.vhd:34' bound to instance 'U0' of component 'instmem' [/tools/Xilinx/Vivado/2018.3/bin/lab2/lab2.srcs/sources_1/bd/datapath/ip/datapath_instmem_0_0/synth/datapath_instmem_0_0.vhd:81]
INFO: [Synth 8-638] synthesizing module 'instmem' [/tools/Xilinx/Vivado/2018.3/bin/lab2/lab2.srcs/sources_1/imports/Downloads/instmem.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'instmem' (1#1) [/tools/Xilinx/Vivado/2018.3/bin/lab2/lab2.srcs/sources_1/imports/Downloads/instmem.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'datapath_instmem_0_0' (2#1) [/tools/Xilinx/Vivado/2018.3/bin/lab2/lab2.srcs/sources_1/bd/datapath/ip/datapath_instmem_0_0/synth/datapath_instmem_0_0.vhd:63]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1447.660 ; gain = 133.656 ; free physical = 182 ; free virtual = 3258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1447.660 ; gain = 133.656 ; free physical = 182 ; free virtual = 3258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1447.660 ; gain = 133.656 ; free physical = 182 ; free virtual = 3257
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "RAM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1455.668 ; gain = 141.664 ; free physical = 172 ; free virtual = 3250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Muxes : 
	  53 Input      8 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module instmem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Muxes : 
	  53 Input      8 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design datapath_instmem_0_0 has unconnected port read_inst[31]
WARNING: [Synth 8-3331] design datapath_instmem_0_0 has unconnected port read_inst[30]
WARNING: [Synth 8-3331] design datapath_instmem_0_0 has unconnected port read_inst[29]
WARNING: [Synth 8-3331] design datapath_instmem_0_0 has unconnected port read_inst[28]
WARNING: [Synth 8-3331] design datapath_instmem_0_0 has unconnected port read_inst[27]
WARNING: [Synth 8-3331] design datapath_instmem_0_0 has unconnected port read_inst[26]
WARNING: [Synth 8-3331] design datapath_instmem_0_0 has unconnected port read_inst[25]
WARNING: [Synth 8-3331] design datapath_instmem_0_0 has unconnected port read_inst[24]
WARNING: [Synth 8-3331] design datapath_instmem_0_0 has unconnected port read_inst[23]
WARNING: [Synth 8-3331] design datapath_instmem_0_0 has unconnected port read_inst[22]
WARNING: [Synth 8-3331] design datapath_instmem_0_0 has unconnected port read_inst[21]
WARNING: [Synth 8-3331] design datapath_instmem_0_0 has unconnected port read_inst[20]
WARNING: [Synth 8-3331] design datapath_instmem_0_0 has unconnected port read_inst[19]
WARNING: [Synth 8-3331] design datapath_instmem_0_0 has unconnected port read_inst[18]
WARNING: [Synth 8-3331] design datapath_instmem_0_0 has unconnected port read_inst[17]
WARNING: [Synth 8-3331] design datapath_instmem_0_0 has unconnected port read_inst[16]
WARNING: [Synth 8-3331] design datapath_instmem_0_0 has unconnected port read_inst[15]
WARNING: [Synth 8-3331] design datapath_instmem_0_0 has unconnected port read_inst[14]
WARNING: [Synth 8-3331] design datapath_instmem_0_0 has unconnected port read_inst[13]
WARNING: [Synth 8-3331] design datapath_instmem_0_0 has unconnected port read_inst[12]
WARNING: [Synth 8-3331] design datapath_instmem_0_0 has unconnected port read_inst[11]
WARNING: [Synth 8-3331] design datapath_instmem_0_0 has unconnected port read_inst[10]
WARNING: [Synth 8-3331] design datapath_instmem_0_0 has unconnected port read_inst[9]
WARNING: [Synth 8-3331] design datapath_instmem_0_0 has unconnected port read_inst[8]
WARNING: [Synth 8-3331] design datapath_instmem_0_0 has unconnected port read_inst[7]
WARNING: [Synth 8-3331] design datapath_instmem_0_0 has unconnected port read_inst[6]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1561.762 ; gain = 247.758 ; free physical = 124 ; free virtual = 3118
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1561.762 ; gain = 247.758 ; free physical = 124 ; free virtual = 3118
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1561.762 ; gain = 247.758 ; free physical = 125 ; free virtual = 3118
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1561.762 ; gain = 247.758 ; free physical = 125 ; free virtual = 3118
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1561.762 ; gain = 247.758 ; free physical = 125 ; free virtual = 3118
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1561.762 ; gain = 247.758 ; free physical = 124 ; free virtual = 3118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1561.762 ; gain = 247.758 ; free physical = 124 ; free virtual = 3118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1561.762 ; gain = 247.758 ; free physical = 124 ; free virtual = 3118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1561.762 ; gain = 247.758 ; free physical = 124 ; free virtual = 3118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT5 |     4|
|2     |LUT6 |    28|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    32|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1561.762 ; gain = 247.758 ; free physical = 124 ; free virtual = 3118
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1561.762 ; gain = 247.758 ; free physical = 127 ; free virtual = 3121
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1561.770 ; gain = 247.758 ; free physical = 127 ; free virtual = 3120
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1647.785 ; gain = 0.000 ; free physical = 121 ; free virtual = 3046
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1647.785 ; gain = 339.602 ; free physical = 177 ; free virtual = 3122
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1647.785 ; gain = 0.000 ; free physical = 177 ; free virtual = 3122
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/tools/Xilinx/Vivado/2018.3/bin/lab2/lab2.runs/datapath_instmem_0_0_synth_1/datapath_instmem_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2106.312 ; gain = 458.527 ; free physical = 137 ; free virtual = 2750
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2106.312 ; gain = 0.000 ; free physical = 137 ; free virtual = 2752
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/tools/Xilinx/Vivado/2018.3/bin/lab2/lab2.runs/datapath_instmem_0_0_synth_1/datapath_instmem_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file datapath_instmem_0_0_utilization_synth.rpt -pb datapath_instmem_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 26 18:02:32 2020...
