# Program 1: 
### Statement: <Upload the SystemVerilog programs written last lab class, in .sv format. The problem statements are as follows:

Write a SV program for Asynchronous Reset Flip Flop
Write a SV program for Synchronous Reset Flip Flop
Write a SV program for 3:1 MUX
Write a SV program for 2:1 MUX
Write a SV program for Adder
Write a SV program for Instruction Fetch Stage
Write a SV program for Instruction Memory>

### Name of file:
<add.sv
IF.sv
instructmem.sv
mux2_1.sv
programcount.sv>

### RTL Snapshot
![Screenshot of RTL view, full screen](<add.png IF.png mux2_1.png programcount.png instructmem.png>)