# Single-Cycle-Processor
A Single Cycle RISC-V Core with a RV32I base Integer Instruction Set Architecture, designed using Verilog/SystemVerilog.
Incorporating 5 Instruction formats:
1. R-type: Register-register operations.
2. I-type: Immediate value instructions.
3. B-type: Branch instructions for conditional operations
4. S-type: Store instructions for writing data to memory.
5. L-type: Reads a value from memory into a register
