{"top":"global.unsharp",
"namespaces":{
  "global":{
    "modules":{
      "aff__U1":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U6":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U7":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U8":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U9":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U5":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2.out","add_all__U6.in0"],
          ["mul_d1__U3.out","add_all__U6.in1"],
          ["add_all__U7.in0","add_all__U6.out"],
          ["mul_d2__U4.out","add_all__U7.in1"],
          ["add_all__U8.in0","add_all__U7.out"],
          ["mul_d3__U5.out","add_all__U8.in1"],
          ["add_all__U9.in0","add_all__U8.out"],
          ["const_term.out","add_all__U9.in1"],
          ["self.out","add_all__U9.out"],
          ["mul_d0__U2.in0","coeff_0.out"],
          ["mul_d1__U3.in0","coeff_1.out"],
          ["mul_d2__U4.in0","coeff_2.out"],
          ["mul_d3__U5.in0","coeff_3.out"],
          ["self.d.0","mul_d0__U2.in1"],
          ["self.d.1","mul_d1__U3.in1"],
          ["self.d.2","mul_d2__U4.in1"],
          ["self.d.3","mul_d3__U5.in1"]
        ]
      },
      "aff__U103":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U107":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U108":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U109":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0078"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h7a30"]}
          },
          "mul_d0__U104":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U105":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U106":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U104.out","add_all__U107.in0"],
          ["mul_d1__U105.out","add_all__U107.in1"],
          ["add_all__U108.in0","add_all__U107.out"],
          ["mul_d2__U106.out","add_all__U108.in1"],
          ["add_all__U109.in0","add_all__U108.out"],
          ["const_term.out","add_all__U109.in1"],
          ["self.out","add_all__U109.out"],
          ["mul_d0__U104.in0","coeff_0.out"],
          ["mul_d1__U105.in0","coeff_1.out"],
          ["mul_d2__U106.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U104.in1"],
          ["self.d.1","mul_d1__U105.in1"],
          ["self.d.2","mul_d2__U106.in1"]
        ]
      },
      "aff__U121":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U125":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U126":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U127":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0078"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h9650"]}
          },
          "mul_d0__U122":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U123":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U124":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U122.out","add_all__U125.in0"],
          ["mul_d1__U123.out","add_all__U125.in1"],
          ["add_all__U126.in0","add_all__U125.out"],
          ["mul_d2__U124.out","add_all__U126.in1"],
          ["add_all__U127.in0","add_all__U126.out"],
          ["const_term.out","add_all__U127.in1"],
          ["self.out","add_all__U127.out"],
          ["mul_d0__U122.in0","coeff_0.out"],
          ["mul_d1__U123.in0","coeff_1.out"],
          ["mul_d2__U124.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U122.in1"],
          ["self.d.1","mul_d1__U123.in1"],
          ["self.d.2","mul_d2__U124.in1"]
        ]
      },
      "aff__U139":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U143":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U144":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U145":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U140":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U141":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U142":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U140.out","add_all__U143.in0"],
          ["mul_d1__U141.out","add_all__U143.in1"],
          ["add_all__U144.in0","add_all__U143.out"],
          ["mul_d2__U142.out","add_all__U144.in1"],
          ["add_all__U145.in0","add_all__U144.out"],
          ["const_term.out","add_all__U145.in1"],
          ["self.out","add_all__U145.out"],
          ["mul_d0__U140.in0","coeff_0.out"],
          ["mul_d1__U141.in0","coeff_1.out"],
          ["mul_d2__U142.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U140.in1"],
          ["self.d.1","mul_d1__U141.in1"],
          ["self.d.2","mul_d2__U142.in1"]
        ]
      },
      "aff__U146":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U150":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U151":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U152":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U147":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U148":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U149":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U147.out","add_all__U150.in0"],
          ["mul_d1__U148.out","add_all__U150.in1"],
          ["add_all__U151.in0","add_all__U150.out"],
          ["mul_d2__U149.out","add_all__U151.in1"],
          ["add_all__U152.in0","add_all__U151.out"],
          ["const_term.out","add_all__U152.in1"],
          ["self.out","add_all__U152.out"],
          ["mul_d0__U147.in0","coeff_0.out"],
          ["mul_d1__U148.in0","coeff_1.out"],
          ["mul_d2__U149.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U147.in1"],
          ["self.d.1","mul_d1__U148.in1"],
          ["self.d.2","mul_d2__U149.in1"]
        ]
      },
      "aff__U154":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U158":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U159":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U160":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U155":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U156":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U157":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U155.out","add_all__U158.in0"],
          ["mul_d1__U156.out","add_all__U158.in1"],
          ["add_all__U159.in0","add_all__U158.out"],
          ["mul_d2__U157.out","add_all__U159.in1"],
          ["add_all__U160.in0","add_all__U159.out"],
          ["const_term.out","add_all__U160.in1"],
          ["self.out","add_all__U160.out"],
          ["mul_d0__U155.in0","coeff_0.out"],
          ["mul_d1__U156.in0","coeff_1.out"],
          ["mul_d2__U157.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U155.in1"],
          ["self.d.1","mul_d1__U156.in1"],
          ["self.d.2","mul_d2__U157.in1"]
        ]
      },
      "aff__U161":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U165":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U166":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U167":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U162":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U163":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U164":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U162.out","add_all__U165.in0"],
          ["mul_d1__U163.out","add_all__U165.in1"],
          ["add_all__U166.in0","add_all__U165.out"],
          ["mul_d2__U164.out","add_all__U166.in1"],
          ["add_all__U167.in0","add_all__U166.out"],
          ["const_term.out","add_all__U167.in1"],
          ["self.out","add_all__U167.out"],
          ["mul_d0__U162.in0","coeff_0.out"],
          ["mul_d1__U163.in0","coeff_1.out"],
          ["mul_d2__U164.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U162.in1"],
          ["self.d.1","mul_d1__U163.in1"],
          ["self.d.2","mul_d2__U164.in1"]
        ]
      },
      "aff__U169":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U173":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U174":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U175":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0044"]}
          },
          "mul_d0__U170":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U171":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U172":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U170.out","add_all__U173.in0"],
          ["mul_d1__U171.out","add_all__U173.in1"],
          ["add_all__U174.in0","add_all__U173.out"],
          ["mul_d2__U172.out","add_all__U174.in1"],
          ["add_all__U175.in0","add_all__U174.out"],
          ["const_term.out","add_all__U175.in1"],
          ["self.out","add_all__U175.out"],
          ["mul_d0__U170.in0","coeff_0.out"],
          ["mul_d1__U171.in0","coeff_1.out"],
          ["mul_d2__U172.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U170.in1"],
          ["self.d.1","mul_d1__U171.in1"],
          ["self.d.2","mul_d2__U172.in1"]
        ]
      },
      "aff__U176":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U180":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U181":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U182":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U177":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U178":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U179":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U177.out","add_all__U180.in0"],
          ["mul_d1__U178.out","add_all__U180.in1"],
          ["add_all__U181.in0","add_all__U180.out"],
          ["mul_d2__U179.out","add_all__U181.in1"],
          ["add_all__U182.in0","add_all__U181.out"],
          ["const_term.out","add_all__U182.in1"],
          ["self.out","add_all__U182.out"],
          ["mul_d0__U177.in0","coeff_0.out"],
          ["mul_d1__U178.in0","coeff_1.out"],
          ["mul_d2__U179.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U177.in1"],
          ["self.d.1","mul_d1__U178.in1"],
          ["self.d.2","mul_d2__U179.in1"]
        ]
      },
      "aff__U184":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U188":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U189":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U190":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0080"]}
          },
          "mul_d0__U185":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U186":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U187":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U185.out","add_all__U188.in0"],
          ["mul_d1__U186.out","add_all__U188.in1"],
          ["add_all__U189.in0","add_all__U188.out"],
          ["mul_d2__U187.out","add_all__U189.in1"],
          ["add_all__U190.in0","add_all__U189.out"],
          ["const_term.out","add_all__U190.in1"],
          ["self.out","add_all__U190.out"],
          ["mul_d0__U185.in0","coeff_0.out"],
          ["mul_d1__U186.in0","coeff_1.out"],
          ["mul_d2__U187.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U185.in1"],
          ["self.d.1","mul_d1__U186.in1"],
          ["self.d.2","mul_d2__U187.in1"]
        ]
      },
      "aff__U191":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U195":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U196":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U197":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U192":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U193":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U194":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U192.out","add_all__U195.in0"],
          ["mul_d1__U193.out","add_all__U195.in1"],
          ["add_all__U196.in0","add_all__U195.out"],
          ["mul_d2__U194.out","add_all__U196.in1"],
          ["add_all__U197.in0","add_all__U196.out"],
          ["const_term.out","add_all__U197.in1"],
          ["self.out","add_all__U197.out"],
          ["mul_d0__U192.in0","coeff_0.out"],
          ["mul_d1__U193.in0","coeff_1.out"],
          ["mul_d2__U194.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U192.in1"],
          ["self.d.1","mul_d1__U193.in1"],
          ["self.d.2","mul_d2__U194.in1"]
        ]
      },
      "aff__U199":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U203":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U204":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U205":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0081"]}
          },
          "mul_d0__U200":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U201":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U202":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U200.out","add_all__U203.in0"],
          ["mul_d1__U201.out","add_all__U203.in1"],
          ["add_all__U204.in0","add_all__U203.out"],
          ["mul_d2__U202.out","add_all__U204.in1"],
          ["add_all__U205.in0","add_all__U204.out"],
          ["const_term.out","add_all__U205.in1"],
          ["self.out","add_all__U205.out"],
          ["mul_d0__U200.in0","coeff_0.out"],
          ["mul_d1__U201.in0","coeff_1.out"],
          ["mul_d2__U202.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U200.in1"],
          ["self.d.1","mul_d1__U201.in1"],
          ["self.d.2","mul_d2__U202.in1"]
        ]
      },
      "aff__U206":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U210":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U211":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U212":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U207":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U208":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U209":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U207.out","add_all__U210.in0"],
          ["mul_d1__U208.out","add_all__U210.in1"],
          ["add_all__U211.in0","add_all__U210.out"],
          ["mul_d2__U209.out","add_all__U211.in1"],
          ["add_all__U212.in0","add_all__U211.out"],
          ["const_term.out","add_all__U212.in1"],
          ["self.out","add_all__U212.out"],
          ["mul_d0__U207.in0","coeff_0.out"],
          ["mul_d1__U208.in0","coeff_1.out"],
          ["mul_d2__U209.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U207.in1"],
          ["self.d.1","mul_d1__U208.in1"],
          ["self.d.2","mul_d2__U209.in1"]
        ]
      },
      "aff__U214":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U218":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U219":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U220":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0082"]}
          },
          "mul_d0__U215":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U216":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U217":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U215.out","add_all__U218.in0"],
          ["mul_d1__U216.out","add_all__U218.in1"],
          ["add_all__U219.in0","add_all__U218.out"],
          ["mul_d2__U217.out","add_all__U219.in1"],
          ["add_all__U220.in0","add_all__U219.out"],
          ["const_term.out","add_all__U220.in1"],
          ["self.out","add_all__U220.out"],
          ["mul_d0__U215.in0","coeff_0.out"],
          ["mul_d1__U216.in0","coeff_1.out"],
          ["mul_d2__U217.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U215.in1"],
          ["self.d.1","mul_d1__U216.in1"],
          ["self.d.2","mul_d2__U217.in1"]
        ]
      },
      "aff__U221":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U225":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U226":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U227":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U222":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U223":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U224":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U222.out","add_all__U225.in0"],
          ["mul_d1__U223.out","add_all__U225.in1"],
          ["add_all__U226.in0","add_all__U225.out"],
          ["mul_d2__U224.out","add_all__U226.in1"],
          ["add_all__U227.in0","add_all__U226.out"],
          ["const_term.out","add_all__U227.in1"],
          ["self.out","add_all__U227.out"],
          ["mul_d0__U222.in0","coeff_0.out"],
          ["mul_d1__U223.in0","coeff_1.out"],
          ["mul_d2__U224.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U222.in1"],
          ["self.d.1","mul_d1__U223.in1"],
          ["self.d.2","mul_d2__U224.in1"]
        ]
      },
      "aff__U229":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U233":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U234":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U235":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0083"]}
          },
          "mul_d0__U230":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U231":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U232":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U230.out","add_all__U233.in0"],
          ["mul_d1__U231.out","add_all__U233.in1"],
          ["add_all__U234.in0","add_all__U233.out"],
          ["mul_d2__U232.out","add_all__U234.in1"],
          ["add_all__U235.in0","add_all__U234.out"],
          ["const_term.out","add_all__U235.in1"],
          ["self.out","add_all__U235.out"],
          ["mul_d0__U230.in0","coeff_0.out"],
          ["mul_d1__U231.in0","coeff_1.out"],
          ["mul_d2__U232.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U230.in1"],
          ["self.d.1","mul_d1__U231.in1"],
          ["self.d.2","mul_d2__U232.in1"]
        ]
      },
      "aff__U236":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U240":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U241":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U242":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U237":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U238":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U239":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U237.out","add_all__U240.in0"],
          ["mul_d1__U238.out","add_all__U240.in1"],
          ["add_all__U241.in0","add_all__U240.out"],
          ["mul_d2__U239.out","add_all__U241.in1"],
          ["add_all__U242.in0","add_all__U241.out"],
          ["const_term.out","add_all__U242.in1"],
          ["self.out","add_all__U242.out"],
          ["mul_d0__U237.in0","coeff_0.out"],
          ["mul_d1__U238.in0","coeff_1.out"],
          ["mul_d2__U239.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U237.in1"],
          ["self.d.1","mul_d1__U238.in1"],
          ["self.d.2","mul_d2__U239.in1"]
        ]
      },
      "aff__U24":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U28":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U29":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U30":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0080"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h3000"]}
          },
          "mul_d0__U25":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U26":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U27":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U25.out","add_all__U28.in0"],
          ["mul_d1__U26.out","add_all__U28.in1"],
          ["add_all__U29.in0","add_all__U28.out"],
          ["mul_d2__U27.out","add_all__U29.in1"],
          ["add_all__U30.in0","add_all__U29.out"],
          ["const_term.out","add_all__U30.in1"],
          ["self.out","add_all__U30.out"],
          ["mul_d0__U25.in0","coeff_0.out"],
          ["mul_d1__U26.in0","coeff_1.out"],
          ["mul_d2__U27.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U25.in1"],
          ["self.d.1","mul_d1__U26.in1"],
          ["self.d.2","mul_d2__U27.in1"]
        ]
      },
      "aff__U244":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U248":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U249":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U250":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0084"]}
          },
          "mul_d0__U245":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U246":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U247":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U245.out","add_all__U248.in0"],
          ["mul_d1__U246.out","add_all__U248.in1"],
          ["add_all__U249.in0","add_all__U248.out"],
          ["mul_d2__U247.out","add_all__U249.in1"],
          ["add_all__U250.in0","add_all__U249.out"],
          ["const_term.out","add_all__U250.in1"],
          ["self.out","add_all__U250.out"],
          ["mul_d0__U245.in0","coeff_0.out"],
          ["mul_d1__U246.in0","coeff_1.out"],
          ["mul_d2__U247.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U245.in1"],
          ["self.d.1","mul_d1__U246.in1"],
          ["self.d.2","mul_d2__U247.in1"]
        ]
      },
      "aff__U251":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U255":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U256":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U257":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U252":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U253":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U254":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U252.out","add_all__U255.in0"],
          ["mul_d1__U253.out","add_all__U255.in1"],
          ["add_all__U256.in0","add_all__U255.out"],
          ["mul_d2__U254.out","add_all__U256.in1"],
          ["add_all__U257.in0","add_all__U256.out"],
          ["const_term.out","add_all__U257.in1"],
          ["self.out","add_all__U257.out"],
          ["mul_d0__U252.in0","coeff_0.out"],
          ["mul_d1__U253.in0","coeff_1.out"],
          ["mul_d2__U254.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U252.in1"],
          ["self.d.1","mul_d1__U253.in1"],
          ["self.d.2","mul_d2__U254.in1"]
        ]
      },
      "aff__U259":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U263":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U264":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U265":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00c0"]}
          },
          "mul_d0__U260":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U261":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U262":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U260.out","add_all__U263.in0"],
          ["mul_d1__U261.out","add_all__U263.in1"],
          ["add_all__U264.in0","add_all__U263.out"],
          ["mul_d2__U262.out","add_all__U264.in1"],
          ["add_all__U265.in0","add_all__U264.out"],
          ["const_term.out","add_all__U265.in1"],
          ["self.out","add_all__U265.out"],
          ["mul_d0__U260.in0","coeff_0.out"],
          ["mul_d1__U261.in0","coeff_1.out"],
          ["mul_d2__U262.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U260.in1"],
          ["self.d.1","mul_d1__U261.in1"],
          ["self.d.2","mul_d2__U262.in1"]
        ]
      },
      "aff__U266":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U270":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U271":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U272":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U267":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U268":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U269":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U267.out","add_all__U270.in0"],
          ["mul_d1__U268.out","add_all__U270.in1"],
          ["add_all__U271.in0","add_all__U270.out"],
          ["mul_d2__U269.out","add_all__U271.in1"],
          ["add_all__U272.in0","add_all__U271.out"],
          ["const_term.out","add_all__U272.in1"],
          ["self.out","add_all__U272.out"],
          ["mul_d0__U267.in0","coeff_0.out"],
          ["mul_d1__U268.in0","coeff_1.out"],
          ["mul_d2__U269.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U267.in1"],
          ["self.d.1","mul_d1__U268.in1"],
          ["self.d.2","mul_d2__U269.in1"]
        ]
      },
      "aff__U274":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U278":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U279":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U280":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00c1"]}
          },
          "mul_d0__U275":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U276":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U277":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U275.out","add_all__U278.in0"],
          ["mul_d1__U276.out","add_all__U278.in1"],
          ["add_all__U279.in0","add_all__U278.out"],
          ["mul_d2__U277.out","add_all__U279.in1"],
          ["add_all__U280.in0","add_all__U279.out"],
          ["const_term.out","add_all__U280.in1"],
          ["self.out","add_all__U280.out"],
          ["mul_d0__U275.in0","coeff_0.out"],
          ["mul_d1__U276.in0","coeff_1.out"],
          ["mul_d2__U277.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U275.in1"],
          ["self.d.1","mul_d1__U276.in1"],
          ["self.d.2","mul_d2__U277.in1"]
        ]
      },
      "aff__U281":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U285":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U286":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U287":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U282":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U283":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U284":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U282.out","add_all__U285.in0"],
          ["mul_d1__U283.out","add_all__U285.in1"],
          ["add_all__U286.in0","add_all__U285.out"],
          ["mul_d2__U284.out","add_all__U286.in1"],
          ["add_all__U287.in0","add_all__U286.out"],
          ["const_term.out","add_all__U287.in1"],
          ["self.out","add_all__U287.out"],
          ["mul_d0__U282.in0","coeff_0.out"],
          ["mul_d1__U283.in0","coeff_1.out"],
          ["mul_d2__U284.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U282.in1"],
          ["self.d.1","mul_d1__U283.in1"],
          ["self.d.2","mul_d2__U284.in1"]
        ]
      },
      "aff__U289":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U293":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U294":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U295":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00c2"]}
          },
          "mul_d0__U290":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U291":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U292":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U290.out","add_all__U293.in0"],
          ["mul_d1__U291.out","add_all__U293.in1"],
          ["add_all__U294.in0","add_all__U293.out"],
          ["mul_d2__U292.out","add_all__U294.in1"],
          ["add_all__U295.in0","add_all__U294.out"],
          ["const_term.out","add_all__U295.in1"],
          ["self.out","add_all__U295.out"],
          ["mul_d0__U290.in0","coeff_0.out"],
          ["mul_d1__U291.in0","coeff_1.out"],
          ["mul_d2__U292.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U290.in1"],
          ["self.d.1","mul_d1__U291.in1"],
          ["self.d.2","mul_d2__U292.in1"]
        ]
      },
      "aff__U296":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U300":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U301":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U302":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U297":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U298":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U299":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U297.out","add_all__U300.in0"],
          ["mul_d1__U298.out","add_all__U300.in1"],
          ["add_all__U301.in0","add_all__U300.out"],
          ["mul_d2__U299.out","add_all__U301.in1"],
          ["add_all__U302.in0","add_all__U301.out"],
          ["const_term.out","add_all__U302.in1"],
          ["self.out","add_all__U302.out"],
          ["mul_d0__U297.in0","coeff_0.out"],
          ["mul_d1__U298.in0","coeff_1.out"],
          ["mul_d2__U299.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U297.in1"],
          ["self.d.1","mul_d1__U298.in1"],
          ["self.d.2","mul_d2__U299.in1"]
        ]
      },
      "aff__U304":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U308":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U309":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U310":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00c3"]}
          },
          "mul_d0__U305":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U306":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U307":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U305.out","add_all__U308.in0"],
          ["mul_d1__U306.out","add_all__U308.in1"],
          ["add_all__U309.in0","add_all__U308.out"],
          ["mul_d2__U307.out","add_all__U309.in1"],
          ["add_all__U310.in0","add_all__U309.out"],
          ["const_term.out","add_all__U310.in1"],
          ["self.out","add_all__U310.out"],
          ["mul_d0__U305.in0","coeff_0.out"],
          ["mul_d1__U306.in0","coeff_1.out"],
          ["mul_d2__U307.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U305.in1"],
          ["self.d.1","mul_d1__U306.in1"],
          ["self.d.2","mul_d2__U307.in1"]
        ]
      },
      "aff__U311":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U315":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U316":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U317":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U312":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U313":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U314":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U312.out","add_all__U315.in0"],
          ["mul_d1__U313.out","add_all__U315.in1"],
          ["add_all__U316.in0","add_all__U315.out"],
          ["mul_d2__U314.out","add_all__U316.in1"],
          ["add_all__U317.in0","add_all__U316.out"],
          ["const_term.out","add_all__U317.in1"],
          ["self.out","add_all__U317.out"],
          ["mul_d0__U312.in0","coeff_0.out"],
          ["mul_d1__U313.in0","coeff_1.out"],
          ["mul_d2__U314.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U312.in1"],
          ["self.d.1","mul_d1__U313.in1"],
          ["self.d.2","mul_d2__U314.in1"]
        ]
      },
      "aff__U319":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U323":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U324":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U325":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U320":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U321":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U322":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U320.out","add_all__U323.in0"],
          ["mul_d1__U321.out","add_all__U323.in1"],
          ["add_all__U324.in0","add_all__U323.out"],
          ["mul_d2__U322.out","add_all__U324.in1"],
          ["add_all__U325.in0","add_all__U324.out"],
          ["const_term.out","add_all__U325.in1"],
          ["self.out","add_all__U325.out"],
          ["mul_d0__U320.in0","coeff_0.out"],
          ["mul_d1__U321.in0","coeff_1.out"],
          ["mul_d2__U322.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U320.in1"],
          ["self.d.1","mul_d1__U321.in1"],
          ["self.d.2","mul_d2__U322.in1"]
        ]
      },
      "aff__U326":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U330":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U331":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U332":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U327":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U328":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U329":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U327.out","add_all__U330.in0"],
          ["mul_d1__U328.out","add_all__U330.in1"],
          ["add_all__U331.in0","add_all__U330.out"],
          ["mul_d2__U329.out","add_all__U331.in1"],
          ["add_all__U332.in0","add_all__U331.out"],
          ["const_term.out","add_all__U332.in1"],
          ["self.out","add_all__U332.out"],
          ["mul_d0__U327.in0","coeff_0.out"],
          ["mul_d1__U328.in0","coeff_1.out"],
          ["mul_d2__U329.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U327.in1"],
          ["self.d.1","mul_d1__U328.in1"],
          ["self.d.2","mul_d2__U329.in1"]
        ]
      },
      "aff__U334":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U338":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U339":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U340":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00c4"]}
          },
          "mul_d0__U335":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U336":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U337":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U335.out","add_all__U338.in0"],
          ["mul_d1__U336.out","add_all__U338.in1"],
          ["add_all__U339.in0","add_all__U338.out"],
          ["mul_d2__U337.out","add_all__U339.in1"],
          ["add_all__U340.in0","add_all__U339.out"],
          ["const_term.out","add_all__U340.in1"],
          ["self.out","add_all__U340.out"],
          ["mul_d0__U335.in0","coeff_0.out"],
          ["mul_d1__U336.in0","coeff_1.out"],
          ["mul_d2__U337.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U335.in1"],
          ["self.d.1","mul_d1__U336.in1"],
          ["self.d.2","mul_d2__U337.in1"]
        ]
      },
      "aff__U341":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U345":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U346":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U347":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U342":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U343":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U344":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U342.out","add_all__U345.in0"],
          ["mul_d1__U343.out","add_all__U345.in1"],
          ["add_all__U346.in0","add_all__U345.out"],
          ["mul_d2__U344.out","add_all__U346.in1"],
          ["add_all__U347.in0","add_all__U346.out"],
          ["const_term.out","add_all__U347.in1"],
          ["self.out","add_all__U347.out"],
          ["mul_d0__U342.in0","coeff_0.out"],
          ["mul_d1__U343.in0","coeff_1.out"],
          ["mul_d2__U344.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U342.in1"],
          ["self.d.1","mul_d1__U343.in1"],
          ["self.d.2","mul_d2__U344.in1"]
        ]
      },
      "aff__U349":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U353":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U354":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U355":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0100"]}
          },
          "mul_d0__U350":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U351":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U352":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U350.out","add_all__U353.in0"],
          ["mul_d1__U351.out","add_all__U353.in1"],
          ["add_all__U354.in0","add_all__U353.out"],
          ["mul_d2__U352.out","add_all__U354.in1"],
          ["add_all__U355.in0","add_all__U354.out"],
          ["const_term.out","add_all__U355.in1"],
          ["self.out","add_all__U355.out"],
          ["mul_d0__U350.in0","coeff_0.out"],
          ["mul_d1__U351.in0","coeff_1.out"],
          ["mul_d2__U352.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U350.in1"],
          ["self.d.1","mul_d1__U351.in1"],
          ["self.d.2","mul_d2__U352.in1"]
        ]
      },
      "aff__U356":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U360":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U361":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U362":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U357":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U358":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U359":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U357.out","add_all__U360.in0"],
          ["mul_d1__U358.out","add_all__U360.in1"],
          ["add_all__U361.in0","add_all__U360.out"],
          ["mul_d2__U359.out","add_all__U361.in1"],
          ["add_all__U362.in0","add_all__U361.out"],
          ["const_term.out","add_all__U362.in1"],
          ["self.out","add_all__U362.out"],
          ["mul_d0__U357.in0","coeff_0.out"],
          ["mul_d1__U358.in0","coeff_1.out"],
          ["mul_d2__U359.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U357.in1"],
          ["self.d.1","mul_d1__U358.in1"],
          ["self.d.2","mul_d2__U359.in1"]
        ]
      },
      "aff__U364":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U368":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U369":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U370":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0102"]}
          },
          "mul_d0__U365":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U366":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U367":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U365.out","add_all__U368.in0"],
          ["mul_d1__U366.out","add_all__U368.in1"],
          ["add_all__U369.in0","add_all__U368.out"],
          ["mul_d2__U367.out","add_all__U369.in1"],
          ["add_all__U370.in0","add_all__U369.out"],
          ["const_term.out","add_all__U370.in1"],
          ["self.out","add_all__U370.out"],
          ["mul_d0__U365.in0","coeff_0.out"],
          ["mul_d1__U366.in0","coeff_1.out"],
          ["mul_d2__U367.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U365.in1"],
          ["self.d.1","mul_d1__U366.in1"],
          ["self.d.2","mul_d2__U367.in1"]
        ]
      },
      "aff__U371":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U375":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U376":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U377":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U372":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U373":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U374":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U372.out","add_all__U375.in0"],
          ["mul_d1__U373.out","add_all__U375.in1"],
          ["add_all__U376.in0","add_all__U375.out"],
          ["mul_d2__U374.out","add_all__U376.in1"],
          ["add_all__U377.in0","add_all__U376.out"],
          ["const_term.out","add_all__U377.in1"],
          ["self.out","add_all__U377.out"],
          ["mul_d0__U372.in0","coeff_0.out"],
          ["mul_d1__U373.in0","coeff_1.out"],
          ["mul_d2__U374.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U372.in1"],
          ["self.d.1","mul_d1__U373.in1"],
          ["self.d.2","mul_d2__U374.in1"]
        ]
      },
      "aff__U379":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U383":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U384":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U385":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0104"]}
          },
          "mul_d0__U380":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U381":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U382":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U380.out","add_all__U383.in0"],
          ["mul_d1__U381.out","add_all__U383.in1"],
          ["add_all__U384.in0","add_all__U383.out"],
          ["mul_d2__U382.out","add_all__U384.in1"],
          ["add_all__U385.in0","add_all__U384.out"],
          ["const_term.out","add_all__U385.in1"],
          ["self.out","add_all__U385.out"],
          ["mul_d0__U380.in0","coeff_0.out"],
          ["mul_d1__U381.in0","coeff_1.out"],
          ["mul_d2__U382.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U380.in1"],
          ["self.d.1","mul_d1__U381.in1"],
          ["self.d.2","mul_d2__U382.in1"]
        ]
      },
      "aff__U386":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U390":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U391":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U392":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U387":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U388":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U389":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U387.out","add_all__U390.in0"],
          ["mul_d1__U388.out","add_all__U390.in1"],
          ["add_all__U391.in0","add_all__U390.out"],
          ["mul_d2__U389.out","add_all__U391.in1"],
          ["add_all__U392.in0","add_all__U391.out"],
          ["const_term.out","add_all__U392.in1"],
          ["self.out","add_all__U392.out"],
          ["mul_d0__U387.in0","coeff_0.out"],
          ["mul_d1__U388.in0","coeff_1.out"],
          ["mul_d2__U389.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U387.in1"],
          ["self.d.1","mul_d1__U388.in1"],
          ["self.d.2","mul_d2__U389.in1"]
        ]
      },
      "aff__U394":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U398":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U399":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U400":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0103"]}
          },
          "mul_d0__U395":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U396":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U397":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U395.out","add_all__U398.in0"],
          ["mul_d1__U396.out","add_all__U398.in1"],
          ["add_all__U399.in0","add_all__U398.out"],
          ["mul_d2__U397.out","add_all__U399.in1"],
          ["add_all__U400.in0","add_all__U399.out"],
          ["const_term.out","add_all__U400.in1"],
          ["self.out","add_all__U400.out"],
          ["mul_d0__U395.in0","coeff_0.out"],
          ["mul_d1__U396.in0","coeff_1.out"],
          ["mul_d2__U397.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U395.in1"],
          ["self.d.1","mul_d1__U396.in1"],
          ["self.d.2","mul_d2__U397.in1"]
        ]
      },
      "aff__U401":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U405":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U406":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U407":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U402":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U403":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U404":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U402.out","add_all__U405.in0"],
          ["mul_d1__U403.out","add_all__U405.in1"],
          ["add_all__U406.in0","add_all__U405.out"],
          ["mul_d2__U404.out","add_all__U406.in1"],
          ["add_all__U407.in0","add_all__U406.out"],
          ["const_term.out","add_all__U407.in1"],
          ["self.out","add_all__U407.out"],
          ["mul_d0__U402.in0","coeff_0.out"],
          ["mul_d1__U403.in0","coeff_1.out"],
          ["mul_d2__U404.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U402.in1"],
          ["self.d.1","mul_d1__U403.in1"],
          ["self.d.2","mul_d2__U404.in1"]
        ]
      },
      "aff__U409":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U413":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U414":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U415":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0101"]}
          },
          "mul_d0__U410":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U411":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U412":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U410.out","add_all__U413.in0"],
          ["mul_d1__U411.out","add_all__U413.in1"],
          ["add_all__U414.in0","add_all__U413.out"],
          ["mul_d2__U412.out","add_all__U414.in1"],
          ["add_all__U415.in0","add_all__U414.out"],
          ["const_term.out","add_all__U415.in1"],
          ["self.out","add_all__U415.out"],
          ["mul_d0__U410.in0","coeff_0.out"],
          ["mul_d1__U411.in0","coeff_1.out"],
          ["mul_d2__U412.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U410.in1"],
          ["self.d.1","mul_d1__U411.in1"],
          ["self.d.2","mul_d2__U412.in1"]
        ]
      },
      "aff__U416":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U420":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U421":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U422":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U417":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U418":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U419":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U417.out","add_all__U420.in0"],
          ["mul_d1__U418.out","add_all__U420.in1"],
          ["add_all__U421.in0","add_all__U420.out"],
          ["mul_d2__U419.out","add_all__U421.in1"],
          ["add_all__U422.in0","add_all__U421.out"],
          ["const_term.out","add_all__U422.in1"],
          ["self.out","add_all__U422.out"],
          ["mul_d0__U417.in0","coeff_0.out"],
          ["mul_d1__U418.in0","coeff_1.out"],
          ["mul_d2__U419.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U417.in1"],
          ["self.d.1","mul_d1__U418.in1"],
          ["self.d.2","mul_d2__U419.in1"]
        ]
      },
      "aff__U424":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U428":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U429":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U430":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U425":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U426":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U427":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U425.out","add_all__U428.in0"],
          ["mul_d1__U426.out","add_all__U428.in1"],
          ["add_all__U429.in0","add_all__U428.out"],
          ["mul_d2__U427.out","add_all__U429.in1"],
          ["add_all__U430.in0","add_all__U429.out"],
          ["const_term.out","add_all__U430.in1"],
          ["self.out","add_all__U430.out"],
          ["mul_d0__U425.in0","coeff_0.out"],
          ["mul_d1__U426.in0","coeff_1.out"],
          ["mul_d2__U427.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U425.in1"],
          ["self.d.1","mul_d1__U426.in1"],
          ["self.d.2","mul_d2__U427.in1"]
        ]
      },
      "aff__U43":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U47":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U48":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U49":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h5000"]}
          },
          "mul_d0__U44":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U45":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U46":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U44.out","add_all__U47.in0"],
          ["mul_d1__U45.out","add_all__U47.in1"],
          ["add_all__U48.in0","add_all__U47.out"],
          ["mul_d2__U46.out","add_all__U48.in1"],
          ["add_all__U49.in0","add_all__U48.out"],
          ["const_term.out","add_all__U49.in1"],
          ["self.out","add_all__U49.out"],
          ["mul_d0__U44.in0","coeff_0.out"],
          ["mul_d1__U45.in0","coeff_1.out"],
          ["mul_d2__U46.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U44.in1"],
          ["self.d.1","mul_d1__U45.in1"],
          ["self.d.2","mul_d2__U46.in1"]
        ]
      },
      "aff__U431":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U435":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U436":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U437":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U432":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U433":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U434":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U432.out","add_all__U435.in0"],
          ["mul_d1__U433.out","add_all__U435.in1"],
          ["add_all__U436.in0","add_all__U435.out"],
          ["mul_d2__U434.out","add_all__U436.in1"],
          ["add_all__U437.in0","add_all__U436.out"],
          ["const_term.out","add_all__U437.in1"],
          ["self.out","add_all__U437.out"],
          ["mul_d0__U432.in0","coeff_0.out"],
          ["mul_d1__U433.in0","coeff_1.out"],
          ["mul_d2__U434.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U432.in1"],
          ["self.d.1","mul_d1__U433.in1"],
          ["self.d.2","mul_d2__U434.in1"]
        ]
      },
      "aff__U439":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U443":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U444":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U445":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "mul_d0__U440":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U441":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U442":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U440.out","add_all__U443.in0"],
          ["mul_d1__U441.out","add_all__U443.in1"],
          ["add_all__U444.in0","add_all__U443.out"],
          ["mul_d2__U442.out","add_all__U444.in1"],
          ["add_all__U445.in0","add_all__U444.out"],
          ["const_term.out","add_all__U445.in1"],
          ["self.out","add_all__U445.out"],
          ["mul_d0__U440.in0","coeff_0.out"],
          ["mul_d1__U441.in0","coeff_1.out"],
          ["mul_d2__U442.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U440.in1"],
          ["self.d.1","mul_d1__U441.in1"],
          ["self.d.2","mul_d2__U442.in1"]
        ]
      },
      "aff__U446":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U450":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U451":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U452":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U447":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U448":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U449":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U447.out","add_all__U450.in0"],
          ["mul_d1__U448.out","add_all__U450.in1"],
          ["add_all__U451.in0","add_all__U450.out"],
          ["mul_d2__U449.out","add_all__U451.in1"],
          ["add_all__U452.in0","add_all__U451.out"],
          ["const_term.out","add_all__U452.in1"],
          ["self.out","add_all__U452.out"],
          ["mul_d0__U447.in0","coeff_0.out"],
          ["mul_d1__U448.in0","coeff_1.out"],
          ["mul_d2__U449.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U447.in1"],
          ["self.d.1","mul_d1__U448.in1"],
          ["self.d.2","mul_d2__U449.in1"]
        ]
      },
      "aff__U454":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U458":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U459":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U460":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "mul_d0__U455":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U456":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U457":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U455.out","add_all__U458.in0"],
          ["mul_d1__U456.out","add_all__U458.in1"],
          ["add_all__U459.in0","add_all__U458.out"],
          ["mul_d2__U457.out","add_all__U459.in1"],
          ["add_all__U460.in0","add_all__U459.out"],
          ["const_term.out","add_all__U460.in1"],
          ["self.out","add_all__U460.out"],
          ["mul_d0__U455.in0","coeff_0.out"],
          ["mul_d1__U456.in0","coeff_1.out"],
          ["mul_d2__U457.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U455.in1"],
          ["self.d.1","mul_d1__U456.in1"],
          ["self.d.2","mul_d2__U457.in1"]
        ]
      },
      "aff__U461":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U465":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U466":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U467":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U462":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U463":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U464":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U462.out","add_all__U465.in0"],
          ["mul_d1__U463.out","add_all__U465.in1"],
          ["add_all__U466.in0","add_all__U465.out"],
          ["mul_d2__U464.out","add_all__U466.in1"],
          ["add_all__U467.in0","add_all__U466.out"],
          ["const_term.out","add_all__U467.in1"],
          ["self.out","add_all__U467.out"],
          ["mul_d0__U462.in0","coeff_0.out"],
          ["mul_d1__U463.in0","coeff_1.out"],
          ["mul_d2__U464.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U462.in1"],
          ["self.d.1","mul_d1__U463.in1"],
          ["self.d.2","mul_d2__U464.in1"]
        ]
      },
      "aff__U469":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U473":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U474":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U475":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "mul_d0__U470":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U471":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U472":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U470.out","add_all__U473.in0"],
          ["mul_d1__U471.out","add_all__U473.in1"],
          ["add_all__U474.in0","add_all__U473.out"],
          ["mul_d2__U472.out","add_all__U474.in1"],
          ["add_all__U475.in0","add_all__U474.out"],
          ["const_term.out","add_all__U475.in1"],
          ["self.out","add_all__U475.out"],
          ["mul_d0__U470.in0","coeff_0.out"],
          ["mul_d1__U471.in0","coeff_1.out"],
          ["mul_d2__U472.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U470.in1"],
          ["self.d.1","mul_d1__U471.in1"],
          ["self.d.2","mul_d2__U472.in1"]
        ]
      },
      "aff__U476":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U480":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U481":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U482":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U477":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U478":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U479":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U477.out","add_all__U480.in0"],
          ["mul_d1__U478.out","add_all__U480.in1"],
          ["add_all__U481.in0","add_all__U480.out"],
          ["mul_d2__U479.out","add_all__U481.in1"],
          ["add_all__U482.in0","add_all__U481.out"],
          ["const_term.out","add_all__U482.in1"],
          ["self.out","add_all__U482.out"],
          ["mul_d0__U477.in0","coeff_0.out"],
          ["mul_d1__U478.in0","coeff_1.out"],
          ["mul_d2__U479.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U477.in1"],
          ["self.d.1","mul_d1__U478.in1"],
          ["self.d.2","mul_d2__U479.in1"]
        ]
      },
      "aff__U484":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U488":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U489":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U490":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0041"]}
          },
          "mul_d0__U485":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U486":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U487":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U485.out","add_all__U488.in0"],
          ["mul_d1__U486.out","add_all__U488.in1"],
          ["add_all__U489.in0","add_all__U488.out"],
          ["mul_d2__U487.out","add_all__U489.in1"],
          ["add_all__U490.in0","add_all__U489.out"],
          ["const_term.out","add_all__U490.in1"],
          ["self.out","add_all__U490.out"],
          ["mul_d0__U485.in0","coeff_0.out"],
          ["mul_d1__U486.in0","coeff_1.out"],
          ["mul_d2__U487.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U485.in1"],
          ["self.d.1","mul_d1__U486.in1"],
          ["self.d.2","mul_d2__U487.in1"]
        ]
      },
      "aff__U491":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U495":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U496":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U497":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U492":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U493":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U494":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U492.out","add_all__U495.in0"],
          ["mul_d1__U493.out","add_all__U495.in1"],
          ["add_all__U496.in0","add_all__U495.out"],
          ["mul_d2__U494.out","add_all__U496.in1"],
          ["add_all__U497.in0","add_all__U496.out"],
          ["const_term.out","add_all__U497.in1"],
          ["self.out","add_all__U497.out"],
          ["mul_d0__U492.in0","coeff_0.out"],
          ["mul_d1__U493.in0","coeff_1.out"],
          ["mul_d2__U494.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U492.in1"],
          ["self.d.1","mul_d1__U493.in1"],
          ["self.d.2","mul_d2__U494.in1"]
        ]
      },
      "aff__U499":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U503":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U504":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U505":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0042"]}
          },
          "mul_d0__U500":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U501":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U502":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U500.out","add_all__U503.in0"],
          ["mul_d1__U501.out","add_all__U503.in1"],
          ["add_all__U504.in0","add_all__U503.out"],
          ["mul_d2__U502.out","add_all__U504.in1"],
          ["add_all__U505.in0","add_all__U504.out"],
          ["const_term.out","add_all__U505.in1"],
          ["self.out","add_all__U505.out"],
          ["mul_d0__U500.in0","coeff_0.out"],
          ["mul_d1__U501.in0","coeff_1.out"],
          ["mul_d2__U502.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U500.in1"],
          ["self.d.1","mul_d1__U501.in1"],
          ["self.d.2","mul_d2__U502.in1"]
        ]
      },
      "aff__U506":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U510":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U511":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U512":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U507":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U508":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U509":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U507.out","add_all__U510.in0"],
          ["mul_d1__U508.out","add_all__U510.in1"],
          ["add_all__U511.in0","add_all__U510.out"],
          ["mul_d2__U509.out","add_all__U511.in1"],
          ["add_all__U512.in0","add_all__U511.out"],
          ["const_term.out","add_all__U512.in1"],
          ["self.out","add_all__U512.out"],
          ["mul_d0__U507.in0","coeff_0.out"],
          ["mul_d1__U508.in0","coeff_1.out"],
          ["mul_d2__U509.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U507.in1"],
          ["self.d.1","mul_d1__U508.in1"],
          ["self.d.2","mul_d2__U509.in1"]
        ]
      },
      "aff__U514":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U518":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U519":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U520":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0043"]}
          },
          "mul_d0__U515":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U516":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U517":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U515.out","add_all__U518.in0"],
          ["mul_d1__U516.out","add_all__U518.in1"],
          ["add_all__U519.in0","add_all__U518.out"],
          ["mul_d2__U517.out","add_all__U519.in1"],
          ["add_all__U520.in0","add_all__U519.out"],
          ["const_term.out","add_all__U520.in1"],
          ["self.out","add_all__U520.out"],
          ["mul_d0__U515.in0","coeff_0.out"],
          ["mul_d1__U516.in0","coeff_1.out"],
          ["mul_d2__U517.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U515.in1"],
          ["self.d.1","mul_d1__U516.in1"],
          ["self.d.2","mul_d2__U517.in1"]
        ]
      },
      "aff__U521":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U525":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U526":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U527":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U522":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U523":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U524":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U522.out","add_all__U525.in0"],
          ["mul_d1__U523.out","add_all__U525.in1"],
          ["add_all__U526.in0","add_all__U525.out"],
          ["mul_d2__U524.out","add_all__U526.in1"],
          ["add_all__U527.in0","add_all__U526.out"],
          ["const_term.out","add_all__U527.in1"],
          ["self.out","add_all__U527.out"],
          ["mul_d0__U522.in0","coeff_0.out"],
          ["mul_d1__U523.in0","coeff_1.out"],
          ["mul_d2__U524.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U522.in1"],
          ["self.d.1","mul_d1__U523.in1"],
          ["self.d.2","mul_d2__U524.in1"]
        ]
      },
      "aff__U529":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U533":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U534":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U535":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U530":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U531":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U532":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U530.out","add_all__U533.in0"],
          ["mul_d1__U531.out","add_all__U533.in1"],
          ["add_all__U534.in0","add_all__U533.out"],
          ["mul_d2__U532.out","add_all__U534.in1"],
          ["add_all__U535.in0","add_all__U534.out"],
          ["const_term.out","add_all__U535.in1"],
          ["self.out","add_all__U535.out"],
          ["mul_d0__U530.in0","coeff_0.out"],
          ["mul_d1__U531.in0","coeff_1.out"],
          ["mul_d2__U532.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U530.in1"],
          ["self.d.1","mul_d1__U531.in1"],
          ["self.d.2","mul_d2__U532.in1"]
        ]
      },
      "aff__U536":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U540":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U541":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U542":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U537":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U538":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U539":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U537.out","add_all__U540.in0"],
          ["mul_d1__U538.out","add_all__U540.in1"],
          ["add_all__U541.in0","add_all__U540.out"],
          ["mul_d2__U539.out","add_all__U541.in1"],
          ["add_all__U542.in0","add_all__U541.out"],
          ["const_term.out","add_all__U542.in1"],
          ["self.out","add_all__U542.out"],
          ["mul_d0__U537.in0","coeff_0.out"],
          ["mul_d1__U538.in0","coeff_1.out"],
          ["mul_d2__U539.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U537.in1"],
          ["self.d.1","mul_d1__U538.in1"],
          ["self.d.2","mul_d2__U539.in1"]
        ]
      },
      "aff__U544":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U548":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U549":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U550":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U545":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U546":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U547":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U545.out","add_all__U548.in0"],
          ["mul_d1__U546.out","add_all__U548.in1"],
          ["add_all__U549.in0","add_all__U548.out"],
          ["mul_d2__U547.out","add_all__U549.in1"],
          ["add_all__U550.in0","add_all__U549.out"],
          ["const_term.out","add_all__U550.in1"],
          ["self.out","add_all__U550.out"],
          ["mul_d0__U545.in0","coeff_0.out"],
          ["mul_d1__U546.in0","coeff_1.out"],
          ["mul_d2__U547.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U545.in1"],
          ["self.d.1","mul_d1__U546.in1"],
          ["self.d.2","mul_d2__U547.in1"]
        ]
      },
      "aff__U551":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U555":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U556":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U557":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U552":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U553":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U554":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U552.out","add_all__U555.in0"],
          ["mul_d1__U553.out","add_all__U555.in1"],
          ["add_all__U556.in0","add_all__U555.out"],
          ["mul_d2__U554.out","add_all__U556.in1"],
          ["add_all__U557.in0","add_all__U556.out"],
          ["const_term.out","add_all__U557.in1"],
          ["self.out","add_all__U557.out"],
          ["mul_d0__U552.in0","coeff_0.out"],
          ["mul_d1__U553.in0","coeff_1.out"],
          ["mul_d2__U554.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U552.in1"],
          ["self.d.1","mul_d1__U553.in1"],
          ["self.d.2","mul_d2__U554.in1"]
        ]
      },
      "aff__U559":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U563":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U564":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U565":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U560":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U561":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U562":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U560.out","add_all__U563.in0"],
          ["mul_d1__U561.out","add_all__U563.in1"],
          ["add_all__U564.in0","add_all__U563.out"],
          ["mul_d2__U562.out","add_all__U564.in1"],
          ["add_all__U565.in0","add_all__U564.out"],
          ["const_term.out","add_all__U565.in1"],
          ["self.out","add_all__U565.out"],
          ["mul_d0__U560.in0","coeff_0.out"],
          ["mul_d1__U561.in0","coeff_1.out"],
          ["mul_d2__U562.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U560.in1"],
          ["self.d.1","mul_d1__U561.in1"],
          ["self.d.2","mul_d2__U562.in1"]
        ]
      },
      "aff__U566":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U570":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U571":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U572":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U567":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U568":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U569":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U567.out","add_all__U570.in0"],
          ["mul_d1__U568.out","add_all__U570.in1"],
          ["add_all__U571.in0","add_all__U570.out"],
          ["mul_d2__U569.out","add_all__U571.in1"],
          ["add_all__U572.in0","add_all__U571.out"],
          ["const_term.out","add_all__U572.in1"],
          ["self.out","add_all__U572.out"],
          ["mul_d0__U567.in0","coeff_0.out"],
          ["mul_d1__U568.in0","coeff_1.out"],
          ["mul_d2__U569.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U567.in1"],
          ["self.d.1","mul_d1__U568.in1"],
          ["self.d.2","mul_d2__U569.in1"]
        ]
      },
      "aff__U574":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U578":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U579":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U580":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1000"]}
          },
          "mul_d0__U575":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U576":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U577":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U575.out","add_all__U578.in0"],
          ["mul_d1__U576.out","add_all__U578.in1"],
          ["add_all__U579.in0","add_all__U578.out"],
          ["mul_d2__U577.out","add_all__U579.in1"],
          ["add_all__U580.in0","add_all__U579.out"],
          ["const_term.out","add_all__U580.in1"],
          ["self.out","add_all__U580.out"],
          ["mul_d0__U575.in0","coeff_0.out"],
          ["mul_d1__U576.in0","coeff_1.out"],
          ["mul_d2__U577.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U575.in1"],
          ["self.d.1","mul_d1__U576.in1"],
          ["self.d.2","mul_d2__U577.in1"]
        ]
      },
      "aff__U581":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U586":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U587":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U588":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U589":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U582":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U583":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U584":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U585":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U582.out","add_all__U586.in0"],
          ["mul_d1__U583.out","add_all__U586.in1"],
          ["add_all__U587.in0","add_all__U586.out"],
          ["mul_d2__U584.out","add_all__U587.in1"],
          ["add_all__U588.in0","add_all__U587.out"],
          ["mul_d3__U585.out","add_all__U588.in1"],
          ["add_all__U589.in0","add_all__U588.out"],
          ["const_term.out","add_all__U589.in1"],
          ["self.out","add_all__U589.out"],
          ["mul_d0__U582.in0","coeff_0.out"],
          ["mul_d1__U583.in0","coeff_1.out"],
          ["mul_d2__U584.in0","coeff_2.out"],
          ["mul_d3__U585.in0","coeff_3.out"],
          ["self.d.0","mul_d0__U582.in1"],
          ["self.d.1","mul_d1__U583.in1"],
          ["self.d.2","mul_d2__U584.in1"],
          ["self.d.3","mul_d3__U585.in1"]
        ]
      },
      "aff__U591":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U595":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U596":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U597":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h2000"]}
          },
          "mul_d0__U592":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U593":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U594":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U592.out","add_all__U595.in0"],
          ["mul_d1__U593.out","add_all__U595.in1"],
          ["add_all__U596.in0","add_all__U595.out"],
          ["mul_d2__U594.out","add_all__U596.in1"],
          ["add_all__U597.in0","add_all__U596.out"],
          ["const_term.out","add_all__U597.in1"],
          ["self.out","add_all__U597.out"],
          ["mul_d0__U592.in0","coeff_0.out"],
          ["mul_d1__U593.in0","coeff_1.out"],
          ["mul_d2__U594.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U592.in1"],
          ["self.d.1","mul_d1__U593.in1"],
          ["self.d.2","mul_d2__U594.in1"]
        ]
      },
      "aff__U598":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U603":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U604":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U605":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U606":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U599":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U600":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U601":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U602":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U599.out","add_all__U603.in0"],
          ["mul_d1__U600.out","add_all__U603.in1"],
          ["add_all__U604.in0","add_all__U603.out"],
          ["mul_d2__U601.out","add_all__U604.in1"],
          ["add_all__U605.in0","add_all__U604.out"],
          ["mul_d3__U602.out","add_all__U605.in1"],
          ["add_all__U606.in0","add_all__U605.out"],
          ["const_term.out","add_all__U606.in1"],
          ["self.out","add_all__U606.out"],
          ["mul_d0__U599.in0","coeff_0.out"],
          ["mul_d1__U600.in0","coeff_1.out"],
          ["mul_d2__U601.in0","coeff_2.out"],
          ["mul_d3__U602.in0","coeff_3.out"],
          ["self.d.0","mul_d0__U599.in1"],
          ["self.d.1","mul_d1__U600.in1"],
          ["self.d.2","mul_d2__U601.in1"],
          ["self.d.3","mul_d3__U602.in1"]
        ]
      },
      "aff__U608":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U612":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U613":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U614":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U609":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U610":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U611":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U609.out","add_all__U612.in0"],
          ["mul_d1__U610.out","add_all__U612.in1"],
          ["add_all__U613.in0","add_all__U612.out"],
          ["mul_d2__U611.out","add_all__U613.in1"],
          ["add_all__U614.in0","add_all__U613.out"],
          ["const_term.out","add_all__U614.in1"],
          ["self.out","add_all__U614.out"],
          ["mul_d0__U609.in0","coeff_0.out"],
          ["mul_d1__U610.in0","coeff_1.out"],
          ["mul_d2__U611.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U609.in1"],
          ["self.d.1","mul_d1__U610.in1"],
          ["self.d.2","mul_d2__U611.in1"]
        ]
      },
      "aff__U61":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U65":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U66":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U67":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0078"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h5e10"]}
          },
          "mul_d0__U62":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U63":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U64":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U62.out","add_all__U65.in0"],
          ["mul_d1__U63.out","add_all__U65.in1"],
          ["add_all__U66.in0","add_all__U65.out"],
          ["mul_d2__U64.out","add_all__U66.in1"],
          ["add_all__U67.in0","add_all__U66.out"],
          ["const_term.out","add_all__U67.in1"],
          ["self.out","add_all__U67.out"],
          ["mul_d0__U62.in0","coeff_0.out"],
          ["mul_d1__U63.in0","coeff_1.out"],
          ["mul_d2__U64.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U62.in1"],
          ["self.d.1","mul_d1__U63.in1"],
          ["self.d.2","mul_d2__U64.in1"]
        ]
      },
      "aff__U615":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U620":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U621":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U622":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U623":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U616":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U617":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U618":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U619":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U616.out","add_all__U620.in0"],
          ["mul_d1__U617.out","add_all__U620.in1"],
          ["add_all__U621.in0","add_all__U620.out"],
          ["mul_d2__U618.out","add_all__U621.in1"],
          ["add_all__U622.in0","add_all__U621.out"],
          ["mul_d3__U619.out","add_all__U622.in1"],
          ["add_all__U623.in0","add_all__U622.out"],
          ["const_term.out","add_all__U623.in1"],
          ["self.out","add_all__U623.out"],
          ["mul_d0__U616.in0","coeff_0.out"],
          ["mul_d1__U617.in0","coeff_1.out"],
          ["mul_d2__U618.in0","coeff_2.out"],
          ["mul_d3__U619.in0","coeff_3.out"],
          ["self.d.0","mul_d0__U616.in1"],
          ["self.d.1","mul_d1__U617.in1"],
          ["self.d.2","mul_d2__U618.in1"],
          ["self.d.3","mul_d3__U619.in1"]
        ]
      },
      "aff__U625":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U629":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U630":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U631":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U626":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U627":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U628":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U626.out","add_all__U629.in0"],
          ["mul_d1__U627.out","add_all__U629.in1"],
          ["add_all__U630.in0","add_all__U629.out"],
          ["mul_d2__U628.out","add_all__U630.in1"],
          ["add_all__U631.in0","add_all__U630.out"],
          ["const_term.out","add_all__U631.in1"],
          ["self.out","add_all__U631.out"],
          ["mul_d0__U626.in0","coeff_0.out"],
          ["mul_d1__U627.in0","coeff_1.out"],
          ["mul_d2__U628.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U626.in1"],
          ["self.d.1","mul_d1__U627.in1"],
          ["self.d.2","mul_d2__U628.in1"]
        ]
      },
      "aff__U632":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U636":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U637":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U638":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U633":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U634":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U635":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U633.out","add_all__U636.in0"],
          ["mul_d1__U634.out","add_all__U636.in1"],
          ["add_all__U637.in0","add_all__U636.out"],
          ["mul_d2__U635.out","add_all__U637.in1"],
          ["add_all__U638.in0","add_all__U637.out"],
          ["const_term.out","add_all__U638.in1"],
          ["self.out","add_all__U638.out"],
          ["mul_d0__U633.in0","coeff_0.out"],
          ["mul_d1__U634.in0","coeff_1.out"],
          ["mul_d2__U635.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U633.in1"],
          ["self.d.1","mul_d1__U634.in1"],
          ["self.d.2","mul_d2__U635.in1"]
        ]
      },
      "affine_controller__U0":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U12":{
            "modref":"corebit.and"
          },
          "d_0_am__U13":{
            "modref":"corebit.and"
          },
          "d_0_am__U14":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U15":{
            "modref":"corebit.and"
          },
          "d_1_am__U16":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U17":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U10.out"],
          ["d_1_inc.in1","_U10.out"],
          ["d_2_inc.in1","_U10.out"],
          ["d_3_inc.in1","_U10.out"],
          ["inc_time.in1","_U10.out"],
          ["cmp_time.in1","_U11.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U12.in0"],
          ["d_1_at_max.out","d_0_am__U12.in1"],
          ["d_0_am__U13.in0","d_0_am__U12.out"],
          ["d_2_at_max.out","d_0_am__U13.in1"],
          ["d_0_am__U14.in0","d_0_am__U13.out"],
          ["d_3_at_max.out","d_0_am__U14.in1"],
          ["d_0_next_value.sel","d_0_am__U14.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U15.in0"],
          ["d_2_at_max.out","d_1_am__U15.in1"],
          ["d_1_am__U16.in0","d_1_am__U15.out"],
          ["d_3_at_max.out","d_1_am__U16.in1"],
          ["d_1_next_value.sel","d_1_am__U16.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U17.in0"],
          ["d_3_at_max.out","d_2_am__U17.in1"],
          ["d_2_next_value.sel","d_2_am__U17.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U102":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U110":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U111":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U103"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U112":{
            "modref":"corebit.and"
          },
          "d_0_am__U113":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U114":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U110.out"],
          ["d_1_inc.in1","_U110.out"],
          ["d_2_inc.in1","_U110.out"],
          ["inc_time.in1","_U110.out"],
          ["cmp_time.in1","_U111.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U112.in0"],
          ["d_1_at_max.out","d_0_am__U112.in1"],
          ["d_0_am__U113.in0","d_0_am__U112.out"],
          ["d_2_at_max.out","d_0_am__U113.in1"],
          ["d_0_next_value.sel","d_0_am__U113.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U114.in0"],
          ["d_2_at_max.out","d_1_am__U114.in1"],
          ["d_1_next_value.sel","d_1_am__U114.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U120":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U128":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U129":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U121"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U130":{
            "modref":"corebit.and"
          },
          "d_0_am__U131":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U132":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U128.out"],
          ["d_1_inc.in1","_U128.out"],
          ["d_2_inc.in1","_U128.out"],
          ["inc_time.in1","_U128.out"],
          ["cmp_time.in1","_U129.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U130.in0"],
          ["d_1_at_max.out","d_0_am__U130.in1"],
          ["d_0_am__U131.in0","d_0_am__U130.out"],
          ["d_2_at_max.out","d_0_am__U131.in1"],
          ["d_0_next_value.sel","d_0_am__U131.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U132.in0"],
          ["d_2_at_max.out","d_1_am__U132.in1"],
          ["d_1_next_value.sel","d_1_am__U132.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U23":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U31":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U32":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U24"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U33":{
            "modref":"corebit.and"
          },
          "d_0_am__U34":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U35":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U31.out"],
          ["d_1_inc.in1","_U31.out"],
          ["d_2_inc.in1","_U31.out"],
          ["inc_time.in1","_U31.out"],
          ["cmp_time.in1","_U32.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U33.in0"],
          ["d_1_at_max.out","d_0_am__U33.in1"],
          ["d_0_am__U34.in0","d_0_am__U33.out"],
          ["d_2_at_max.out","d_0_am__U34.in1"],
          ["d_0_next_value.sel","d_0_am__U34.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U35.in0"],
          ["d_2_at_max.out","d_1_am__U35.in1"],
          ["d_1_next_value.sel","d_1_am__U35.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U42":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U50":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U51":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U43"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U52":{
            "modref":"corebit.and"
          },
          "d_0_am__U53":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U54":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U50.out"],
          ["d_1_inc.in1","_U50.out"],
          ["d_2_inc.in1","_U50.out"],
          ["inc_time.in1","_U50.out"],
          ["cmp_time.in1","_U51.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U52.in0"],
          ["d_1_at_max.out","d_0_am__U52.in1"],
          ["d_0_am__U53.in0","d_0_am__U52.out"],
          ["d_2_at_max.out","d_0_am__U53.in1"],
          ["d_0_next_value.sel","d_0_am__U53.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U54.in0"],
          ["d_2_at_max.out","d_1_am__U54.in1"],
          ["d_1_next_value.sel","d_1_am__U54.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U60":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U68":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U69":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U61"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U70":{
            "modref":"corebit.and"
          },
          "d_0_am__U71":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U72":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U68.out"],
          ["d_1_inc.in1","_U68.out"],
          ["d_2_inc.in1","_U68.out"],
          ["inc_time.in1","_U68.out"],
          ["cmp_time.in1","_U69.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U70.in0"],
          ["d_1_at_max.out","d_0_am__U70.in1"],
          ["d_0_am__U71.in0","d_0_am__U70.out"],
          ["d_2_at_max.out","d_0_am__U71.in1"],
          ["d_0_next_value.sel","d_0_am__U71.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U72.in0"],
          ["d_2_at_max.out","d_1_am__U72.in1"],
          ["d_1_next_value.sel","d_1_am__U72.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "array_delay_U115":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U116":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U117":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U118":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U116.clk"],
          ["self.in.0","_U116.in"],
          ["self.out.0","_U116.out"],
          ["self.clk","_U117.clk"],
          ["self.in.1","_U117.in"],
          ["self.out.1","_U117.out"],
          ["self.clk","_U118.clk"],
          ["self.in.2","_U118.in"],
          ["self.out.2","_U118.out"]
        ]
      },
      "array_delay_U133":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U134":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U135":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U136":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U134.clk"],
          ["self.in.0","_U134.in"],
          ["self.out.0","_U134.out"],
          ["self.clk","_U135.clk"],
          ["self.in.1","_U135.in"],
          ["self.out.1","_U135.out"],
          ["self.clk","_U136.clk"],
          ["self.in.2","_U136.in"],
          ["self.out.2","_U136.out"]
        ]
      },
      "array_delay_U18":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U19":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U20":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U21":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U22":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U19.clk"],
          ["self.in.0","_U19.in"],
          ["self.out.0","_U19.out"],
          ["self.clk","_U20.clk"],
          ["self.in.1","_U20.in"],
          ["self.out.1","_U20.out"],
          ["self.clk","_U21.clk"],
          ["self.in.2","_U21.in"],
          ["self.out.2","_U21.out"],
          ["self.clk","_U22.clk"],
          ["self.in.3","_U22.in"],
          ["self.out.3","_U22.out"]
        ]
      },
      "array_delay_U36":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U37":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U38":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U39":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U37.clk"],
          ["self.in.0","_U37.in"],
          ["self.out.0","_U37.out"],
          ["self.clk","_U38.clk"],
          ["self.in.1","_U38.in"],
          ["self.out.1","_U38.out"],
          ["self.clk","_U39.clk"],
          ["self.in.2","_U39.in"],
          ["self.out.2","_U39.out"]
        ]
      },
      "array_delay_U55":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U56":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U57":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U58":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U56.clk"],
          ["self.in.0","_U56.in"],
          ["self.out.0","_U56.out"],
          ["self.clk","_U57.clk"],
          ["self.in.1","_U57.in"],
          ["self.out.1","_U57.out"],
          ["self.clk","_U58.clk"],
          ["self.in.2","_U58.in"],
          ["self.out.2","_U58.out"]
        ]
      },
      "array_delay_U73":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U74":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U75":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U76":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U74.clk"],
          ["self.in.0","_U74.in"],
          ["self.out.0","_U74.out"],
          ["self.clk","_U75.clk"],
          ["self.in.1","_U75.in"],
          ["self.out.1","_U75.out"],
          ["self.clk","_U76.clk"],
          ["self.in.2","_U76.in"],
          ["self.out.2","_U76.out"]
        ]
      },
      "blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_7_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_7_to_blur_unnormalized_stencil_op_hcompute_ratio_stencil_35",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.in","self.blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_7_to_blur_unnormalized_stencil_op_hcompute_ratio_stencil_35"],
          ["self.valid","self.en"]
        ]
      },
      "blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_8_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_6_to_blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_8",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_6_to_blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_8"]
        ]
      },
      "blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_6_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_6_to_blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_8",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.in","self.blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_6_to_blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_8"],
          ["self.valid","self.en"]
        ]
      },
      "blur_unnormalized_stencil_op_hcompute_ratio_stencil_35_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_7_to_blur_unnormalized_stencil_op_hcompute_ratio_stencil_35",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_7_to_blur_unnormalized_stencil_op_hcompute_ratio_stencil_35"]
        ]
      },
      "blur_unnormalized_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["op_hcompute_blur_unnormalized_stencil_1_read_ren","BitIn"],
          ["op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_blur_unnormalized_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_blur_unnormalized_stencil_1_write_wen","BitIn"],
          ["op_hcompute_blur_unnormalized_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_blur_unnormalized_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_blur_unnormalized_stencil_write_wen","BitIn"],
          ["op_hcompute_blur_unnormalized_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_blur_unnormalized_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_ratio_stencil_read_ren","BitIn"],
          ["op_hcompute_ratio_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_ratio_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_7_broadcast":{
            "modref":"global.blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_7_broadcast"
          },
          "blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_7_to_blur_unnormalized_stencil_op_hcompute_ratio_stencil_35":{
            "modref":"global.ram__U153"
          },
          "blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_7_to_blur_unnormalized_stencil_op_hcompute_ratio_stencil_35_read_addrgen":{
            "modref":"global.aff__U154"
          },
          "blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_7_to_blur_unnormalized_stencil_op_hcompute_ratio_stencil_35_write_addrgen":{
            "modref":"global.aff__U161"
          },
          "blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_8_select":{
            "modref":"global.blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_8_select"
          },
          "blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_6_broadcast":{
            "modref":"global.blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_6_broadcast"
          },
          "blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_6_to_blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_8":{
            "modref":"global.ram__U138"
          },
          "blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_6_to_blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_8_read_addrgen":{
            "modref":"global.aff__U139"
          },
          "blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_6_to_blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_8_write_addrgen":{
            "modref":"global.aff__U146"
          },
          "blur_unnormalized_stencil_op_hcompute_ratio_stencil_35_select":{
            "modref":"global.blur_unnormalized_stencil_op_hcompute_ratio_stencil_35_select"
          }
        },
        "connections":[
          ["blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_7_to_blur_unnormalized_stencil_op_hcompute_ratio_stencil_35.wdata","blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_7_broadcast.blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_7_to_blur_unnormalized_stencil_op_hcompute_ratio_stencil_35"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_write_wen","blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_7_broadcast.en"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_write.0","blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_7_broadcast.in"],
          ["blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_7_to_blur_unnormalized_stencil_op_hcompute_ratio_stencil_35.wen","blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_7_broadcast.valid"],
          ["self.clk","blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_7_to_blur_unnormalized_stencil_op_hcompute_ratio_stencil_35.clk"],
          ["blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_7_to_blur_unnormalized_stencil_op_hcompute_ratio_stencil_35_read_addrgen.out","blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_7_to_blur_unnormalized_stencil_op_hcompute_ratio_stencil_35.raddr"],
          ["blur_unnormalized_stencil_op_hcompute_ratio_stencil_35_select.blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_7_to_blur_unnormalized_stencil_op_hcompute_ratio_stencil_35","blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_7_to_blur_unnormalized_stencil_op_hcompute_ratio_stencil_35.rdata"],
          ["self.op_hcompute_ratio_stencil_read_ren","blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_7_to_blur_unnormalized_stencil_op_hcompute_ratio_stencil_35.ren"],
          ["blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_7_to_blur_unnormalized_stencil_op_hcompute_ratio_stencil_35_write_addrgen.out","blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_7_to_blur_unnormalized_stencil_op_hcompute_ratio_stencil_35.waddr"],
          ["self.op_hcompute_ratio_stencil_read_ctrl_vars","blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_7_to_blur_unnormalized_stencil_op_hcompute_ratio_stencil_35_read_addrgen.d"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_write_ctrl_vars","blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_7_to_blur_unnormalized_stencil_op_hcompute_ratio_stencil_35_write_addrgen.d"],
          ["blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_6_to_blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_8.rdata","blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_8_select.blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_6_to_blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_8"],
          ["self.clk","blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_8_select.clk"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_8_select.d"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.0","blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_8_select.out"],
          ["blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_6_to_blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_8.wdata","blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_6_broadcast.blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_6_to_blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_8"],
          ["self.op_hcompute_blur_unnormalized_stencil_write_wen","blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_6_broadcast.en"],
          ["self.op_hcompute_blur_unnormalized_stencil_write.0","blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_6_broadcast.in"],
          ["blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_6_to_blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_8.wen","blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_6_broadcast.valid"],
          ["self.clk","blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_6_to_blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_8.clk"],
          ["blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_6_to_blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_8_read_addrgen.out","blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_6_to_blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_8.raddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ren","blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_6_to_blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_8.ren"],
          ["blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_6_to_blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_8_write_addrgen.out","blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_6_to_blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_8.waddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_6_to_blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_8_read_addrgen.d"],
          ["self.op_hcompute_blur_unnormalized_stencil_write_ctrl_vars","blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_6_to_blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_8_write_addrgen.d"],
          ["self.clk","blur_unnormalized_stencil_op_hcompute_ratio_stencil_35_select.clk"],
          ["self.op_hcompute_ratio_stencil_read_ctrl_vars","blur_unnormalized_stencil_op_hcompute_ratio_stencil_35_select.d"],
          ["self.op_hcompute_ratio_stencil_read.0","blur_unnormalized_stencil_op_hcompute_ratio_stencil_35_select.out"]
        ]
      },
      "cu_op_hcompute_blur_unnormalized_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U59":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_write.0","_U59.out"]
        ]
      },
      "cu_op_hcompute_blur_unnormalized_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read",["Array",25,["Array",16,"BitIn"]]],
          ["blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "add_all__U100":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U101":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U77":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U78":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U79":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U80":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U81":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U82":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U83":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U84":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U85":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U86":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U87":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U88":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U89":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U90":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U91":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U92":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U93":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U94":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U95":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U96":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U97":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U98":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U99":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["add_all__U99.out","add_all__U100.in0"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.23","add_all__U100.in1"],
          ["add_all__U101.in0","add_all__U100.out"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.24","add_all__U101.in1"],
          ["self.blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_write.0","add_all__U101.out"],
          ["self.blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_read.0","add_all__U77.in0"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.0","add_all__U77.in1"],
          ["add_all__U78.in0","add_all__U77.out"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.1","add_all__U78.in1"],
          ["add_all__U79.in0","add_all__U78.out"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.2","add_all__U79.in1"],
          ["add_all__U80.in0","add_all__U79.out"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.3","add_all__U80.in1"],
          ["add_all__U81.in0","add_all__U80.out"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.4","add_all__U81.in1"],
          ["add_all__U82.in0","add_all__U81.out"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.5","add_all__U82.in1"],
          ["add_all__U83.in0","add_all__U82.out"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.6","add_all__U83.in1"],
          ["add_all__U84.in0","add_all__U83.out"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.7","add_all__U84.in1"],
          ["add_all__U85.in0","add_all__U84.out"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.8","add_all__U85.in1"],
          ["add_all__U86.in0","add_all__U85.out"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.9","add_all__U86.in1"],
          ["add_all__U87.in0","add_all__U86.out"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.10","add_all__U87.in1"],
          ["add_all__U88.in0","add_all__U87.out"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.11","add_all__U88.in1"],
          ["add_all__U89.in0","add_all__U88.out"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.12","add_all__U89.in1"],
          ["add_all__U90.in0","add_all__U89.out"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.13","add_all__U90.in1"],
          ["add_all__U91.in0","add_all__U90.out"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.14","add_all__U91.in1"],
          ["add_all__U92.in0","add_all__U91.out"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.15","add_all__U92.in1"],
          ["add_all__U93.in0","add_all__U92.out"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.16","add_all__U93.in1"],
          ["add_all__U94.in0","add_all__U93.out"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.17","add_all__U94.in1"],
          ["add_all__U95.in0","add_all__U94.out"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.18","add_all__U95.in1"],
          ["add_all__U96.in0","add_all__U95.out"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.19","add_all__U96.in1"],
          ["add_all__U97.in0","add_all__U96.out"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.20","add_all__U97.in1"],
          ["add_all__U98.in0","add_all__U97.out"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.21","add_all__U98.in1"],
          ["add_all__U99.in0","add_all__U98.out"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.22","add_all__U99.in1"]
        ]
      },
      "cu_op_hcompute_gray_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_op_hcompute_gray_stencil_read",["Array",3,["Array",16,"BitIn"]]],
          ["gray_stencil_op_hcompute_gray_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "add_all__U40":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U41":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.hw_input_stencil_op_hcompute_gray_stencil_read.0","add_all__U40.in0"],
          ["self.hw_input_stencil_op_hcompute_gray_stencil_read.1","add_all__U40.in1"],
          ["add_all__U41.in0","add_all__U40.out"],
          ["self.hw_input_stencil_op_hcompute_gray_stencil_read.2","add_all__U41.in1"],
          ["self.gray_stencil_op_hcompute_gray_stencil_write.0","add_all__U41.out"]
        ]
      },
      "cu_op_hcompute_hw_input_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["input_copy_stencil_op_hcompute_hw_input_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_copy_stencil_op_hcompute_hw_input_stencil_read.0","self.hw_input_stencil_op_hcompute_hw_input_stencil_write.0"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["gray_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["ratio_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "add_all__U137":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.gray_stencil_op_hcompute_hw_output_stencil_read.0","add_all__U137.in0"],
          ["self.ratio_stencil_op_hcompute_hw_output_stencil_read.0","add_all__U137.in1"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","add_all__U137.out"]
        ]
      },
      "cu_op_hcompute_ratio_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["blur_unnormalized_stencil_op_hcompute_ratio_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["gray_stencil_op_hcompute_ratio_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["ratio_stencil_op_hcompute_ratio_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "add_all__U119":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.blur_unnormalized_stencil_op_hcompute_ratio_stencil_read.0","add_all__U119.in0"],
          ["self.gray_stencil_op_hcompute_ratio_stencil_read.0","add_all__U119.in1"],
          ["self.ratio_stencil_op_hcompute_ratio_stencil_write.0","add_all__U119.out"]
        ]
      },
      "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_10_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_10",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_10"]
        ]
      },
      "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_11_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_11",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_11"]
        ]
      },
      "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_12_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_12",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_12"]
        ]
      },
      "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_13_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_13",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_13"]
        ]
      },
      "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_14_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_14",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_14"]
        ]
      },
      "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_15_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_15",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_15"]
        ]
      },
      "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_16_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_16",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_16"]
        ]
      },
      "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_17_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_17",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_17"]
        ]
      },
      "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_18_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_18",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_18"]
        ]
      },
      "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_19_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_19",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_19"]
        ]
      },
      "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_20_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_20",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_20"]
        ]
      },
      "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_21_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_21",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_21"]
        ]
      },
      "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_22_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_22",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_22"]
        ]
      },
      "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_23_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_23",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_23"]
        ]
      },
      "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_24_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_24",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_24"]
        ]
      },
      "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_25_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_25",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_25"]
        ]
      },
      "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26"]
        ]
      },
      "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_27_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_27",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_27"]
        ]
      },
      "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_28_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_28",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_28"]
        ]
      },
      "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29"]
        ]
      },
      "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30"]
        ]
      },
      "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31"]
        ]
      },
      "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32"]
        ]
      },
      "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33"]
        ]
      },
      "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_9_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_9",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_9"]
        ]
      },
      "gray_stencil_op_hcompute_gray_stencil_2_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_10",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_11",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_12",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_13",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_14",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_15",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_16",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_17",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_18",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_19",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_20",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_21",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_22",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_23",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_24",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_25",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_27",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_28",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_9",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_hw_output_stencil_38",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_ratio_stencil_36",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.valid","self.en"],
          ["self.in","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_10"],
          ["self.in","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_11"],
          ["self.in","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_12"],
          ["self.in","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_13"],
          ["self.in","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_14"],
          ["self.in","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_15"],
          ["self.in","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_16"],
          ["self.in","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_17"],
          ["self.in","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_18"],
          ["self.in","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_19"],
          ["self.in","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_20"],
          ["self.in","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_21"],
          ["self.in","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_22"],
          ["self.in","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_23"],
          ["self.in","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_24"],
          ["self.in","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_25"],
          ["self.in","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26"],
          ["self.in","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_27"],
          ["self.in","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_28"],
          ["self.in","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29"],
          ["self.in","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30"],
          ["self.in","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31"],
          ["self.in","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32"],
          ["self.in","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33"],
          ["self.in","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_9"],
          ["self.in","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_hw_output_stencil_38"],
          ["self.in","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_ratio_stencil_36"]
        ]
      },
      "gray_stencil_op_hcompute_hw_output_stencil_38_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_hw_output_stencil_38",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_hw_output_stencil_38"]
        ]
      },
      "gray_stencil_op_hcompute_ratio_stencil_36_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_ratio_stencil_36",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_ratio_stencil_36"]
        ]
      },
      "gray_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["op_hcompute_blur_unnormalized_stencil_1_read_ren","BitIn"],
          ["op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_blur_unnormalized_stencil_1_read",["Array",25,["Array",16,"Bit"]]],
          ["op_hcompute_gray_stencil_write_wen","BitIn"],
          ["op_hcompute_gray_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_gray_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_ratio_stencil_read_ren","BitIn"],
          ["op_hcompute_ratio_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_ratio_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_10_select":{
            "modref":"global.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_10_select"
          },
          "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_11_select":{
            "modref":"global.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_11_select"
          },
          "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_12_select":{
            "modref":"global.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_12_select"
          },
          "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_13_select":{
            "modref":"global.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_13_select"
          },
          "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_14_select":{
            "modref":"global.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_14_select"
          },
          "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_15_select":{
            "modref":"global.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_15_select"
          },
          "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_16_select":{
            "modref":"global.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_16_select"
          },
          "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_17_select":{
            "modref":"global.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_17_select"
          },
          "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_18_select":{
            "modref":"global.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_18_select"
          },
          "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_19_select":{
            "modref":"global.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_19_select"
          },
          "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_20_select":{
            "modref":"global.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_20_select"
          },
          "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_21_select":{
            "modref":"global.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_21_select"
          },
          "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_22_select":{
            "modref":"global.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_22_select"
          },
          "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_23_select":{
            "modref":"global.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_23_select"
          },
          "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_24_select":{
            "modref":"global.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_24_select"
          },
          "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_25_select":{
            "modref":"global.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_25_select"
          },
          "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26_select":{
            "modref":"global.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26_select"
          },
          "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_27_select":{
            "modref":"global.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_27_select"
          },
          "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_28_select":{
            "modref":"global.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_28_select"
          },
          "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29_select":{
            "modref":"global.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29_select"
          },
          "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30_select":{
            "modref":"global.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30_select"
          },
          "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31_select":{
            "modref":"global.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31_select"
          },
          "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_select":{
            "modref":"global.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_select"
          },
          "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33_select":{
            "modref":"global.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33_select"
          },
          "gray_stencil_op_hcompute_blur_unnormalized_stencil_1_9_select":{
            "modref":"global.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_9_select"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_broadcast":{
            "modref":"global.gray_stencil_op_hcompute_gray_stencil_2_broadcast"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_10":{
            "modref":"global.ram__U168"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_10_read_addrgen":{
            "modref":"global.aff__U169"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_10_write_addrgen":{
            "modref":"global.aff__U176"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_11":{
            "modref":"global.ram__U183"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_11_read_addrgen":{
            "modref":"global.aff__U184"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_11_write_addrgen":{
            "modref":"global.aff__U191"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_12":{
            "modref":"global.ram__U198"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_12_read_addrgen":{
            "modref":"global.aff__U199"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_12_write_addrgen":{
            "modref":"global.aff__U206"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_13":{
            "modref":"global.ram__U213"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_13_read_addrgen":{
            "modref":"global.aff__U214"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_13_write_addrgen":{
            "modref":"global.aff__U221"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_14":{
            "modref":"global.ram__U228"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_14_read_addrgen":{
            "modref":"global.aff__U229"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_14_write_addrgen":{
            "modref":"global.aff__U236"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_15":{
            "modref":"global.ram__U243"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_15_read_addrgen":{
            "modref":"global.aff__U244"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_15_write_addrgen":{
            "modref":"global.aff__U251"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_16":{
            "modref":"global.ram__U258"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_16_read_addrgen":{
            "modref":"global.aff__U259"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_16_write_addrgen":{
            "modref":"global.aff__U266"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_17":{
            "modref":"global.ram__U273"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_17_read_addrgen":{
            "modref":"global.aff__U274"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_17_write_addrgen":{
            "modref":"global.aff__U281"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_18":{
            "modref":"global.ram__U288"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_18_read_addrgen":{
            "modref":"global.aff__U289"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_18_write_addrgen":{
            "modref":"global.aff__U296"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_19":{
            "modref":"global.ram__U303"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_19_read_addrgen":{
            "modref":"global.aff__U304"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_19_write_addrgen":{
            "modref":"global.aff__U311"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_20":{
            "modref":"global.ram__U318"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_20_read_addrgen":{
            "modref":"global.aff__U319"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_20_write_addrgen":{
            "modref":"global.aff__U326"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_21":{
            "modref":"global.ram__U333"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_21_read_addrgen":{
            "modref":"global.aff__U334"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_21_write_addrgen":{
            "modref":"global.aff__U341"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_22":{
            "modref":"global.ram__U348"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_22_read_addrgen":{
            "modref":"global.aff__U349"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_22_write_addrgen":{
            "modref":"global.aff__U356"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_23":{
            "modref":"global.ram__U363"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_23_read_addrgen":{
            "modref":"global.aff__U364"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_23_write_addrgen":{
            "modref":"global.aff__U371"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_24":{
            "modref":"global.ram__U378"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_24_read_addrgen":{
            "modref":"global.aff__U379"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_24_write_addrgen":{
            "modref":"global.aff__U386"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_25":{
            "modref":"global.ram__U393"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_25_read_addrgen":{
            "modref":"global.aff__U394"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_25_write_addrgen":{
            "modref":"global.aff__U401"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26":{
            "modref":"global.ram__U408"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26_read_addrgen":{
            "modref":"global.aff__U409"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26_write_addrgen":{
            "modref":"global.aff__U416"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_27":{
            "modref":"global.ram__U423"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_27_read_addrgen":{
            "modref":"global.aff__U424"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_27_write_addrgen":{
            "modref":"global.aff__U431"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_28":{
            "modref":"global.ram__U438"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_28_read_addrgen":{
            "modref":"global.aff__U439"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_28_write_addrgen":{
            "modref":"global.aff__U446"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29":{
            "modref":"global.ram__U453"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29_read_addrgen":{
            "modref":"global.aff__U454"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29_write_addrgen":{
            "modref":"global.aff__U461"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30":{
            "modref":"global.ram__U468"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30_read_addrgen":{
            "modref":"global.aff__U469"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30_write_addrgen":{
            "modref":"global.aff__U476"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31":{
            "modref":"global.ram__U483"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31_read_addrgen":{
            "modref":"global.aff__U484"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31_write_addrgen":{
            "modref":"global.aff__U491"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32":{
            "modref":"global.ram__U498"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_read_addrgen":{
            "modref":"global.aff__U499"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_write_addrgen":{
            "modref":"global.aff__U506"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33":{
            "modref":"global.ram__U513"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33_read_addrgen":{
            "modref":"global.aff__U514"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33_write_addrgen":{
            "modref":"global.aff__U521"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_9":{
            "modref":"global.ram__U528"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_9_read_addrgen":{
            "modref":"global.aff__U529"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_9_write_addrgen":{
            "modref":"global.aff__U536"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_hw_output_stencil_38":{
            "modref":"global.ram__U543"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_hw_output_stencil_38_read_addrgen":{
            "modref":"global.aff__U544"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_hw_output_stencil_38_write_addrgen":{
            "modref":"global.aff__U551"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_ratio_stencil_36":{
            "modref":"global.ram__U558"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_ratio_stencil_36_read_addrgen":{
            "modref":"global.aff__U559"
          },
          "gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_ratio_stencil_36_write_addrgen":{
            "modref":"global.aff__U566"
          },
          "gray_stencil_op_hcompute_hw_output_stencil_38_select":{
            "modref":"global.gray_stencil_op_hcompute_hw_output_stencil_38_select"
          },
          "gray_stencil_op_hcompute_ratio_stencil_36_select":{
            "modref":"global.gray_stencil_op_hcompute_ratio_stencil_36_select"
          }
        },
        "connections":[
          ["self.clk","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_10_select.clk"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_10_select.d"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_10.rdata","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_10_select.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_10"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.1","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_10_select.out"],
          ["self.clk","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_11_select.clk"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_11_select.d"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_11.rdata","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_11_select.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_11"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.2","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_11_select.out"],
          ["self.clk","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_12_select.clk"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_12_select.d"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_12.rdata","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_12_select.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_12"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.3","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_12_select.out"],
          ["self.clk","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_13_select.clk"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_13_select.d"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_13.rdata","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_13_select.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_13"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.4","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_13_select.out"],
          ["self.clk","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_14_select.clk"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_14_select.d"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_14.rdata","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_14_select.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_14"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.5","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_14_select.out"],
          ["self.clk","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_15_select.clk"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_15_select.d"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_15.rdata","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_15_select.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_15"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.6","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_15_select.out"],
          ["self.clk","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_16_select.clk"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_16_select.d"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_16.rdata","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_16_select.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_16"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.7","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_16_select.out"],
          ["self.clk","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_17_select.clk"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_17_select.d"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_17.rdata","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_17_select.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_17"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.8","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_17_select.out"],
          ["self.clk","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_18_select.clk"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_18_select.d"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_18.rdata","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_18_select.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_18"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.9","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_18_select.out"],
          ["self.clk","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_19_select.clk"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_19_select.d"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_19.rdata","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_19_select.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_19"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.10","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_19_select.out"],
          ["self.clk","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_20_select.clk"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_20_select.d"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_20.rdata","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_20_select.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_20"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.11","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_20_select.out"],
          ["self.clk","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_21_select.clk"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_21_select.d"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_21.rdata","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_21_select.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_21"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.12","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_21_select.out"],
          ["self.clk","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_22_select.clk"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_22_select.d"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_22.rdata","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_22_select.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_22"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.13","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_22_select.out"],
          ["self.clk","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_23_select.clk"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_23_select.d"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_23.rdata","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_23_select.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_23"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.14","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_23_select.out"],
          ["self.clk","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_24_select.clk"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_24_select.d"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_24.rdata","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_24_select.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_24"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.15","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_24_select.out"],
          ["self.clk","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_25_select.clk"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_25_select.d"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_25.rdata","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_25_select.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_25"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.16","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_25_select.out"],
          ["self.clk","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26_select.clk"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26_select.d"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26.rdata","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26_select.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.17","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26_select.out"],
          ["self.clk","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_27_select.clk"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_27_select.d"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_27.rdata","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_27_select.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_27"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.18","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_27_select.out"],
          ["self.clk","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_28_select.clk"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_28_select.d"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_28.rdata","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_28_select.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_28"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.19","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_28_select.out"],
          ["self.clk","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29_select.clk"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29_select.d"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29.rdata","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29_select.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.20","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29_select.out"],
          ["self.clk","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30_select.clk"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30_select.d"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30.rdata","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30_select.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.21","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30_select.out"],
          ["self.clk","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31_select.clk"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31_select.d"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31.rdata","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31_select.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.22","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31_select.out"],
          ["self.clk","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_select.clk"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_select.d"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32.rdata","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_select.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.23","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_select.out"],
          ["self.clk","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33_select.clk"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33_select.d"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33.rdata","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33_select.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.24","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33_select.out"],
          ["self.clk","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_9_select.clk"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_9_select.d"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_9.rdata","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_9_select.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_9"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.0","gray_stencil_op_hcompute_blur_unnormalized_stencil_1_9_select.out"],
          ["self.op_hcompute_gray_stencil_write_wen","gray_stencil_op_hcompute_gray_stencil_2_broadcast.en"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_10.wdata","gray_stencil_op_hcompute_gray_stencil_2_broadcast.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_10"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_11.wdata","gray_stencil_op_hcompute_gray_stencil_2_broadcast.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_11"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_12.wdata","gray_stencil_op_hcompute_gray_stencil_2_broadcast.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_12"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_13.wdata","gray_stencil_op_hcompute_gray_stencil_2_broadcast.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_13"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_14.wdata","gray_stencil_op_hcompute_gray_stencil_2_broadcast.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_14"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_15.wdata","gray_stencil_op_hcompute_gray_stencil_2_broadcast.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_15"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_16.wdata","gray_stencil_op_hcompute_gray_stencil_2_broadcast.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_16"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_17.wdata","gray_stencil_op_hcompute_gray_stencil_2_broadcast.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_17"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_18.wdata","gray_stencil_op_hcompute_gray_stencil_2_broadcast.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_18"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_19.wdata","gray_stencil_op_hcompute_gray_stencil_2_broadcast.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_19"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_20.wdata","gray_stencil_op_hcompute_gray_stencil_2_broadcast.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_20"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_21.wdata","gray_stencil_op_hcompute_gray_stencil_2_broadcast.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_21"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_22.wdata","gray_stencil_op_hcompute_gray_stencil_2_broadcast.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_22"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_23.wdata","gray_stencil_op_hcompute_gray_stencil_2_broadcast.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_23"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_24.wdata","gray_stencil_op_hcompute_gray_stencil_2_broadcast.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_24"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_25.wdata","gray_stencil_op_hcompute_gray_stencil_2_broadcast.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_25"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26.wdata","gray_stencil_op_hcompute_gray_stencil_2_broadcast.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_27.wdata","gray_stencil_op_hcompute_gray_stencil_2_broadcast.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_27"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_28.wdata","gray_stencil_op_hcompute_gray_stencil_2_broadcast.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_28"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29.wdata","gray_stencil_op_hcompute_gray_stencil_2_broadcast.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30.wdata","gray_stencil_op_hcompute_gray_stencil_2_broadcast.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31.wdata","gray_stencil_op_hcompute_gray_stencil_2_broadcast.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32.wdata","gray_stencil_op_hcompute_gray_stencil_2_broadcast.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33.wdata","gray_stencil_op_hcompute_gray_stencil_2_broadcast.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_9.wdata","gray_stencil_op_hcompute_gray_stencil_2_broadcast.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_9"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_hw_output_stencil_38.wdata","gray_stencil_op_hcompute_gray_stencil_2_broadcast.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_hw_output_stencil_38"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_ratio_stencil_36.wdata","gray_stencil_op_hcompute_gray_stencil_2_broadcast.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_ratio_stencil_36"],
          ["self.op_hcompute_gray_stencil_write.0","gray_stencil_op_hcompute_gray_stencil_2_broadcast.in"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_10.wen","gray_stencil_op_hcompute_gray_stencil_2_broadcast.valid"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_11.wen","gray_stencil_op_hcompute_gray_stencil_2_broadcast.valid"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_12.wen","gray_stencil_op_hcompute_gray_stencil_2_broadcast.valid"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_13.wen","gray_stencil_op_hcompute_gray_stencil_2_broadcast.valid"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_14.wen","gray_stencil_op_hcompute_gray_stencil_2_broadcast.valid"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_15.wen","gray_stencil_op_hcompute_gray_stencil_2_broadcast.valid"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_16.wen","gray_stencil_op_hcompute_gray_stencil_2_broadcast.valid"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_17.wen","gray_stencil_op_hcompute_gray_stencil_2_broadcast.valid"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_18.wen","gray_stencil_op_hcompute_gray_stencil_2_broadcast.valid"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_19.wen","gray_stencil_op_hcompute_gray_stencil_2_broadcast.valid"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_20.wen","gray_stencil_op_hcompute_gray_stencil_2_broadcast.valid"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_21.wen","gray_stencil_op_hcompute_gray_stencil_2_broadcast.valid"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_22.wen","gray_stencil_op_hcompute_gray_stencil_2_broadcast.valid"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_23.wen","gray_stencil_op_hcompute_gray_stencil_2_broadcast.valid"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_24.wen","gray_stencil_op_hcompute_gray_stencil_2_broadcast.valid"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_25.wen","gray_stencil_op_hcompute_gray_stencil_2_broadcast.valid"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26.wen","gray_stencil_op_hcompute_gray_stencil_2_broadcast.valid"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_27.wen","gray_stencil_op_hcompute_gray_stencil_2_broadcast.valid"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_28.wen","gray_stencil_op_hcompute_gray_stencil_2_broadcast.valid"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29.wen","gray_stencil_op_hcompute_gray_stencil_2_broadcast.valid"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30.wen","gray_stencil_op_hcompute_gray_stencil_2_broadcast.valid"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31.wen","gray_stencil_op_hcompute_gray_stencil_2_broadcast.valid"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32.wen","gray_stencil_op_hcompute_gray_stencil_2_broadcast.valid"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33.wen","gray_stencil_op_hcompute_gray_stencil_2_broadcast.valid"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_9.wen","gray_stencil_op_hcompute_gray_stencil_2_broadcast.valid"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_hw_output_stencil_38.wen","gray_stencil_op_hcompute_gray_stencil_2_broadcast.valid"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_ratio_stencil_36.wen","gray_stencil_op_hcompute_gray_stencil_2_broadcast.valid"],
          ["self.clk","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_10.clk"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_10_read_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_10.raddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ren","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_10.ren"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_10_write_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_10.waddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_10_read_addrgen.d"],
          ["self.op_hcompute_gray_stencil_write_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_10_write_addrgen.d"],
          ["self.clk","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_11.clk"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_11_read_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_11.raddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ren","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_11.ren"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_11_write_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_11.waddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_11_read_addrgen.d"],
          ["self.op_hcompute_gray_stencil_write_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_11_write_addrgen.d"],
          ["self.clk","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_12.clk"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_12_read_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_12.raddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ren","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_12.ren"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_12_write_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_12.waddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_12_read_addrgen.d"],
          ["self.op_hcompute_gray_stencil_write_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_12_write_addrgen.d"],
          ["self.clk","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_13.clk"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_13_read_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_13.raddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ren","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_13.ren"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_13_write_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_13.waddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_13_read_addrgen.d"],
          ["self.op_hcompute_gray_stencil_write_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_13_write_addrgen.d"],
          ["self.clk","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_14.clk"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_14_read_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_14.raddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ren","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_14.ren"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_14_write_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_14.waddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_14_read_addrgen.d"],
          ["self.op_hcompute_gray_stencil_write_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_14_write_addrgen.d"],
          ["self.clk","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_15.clk"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_15_read_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_15.raddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ren","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_15.ren"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_15_write_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_15.waddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_15_read_addrgen.d"],
          ["self.op_hcompute_gray_stencil_write_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_15_write_addrgen.d"],
          ["self.clk","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_16.clk"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_16_read_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_16.raddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ren","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_16.ren"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_16_write_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_16.waddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_16_read_addrgen.d"],
          ["self.op_hcompute_gray_stencil_write_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_16_write_addrgen.d"],
          ["self.clk","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_17.clk"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_17_read_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_17.raddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ren","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_17.ren"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_17_write_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_17.waddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_17_read_addrgen.d"],
          ["self.op_hcompute_gray_stencil_write_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_17_write_addrgen.d"],
          ["self.clk","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_18.clk"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_18_read_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_18.raddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ren","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_18.ren"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_18_write_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_18.waddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_18_read_addrgen.d"],
          ["self.op_hcompute_gray_stencil_write_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_18_write_addrgen.d"],
          ["self.clk","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_19.clk"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_19_read_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_19.raddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ren","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_19.ren"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_19_write_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_19.waddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_19_read_addrgen.d"],
          ["self.op_hcompute_gray_stencil_write_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_19_write_addrgen.d"],
          ["self.clk","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_20.clk"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_20_read_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_20.raddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ren","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_20.ren"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_20_write_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_20.waddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_20_read_addrgen.d"],
          ["self.op_hcompute_gray_stencil_write_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_20_write_addrgen.d"],
          ["self.clk","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_21.clk"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_21_read_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_21.raddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ren","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_21.ren"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_21_write_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_21.waddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_21_read_addrgen.d"],
          ["self.op_hcompute_gray_stencil_write_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_21_write_addrgen.d"],
          ["self.clk","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_22.clk"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_22_read_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_22.raddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ren","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_22.ren"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_22_write_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_22.waddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_22_read_addrgen.d"],
          ["self.op_hcompute_gray_stencil_write_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_22_write_addrgen.d"],
          ["self.clk","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_23.clk"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_23_read_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_23.raddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ren","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_23.ren"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_23_write_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_23.waddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_23_read_addrgen.d"],
          ["self.op_hcompute_gray_stencil_write_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_23_write_addrgen.d"],
          ["self.clk","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_24.clk"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_24_read_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_24.raddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ren","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_24.ren"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_24_write_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_24.waddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_24_read_addrgen.d"],
          ["self.op_hcompute_gray_stencil_write_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_24_write_addrgen.d"],
          ["self.clk","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_25.clk"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_25_read_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_25.raddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ren","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_25.ren"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_25_write_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_25.waddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_25_read_addrgen.d"],
          ["self.op_hcompute_gray_stencil_write_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_25_write_addrgen.d"],
          ["self.clk","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26.clk"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26_read_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26.raddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ren","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26.ren"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26_write_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26.waddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26_read_addrgen.d"],
          ["self.op_hcompute_gray_stencil_write_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26_write_addrgen.d"],
          ["self.clk","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_27.clk"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_27_read_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_27.raddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ren","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_27.ren"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_27_write_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_27.waddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_27_read_addrgen.d"],
          ["self.op_hcompute_gray_stencil_write_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_27_write_addrgen.d"],
          ["self.clk","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_28.clk"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_28_read_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_28.raddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ren","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_28.ren"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_28_write_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_28.waddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_28_read_addrgen.d"],
          ["self.op_hcompute_gray_stencil_write_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_28_write_addrgen.d"],
          ["self.clk","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29.clk"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29_read_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29.raddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ren","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29.ren"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29_write_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29.waddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29_read_addrgen.d"],
          ["self.op_hcompute_gray_stencil_write_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_29_write_addrgen.d"],
          ["self.clk","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30.clk"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30_read_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30.raddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ren","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30.ren"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30_write_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30.waddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30_read_addrgen.d"],
          ["self.op_hcompute_gray_stencil_write_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_30_write_addrgen.d"],
          ["self.clk","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31.clk"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31_read_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31.raddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ren","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31.ren"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31_write_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31.waddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31_read_addrgen.d"],
          ["self.op_hcompute_gray_stencil_write_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_31_write_addrgen.d"],
          ["self.clk","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32.clk"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_read_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32.raddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ren","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32.ren"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_write_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32.waddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_read_addrgen.d"],
          ["self.op_hcompute_gray_stencil_write_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_write_addrgen.d"],
          ["self.clk","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33.clk"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33_read_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33.raddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ren","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33.ren"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33_write_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33.waddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33_read_addrgen.d"],
          ["self.op_hcompute_gray_stencil_write_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_33_write_addrgen.d"],
          ["self.clk","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_9.clk"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_9_read_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_9.raddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ren","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_9.ren"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_9_write_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_9.waddr"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_9_read_addrgen.d"],
          ["self.op_hcompute_gray_stencil_write_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_9_write_addrgen.d"],
          ["self.clk","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_hw_output_stencil_38.clk"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_hw_output_stencil_38_read_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_hw_output_stencil_38.raddr"],
          ["gray_stencil_op_hcompute_hw_output_stencil_38_select.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_hw_output_stencil_38","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_hw_output_stencil_38.rdata"],
          ["self.op_hcompute_hw_output_stencil_read_ren","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_hw_output_stencil_38.ren"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_hw_output_stencil_38_write_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_hw_output_stencil_38.waddr"],
          ["self.op_hcompute_hw_output_stencil_read_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_hw_output_stencil_38_read_addrgen.d"],
          ["self.op_hcompute_gray_stencil_write_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_hw_output_stencil_38_write_addrgen.d"],
          ["self.clk","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_ratio_stencil_36.clk"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_ratio_stencil_36_read_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_ratio_stencil_36.raddr"],
          ["gray_stencil_op_hcompute_ratio_stencil_36_select.gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_ratio_stencil_36","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_ratio_stencil_36.rdata"],
          ["self.op_hcompute_ratio_stencil_read_ren","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_ratio_stencil_36.ren"],
          ["gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_ratio_stencil_36_write_addrgen.out","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_ratio_stencil_36.waddr"],
          ["self.op_hcompute_ratio_stencil_read_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_ratio_stencil_36_read_addrgen.d"],
          ["self.op_hcompute_gray_stencil_write_ctrl_vars","gray_stencil_op_hcompute_gray_stencil_2_to_gray_stencil_op_hcompute_ratio_stencil_36_write_addrgen.d"],
          ["self.clk","gray_stencil_op_hcompute_hw_output_stencil_38_select.clk"],
          ["self.op_hcompute_hw_output_stencil_read_ctrl_vars","gray_stencil_op_hcompute_hw_output_stencil_38_select.d"],
          ["self.op_hcompute_hw_output_stencil_read.0","gray_stencil_op_hcompute_hw_output_stencil_38_select.out"],
          ["self.clk","gray_stencil_op_hcompute_ratio_stencil_36_select.clk"],
          ["self.op_hcompute_ratio_stencil_read_ctrl_vars","gray_stencil_op_hcompute_ratio_stencil_36_select.d"],
          ["self.op_hcompute_ratio_stencil_read.0","gray_stencil_op_hcompute_ratio_stencil_36_select.out"]
        ]
      },
      "hw_input_stencil_op_hcompute_gray_stencil_3_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_3",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_3"]
        ]
      },
      "hw_input_stencil_op_hcompute_gray_stencil_4_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_4",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_4"]
        ]
      },
      "hw_input_stencil_op_hcompute_gray_stencil_5_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_5",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_5"]
        ]
      },
      "hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_3",["Array",16,"Bit"]],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_4",["Array",16,"Bit"]],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_5",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.valid","self.en"],
          ["self.in","self.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_3"],
          ["self.in","self.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_4"],
          ["self.in","self.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_5"]
        ]
      },
      "hw_input_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["op_hcompute_gray_stencil_read_ren","BitIn"],
          ["op_hcompute_gray_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_gray_stencil_read",["Array",3,["Array",16,"Bit"]]],
          ["op_hcompute_hw_input_stencil_write_wen","BitIn"],
          ["op_hcompute_hw_input_stencil_write_ctrl_vars",["Array",4,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "hw_input_stencil_op_hcompute_gray_stencil_3_select":{
            "modref":"global.hw_input_stencil_op_hcompute_gray_stencil_3_select"
          },
          "hw_input_stencil_op_hcompute_gray_stencil_4_select":{
            "modref":"global.hw_input_stencil_op_hcompute_gray_stencil_4_select"
          },
          "hw_input_stencil_op_hcompute_gray_stencil_5_select":{
            "modref":"global.hw_input_stencil_op_hcompute_gray_stencil_5_select"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast":{
            "modref":"global.hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_3":{
            "modref":"global.ram__U573"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_3_read_addrgen":{
            "modref":"global.aff__U574"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_3_write_addrgen":{
            "modref":"global.aff__U581"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_4":{
            "modref":"global.ram__U590"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_4_read_addrgen":{
            "modref":"global.aff__U591"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_4_write_addrgen":{
            "modref":"global.aff__U598"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_5":{
            "modref":"global.ram__U607"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_5_read_addrgen":{
            "modref":"global.aff__U608"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_5_write_addrgen":{
            "modref":"global.aff__U615"
          }
        },
        "connections":[
          ["self.clk","hw_input_stencil_op_hcompute_gray_stencil_3_select.clk"],
          ["self.op_hcompute_gray_stencil_read_ctrl_vars","hw_input_stencil_op_hcompute_gray_stencil_3_select.d"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_3.rdata","hw_input_stencil_op_hcompute_gray_stencil_3_select.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_3"],
          ["self.op_hcompute_gray_stencil_read.0","hw_input_stencil_op_hcompute_gray_stencil_3_select.out"],
          ["self.clk","hw_input_stencil_op_hcompute_gray_stencil_4_select.clk"],
          ["self.op_hcompute_gray_stencil_read_ctrl_vars","hw_input_stencil_op_hcompute_gray_stencil_4_select.d"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_4.rdata","hw_input_stencil_op_hcompute_gray_stencil_4_select.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_4"],
          ["self.op_hcompute_gray_stencil_read.1","hw_input_stencil_op_hcompute_gray_stencil_4_select.out"],
          ["self.clk","hw_input_stencil_op_hcompute_gray_stencil_5_select.clk"],
          ["self.op_hcompute_gray_stencil_read_ctrl_vars","hw_input_stencil_op_hcompute_gray_stencil_5_select.d"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_5.rdata","hw_input_stencil_op_hcompute_gray_stencil_5_select.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_5"],
          ["self.op_hcompute_gray_stencil_read.2","hw_input_stencil_op_hcompute_gray_stencil_5_select.out"],
          ["self.op_hcompute_hw_input_stencil_write_wen","hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast.en"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_3.wdata","hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_3"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_4.wdata","hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_4"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_5.wdata","hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_5"],
          ["self.op_hcompute_hw_input_stencil_write.0","hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast.in"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_3.wen","hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast.valid"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_4.wen","hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast.valid"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_5.wen","hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast.valid"],
          ["self.clk","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_3.clk"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_3_read_addrgen.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_3.raddr"],
          ["self.op_hcompute_gray_stencil_read_ren","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_3.ren"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_3_write_addrgen.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_3.waddr"],
          ["self.op_hcompute_gray_stencil_read_ctrl_vars","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_3_read_addrgen.d"],
          ["self.op_hcompute_hw_input_stencil_write_ctrl_vars","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_3_write_addrgen.d"],
          ["self.clk","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_4.clk"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_4_read_addrgen.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_4.raddr"],
          ["self.op_hcompute_gray_stencil_read_ren","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_4.ren"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_4_write_addrgen.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_4.waddr"],
          ["self.op_hcompute_gray_stencil_read_ctrl_vars","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_4_read_addrgen.d"],
          ["self.op_hcompute_hw_input_stencil_write_ctrl_vars","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_4_write_addrgen.d"],
          ["self.clk","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_5.clk"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_5_read_addrgen.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_5.raddr"],
          ["self.op_hcompute_gray_stencil_read_ren","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_5.ren"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_5_write_addrgen.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_5.waddr"],
          ["self.op_hcompute_gray_stencil_read_ctrl_vars","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_5_read_addrgen.d"],
          ["self.op_hcompute_hw_input_stencil_write_ctrl_vars","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_gray_stencil_5_write_addrgen.d"]
        ]
      },
      "ram__U138":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",3600], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U153":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",3600], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U168":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",4096], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U183":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",4096], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U198":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",4096], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U213":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",4096], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U228":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",4096], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U243":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",4096], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U258":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",4096], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U273":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",4096], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U288":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",4096], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U303":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",4096], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U318":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",4096], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U333":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",4096], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U348":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",4096], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U363":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",4096], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U378":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",4096], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U393":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",4096], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U408":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",4096], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U423":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",4096], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U438":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",4096], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U453":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",4096], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U468":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",4096], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U483":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",4096], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U498":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",4096], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U513":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",4096], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U528":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",4096], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U543":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",4096], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U558":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",4096], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U573":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",12288], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",14], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",14], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U590":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",12288], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",14], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",14], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U607":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",12288], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",14], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",14], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U624":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",3600], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ratio_stencil_op_hcompute_hw_output_stencil_39_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["ratio_stencil_op_hcompute_ratio_stencil_34_to_ratio_stencil_op_hcompute_hw_output_stencil_39",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.ratio_stencil_op_hcompute_ratio_stencil_34_to_ratio_stencil_op_hcompute_hw_output_stencil_39","self.out"]
        ]
      },
      "ratio_stencil_op_hcompute_ratio_stencil_34_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["ratio_stencil_op_hcompute_ratio_stencil_34_to_ratio_stencil_op_hcompute_hw_output_stencil_39",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.valid","self.en"],
          ["self.ratio_stencil_op_hcompute_ratio_stencil_34_to_ratio_stencil_op_hcompute_hw_output_stencil_39","self.in"]
        ]
      },
      "ratio_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["op_hcompute_hw_output_stencil_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_ratio_stencil_write_wen","BitIn"],
          ["op_hcompute_ratio_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_ratio_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "ratio_stencil_op_hcompute_hw_output_stencil_39_select":{
            "modref":"global.ratio_stencil_op_hcompute_hw_output_stencil_39_select"
          },
          "ratio_stencil_op_hcompute_ratio_stencil_34_broadcast":{
            "modref":"global.ratio_stencil_op_hcompute_ratio_stencil_34_broadcast"
          },
          "ratio_stencil_op_hcompute_ratio_stencil_34_to_ratio_stencil_op_hcompute_hw_output_stencil_39":{
            "modref":"global.ram__U624"
          },
          "ratio_stencil_op_hcompute_ratio_stencil_34_to_ratio_stencil_op_hcompute_hw_output_stencil_39_read_addrgen":{
            "modref":"global.aff__U625"
          },
          "ratio_stencil_op_hcompute_ratio_stencil_34_to_ratio_stencil_op_hcompute_hw_output_stencil_39_write_addrgen":{
            "modref":"global.aff__U632"
          }
        },
        "connections":[
          ["self.clk","ratio_stencil_op_hcompute_hw_output_stencil_39_select.clk"],
          ["self.op_hcompute_hw_output_stencil_read_ctrl_vars","ratio_stencil_op_hcompute_hw_output_stencil_39_select.d"],
          ["self.op_hcompute_hw_output_stencil_read.0","ratio_stencil_op_hcompute_hw_output_stencil_39_select.out"],
          ["ratio_stencil_op_hcompute_ratio_stencil_34_to_ratio_stencil_op_hcompute_hw_output_stencil_39.rdata","ratio_stencil_op_hcompute_hw_output_stencil_39_select.ratio_stencil_op_hcompute_ratio_stencil_34_to_ratio_stencil_op_hcompute_hw_output_stencil_39"],
          ["self.op_hcompute_ratio_stencil_write_wen","ratio_stencil_op_hcompute_ratio_stencil_34_broadcast.en"],
          ["self.op_hcompute_ratio_stencil_write.0","ratio_stencil_op_hcompute_ratio_stencil_34_broadcast.in"],
          ["ratio_stencil_op_hcompute_ratio_stencil_34_to_ratio_stencil_op_hcompute_hw_output_stencil_39.wdata","ratio_stencil_op_hcompute_ratio_stencil_34_broadcast.ratio_stencil_op_hcompute_ratio_stencil_34_to_ratio_stencil_op_hcompute_hw_output_stencil_39"],
          ["ratio_stencil_op_hcompute_ratio_stencil_34_to_ratio_stencil_op_hcompute_hw_output_stencil_39.wen","ratio_stencil_op_hcompute_ratio_stencil_34_broadcast.valid"],
          ["self.clk","ratio_stencil_op_hcompute_ratio_stencil_34_to_ratio_stencil_op_hcompute_hw_output_stencil_39.clk"],
          ["ratio_stencil_op_hcompute_ratio_stencil_34_to_ratio_stencil_op_hcompute_hw_output_stencil_39_read_addrgen.out","ratio_stencil_op_hcompute_ratio_stencil_34_to_ratio_stencil_op_hcompute_hw_output_stencil_39.raddr"],
          ["self.op_hcompute_hw_output_stencil_read_ren","ratio_stencil_op_hcompute_ratio_stencil_34_to_ratio_stencil_op_hcompute_hw_output_stencil_39.ren"],
          ["ratio_stencil_op_hcompute_ratio_stencil_34_to_ratio_stencil_op_hcompute_hw_output_stencil_39_write_addrgen.out","ratio_stencil_op_hcompute_ratio_stencil_34_to_ratio_stencil_op_hcompute_hw_output_stencil_39.waddr"],
          ["self.op_hcompute_hw_output_stencil_read_ctrl_vars","ratio_stencil_op_hcompute_ratio_stencil_34_to_ratio_stencil_op_hcompute_hw_output_stencil_39_read_addrgen.d"],
          ["self.op_hcompute_ratio_stencil_write_ctrl_vars","ratio_stencil_op_hcompute_ratio_stencil_34_to_ratio_stencil_op_hcompute_hw_output_stencil_39_write_addrgen.d"]
        ]
      },
      "unsharp":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_en","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["input_copy_stencil_op_hcompute_hw_input_stencil_read_valid","Bit"],
          ["input_copy_stencil_op_hcompute_hw_input_stencil_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U639":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "blur_unnormalized_stencil":{
            "modref":"global.blur_unnormalized_stencil_ub"
          },
          "gray_stencil":{
            "modref":"global.gray_stencil_ub"
          },
          "hw_input_stencil":{
            "modref":"global.hw_input_stencil_ub"
          },
          "op_hcompute_blur_unnormalized_stencil":{
            "modref":"global.cu_op_hcompute_blur_unnormalized_stencil"
          },
          "op_hcompute_blur_unnormalized_stencil_1":{
            "modref":"global.cu_op_hcompute_blur_unnormalized_stencil_1"
          },
          "op_hcompute_blur_unnormalized_stencil_1_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_blur_unnormalized_stencil_1_port_controller":{
            "modref":"global.affine_controller__U60"
          },
          "op_hcompute_blur_unnormalized_stencil_1_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_blur_unnormalized_stencil_1_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_blur_unnormalized_stencil_1_write_start_control_vars":{
            "modref":"global.array_delay_U73"
          },
          "op_hcompute_blur_unnormalized_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_blur_unnormalized_stencil_port_controller":{
            "modref":"global.affine_controller__U42"
          },
          "op_hcompute_blur_unnormalized_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_blur_unnormalized_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_blur_unnormalized_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U55"
          },
          "op_hcompute_gray_stencil":{
            "modref":"global.cu_op_hcompute_gray_stencil"
          },
          "op_hcompute_gray_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_gray_stencil_port_controller":{
            "modref":"global.affine_controller__U23"
          },
          "op_hcompute_gray_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_gray_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_gray_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U36"
          },
          "op_hcompute_hw_input_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_stencil"
          },
          "op_hcompute_hw_input_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_hw_input_stencil_port_controller":{
            "modref":"global.affine_controller__U0"
          },
          "op_hcompute_hw_input_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_input_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_input_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U18"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "modref":"global.affine_controller__U120"
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_output_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U133"
          },
          "op_hcompute_ratio_stencil":{
            "modref":"global.cu_op_hcompute_ratio_stencil"
          },
          "op_hcompute_ratio_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_ratio_stencil_port_controller":{
            "modref":"global.affine_controller__U102"
          },
          "op_hcompute_ratio_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_ratio_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_ratio_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U115"
          },
          "ratio_stencil":{
            "modref":"global.ratio_stencil_ub"
          }
        },
        "connections":[
          ["self.clk","_U639.clk"],
          ["self.input_copy_stencil_op_hcompute_hw_input_stencil_read.0","_U639.in"],
          ["op_hcompute_hw_input_stencil.input_copy_stencil_op_hcompute_hw_input_stencil_read.0","_U639.out"],
          ["self.clk","blur_unnormalized_stencil.clk"],
          ["op_hcompute_blur_unnormalized_stencil_1.blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_read","blur_unnormalized_stencil.op_hcompute_blur_unnormalized_stencil_1_read"],
          ["op_hcompute_blur_unnormalized_stencil_1_port_controller.d","blur_unnormalized_stencil.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars"],
          ["op_hcompute_blur_unnormalized_stencil_1_read_start.out","blur_unnormalized_stencil.op_hcompute_blur_unnormalized_stencil_1_read_ren"],
          ["op_hcompute_blur_unnormalized_stencil_1.blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_write","blur_unnormalized_stencil.op_hcompute_blur_unnormalized_stencil_1_write"],
          ["op_hcompute_blur_unnormalized_stencil_1_write_start_control_vars.out","blur_unnormalized_stencil.op_hcompute_blur_unnormalized_stencil_1_write_ctrl_vars"],
          ["op_hcompute_blur_unnormalized_stencil_1_write_start.out","blur_unnormalized_stencil.op_hcompute_blur_unnormalized_stencil_1_write_wen"],
          ["op_hcompute_blur_unnormalized_stencil.blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_write","blur_unnormalized_stencil.op_hcompute_blur_unnormalized_stencil_write"],
          ["op_hcompute_blur_unnormalized_stencil_write_start_control_vars.out","blur_unnormalized_stencil.op_hcompute_blur_unnormalized_stencil_write_ctrl_vars"],
          ["op_hcompute_blur_unnormalized_stencil_write_start.out","blur_unnormalized_stencil.op_hcompute_blur_unnormalized_stencil_write_wen"],
          ["op_hcompute_ratio_stencil.blur_unnormalized_stencil_op_hcompute_ratio_stencil_read","blur_unnormalized_stencil.op_hcompute_ratio_stencil_read"],
          ["op_hcompute_ratio_stencil_port_controller.d","blur_unnormalized_stencil.op_hcompute_ratio_stencil_read_ctrl_vars"],
          ["op_hcompute_ratio_stencil_read_start.out","blur_unnormalized_stencil.op_hcompute_ratio_stencil_read_ren"],
          ["self.clk","gray_stencil.clk"],
          ["op_hcompute_blur_unnormalized_stencil_1.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read","gray_stencil.op_hcompute_blur_unnormalized_stencil_1_read"],
          ["op_hcompute_blur_unnormalized_stencil_1_port_controller.d","gray_stencil.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars"],
          ["op_hcompute_blur_unnormalized_stencil_1_read_start.out","gray_stencil.op_hcompute_blur_unnormalized_stencil_1_read_ren"],
          ["op_hcompute_gray_stencil.gray_stencil_op_hcompute_gray_stencil_write","gray_stencil.op_hcompute_gray_stencil_write"],
          ["op_hcompute_gray_stencil_write_start_control_vars.out","gray_stencil.op_hcompute_gray_stencil_write_ctrl_vars"],
          ["op_hcompute_gray_stencil_write_start.out","gray_stencil.op_hcompute_gray_stencil_write_wen"],
          ["op_hcompute_hw_output_stencil.gray_stencil_op_hcompute_hw_output_stencil_read","gray_stencil.op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_hw_output_stencil_port_controller.d","gray_stencil.op_hcompute_hw_output_stencil_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_read_start.out","gray_stencil.op_hcompute_hw_output_stencil_read_ren"],
          ["op_hcompute_ratio_stencil.gray_stencil_op_hcompute_ratio_stencil_read","gray_stencil.op_hcompute_ratio_stencil_read"],
          ["op_hcompute_ratio_stencil_port_controller.d","gray_stencil.op_hcompute_ratio_stencil_read_ctrl_vars"],
          ["op_hcompute_ratio_stencil_read_start.out","gray_stencil.op_hcompute_ratio_stencil_read_ren"],
          ["self.clk","hw_input_stencil.clk"],
          ["op_hcompute_gray_stencil.hw_input_stencil_op_hcompute_gray_stencil_read","hw_input_stencil.op_hcompute_gray_stencil_read"],
          ["op_hcompute_gray_stencil_port_controller.d","hw_input_stencil.op_hcompute_gray_stencil_read_ctrl_vars"],
          ["op_hcompute_gray_stencil_read_start.out","hw_input_stencil.op_hcompute_gray_stencil_read_ren"],
          ["op_hcompute_hw_input_stencil.hw_input_stencil_op_hcompute_hw_input_stencil_write","hw_input_stencil.op_hcompute_hw_input_stencil_write"],
          ["op_hcompute_hw_input_stencil_write_start_control_vars.out","hw_input_stencil.op_hcompute_hw_input_stencil_write_ctrl_vars"],
          ["op_hcompute_hw_input_stencil_write_start.out","hw_input_stencil.op_hcompute_hw_input_stencil_write_wen"],
          ["self.clk","op_hcompute_blur_unnormalized_stencil.clk"],
          ["self.clk","op_hcompute_blur_unnormalized_stencil_1.clk"],
          ["self.clk","op_hcompute_blur_unnormalized_stencil_1_exe_start.clk"],
          ["op_hcompute_blur_unnormalized_stencil_1_port_controller.valid","op_hcompute_blur_unnormalized_stencil_1_exe_start.in"],
          ["op_hcompute_blur_unnormalized_stencil_1_write_start.in","op_hcompute_blur_unnormalized_stencil_1_exe_start.out"],
          ["self.clk","op_hcompute_blur_unnormalized_stencil_1_port_controller.clk"],
          ["op_hcompute_blur_unnormalized_stencil_1_write_start_control_vars.in","op_hcompute_blur_unnormalized_stencil_1_port_controller.d"],
          ["op_hcompute_blur_unnormalized_stencil_1_read_start.in","op_hcompute_blur_unnormalized_stencil_1_port_controller.valid"],
          ["self.clk","op_hcompute_blur_unnormalized_stencil_1_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_blur_unnormalized_stencil_exe_start.clk"],
          ["op_hcompute_blur_unnormalized_stencil_port_controller.valid","op_hcompute_blur_unnormalized_stencil_exe_start.in"],
          ["op_hcompute_blur_unnormalized_stencil_write_start.in","op_hcompute_blur_unnormalized_stencil_exe_start.out"],
          ["self.clk","op_hcompute_blur_unnormalized_stencil_port_controller.clk"],
          ["op_hcompute_blur_unnormalized_stencil_write_start_control_vars.in","op_hcompute_blur_unnormalized_stencil_port_controller.d"],
          ["op_hcompute_blur_unnormalized_stencil_read_start.in","op_hcompute_blur_unnormalized_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_blur_unnormalized_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_gray_stencil.clk"],
          ["self.clk","op_hcompute_gray_stencil_exe_start.clk"],
          ["op_hcompute_gray_stencil_port_controller.valid","op_hcompute_gray_stencil_exe_start.in"],
          ["op_hcompute_gray_stencil_write_start.in","op_hcompute_gray_stencil_exe_start.out"],
          ["self.clk","op_hcompute_gray_stencil_port_controller.clk"],
          ["op_hcompute_gray_stencil_write_start_control_vars.in","op_hcompute_gray_stencil_port_controller.d"],
          ["op_hcompute_gray_stencil_read_start.in","op_hcompute_gray_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_gray_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_hw_input_stencil.clk"],
          ["self.clk","op_hcompute_hw_input_stencil_exe_start.clk"],
          ["op_hcompute_hw_input_stencil_port_controller.valid","op_hcompute_hw_input_stencil_exe_start.in"],
          ["op_hcompute_hw_input_stencil_write_start.in","op_hcompute_hw_input_stencil_exe_start.out"],
          ["self.clk","op_hcompute_hw_input_stencil_port_controller.clk"],
          ["op_hcompute_hw_input_stencil_write_start_control_vars.in","op_hcompute_hw_input_stencil_port_controller.d"],
          ["op_hcompute_hw_input_stencil_read_start.in","op_hcompute_hw_input_stencil_port_controller.valid"],
          ["self.input_copy_stencil_op_hcompute_hw_input_stencil_read_valid","op_hcompute_hw_input_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_input_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["ratio_stencil.op_hcompute_hw_output_stencil_read","op_hcompute_hw_output_stencil.ratio_stencil_op_hcompute_hw_output_stencil_read"],
          ["self.clk","op_hcompute_hw_output_stencil_exe_start.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_exe_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_write_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["ratio_stencil.op_hcompute_hw_output_stencil_read_ctrl_vars","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["ratio_stencil.op_hcompute_hw_output_stencil_read_ren","op_hcompute_hw_output_stencil_read_start.out"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_en","op_hcompute_hw_output_stencil_write_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_ratio_stencil.clk"],
          ["ratio_stencil.op_hcompute_ratio_stencil_write","op_hcompute_ratio_stencil.ratio_stencil_op_hcompute_ratio_stencil_write"],
          ["self.clk","op_hcompute_ratio_stencil_exe_start.clk"],
          ["op_hcompute_ratio_stencil_port_controller.valid","op_hcompute_ratio_stencil_exe_start.in"],
          ["op_hcompute_ratio_stencil_write_start.in","op_hcompute_ratio_stencil_exe_start.out"],
          ["self.clk","op_hcompute_ratio_stencil_port_controller.clk"],
          ["op_hcompute_ratio_stencil_write_start_control_vars.in","op_hcompute_ratio_stencil_port_controller.d"],
          ["op_hcompute_ratio_stencil_read_start.in","op_hcompute_ratio_stencil_port_controller.valid"],
          ["ratio_stencil.op_hcompute_ratio_stencil_write_wen","op_hcompute_ratio_stencil_write_start.out"],
          ["self.clk","op_hcompute_ratio_stencil_write_start_control_vars.clk"],
          ["ratio_stencil.op_hcompute_ratio_stencil_write_ctrl_vars","op_hcompute_ratio_stencil_write_start_control_vars.out"],
          ["self.clk","ratio_stencil.clk"]
        ]
      }
    }
  }
}
}
