I 000050 55 1957          1592392742516 behaviour
(_unit VHDL (rom 0 5 (behaviour 0 19 ))
	(_version v80)
	(_time 1592392742517 2020.06.17 15:49:02)
	(_source (\./src/ROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code eebbb8bdedb9eef9edbaa8b4ebe9ece8b8e8bae9ec)
	(_entity
		(_time 1592392742514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_type (_internal MyMem 0 20 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 4 )(i 0))))))
		(_signal (_internal Mem MyMem 0 21 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behaviour 5 -1
	)
)
I 000050 55 1874          1592397905078 behaviour
(_unit VHDL (rom 0 5 (behaviour 0 18 ))
	(_version v80)
	(_time 1592397905079 2020.06.17 17:15:05)
	(_source (\./src/ROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 303f3635666730273367766a353732366636643732)
	(_entity
		(_time 1592397905076)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_type (_internal MyMem 0 19 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 4 )(i 0))))))
		(_signal (_internal Mem MyMem 0 20 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behaviour 5 -1
	)
)
I 000050 55 2283          1592398010264 behaviour
(_unit VHDL (control 0 5 (behaviour 0 20 ))
	(_version v80)
	(_time 1592398010265 2020.06.17 17:16:50)
	(_source (\./src/ControlUnit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 04035102565305130355165e030257020702520251)
	(_entity
		(_time 1592398002200)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal addr_width ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal FIFORead ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal FIFOWrite ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal FIFODataIn ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal FIFODataOut ~STD_LOGIC_VECTOR{data_width-1~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal FIFOEmpty ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ((i 3))))))
		(_port (_internal FIFOFull ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ((i 2))))))
		(_type (_internal states 0 21 (_enum1 idle read write (_to (i 0)(i 2)))))
		(_signal (_internal pr_state states 0 22 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_target(8))(_sensitivity(0)(1)(9))(_dssslsensitivity 2))))
			(line__44(_architecture 1 0 44 (_process (_simple)(_target(9))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behaviour 4 -1
	)
)
I 000050 55 2283          1592399379131 behaviour
(_unit VHDL (control 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592399379132 2020.06.17 17:39:39)
	(_source (\./src/ControlUnit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 2f292e2b2f782e38287e3d7528297c292c2979297a)
	(_entity
		(_time 1592398002200)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal addr_width ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal FIFORead ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal FIFOWrite ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal FIFODataIn ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal FIFODataOut ~STD_LOGIC_VECTOR{data_width-1~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal FIFOEmpty ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ((i 3))))))
		(_port (_internal FIFOFull ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ((i 2))))))
		(_type (_internal states 0 18 (_enum1 idle read write (_to (i 0)(i 2)))))
		(_signal (_internal pr_state states 0 19 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 19 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_target(8))(_sensitivity(0)(1)(9))(_dssslsensitivity 2))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(9))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behaviour 4 -1
	)
)
I 000050 55 1608          1592399385084 behaviour
(_unit VHDL (control 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592399385085 2020.06.17 17:39:45)
	(_source (\./src/ControlUnit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 70777a71262771677724622a777623767376267625)
	(_entity
		(_time 1592399385082)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal addr_width ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal FIFORead ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal FIFOWrite ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal states 0 18 (_enum1 idle read write (_to (i 0)(i 2)))))
		(_signal (_internal pr_state states 0 19 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 19 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(5))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behaviour 2 -1
	)
)
I 000050 55 1608          1592399397745 behaviour
(_unit VHDL (control 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592399397746 2020.06.17 17:39:57)
	(_source (\./src/ControlUnit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e1e3b3b2b6b6e0f6e6b5f3bbe6e7b2e7e2e7b7e7b4)
	(_entity
		(_time 1592399385081)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal addr_width ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal FIFORead ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal FIFOWrite ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal states 0 18 (_enum1 idle read write (_to (i 0)(i 2)))))
		(_signal (_internal pr_state states 0 19 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 19 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(5))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behaviour 2 -1
	)
)
I 000050 55 1608          1592399405416 behaviour
(_unit VHDL (control 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592399405417 2020.06.17 17:40:05)
	(_source (\./src/ControlUnit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d8d8d38a868fd9cfdf8cca82dfde8bdedbde8ede8d)
	(_entity
		(_time 1592399385081)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal addr_width ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal FIFORead ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal FIFOWrite ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal states 0 18 (_enum1 idle read write (_to (i 0)(i 2)))))
		(_signal (_internal pr_state states 0 19 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 19 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_target(4))(_sensitivity(0)(1)(5))(_dssslsensitivity 2))))
			(line__41(_architecture 1 0 41 (_process (_simple)(_target(5))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behaviour 2 -1
	)
)
I 000050 55 2067          1592399999898 behaviour
(_unit VHDL (control 0 5 (behaviour 0 18 ))
	(_version v80)
	(_time 1592399999899 2020.06.17 17:49:59)
	(_source (\./src/Register.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 0d0c5c0b0f5a0c1a0b0d1f570a0b5e0b0e0b5b0b58)
	(_entity
		(_time 1592399913651)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni (_code 5)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 20 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_target(4)(6))(_sensitivity(0)(1)(2)(6))(_dssslsensitivity 1))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behaviour 6 -1
	)
)
I 000050 55 2067          1592400001518 behaviour
(_unit VHDL (control 0 5 (behaviour 0 18 ))
	(_version v80)
	(_time 1592400001519 2020.06.17 17:50:01)
	(_source (\./src/Register.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 66686466363167716066743c616035606560306033)
	(_entity
		(_time 1592399913651)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni (_code 5)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 20 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_target(4)(6))(_sensitivity(0)(1)(2)(6))(_dssslsensitivity 1))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behaviour 6 -1
	)
)
I 000050 55 2063          1592400071477 behaviour
(_unit VHDL (reg 0 5 (behaviour 0 18 ))
	(_version v80)
	(_time 1592400071478 2020.06.17 17:51:11)
	(_source (\./src/Register.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a7a9a7f0a5f0f4b0a7a6b2fdf1a0a5a1a2a1a0a0a5)
	(_entity
		(_time 1592400071471)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni (_code 5)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 20 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_target(4)(6))(_sensitivity(0)(1)(2)(6))(_dssslsensitivity 1))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behaviour 6 -1
	)
)
I 000050 55 2239          1592400477895 behaviour
(_unit VHDL (pc 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592400477896 2020.06.17 17:57:57)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3d693b386a6b692b3c332d676f3a3d3b3e3a3d3b3e)
	(_entity
		(_time 1592400249212)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 4)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_target(5)(7))(_sensitivity(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 5 -1
	)
)
I 000050 55 2239          1592400485306 behaviour
(_unit VHDL (pc 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592400485307 2020.06.17 17:58:05)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 2b79282f7a7d7f3d2a253b71792c2b2d282c2b2d28)
	(_entity
		(_time 1592400249212)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 4)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_target(5)(7))(_sensitivity(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 5 -1
	)
)
I 000050 55 1874          1592400487713 behaviour
(_unit VHDL (rom 0 5 (behaviour 0 18 ))
	(_version v80)
	(_time 1592400487714 2020.06.17 17:58:07)
	(_source (\./src/ROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 91c3c09ec6c6918692c6d7cb94969397c797c59693)
	(_entity
		(_time 1592397905075)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 13 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_type (_internal MyMem 0 19 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 4 )(i 0))))))
		(_signal (_internal Mem MyMem 0 20 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behaviour 5 -1
	)
)
I 000050 55 1880          1592400557020 behaviour
(_unit VHDL (ir 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592400557021 2020.06.17 17:59:17)
	(_source (\./src/IR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5202095052050f4552564b0901545b5550545b5550)
	(_entity
		(_time 1592400557013)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 4)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_target(3)(5))(_sensitivity(0)(1)(2)(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behaviour 5 -1
	)
)
I 000050 55 2239          1592400561078 behaviour
(_unit VHDL (pc 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592400561079 2020.06.17 17:59:21)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 30376235336664263131206a623730363337303633)
	(_entity
		(_time 1592400249212)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 4)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_target(5)(7))(_sensitivity(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 5 -1
	)
)
I 000050 55 2151          1592400962308 behaviour
(_unit VHDL (mux41 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592400962309 2020.06.17 18:06:02)
	(_source (\./src/MUX4-1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7377767375252f6075226229767476747b70777072)
	(_entity
		(_time 1592400895025)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal I3 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 4)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(6))(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behaviour 5 -1
	)
)
I 000050 55 2158          1592400998897 behaviour
(_unit VHDL (mux41 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592400998898 2020.06.17 18:06:38)
	(_source (\./src/MUX4-1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 65313864653339766334743f606260626d66616664)
	(_entity
		(_time 1592400895025)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal I3 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 4)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behaviour 5 -1
	)
)
I 000050 55 1509          1592401105130 behaviour
(_unit VHDL (mux21 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592401105131 2020.06.17 18:08:25)
	(_source (\./src/MUX2-1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5f5c035d0c09034c5f5d4e055a585a58575c5d5c5e)
	(_entity
		(_time 1592401105124)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behaviour 3 -1
	)
)
I 000050 55 1792          1592401111074 behaviour
(_unit VHDL (mux41 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592401111075 2020.06.17 18:08:31)
	(_source (\./src/MUX4-1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9191939f95c7cd82979b80cb949694969992959290)
	(_entity
		(_time 1592400895025)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal I3 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behaviour 3 -1
	)
)
I 000050 55 1689          1592401383628 behaviour
(_unit VHDL (alu 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592401383629 2020.06.17 18:13:03)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 434c4a411315125540440018174542451044464542)
	(_entity
		(_time 1592401383623)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 3 -1
	)
)
I 000050 55 1689          1592401392917 behaviour
(_unit VHDL (alu 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592401392918 2020.06.17 18:13:12)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 84d0d68ad3d2d5928783c7dfd0828582d783818285)
	(_entity
		(_time 1592401383622)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 3 -1
	)
)
I 000050 55 875           1592401466832 behaviour
(_unit VHDL (processor 0 5 (behaviour 0 15 ))
	(_version v80)
	(_time 1592401466833 2020.06.17 18:14:26)
	(_source (\./src/PROCESSOR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 46151245421144504443531d144145401041444146)
	(_entity
		(_time 1592401466826)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000050 55 3032          1592402967696 behaviour
(_unit VHDL (control 0 5 (behaviour 0 18 ))
	(_version v80)
	(_time 1592402967697 2020.06.17 18:39:27)
	(_source (\./src/ControlUnit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 025705045655031502541058050451040104540457)
	(_entity
		(_time 1592402893617)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal CMDINC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal states 0 19 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 (_to (i 0)(i 7)))))
		(_signal (_internal pr_state states 0 20 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 20 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_target(20))(_sensitivity(0)(1)(21))(_dssslsensitivity 1))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(21))(_sensitivity(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behaviour 3 -1
	)
)
I 000050 55 3113          1592402985383 behaviour
(_unit VHDL (control 0 5 (behaviour 0 18 ))
	(_version v80)
	(_time 1592402985384 2020.06.17 18:39:45)
	(_source (\./src/ControlUnit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 191f131e464e180e194f0b431e1f4a1f1a1f4f1f4c)
	(_entity
		(_time 1592402985381)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal states 0 19 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 (_to (i 0)(i 7)))))
		(_signal (_internal pr_state states 0 20 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 20 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_target(21))(_sensitivity(0)(1)(22))(_dssslsensitivity 1))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(22))(_sensitivity(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behaviour 3 -1
	)
)
I 000050 55 3870          1592476145102 behaviour
(_unit VHDL (control 0 5 (behaviour 0 18 ))
	(_version v80)
	(_time 1592476145103 2020.06.18 14:59:05)
	(_source (\./src/ControlUnit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 40431742161741574315521a474613464346164615)
	(_entity
		(_time 1592402985380)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal states 0 19 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 (_to (i 0)(i 7)))))
		(_signal (_internal pr_state states 0 20 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias OP ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_architecture (6(d_5_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RX ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_architecture (6(d_3_2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RY ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_architecture (6(d_1_0)))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_target(21))(_sensitivity(0)(1)(22))(_dssslsensitivity 1))))
			(line__47(_architecture 1 0 47 (_process (_simple)(_target(12)(17)(19)(20)(22))(_sensitivity(21))(_read(2)(3)(4)(5)(23)(24)(25)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behaviour 3 -1
	)
)
I 000050 55 3870          1592476252203 behaviour
(_unit VHDL (control 0 5 (behaviour 0 18 ))
	(_version v80)
	(_time 1592476252204 2020.06.18 15:00:52)
	(_source (\./src/ControlUnit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a5f5f0f2f6f2a4b2a6f1b7ffa2a3f6a3a6a3f3a3f0)
	(_entity
		(_time 1592402985380)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal states 0 19 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 (_to (i 0)(i 7)))))
		(_signal (_internal pr_state states 0 20 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias OP ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_architecture (6(d_5_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RX ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_architecture (6(d_3_2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RY ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_architecture (6(d_1_0)))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_target(21))(_sensitivity(0)(1)(22))(_dssslsensitivity 1))))
			(line__47(_architecture 1 0 47 (_process (_simple)(_target(12)(17)(19)(20)(22))(_sensitivity(21))(_read(2)(3)(4)(5)(23)(24)(25)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behaviour 3 -1
	)
)
I 000050 55 3903          1592478065186 behaviour
(_unit VHDL (control 0 5 (behaviour 0 18 ))
	(_version v80)
	(_time 1592478065187 2020.06.18 15:31:05)
	(_source (\./src/ControlUnit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8ed984808dd98f9983809cd48988dd888d88d888db)
	(_entity
		(_time 1592402985380)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal states 0 19 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 (_to (i 0)(i 7)))))
		(_signal (_internal pr_state states 0 20 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias OP ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_architecture (6(d_5_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RX ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_architecture (6(d_3_2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RY ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_architecture (6(d_1_0)))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_target(21))(_sensitivity(0)(1)(22))(_dssslsensitivity 1))))
			(line__47(_architecture 1 0 47 (_process (_simple)(_target(7)(8)(9)(10)(12)(13)(14)(15)(16)(17)(18)(19)(20)(22))(_sensitivity(21))(_read(2)(3)(4)(5)(23)(24)(25)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behaviour 3 -1
	)
)
I 000050 55 3907          1592478364853 behaviour
(_unit VHDL (control 0 5 (behaviour 0 18 ))
	(_version v80)
	(_time 1592478364854 2020.06.18 15:36:04)
	(_source (\./src/ControlUnit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 26237622767127317021347c212075202520702073)
	(_entity
		(_time 1592402985380)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal states 0 19 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 (_to (i 0)(i 7)))))
		(_signal (_internal pr_state states 0 20 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias OP ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_architecture (6(d_5_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RX ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_architecture (6(d_3_2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RY ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_architecture (6(d_1_0)))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_target(21))(_sensitivity(0)(1)(22))(_dssslsensitivity 1))))
			(line__47(_architecture 1 0 47 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(22))(_sensitivity(21))(_read(2)(3)(4)(5)(23)(24)(25)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behaviour 3 -1
	)
)
I 000050 55 3907          1592478404046 behaviour
(_unit VHDL (control 0 5 (behaviour 0 18 ))
	(_version v80)
	(_time 1592478404047 2020.06.18 15:36:44)
	(_source (\./src/ControlUnit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 491b4f4b161e485e1f4e5b134e4f1a4f4a4f1f4f1c)
	(_entity
		(_time 1592402985380)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal states 0 19 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 (_to (i 0)(i 7)))))
		(_signal (_internal pr_state states 0 20 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias OP ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_architecture (6(d_5_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RX ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_architecture (6(d_3_2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RY ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_architecture (6(d_1_0)))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_target(21))(_sensitivity(0)(1)(22))(_dssslsensitivity 1))))
			(line__47(_architecture 1 0 47 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(22))(_sensitivity(21))(_read(2)(3)(4)(5)(23)(24)(25)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behaviour 3 -1
	)
)
I 000050 55 3907          1592478535447 behaviour
(_unit VHDL (control 0 5 (behaviour 0 18 ))
	(_version v80)
	(_time 1592478535448 2020.06.18 15:38:55)
	(_source (\./src/ControlUnit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 88da8d86d6df899fde8f9ad28f8edb8e8b8ede8edd)
	(_entity
		(_time 1592402985380)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal states 0 19 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 (_to (i 0)(i 7)))))
		(_signal (_internal pr_state states 0 20 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias OP ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_architecture (6(d_5_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RX ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_architecture (6(d_3_2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RY ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_architecture (6(d_1_0)))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_target(21))(_sensitivity(0)(1)(22))(_dssslsensitivity 1))))
			(line__47(_architecture 1 0 47 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(22))(_sensitivity(21))(_read(2)(3)(4)(5)(23)(24)(25)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behaviour 3 -1
	)
)
I 000050 55 3907          1592478541971 behaviour
(_unit VHDL (control 0 5 (behaviour 0 18 ))
	(_version v80)
	(_time 1592478541972 2020.06.18 15:39:01)
	(_source (\./src/ControlUnit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 0b5b080d0f5c0a1c5d0c19510c0d580d080d5d0d5e)
	(_entity
		(_time 1592402985380)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal states 0 19 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 (_to (i 0)(i 7)))))
		(_signal (_internal pr_state states 0 20 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias OP ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_architecture (6(d_5_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RX ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_architecture (6(d_3_2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RY ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_architecture (6(d_1_0)))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_target(21))(_sensitivity(0)(1)(22))(_dssslsensitivity 1))))
			(line__47(_architecture 1 0 47 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(22))(_sensitivity(21))(_read(2)(3)(4)(5)(23)(24)(25)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behaviour 3 -1
	)
)
I 000050 55 1069          1592478660974 behaviour
(_unit VHDL (processor 0 5 (behaviour 0 15 ))
	(_version v80)
	(_time 1592478660975 2020.06.18 15:41:00)
	(_source (\./src/PROCESSOR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e3b7e3b1e2b4e1f5e2e5f6b8b1e4e0e5b5e4e1e4e3)
	(_entity
		(_time 1592401466825)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000050 55 6781          1592481565453 behaviour
(_unit VHDL (processor 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592481565454 2020.06.18 16:29:25)
	(_source (\./src/PROCESSOR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8781858882d08591818292dcd5808481d180858087)
	(_entity
		(_time 1592481565451)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Reg
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 58 (_entity (_in ))))
				(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 60 (_entity (_out ))))
			)
		)
	)
	(_instantiation REG1 0 67 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 2))
		)
		(_port
			((CLK)(clk))
			((LD)(ld0))
			((RIN)(BUS_DATA))
			((ZR)(zr0))
			((ROUT)(ROUT0))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 3))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG2 0 71 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 4))
		)
		(_port
			((CLK)(clk))
			((LD)(ld1))
			((RIN)(BUS_DATA))
			((ZR)(zr1))
			((ROUT)(ROUT1))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 5))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG3 0 75 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 6))
		)
		(_port
			((CLK)(clk))
			((LD)(ld2))
			((RIN)(BUS_DATA))
			((ZR)(zr2))
			((ROUT)(ROUT2))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 7))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG4 0 79 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 8))
		)
		(_port
			((CLK)(clk))
			((LD)(ld3))
			((RIN)(BUS_DATA))
			((ZR)(zr3))
			((ROUT)(ROUT3))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 9))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \6\ (_entity ((i 6)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 9 \6\ (_entity ((i 6)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_signal (_internal ld0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ld1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal ld2 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal ld3 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal ldpc ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal ldir ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal s00 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal s01 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal s10 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal s11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal cmd ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal inc ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal zr0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal zr1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal zr2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal zr3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal ROUTPC ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal BUS_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 13 -1
	)
)
I 000050 55 9338          1592482108282 behaviour
(_unit VHDL (processor 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592482108283 2020.06.18 16:38:28)
	(_source (\./src/PROCESSOR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f3f1a2a2f2a4f1e5f7f4e6a8a1f4f0f5a5f4f1f4f3)
	(_entity
		(_time 1592481565450)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Reg
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 58 (_entity (_in ))))
				(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 60 (_entity (_out ))))
			)
		)
		(PC
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 70 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 71 (_entity (_out ))))
			)
		)
		(IR
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 77 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 81 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 82 (_entity (_out ))))
			)
		)
	)
	(_instantiation REG1 0 90 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 6))
		)
		(_port
			((CLK)(clk))
			((LD)(ld0))
			((RIN)(BUS_DATA))
			((ZR)(zr0))
			((ROUT)(ROUT0))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 7))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG2 0 94 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 8))
		)
		(_port
			((CLK)(clk))
			((LD)(ld1))
			((RIN)(BUS_DATA))
			((ZR)(zr1))
			((ROUT)(ROUT1))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 9))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG3 0 98 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 10))
		)
		(_port
			((CLK)(clk))
			((LD)(ld2))
			((RIN)(BUS_DATA))
			((ZR)(zr2))
			((ROUT)(ROUT2))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 11))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG4 0 102 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 12))
		)
		(_port
			((CLK)(clk))
			((LD)(ld3))
			((RIN)(BUS_DATA))
			((ZR)(zr3))
			((ROUT)(ROUT3))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation PCUNIT 0 106 (_component PC )
		(_generic
			((REG_DATA_WIDTH)(_code 14))
		)
		(_port
			((CLK)(clk))
			((LD)(ldpc))
			((INC)(inc))
			((CLR)(rst))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTPC))
		)
		(_use (_entity . PC)
			(_generic
				((REG_DATA_WIDTH)(_code 15))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation IRUNIT 0 110 (_component IR )
		(_generic
			((REG_DATA_WIDTH)(_code 16))
		)
		(_port
			((CLK)(clk))
			((LD)(ldir))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTIR))
		)
		(_use (_entity . IR)
			(_generic
				((REG_DATA_WIDTH)(_code 17))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \6\ (_entity ((i 6)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 9 \6\ (_entity ((i 6)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_signal (_internal ld0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ld1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal ld2 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal ld3 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal ldpc ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal ldir ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal s00 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal s01 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal s10 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal s11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal cmd ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal inc ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal zr0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal zr1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal zr2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal zr3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
		(_signal (_internal ROUTPC ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 20 )(i 0))))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal BUS_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 21 -1
	)
)
I 000050 55 3907          1592482284662 behaviour
(_unit VHDL (control 0 5 (behaviour 0 18 ))
	(_version v80)
	(_time 1592482284663 2020.06.18 16:41:24)
	(_source (\./src/ControlUnit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code eaecbbb9edbdebfdbcedf8b0edecb9ece9ecbcecbf)
	(_entity
		(_time 1592402985380)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal states 0 19 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 (_to (i 0)(i 7)))))
		(_signal (_internal pr_state states 0 20 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias OP ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_architecture (6(d_5_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RX ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_architecture (6(d_3_2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RY ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_architecture (6(d_1_0)))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_target(21))(_sensitivity(0)(1)(22))(_dssslsensitivity 1))))
			(line__47(_architecture 1 0 47 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(22))(_sensitivity(21))(_read(2)(3)(4)(5)(23)(24)(25)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behaviour 3 -1
	)
)
I 000050 55 1789          1592482666506 behaviour
(_unit VHDL (rom 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592482666507 2020.06.18 16:47:46)
	(_source (\./src/ROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7e2d2a7f7d297e697d7038247b797c7828782a797c)
	(_entity
		(_time 1592482666500)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_type (_internal MyMem 0 18 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 4 )(i 0))))))
		(_signal (_internal Mem MyMem 0 19 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(1))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behaviour 5 -1
	)
)
I 000050 55 10385         1592482750314 behaviour
(_unit VHDL (processor 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592482750315 2020.06.18 16:49:10)
	(_source (\./src/PROCESSOR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e3e6e5b1e2b4e1f5e8e4f6b8b1e4e0e5b5e4e1e4e3)
	(_entity
		(_time 1592481565450)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Reg
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 58 (_entity (_in ))))
				(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 60 (_entity (_out ))))
			)
		)
		(PC
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 70 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 71 (_entity (_out ))))
			)
		)
		(IR
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 77 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 81 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 82 (_entity (_out ))))
			)
		)
		(ROM
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 89 (_entity -1 ((i 6)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 90 (_entity -1 ((i 6)))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 93 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 94 (_entity (_inout ))))
			)
		)
	)
	(_instantiation REG1 0 102 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 8))
		)
		(_port
			((CLK)(clk))
			((LD)(ld0))
			((RIN)(BUS_DATA))
			((ZR)(zr0))
			((ROUT)(ROUT0))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 9))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG2 0 106 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 10))
		)
		(_port
			((CLK)(clk))
			((LD)(ld1))
			((RIN)(BUS_DATA))
			((ZR)(zr1))
			((ROUT)(ROUT1))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 11))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG3 0 110 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 12))
		)
		(_port
			((CLK)(clk))
			((LD)(ld2))
			((RIN)(BUS_DATA))
			((ZR)(zr2))
			((ROUT)(ROUT2))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 13))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG4 0 114 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 14))
		)
		(_port
			((CLK)(clk))
			((LD)(ld3))
			((RIN)(BUS_DATA))
			((ZR)(zr3))
			((ROUT)(ROUT3))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 15))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation PCUNIT 0 118 (_component PC )
		(_generic
			((REG_DATA_WIDTH)(_code 16))
		)
		(_port
			((CLK)(clk))
			((LD)(ldpc))
			((INC)(inc))
			((CLR)(rst))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTPC))
		)
		(_use (_entity . PC)
			(_generic
				((REG_DATA_WIDTH)(_code 17))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation IRUNIT 0 122 (_component IR )
		(_generic
			((REG_DATA_WIDTH)(_code 18))
		)
		(_port
			((CLK)(clk))
			((LD)(ldir))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTIR))
		)
		(_use (_entity . IR)
			(_generic
				((REG_DATA_WIDTH)(_code 19))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation ROMUNIT 0 126 (_component ROM )
		(_generic
			((DATA_WIDTH)(_code 20))
			((ADDR_WIDTH)(_code 21))
		)
		(_port
			((Addr)(ROUTPC))
			((Data)(MData))
		)
		(_use (_entity . ROM)
			(_generic
				((DATA_WIDTH)(_code 22))
				((ADDR_WIDTH)(_code 23))
			)
			(_port
				((Addr)(Addr))
				((Data)(Data))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \6\ (_entity ((i 6)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 9 \6\ (_entity ((i 6)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_signal (_internal ld0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ld1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal ld2 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal ld3 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal ldpc ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal ldir ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal s00 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal s01 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal s10 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal s11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal cmd ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal inc ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal zr0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal zr1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal zr2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal zr3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 24 )(i 0))))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 25 )(i 0))))))
		(_signal (_internal ROUTPC ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 26 )(i 0))))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal BUS_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 27 -1
	)
)
I 000050 55 11974         1592482974106 behaviour
(_unit VHDL (processor 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592482974107 2020.06.18 16:52:54)
	(_source (\./src/PROCESSOR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 0806090f025f0a1e020d1d535a0f0b0e5e0f0a0f08)
	(_entity
		(_time 1592481565450)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Reg
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_entity (_in ))))
				(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_entity (_out ))))
			)
		)
		(PC
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_entity (_out ))))
			)
		)
		(IR
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 79 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_entity (_out ))))
			)
		)
		(ROM
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 91 (_entity -1 ((i 6)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 92 (_entity -1 ((i 6)))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_entity (_inout ))))
			)
		)
		(ALU
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 6)))))
				(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312~__1 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312~__1 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 108 (_entity (_out ))))
			)
		)
	)
	(_instantiation REG1 0 116 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 11))
		)
		(_port
			((CLK)(clk))
			((LD)(ld0))
			((RIN)(BUS_DATA))
			((ZR)(zr0))
			((ROUT)(ROUT0))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 12))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG2 0 120 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 13))
		)
		(_port
			((CLK)(clk))
			((LD)(ld1))
			((RIN)(BUS_DATA))
			((ZR)(zr1))
			((ROUT)(ROUT1))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 14))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG3 0 124 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 15))
		)
		(_port
			((CLK)(clk))
			((LD)(ld2))
			((RIN)(BUS_DATA))
			((ZR)(zr2))
			((ROUT)(ROUT2))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 16))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG4 0 128 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 17))
		)
		(_port
			((CLK)(clk))
			((LD)(ld3))
			((RIN)(BUS_DATA))
			((ZR)(zr3))
			((ROUT)(ROUT3))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 18))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation PCUNIT 0 132 (_component PC )
		(_generic
			((REG_DATA_WIDTH)(_code 19))
		)
		(_port
			((CLK)(clk))
			((LD)(ldpc))
			((INC)(inc))
			((CLR)(rst))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTPC))
		)
		(_use (_entity . PC)
			(_generic
				((REG_DATA_WIDTH)(_code 20))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation IRUNIT 0 136 (_component IR )
		(_generic
			((REG_DATA_WIDTH)(_code 21))
		)
		(_port
			((CLK)(clk))
			((LD)(ldir))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTIR))
		)
		(_use (_entity . IR)
			(_generic
				((REG_DATA_WIDTH)(_code 22))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation ROMUNIT 0 140 (_component ROM )
		(_generic
			((DATA_WIDTH)(_code 23))
			((ADDR_WIDTH)(_code 24))
		)
		(_port
			((Addr)(ROUTPC))
			((Data)(MData))
		)
		(_use (_entity . ROM)
			(_generic
				((DATA_WIDTH)(_code 25))
				((ADDR_WIDTH)(_code 26))
			)
			(_port
				((Addr)(Addr))
				((Data)(Data))
			)
		)
	)
	(_instantiation ALUUNIT 0 144 (_component ALU )
		(_generic
			((REG_DATA_WIDTH)(_code 27))
		)
		(_port
			((CMD)(cmd))
			((I0)(MUX0_DATA))
			((I1)(MUX1_DATA))
			((Result)(ALURes))
		)
		(_use (_entity . ALU)
			(_generic
				((REG_DATA_WIDTH)(_code 28))
			)
			(_port
				((CMD)(CMD))
				((I0)(I0))
				((I1)(I1))
				((Result)(Result))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \6\ (_entity ((i 6)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 9 \6\ (_entity ((i 6)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_signal (_internal ld0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ld1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal ld2 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal ld3 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal ldpc ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal ldir ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal s00 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal s01 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal s10 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal s11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal cmd ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal inc ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal zr0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal zr1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal zr2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal zr3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 29 )(i 0))))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 30 )(i 0))))))
		(_signal (_internal ROUTPC ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 31 )(i 0))))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal BUS_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal MUX0_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal MUX1_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 32 -1
	)
)
I 000050 55 1508          1592483447827 behaviour
(_unit VHDL (mux21 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592483447828 2020.06.18 17:00:47)
	(_source (\./src/MUX2-1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8edb8881ded8d29d8e8c9fd48b898b89868d8c8d8f)
	(_entity
		(_time 1592483447821)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behaviour 3 -1
	)
)
I 000050 55 15853         1592483477151 behaviour
(_unit VHDL (processor 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592483477152 2020.06.18 17:01:17)
	(_source (\./src/PROCESSOR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 0f0b5a085b580d195e0c1a545d080c0959080d080f)
	(_entity
		(_time 1592481565450)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Reg
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_entity (_in ))))
				(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_entity (_out ))))
			)
		)
		(PC
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_entity (_out ))))
			)
		)
		(IR
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 79 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_entity (_out ))))
			)
		)
		(ROM
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 91 (_entity -1 ((i 6)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 92 (_entity -1 ((i 6)))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_entity (_inout ))))
			)
		)
		(MUX41
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 ((i 6)))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~__1 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~__1 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~__2 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~__2 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~~__3 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal I3 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~~__3 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 120 (_entity (_out ))))
			)
		)
		(MUX21
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 126 (_entity -1 ((i 6)))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320~__4 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320~__4 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 131 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 6)))))
				(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312~__5 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312~__5 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
				(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 108 (_entity (_out ))))
			)
		)
	)
	(_instantiation REG1 0 138 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 19))
		)
		(_port
			((CLK)(clk))
			((LD)(ld0))
			((RIN)(BUS_DATA))
			((ZR)(zr0))
			((ROUT)(ROUT0))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 20))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG2 0 142 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 21))
		)
		(_port
			((CLK)(clk))
			((LD)(ld1))
			((RIN)(BUS_DATA))
			((ZR)(zr1))
			((ROUT)(ROUT1))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 22))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG3 0 146 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 23))
		)
		(_port
			((CLK)(clk))
			((LD)(ld2))
			((RIN)(BUS_DATA))
			((ZR)(zr2))
			((ROUT)(ROUT2))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 24))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG4 0 150 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 25))
		)
		(_port
			((CLK)(clk))
			((LD)(ld3))
			((RIN)(BUS_DATA))
			((ZR)(zr3))
			((ROUT)(ROUT3))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 26))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation PCUNIT 0 154 (_component PC )
		(_generic
			((REG_DATA_WIDTH)(_code 27))
		)
		(_port
			((CLK)(clk))
			((LD)(ldpc))
			((INC)(inc))
			((CLR)(rst))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTPC))
		)
		(_use (_entity . PC)
			(_generic
				((REG_DATA_WIDTH)(_code 28))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation IRUNIT 0 158 (_component IR )
		(_generic
			((REG_DATA_WIDTH)(_code 29))
		)
		(_port
			((CLK)(clk))
			((LD)(ldir))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTIR))
		)
		(_use (_entity . IR)
			(_generic
				((REG_DATA_WIDTH)(_code 30))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation ROMUNIT 0 162 (_component ROM )
		(_generic
			((DATA_WIDTH)(_code 31))
			((ADDR_WIDTH)(_code 32))
		)
		(_port
			((Addr)(ROUTPC))
			((Data)(MData))
		)
		(_use (_entity . ROM)
			(_generic
				((DATA_WIDTH)(_code 33))
				((ADDR_WIDTH)(_code 34))
			)
			(_port
				((Addr)(Addr))
				((Data)(Data))
			)
		)
	)
	(_instantiation MUX0 0 166 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 35))
		)
		(_port
			((S1)(s01))
			((S0)(s00))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX0_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 36))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUX1 0 170 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 37))
		)
		(_port
			((S1)(s11))
			((S0)(s10))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX1_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 38))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUXBUS 0 174 (_component MUX21 )
		(_generic
			((REG_DATA_WIDTH)(_code 39))
		)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((MUXOUT)(BUS_DATA))
		)
		(_use (_entity . MUX21)
			(_generic
				((REG_DATA_WIDTH)(_code 40))
			)
			(_port
				((S)(S))
				((I0)(I0))
				((I1)(I1))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation ALUUNIT 0 178 (_component ALU )
		(_generic
			((REG_DATA_WIDTH)(_code 41))
		)
		(_port
			((CMD)(cmd))
			((I0)(MUX0_DATA))
			((I1)(MUX1_DATA))
			((Result)(ALURes))
		)
		(_use (_entity . ALU)
			(_generic
				((REG_DATA_WIDTH)(_code 42))
			)
			(_port
				((CMD)(CMD))
				((I0)(I0))
				((I1)(I1))
				((Result)(Result))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \6\ (_entity ((i 6)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 9 \6\ (_entity ((i 6)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_signal (_internal ld0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ld1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal ld2 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal ld3 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal ldpc ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal ldir ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal s00 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal s01 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal s10 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal s11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal cmd ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal inc ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal zr0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal zr1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal zr2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal zr3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 43 )(i 0))))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 44 )(i 0))))))
		(_signal (_internal ROUTPC ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 45 )(i 0))))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal BUS_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal MUX0_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal MUX1_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 46 -1
	)
)
I 000050 55 3908          1592483753878 behaviour
(_unit VHDL (control 0 5 (behaviour 0 18 ))
	(_version v80)
	(_time 1592483753879 2020.06.18 17:05:53)
	(_source (\./src/ControlUnit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 0d0c090b0f5a0c1a5b0a1f570a0b5e0b0e0b5b0b58)
	(_entity
		(_time 1592483753876)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal states 0 19 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 (_to (i 0)(i 7)))))
		(_signal (_internal pr_state states 0 20 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias OP ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_architecture (6(d_5_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RX ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_architecture (6(d_3_2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RY ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_architecture (6(d_1_0)))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_target(21))(_sensitivity(0)(1)(22))(_dssslsensitivity 1))))
			(line__47(_architecture 1 0 47 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(22))(_sensitivity(21))(_read(2)(3)(4)(5)(23)(24)(25)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behaviour 3 -1
	)
)
I 000050 55 19093         1592483963468 behaviour
(_unit VHDL (processor 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592483963469 2020.06.18 17:09:23)
	(_source (\./src/PROCESSOR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c791ce93c290c5d19793d29c95c0c4c191c0c5c0c7)
	(_entity
		(_time 1592483963465)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Reg
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_entity (_in ))))
				(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_entity (_out ))))
			)
		)
		(PC
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_entity (_out ))))
			)
		)
		(IR
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 79 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_entity (_out ))))
			)
		)
		(ROM
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 91 (_entity -1 ((i 6)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 92 (_entity -1 ((i 6)))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_entity (_inout ))))
			)
		)
		(MUX41
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 ((i 6)))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~__1 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~__1 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~__2 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~__2 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~~__3 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal I3 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~~__3 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 120 (_entity (_out ))))
			)
		)
		(MUX21
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 126 (_entity -1 ((i 6)))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320~__4 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320~__4 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 131 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 6)))))
				(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312~__5 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312~__5 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
				(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 108 (_entity (_out ))))
			)
		)
		(Control
			(_object
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 137 (_entity -1 ((i 6)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1324 0 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
				(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1324 0 142 (_entity (_in ))))
				(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
			)
		)
	)
	(_instantiation REG1 0 150 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 20))
		)
		(_port
			((CLK)(clk))
			((LD)(ld0))
			((RIN)(BUS_DATA))
			((ZR)(zr0))
			((ROUT)(ROUT0))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 21))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG2 0 154 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 22))
		)
		(_port
			((CLK)(clk))
			((LD)(ld1))
			((RIN)(BUS_DATA))
			((ZR)(zr1))
			((ROUT)(ROUT1))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 23))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG3 0 158 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 24))
		)
		(_port
			((CLK)(clk))
			((LD)(ld2))
			((RIN)(BUS_DATA))
			((ZR)(zr2))
			((ROUT)(ROUT2))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 25))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG4 0 162 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 26))
		)
		(_port
			((CLK)(clk))
			((LD)(ld3))
			((RIN)(BUS_DATA))
			((ZR)(zr3))
			((ROUT)(ROUT3))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 27))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation PCUNIT 0 166 (_component PC )
		(_generic
			((REG_DATA_WIDTH)(_code 28))
		)
		(_port
			((CLK)(clk))
			((LD)(ldpc))
			((INC)(inc))
			((CLR)(rst))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTPC))
		)
		(_use (_entity . PC)
			(_generic
				((REG_DATA_WIDTH)(_code 29))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation IRUNIT 0 170 (_component IR )
		(_generic
			((REG_DATA_WIDTH)(_code 30))
		)
		(_port
			((CLK)(clk))
			((LD)(ldir))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTIR))
		)
		(_use (_entity . IR)
			(_generic
				((REG_DATA_WIDTH)(_code 31))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation ROMUNIT 0 174 (_component ROM )
		(_generic
			((DATA_WIDTH)(_code 32))
			((ADDR_WIDTH)(_code 33))
		)
		(_port
			((Addr)(ROUTPC))
			((Data)(MData))
		)
		(_use (_entity . ROM)
			(_generic
				((DATA_WIDTH)(_code 34))
				((ADDR_WIDTH)(_code 35))
			)
			(_port
				((Addr)(Addr))
				((Data)(Data))
			)
		)
	)
	(_instantiation MUX0 0 178 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 36))
		)
		(_port
			((S1)(s01))
			((S0)(s00))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX0_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 37))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUX1 0 182 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 38))
		)
		(_port
			((S1)(s11))
			((S0)(s10))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX1_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 39))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUXBUS 0 186 (_component MUX21 )
		(_generic
			((REG_DATA_WIDTH)(_code 40))
		)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((MUXOUT)(BUS_DATA))
		)
		(_use (_entity . MUX21)
			(_generic
				((REG_DATA_WIDTH)(_code 41))
			)
			(_port
				((S)(S))
				((I0)(I0))
				((I1)(I1))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation ALUUNIT 0 190 (_component ALU )
		(_generic
			((REG_DATA_WIDTH)(_code 42))
		)
		(_port
			((CMD)(cmd))
			((I0)(MUX0_DATA))
			((I1)(MUX1_DATA))
			((Result)(ALURes))
		)
		(_use (_entity . ALU)
			(_generic
				((REG_DATA_WIDTH)(_code 43))
			)
			(_port
				((CMD)(CMD))
				((I0)(I0))
				((I1)(I1))
				((Result)(Result))
			)
		)
	)
	(_instantiation CONTROLLER 0 194 (_component Control )
		(_generic
			((IR_DATA_WIDTH)(_code 44))
		)
		(_port
			((clock)(clk))
			((reset)(ControlRST))
			((ZR0)(zr0))
			((ZR1)(zr1))
			((ZR2)(zr2))
			((ZR3)(zr3))
			((CROUTIR)(ROUTIR))
			((LD0)(ld0))
			((LD1)(ld1))
			((LD2)(ld2))
			((LD3)(ld3))
			((LDPC)(ldpc))
			((LDIR)(ldir))
			((S00)(s00))
			((S01)(s01))
			((S10)(s10))
			((S11)(s11))
			((BUS_Sel)(bus_sel))
			((CMD)(cmd))
			((INC)(inc))
			((RST)(rst))
		)
		(_use (_entity . Control)
			(_generic
				((IR_DATA_WIDTH)(_code 45))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((ZR0)(ZR0))
				((ZR1)(ZR1))
				((ZR2)(ZR2))
				((ZR3)(ZR3))
				((CROUTIR)(CROUTIR))
				((LD0)(LD0))
				((LD1)(LD1))
				((LD2)(LD2))
				((LD3)(LD3))
				((LDPC)(LDPC))
				((LDIR)(LDIR))
				((S00)(S00))
				((S01)(S01))
				((S10)(S10))
				((S11)(S11))
				((BUS_Sel)(BUS_Sel))
				((CMD)(CMD))
				((INC)(INC))
				((RST)(RST))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \6\ (_entity ((i 6)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 9 \6\ (_entity ((i 6)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_signal (_internal ld0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ld1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal ld2 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal ld3 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal ldpc ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal ldir ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal s00 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal s01 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal s10 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal s11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal cmd ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal inc ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal zr0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal zr1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal zr2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal zr3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 46 )(i 0))))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 47 )(i 0))))))
		(_signal (_internal ROUTPC ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 48 )(i 0))))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal BUS_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal MUX0_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal MUX1_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 49 -1
	)
)
I 000050 55 19093         1592483969496 behaviour
(_unit VHDL (processor 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592483969497 2020.06.18 17:09:29)
	(_source (\./src/PROCESSOR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 47134644421045511712521c154044411140454047)
	(_entity
		(_time 1592483963464)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Reg
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_entity (_in ))))
				(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_entity (_out ))))
			)
		)
		(PC
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_entity (_out ))))
			)
		)
		(IR
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 79 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_entity (_out ))))
			)
		)
		(ROM
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 91 (_entity -1 ((i 6)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 92 (_entity -1 ((i 6)))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_entity (_inout ))))
			)
		)
		(MUX41
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 ((i 6)))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~__1 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~__1 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~__2 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~__2 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~~__3 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal I3 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~~__3 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 120 (_entity (_out ))))
			)
		)
		(MUX21
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 126 (_entity -1 ((i 6)))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320~__4 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320~__4 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 131 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 6)))))
				(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312~__5 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312~__5 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
				(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 108 (_entity (_out ))))
			)
		)
		(Control
			(_object
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 137 (_entity -1 ((i 6)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1324 0 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
				(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1324 0 142 (_entity (_in ))))
				(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
			)
		)
	)
	(_instantiation REG1 0 150 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 20))
		)
		(_port
			((CLK)(clk))
			((LD)(ld0))
			((RIN)(BUS_DATA))
			((ZR)(zr0))
			((ROUT)(ROUT0))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 21))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG2 0 154 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 22))
		)
		(_port
			((CLK)(clk))
			((LD)(ld1))
			((RIN)(BUS_DATA))
			((ZR)(zr1))
			((ROUT)(ROUT1))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 23))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG3 0 158 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 24))
		)
		(_port
			((CLK)(clk))
			((LD)(ld2))
			((RIN)(BUS_DATA))
			((ZR)(zr2))
			((ROUT)(ROUT2))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 25))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG4 0 162 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 26))
		)
		(_port
			((CLK)(clk))
			((LD)(ld3))
			((RIN)(BUS_DATA))
			((ZR)(zr3))
			((ROUT)(ROUT3))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 27))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation PCUNIT 0 166 (_component PC )
		(_generic
			((REG_DATA_WIDTH)(_code 28))
		)
		(_port
			((CLK)(clk))
			((LD)(ldpc))
			((INC)(inc))
			((CLR)(rst))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTPC))
		)
		(_use (_entity . PC)
			(_generic
				((REG_DATA_WIDTH)(_code 29))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation IRUNIT 0 170 (_component IR )
		(_generic
			((REG_DATA_WIDTH)(_code 30))
		)
		(_port
			((CLK)(clk))
			((LD)(ldir))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTIR))
		)
		(_use (_entity . IR)
			(_generic
				((REG_DATA_WIDTH)(_code 31))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation ROMUNIT 0 174 (_component ROM )
		(_generic
			((DATA_WIDTH)(_code 32))
			((ADDR_WIDTH)(_code 33))
		)
		(_port
			((Addr)(ROUTPC))
			((Data)(MData))
		)
		(_use (_entity . ROM)
			(_generic
				((DATA_WIDTH)(_code 34))
				((ADDR_WIDTH)(_code 35))
			)
			(_port
				((Addr)(Addr))
				((Data)(Data))
			)
		)
	)
	(_instantiation MUX0 0 178 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 36))
		)
		(_port
			((S1)(s01))
			((S0)(s00))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX0_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 37))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUX1 0 182 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 38))
		)
		(_port
			((S1)(s11))
			((S0)(s10))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX1_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 39))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUXBUS 0 186 (_component MUX21 )
		(_generic
			((REG_DATA_WIDTH)(_code 40))
		)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((MUXOUT)(BUS_DATA))
		)
		(_use (_entity . MUX21)
			(_generic
				((REG_DATA_WIDTH)(_code 41))
			)
			(_port
				((S)(S))
				((I0)(I0))
				((I1)(I1))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation ALUUNIT 0 190 (_component ALU )
		(_generic
			((REG_DATA_WIDTH)(_code 42))
		)
		(_port
			((CMD)(cmd))
			((I0)(MUX0_DATA))
			((I1)(MUX1_DATA))
			((Result)(ALURes))
		)
		(_use (_entity . ALU)
			(_generic
				((REG_DATA_WIDTH)(_code 43))
			)
			(_port
				((CMD)(CMD))
				((I0)(I0))
				((I1)(I1))
				((Result)(Result))
			)
		)
	)
	(_instantiation CONTROLLER 0 194 (_component Control )
		(_generic
			((IR_DATA_WIDTH)(_code 44))
		)
		(_port
			((clock)(clk))
			((reset)(ControlRST))
			((ZR0)(zr0))
			((ZR1)(zr1))
			((ZR2)(zr2))
			((ZR3)(zr3))
			((CROUTIR)(ROUTIR))
			((LD0)(ld0))
			((LD1)(ld1))
			((LD2)(ld2))
			((LD3)(ld3))
			((LDPC)(ldpc))
			((LDIR)(ldir))
			((S00)(s00))
			((S01)(s01))
			((S10)(s10))
			((S11)(s11))
			((BUS_Sel)(bus_sel))
			((CMD)(cmd))
			((INC)(inc))
			((RST)(rst))
		)
		(_use (_entity . Control)
			(_generic
				((IR_DATA_WIDTH)(_code 45))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((ZR0)(ZR0))
				((ZR1)(ZR1))
				((ZR2)(ZR2))
				((ZR3)(ZR3))
				((CROUTIR)(CROUTIR))
				((LD0)(LD0))
				((LD1)(LD1))
				((LD2)(LD2))
				((LD3)(LD3))
				((LDPC)(LDPC))
				((LDIR)(LDIR))
				((S00)(S00))
				((S01)(S01))
				((S10)(S10))
				((S11)(S11))
				((BUS_Sel)(BUS_Sel))
				((CMD)(CMD))
				((INC)(INC))
				((RST)(RST))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \6\ (_entity ((i 6)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 9 \6\ (_entity ((i 6)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_signal (_internal ld0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ld1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal ld2 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal ld3 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal ldpc ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal ldir ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal s00 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal s01 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal s10 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal s11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal cmd ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal inc ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal zr0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal zr1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal zr2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal zr3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 46 )(i 0))))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 47 )(i 0))))))
		(_signal (_internal ROUTPC ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 48 )(i 0))))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal BUS_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal MUX0_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal MUX1_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 49 -1
	)
)
I 000050 55 19093         1592484141911 behaviour
(_unit VHDL (processor 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592484141912 2020.06.18 17:12:21)
	(_source (\./src/PROCESSOR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code cccdce989d9bceda9c99d9979ecbcfca9acbcecbcc)
	(_entity
		(_time 1592483963464)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Reg
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_entity (_in ))))
				(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_entity (_out ))))
			)
		)
		(PC
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_entity (_out ))))
			)
		)
		(IR
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 79 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_entity (_out ))))
			)
		)
		(ROM
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 91 (_entity -1 ((i 6)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 92 (_entity -1 ((i 6)))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_entity (_inout ))))
			)
		)
		(MUX41
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 ((i 6)))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~__1 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~__1 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~__2 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~__2 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~~__3 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal I3 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~~__3 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 120 (_entity (_out ))))
			)
		)
		(MUX21
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 126 (_entity -1 ((i 6)))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320~__4 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320~__4 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 131 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 6)))))
				(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312~__5 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312~__5 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
				(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 108 (_entity (_out ))))
			)
		)
		(Control
			(_object
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 137 (_entity -1 ((i 6)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1324 0 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
				(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1324 0 142 (_entity (_in ))))
				(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
			)
		)
	)
	(_instantiation REG1 0 150 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 20))
		)
		(_port
			((CLK)(clk))
			((LD)(ld0))
			((RIN)(BUS_DATA))
			((ZR)(zr0))
			((ROUT)(ROUT0))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 21))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG2 0 154 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 22))
		)
		(_port
			((CLK)(clk))
			((LD)(ld1))
			((RIN)(BUS_DATA))
			((ZR)(zr1))
			((ROUT)(ROUT1))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 23))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG3 0 158 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 24))
		)
		(_port
			((CLK)(clk))
			((LD)(ld2))
			((RIN)(BUS_DATA))
			((ZR)(zr2))
			((ROUT)(ROUT2))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 25))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG4 0 162 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 26))
		)
		(_port
			((CLK)(clk))
			((LD)(ld3))
			((RIN)(BUS_DATA))
			((ZR)(zr3))
			((ROUT)(ROUT3))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 27))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation PCUNIT 0 166 (_component PC )
		(_generic
			((REG_DATA_WIDTH)(_code 28))
		)
		(_port
			((CLK)(clk))
			((LD)(ldpc))
			((INC)(inc))
			((CLR)(rst))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTPC))
		)
		(_use (_entity . PC)
			(_generic
				((REG_DATA_WIDTH)(_code 29))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation IRUNIT 0 170 (_component IR )
		(_generic
			((REG_DATA_WIDTH)(_code 30))
		)
		(_port
			((CLK)(clk))
			((LD)(ldir))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTIR))
		)
		(_use (_entity . IR)
			(_generic
				((REG_DATA_WIDTH)(_code 31))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation ROMUNIT 0 174 (_component ROM )
		(_generic
			((DATA_WIDTH)(_code 32))
			((ADDR_WIDTH)(_code 33))
		)
		(_port
			((Addr)(ROUTPC))
			((Data)(MData))
		)
		(_use (_entity . ROM)
			(_generic
				((DATA_WIDTH)(_code 34))
				((ADDR_WIDTH)(_code 35))
			)
			(_port
				((Addr)(Addr))
				((Data)(Data))
			)
		)
	)
	(_instantiation MUX0 0 178 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 36))
		)
		(_port
			((S1)(s01))
			((S0)(s00))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX0_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 37))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUX1 0 182 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 38))
		)
		(_port
			((S1)(s11))
			((S0)(s10))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX1_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 39))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUXBUS 0 186 (_component MUX21 )
		(_generic
			((REG_DATA_WIDTH)(_code 40))
		)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((MUXOUT)(BUS_DATA))
		)
		(_use (_entity . MUX21)
			(_generic
				((REG_DATA_WIDTH)(_code 41))
			)
			(_port
				((S)(S))
				((I0)(I0))
				((I1)(I1))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation ALUUNIT 0 190 (_component ALU )
		(_generic
			((REG_DATA_WIDTH)(_code 42))
		)
		(_port
			((CMD)(cmd))
			((I0)(MUX0_DATA))
			((I1)(MUX1_DATA))
			((Result)(ALURes))
		)
		(_use (_entity . ALU)
			(_generic
				((REG_DATA_WIDTH)(_code 43))
			)
			(_port
				((CMD)(CMD))
				((I0)(I0))
				((I1)(I1))
				((Result)(Result))
			)
		)
	)
	(_instantiation CONTROLLER 0 194 (_component Control )
		(_generic
			((IR_DATA_WIDTH)(_code 44))
		)
		(_port
			((clock)(clk))
			((reset)(ControlRST))
			((ZR0)(zr0))
			((ZR1)(zr1))
			((ZR2)(zr2))
			((ZR3)(zr3))
			((CROUTIR)(ROUTIR))
			((LD0)(ld0))
			((LD1)(ld1))
			((LD2)(ld2))
			((LD3)(ld3))
			((LDPC)(ldpc))
			((LDIR)(ldir))
			((S00)(s00))
			((S01)(s01))
			((S10)(s10))
			((S11)(s11))
			((BUS_Sel)(bus_sel))
			((CMD)(cmd))
			((INC)(inc))
			((RST)(rst))
		)
		(_use (_entity . Control)
			(_generic
				((IR_DATA_WIDTH)(_code 45))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((ZR0)(ZR0))
				((ZR1)(ZR1))
				((ZR2)(ZR2))
				((ZR3)(ZR3))
				((CROUTIR)(CROUTIR))
				((LD0)(LD0))
				((LD1)(LD1))
				((LD2)(LD2))
				((LD3)(LD3))
				((LDPC)(LDPC))
				((LDIR)(LDIR))
				((S00)(S00))
				((S01)(S01))
				((S10)(S10))
				((S11)(S11))
				((BUS_Sel)(BUS_Sel))
				((CMD)(CMD))
				((INC)(INC))
				((RST)(RST))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \6\ (_entity ((i 6)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 9 \6\ (_entity ((i 6)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_signal (_internal ld0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ld1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal ld2 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal ld3 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal ldpc ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal ldir ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal s00 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal s01 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal s10 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal s11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal cmd ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal inc ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal zr0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal zr1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal zr2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal zr3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 46 )(i 0))))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 47 )(i 0))))))
		(_signal (_internal ROUTPC ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 48 )(i 0))))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal BUS_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal MUX0_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal MUX1_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 49 -1
	)
)
I 000056 55 2153          1592484179794 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 7 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1592484179795 2020.06.18 17:12:59)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code bfeeb9eaebe8bda9bfbbaae4edb8bcb9e9b8bdbae9)
	(_entity
		(_time 1592484179789)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(PROCESSOR
			(_object
				(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 6)))))
				(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 6)))))
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 6)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component PROCESSOR )
		(_generic
			((PC_DATA_WIDTH)(_code 0))
			((REGISTER_DATA_WIDTH)(_code 1))
			((IR_DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((ControlRST)(ControlRST))
		)
		(_use (_entity . PROCESSOR)
			(_generic
				((PC_DATA_WIDTH)(_code 3))
				((REGISTER_DATA_WIDTH)(_code 4))
				((IR_DATA_WIDTH)(_code 5))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \6\ (_entity ((i 6)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 12 \6\ (_entity ((i 6)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 53 (processor_tb))
	(_version v80)
	(_time 1592484179837 2020.06.18 17:12:59)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code eebfecbdbeb8b9f9eaeffcb4bae8bbe8ede8e6ebb8)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . PROCESSOR behaviour
			)
		)
	)
)
I 000050 55 19093         1592484184852 behaviour
(_unit VHDL (processor 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592484184853 2020.06.18 17:13:04)
	(_source (\./src/PROCESSOR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8681d78982d18490d6d393ddd4818580d081848186)
	(_entity
		(_time 1592483963464)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Reg
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_entity (_in ))))
				(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_entity (_out ))))
			)
		)
		(PC
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_entity (_out ))))
			)
		)
		(IR
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 79 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_entity (_out ))))
			)
		)
		(ROM
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 91 (_entity -1 ((i 6)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 92 (_entity -1 ((i 6)))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_entity (_inout ))))
			)
		)
		(MUX41
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 ((i 6)))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~__1 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~__1 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~__2 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~__2 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~~__3 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal I3 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~~__3 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 120 (_entity (_out ))))
			)
		)
		(MUX21
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 126 (_entity -1 ((i 6)))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320~__4 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320~__4 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 131 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 6)))))
				(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312~__5 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312~__5 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
				(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 108 (_entity (_out ))))
			)
		)
		(Control
			(_object
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 137 (_entity -1 ((i 6)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1324 0 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
				(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1324 0 142 (_entity (_in ))))
				(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
			)
		)
	)
	(_instantiation REG1 0 150 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 20))
		)
		(_port
			((CLK)(clk))
			((LD)(ld0))
			((RIN)(BUS_DATA))
			((ZR)(zr0))
			((ROUT)(ROUT0))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 21))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG2 0 154 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 22))
		)
		(_port
			((CLK)(clk))
			((LD)(ld1))
			((RIN)(BUS_DATA))
			((ZR)(zr1))
			((ROUT)(ROUT1))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 23))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG3 0 158 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 24))
		)
		(_port
			((CLK)(clk))
			((LD)(ld2))
			((RIN)(BUS_DATA))
			((ZR)(zr2))
			((ROUT)(ROUT2))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 25))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG4 0 162 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 26))
		)
		(_port
			((CLK)(clk))
			((LD)(ld3))
			((RIN)(BUS_DATA))
			((ZR)(zr3))
			((ROUT)(ROUT3))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 27))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation PCUNIT 0 166 (_component PC )
		(_generic
			((REG_DATA_WIDTH)(_code 28))
		)
		(_port
			((CLK)(clk))
			((LD)(ldpc))
			((INC)(inc))
			((CLR)(rst))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTPC))
		)
		(_use (_entity . PC)
			(_generic
				((REG_DATA_WIDTH)(_code 29))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation IRUNIT 0 170 (_component IR )
		(_generic
			((REG_DATA_WIDTH)(_code 30))
		)
		(_port
			((CLK)(clk))
			((LD)(ldir))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTIR))
		)
		(_use (_entity . IR)
			(_generic
				((REG_DATA_WIDTH)(_code 31))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation ROMUNIT 0 174 (_component ROM )
		(_generic
			((DATA_WIDTH)(_code 32))
			((ADDR_WIDTH)(_code 33))
		)
		(_port
			((Addr)(ROUTPC))
			((Data)(MData))
		)
		(_use (_entity . ROM)
			(_generic
				((DATA_WIDTH)(_code 34))
				((ADDR_WIDTH)(_code 35))
			)
			(_port
				((Addr)(Addr))
				((Data)(Data))
			)
		)
	)
	(_instantiation MUX0 0 178 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 36))
		)
		(_port
			((S1)(s01))
			((S0)(s00))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX0_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 37))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUX1 0 182 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 38))
		)
		(_port
			((S1)(s11))
			((S0)(s10))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX1_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 39))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUXBUS 0 186 (_component MUX21 )
		(_generic
			((REG_DATA_WIDTH)(_code 40))
		)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((MUXOUT)(BUS_DATA))
		)
		(_use (_entity . MUX21)
			(_generic
				((REG_DATA_WIDTH)(_code 41))
			)
			(_port
				((S)(S))
				((I0)(I0))
				((I1)(I1))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation ALUUNIT 0 190 (_component ALU )
		(_generic
			((REG_DATA_WIDTH)(_code 42))
		)
		(_port
			((CMD)(cmd))
			((I0)(MUX0_DATA))
			((I1)(MUX1_DATA))
			((Result)(ALURes))
		)
		(_use (_entity . ALU)
			(_generic
				((REG_DATA_WIDTH)(_code 43))
			)
			(_port
				((CMD)(CMD))
				((I0)(I0))
				((I1)(I1))
				((Result)(Result))
			)
		)
	)
	(_instantiation CONTROLLER 0 194 (_component Control )
		(_generic
			((IR_DATA_WIDTH)(_code 44))
		)
		(_port
			((clock)(clk))
			((reset)(ControlRST))
			((ZR0)(zr0))
			((ZR1)(zr1))
			((ZR2)(zr2))
			((ZR3)(zr3))
			((CROUTIR)(ROUTIR))
			((LD0)(ld0))
			((LD1)(ld1))
			((LD2)(ld2))
			((LD3)(ld3))
			((LDPC)(ldpc))
			((LDIR)(ldir))
			((S00)(s00))
			((S01)(s01))
			((S10)(s10))
			((S11)(s11))
			((BUS_Sel)(bus_sel))
			((CMD)(cmd))
			((INC)(inc))
			((RST)(rst))
		)
		(_use (_entity . Control)
			(_generic
				((IR_DATA_WIDTH)(_code 45))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((ZR0)(ZR0))
				((ZR1)(ZR1))
				((ZR2)(ZR2))
				((ZR3)(ZR3))
				((CROUTIR)(CROUTIR))
				((LD0)(LD0))
				((LD1)(LD1))
				((LD2)(LD2))
				((LD3)(LD3))
				((LDPC)(LDPC))
				((LDIR)(LDIR))
				((S00)(S00))
				((S01)(S01))
				((S10)(S10))
				((S11)(S11))
				((BUS_Sel)(BUS_Sel))
				((CMD)(CMD))
				((INC)(INC))
				((RST)(RST))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \6\ (_entity ((i 6)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 9 \6\ (_entity ((i 6)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_signal (_internal ld0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ld1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal ld2 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal ld3 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal ldpc ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal ldir ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal s00 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal s01 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal s10 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal s11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal cmd ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal inc ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal zr0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal zr1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal zr2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal zr3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 46 )(i 0))))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 47 )(i 0))))))
		(_signal (_internal ROUTPC ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 48 )(i 0))))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal BUS_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal MUX0_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal MUX1_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 49 -1
	)
)
I 000056 55 2153          1592484185470 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 7 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1592484185471 2020.06.18 17:13:05)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f7f0a4a6f2a0f5e1f7f3e2aca5f0f4f1a1f0f5f2a1)
	(_entity
		(_time 1592484179788)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(PROCESSOR
			(_object
				(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 6)))))
				(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 6)))))
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 6)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component PROCESSOR )
		(_generic
			((PC_DATA_WIDTH)(_code 0))
			((REGISTER_DATA_WIDTH)(_code 1))
			((IR_DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((ControlRST)(ControlRST))
		)
		(_use (_entity . PROCESSOR)
			(_generic
				((PC_DATA_WIDTH)(_code 3))
				((REGISTER_DATA_WIDTH)(_code 4))
				((IR_DATA_WIDTH)(_code 5))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \6\ (_entity ((i 6)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 12 \6\ (_entity ((i 6)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 53 (processor_tb))
	(_version v80)
	(_time 1592484185474 2020.06.18 17:13:05)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f7f0a0a7f5a1a0e0f3f6e5ada3f1a2f1f4f1fff2a1)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . PROCESSOR behaviour
			)
		)
	)
)
I 000050 55 2838          1592484917344 behaviour
(_unit VHDL (rom 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592484917345 2020.06.18 17:25:17)
	(_source (\./src/ROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code dadedf88dd8ddacddadf9c80dfddd8dc8cdc8eddd8)
	(_entity
		(_time 1592482666499)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal MyMem 0 18 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal Mem MyMem 0 19 (_architecture (_uni ))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_target(2(0))))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_target(2(1))))))
			(line__24(_architecture 2 0 24 (_assignment (_simple)(_target(2(2))))))
			(line__25(_architecture 3 0 25 (_assignment (_simple)(_target(2(3))))))
			(line__26(_architecture 4 0 26 (_assignment (_simple)(_target(2(4))))))
			(line__27(_architecture 5 0 27 (_assignment (_simple)(_target(2(5))))))
			(line__28(_architecture 6 0 28 (_assignment (_simple)(_target(2(6))))))
			(line__29(_architecture 7 0 29 (_assignment (_simple)(_target(2(7))))))
			(line__30(_architecture 8 0 30 (_assignment (_simple)(_target(2(8))))))
			(line__31(_architecture 9 0 31 (_assignment (_simple)(_target(2(9))))))
			(line__32(_architecture 10 0 32 (_assignment (_simple)(_target(2(10))))))
			(line__34(_architecture 11 0 34 (_assignment (_simple)(_target(1))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 771 )
		(33686018 514 )
		(50463234 771 )
		(33751554 515 )
		(33751554 771 )
		(33686018 515 )
		(33686274 770 )
		(50463235 515 )
		(50463491 514 )
		(50463234 515 )
	)
	(_model . behaviour 16 -1
	)
)
I 000056 55 2153          1592484923618 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 7 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1592484923619 2020.06.18 17:25:23)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 54565456520356425450410f065357520253565102)
	(_entity
		(_time 1592484179788)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(PROCESSOR
			(_object
				(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 6)))))
				(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 6)))))
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 6)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component PROCESSOR )
		(_generic
			((PC_DATA_WIDTH)(_code 0))
			((REGISTER_DATA_WIDTH)(_code 1))
			((IR_DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((ControlRST)(ControlRST))
		)
		(_use (_entity . PROCESSOR)
			(_generic
				((PC_DATA_WIDTH)(_code 3))
				((REGISTER_DATA_WIDTH)(_code 4))
				((IR_DATA_WIDTH)(_code 5))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \6\ (_entity ((i 6)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 12 \6\ (_entity ((i 6)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 53 (processor_tb))
	(_version v80)
	(_time 1592484923622 2020.06.18 17:25:23)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 54565057550203435055460e0052015257525c5102)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . PROCESSOR behaviour
			)
		)
	)
)
I 000050 55 2248          1592485078653 behaviour
(_unit VHDL (pc 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592485078654 2020.06.18 17:27:58)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code ebbdbfb8babdbffdeaeafbb1b9ecebede8ecebede8)
	(_entity
		(_time 1592485078648)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in (_code 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 5)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_target(5)(7))(_sensitivity(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 6 -1
	)
)
I 000050 55 19093         1592485104362 behaviour
(_unit VHDL (processor 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592485104363 2020.06.18 17:28:24)
	(_source (\./src/PROCESSOR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 626460636235607432377739306561643465606562)
	(_entity
		(_time 1592483963464)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Reg
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_entity (_in ))))
				(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_entity (_out ))))
			)
		)
		(PC
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_entity (_out ))))
			)
		)
		(IR
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 79 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_entity (_out ))))
			)
		)
		(ROM
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 91 (_entity -1 ((i 6)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 92 (_entity -1 ((i 6)))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_entity (_inout ))))
			)
		)
		(MUX41
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 ((i 6)))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~__1 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~__1 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~__2 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~__2 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~~__3 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal I3 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~~__3 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 120 (_entity (_out ))))
			)
		)
		(MUX21
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 126 (_entity -1 ((i 6)))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320~__4 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320~__4 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 131 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 6)))))
				(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312~__5 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312~__5 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
				(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 108 (_entity (_out ))))
			)
		)
		(Control
			(_object
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 137 (_entity -1 ((i 6)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1324 0 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
				(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1324 0 142 (_entity (_in ))))
				(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
			)
		)
	)
	(_instantiation REG1 0 150 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 20))
		)
		(_port
			((CLK)(clk))
			((LD)(ld0))
			((RIN)(BUS_DATA))
			((ZR)(zr0))
			((ROUT)(ROUT0))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 21))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG2 0 154 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 22))
		)
		(_port
			((CLK)(clk))
			((LD)(ld1))
			((RIN)(BUS_DATA))
			((ZR)(zr1))
			((ROUT)(ROUT1))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 23))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG3 0 158 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 24))
		)
		(_port
			((CLK)(clk))
			((LD)(ld2))
			((RIN)(BUS_DATA))
			((ZR)(zr2))
			((ROUT)(ROUT2))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 25))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG4 0 162 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 26))
		)
		(_port
			((CLK)(clk))
			((LD)(ld3))
			((RIN)(BUS_DATA))
			((ZR)(zr3))
			((ROUT)(ROUT3))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 27))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation PCUNIT 0 166 (_component PC )
		(_generic
			((REG_DATA_WIDTH)(_code 28))
		)
		(_port
			((CLK)(clk))
			((LD)(ldpc))
			((INC)(inc))
			((CLR)(rst))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTPC))
		)
		(_use (_entity . PC)
			(_generic
				((REG_DATA_WIDTH)(_code 29))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation IRUNIT 0 170 (_component IR )
		(_generic
			((REG_DATA_WIDTH)(_code 30))
		)
		(_port
			((CLK)(clk))
			((LD)(ldir))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTIR))
		)
		(_use (_entity . IR)
			(_generic
				((REG_DATA_WIDTH)(_code 31))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation ROMUNIT 0 174 (_component ROM )
		(_generic
			((DATA_WIDTH)(_code 32))
			((ADDR_WIDTH)(_code 33))
		)
		(_port
			((Addr)(ROUTPC))
			((Data)(MData))
		)
		(_use (_entity . ROM)
			(_generic
				((DATA_WIDTH)(_code 34))
				((ADDR_WIDTH)(_code 35))
			)
			(_port
				((Addr)(Addr))
				((Data)(Data))
			)
		)
	)
	(_instantiation MUX0 0 178 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 36))
		)
		(_port
			((S1)(s01))
			((S0)(s00))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX0_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 37))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUX1 0 182 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 38))
		)
		(_port
			((S1)(s11))
			((S0)(s10))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX1_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 39))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUXBUS 0 186 (_component MUX21 )
		(_generic
			((REG_DATA_WIDTH)(_code 40))
		)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((MUXOUT)(BUS_DATA))
		)
		(_use (_entity . MUX21)
			(_generic
				((REG_DATA_WIDTH)(_code 41))
			)
			(_port
				((S)(S))
				((I0)(I0))
				((I1)(I1))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation ALUUNIT 0 190 (_component ALU )
		(_generic
			((REG_DATA_WIDTH)(_code 42))
		)
		(_port
			((CMD)(cmd))
			((I0)(MUX0_DATA))
			((I1)(MUX1_DATA))
			((Result)(ALURes))
		)
		(_use (_entity . ALU)
			(_generic
				((REG_DATA_WIDTH)(_code 43))
			)
			(_port
				((CMD)(CMD))
				((I0)(I0))
				((I1)(I1))
				((Result)(Result))
			)
		)
	)
	(_instantiation CONTROLLER 0 194 (_component Control )
		(_generic
			((IR_DATA_WIDTH)(_code 44))
		)
		(_port
			((clock)(clk))
			((reset)(ControlRST))
			((ZR0)(zr0))
			((ZR1)(zr1))
			((ZR2)(zr2))
			((ZR3)(zr3))
			((CROUTIR)(ROUTIR))
			((LD0)(ld0))
			((LD1)(ld1))
			((LD2)(ld2))
			((LD3)(ld3))
			((LDPC)(ldpc))
			((LDIR)(ldir))
			((S00)(s00))
			((S01)(s01))
			((S10)(s10))
			((S11)(s11))
			((BUS_Sel)(bus_sel))
			((CMD)(cmd))
			((INC)(inc))
			((RST)(rst))
		)
		(_use (_entity . Control)
			(_generic
				((IR_DATA_WIDTH)(_code 45))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((ZR0)(ZR0))
				((ZR1)(ZR1))
				((ZR2)(ZR2))
				((ZR3)(ZR3))
				((CROUTIR)(CROUTIR))
				((LD0)(LD0))
				((LD1)(LD1))
				((LD2)(LD2))
				((LD3)(LD3))
				((LDPC)(LDPC))
				((LDIR)(LDIR))
				((S00)(S00))
				((S01)(S01))
				((S10)(S10))
				((S11)(S11))
				((BUS_Sel)(BUS_Sel))
				((CMD)(CMD))
				((INC)(INC))
				((RST)(RST))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \6\ (_entity ((i 6)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 9 \6\ (_entity ((i 6)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_signal (_internal ld0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ld1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal ld2 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal ld3 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal ldpc ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal ldir ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal s00 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal s01 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal s10 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal s11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal cmd ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal inc ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal zr0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal zr1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal zr2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal zr3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 46 )(i 0))))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 47 )(i 0))))))
		(_signal (_internal ROUTPC ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 48 )(i 0))))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal BUS_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal MUX0_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal MUX1_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 49 -1
	)
)
I 000056 55 2153          1592485104954 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 7 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1592485104955 2020.06.18 17:28:24)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code b3b5b7e6b2e4b1a5b3b7a6e8e1b4b0b5e5b4b1b6e5)
	(_entity
		(_time 1592484179788)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(PROCESSOR
			(_object
				(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 6)))))
				(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 6)))))
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 6)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component PROCESSOR )
		(_generic
			((PC_DATA_WIDTH)(_code 0))
			((REGISTER_DATA_WIDTH)(_code 1))
			((IR_DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((ControlRST)(ControlRST))
		)
		(_use (_entity . PROCESSOR)
			(_generic
				((PC_DATA_WIDTH)(_code 3))
				((REGISTER_DATA_WIDTH)(_code 4))
				((IR_DATA_WIDTH)(_code 5))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \6\ (_entity ((i 6)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 12 \6\ (_entity ((i 6)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 53 (processor_tb))
	(_version v80)
	(_time 1592485104958 2020.06.18 17:28:24)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code b3b5b3e7b5e5e4a4b7b2a1e9e7b5e6b5b0b5bbb6e5)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . PROCESSOR behaviour
			)
		)
	)
)
I 000050 55 19093         1592486744515 behaviour
(_unit VHDL (processor 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592486744516 2020.06.18 17:55:44)
	(_source (\./src/PROCESSOR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3e38373a69693c286e6b2b656c393d3868393c393e)
	(_entity
		(_time 1592483963464)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Reg
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_entity (_in ))))
				(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_entity (_out ))))
			)
		)
		(PC
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_entity (_out ))))
			)
		)
		(IR
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 79 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_entity (_out ))))
			)
		)
		(ROM
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 91 (_entity -1 ((i 6)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 92 (_entity -1 ((i 6)))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_entity (_inout ))))
			)
		)
		(MUX41
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 ((i 6)))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~__1 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~__1 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~__2 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~__2 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~~__3 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal I3 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~~__3 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 120 (_entity (_out ))))
			)
		)
		(MUX21
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 126 (_entity -1 ((i 6)))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320~__4 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320~__4 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 131 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 6)))))
				(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312~__5 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312~__5 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
				(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 108 (_entity (_out ))))
			)
		)
		(Control
			(_object
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 137 (_entity -1 ((i 6)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1324 0 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
				(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1324 0 142 (_entity (_in ))))
				(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
			)
		)
	)
	(_instantiation REG1 0 150 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 20))
		)
		(_port
			((CLK)(clk))
			((LD)(ld0))
			((RIN)(BUS_DATA))
			((ZR)(zr0))
			((ROUT)(ROUT0))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 21))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG2 0 154 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 22))
		)
		(_port
			((CLK)(clk))
			((LD)(ld1))
			((RIN)(BUS_DATA))
			((ZR)(zr1))
			((ROUT)(ROUT1))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 23))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG3 0 158 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 24))
		)
		(_port
			((CLK)(clk))
			((LD)(ld2))
			((RIN)(BUS_DATA))
			((ZR)(zr2))
			((ROUT)(ROUT2))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 25))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG4 0 162 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 26))
		)
		(_port
			((CLK)(clk))
			((LD)(ld3))
			((RIN)(BUS_DATA))
			((ZR)(zr3))
			((ROUT)(ROUT3))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 27))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation PCUNIT 0 166 (_component PC )
		(_generic
			((REG_DATA_WIDTH)(_code 28))
		)
		(_port
			((CLK)(clk))
			((LD)(ldpc))
			((INC)(inc))
			((CLR)(rst))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTPC))
		)
		(_use (_entity . PC)
			(_generic
				((REG_DATA_WIDTH)(_code 29))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation IRUNIT 0 170 (_component IR )
		(_generic
			((REG_DATA_WIDTH)(_code 30))
		)
		(_port
			((CLK)(clk))
			((LD)(ldir))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTIR))
		)
		(_use (_entity . IR)
			(_generic
				((REG_DATA_WIDTH)(_code 31))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation ROMUNIT 0 174 (_component ROM )
		(_generic
			((DATA_WIDTH)(_code 32))
			((ADDR_WIDTH)(_code 33))
		)
		(_port
			((Addr)(ROUTPC))
			((Data)(MData))
		)
		(_use (_entity . ROM)
			(_generic
				((DATA_WIDTH)(_code 34))
				((ADDR_WIDTH)(_code 35))
			)
			(_port
				((Addr)(Addr))
				((Data)(Data))
			)
		)
	)
	(_instantiation MUX0 0 178 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 36))
		)
		(_port
			((S1)(s01))
			((S0)(s00))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX0_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 37))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUX1 0 182 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 38))
		)
		(_port
			((S1)(s11))
			((S0)(s10))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX1_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 39))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUXBUS 0 186 (_component MUX21 )
		(_generic
			((REG_DATA_WIDTH)(_code 40))
		)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((MUXOUT)(BUS_DATA))
		)
		(_use (_entity . MUX21)
			(_generic
				((REG_DATA_WIDTH)(_code 41))
			)
			(_port
				((S)(S))
				((I0)(I0))
				((I1)(I1))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation ALUUNIT 0 190 (_component ALU )
		(_generic
			((REG_DATA_WIDTH)(_code 42))
		)
		(_port
			((CMD)(cmd))
			((I0)(MUX0_DATA))
			((I1)(MUX1_DATA))
			((Result)(ALURes))
		)
		(_use (_entity . ALU)
			(_generic
				((REG_DATA_WIDTH)(_code 43))
			)
			(_port
				((CMD)(CMD))
				((I0)(I0))
				((I1)(I1))
				((Result)(Result))
			)
		)
	)
	(_instantiation CONTROLLER 0 194 (_component Control )
		(_generic
			((IR_DATA_WIDTH)(_code 44))
		)
		(_port
			((clock)(clk))
			((reset)(ControlRST))
			((ZR0)(zr0))
			((ZR1)(zr1))
			((ZR2)(zr2))
			((ZR3)(zr3))
			((CROUTIR)(ROUTIR))
			((LD0)(ld0))
			((LD1)(ld1))
			((LD2)(ld2))
			((LD3)(ld3))
			((LDPC)(ldpc))
			((LDIR)(ldir))
			((S00)(s00))
			((S01)(s01))
			((S10)(s10))
			((S11)(s11))
			((BUS_Sel)(bus_sel))
			((CMD)(cmd))
			((INC)(inc))
			((RST)(rst))
		)
		(_use (_entity . Control)
			(_generic
				((IR_DATA_WIDTH)(_code 45))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((ZR0)(ZR0))
				((ZR1)(ZR1))
				((ZR2)(ZR2))
				((ZR3)(ZR3))
				((CROUTIR)(CROUTIR))
				((LD0)(LD0))
				((LD1)(LD1))
				((LD2)(LD2))
				((LD3)(LD3))
				((LDPC)(LDPC))
				((LDIR)(LDIR))
				((S00)(S00))
				((S01)(S01))
				((S10)(S10))
				((S11)(S11))
				((BUS_Sel)(BUS_Sel))
				((CMD)(CMD))
				((INC)(INC))
				((RST)(RST))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \6\ (_entity ((i 6)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 9 \6\ (_entity ((i 6)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_signal (_internal ld0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ld1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal ld2 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal ld3 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal ldpc ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal ldir ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal s00 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal s01 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal s10 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal s11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal cmd ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal inc ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal zr0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal zr1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal zr2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal zr3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 46 )(i 0))))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 47 )(i 0))))))
		(_signal (_internal ROUTPC ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 48 )(i 0))))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal BUS_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal MUX0_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal MUX1_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 49 -1
	)
)
I 000056 55 2153          1592486745108 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 7 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1592486745109 2020.06.18 17:55:45)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 8086d28f82d78296808495dbd2878386d6878285d6)
	(_entity
		(_time 1592484179788)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(PROCESSOR
			(_object
				(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 6)))))
				(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 6)))))
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 6)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component PROCESSOR )
		(_generic
			((PC_DATA_WIDTH)(_code 0))
			((REGISTER_DATA_WIDTH)(_code 1))
			((IR_DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((ControlRST)(ControlRST))
		)
		(_use (_entity . PROCESSOR)
			(_generic
				((PC_DATA_WIDTH)(_code 3))
				((REGISTER_DATA_WIDTH)(_code 4))
				((IR_DATA_WIDTH)(_code 5))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \6\ (_entity ((i 6)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 12 \6\ (_entity ((i 6)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 53 (processor_tb))
	(_version v80)
	(_time 1592486745112 2020.06.18 17:55:45)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 9096c69f95c6c787949182cac496c59693969895c6)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . PROCESSOR behaviour
			)
		)
	)
)
I 000050 55 3908          1592487081724 behaviour
(_unit VHDL (control 0 5 (behaviour 0 18 ))
	(_version v80)
	(_time 1592487081725 2020.06.18 18:01:21)
	(_source (\./src/ControlUnit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 71742770262670662776632b767722777277277724)
	(_entity
		(_time 1592483753875)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal states 0 19 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 (_to (i 0)(i 7)))))
		(_signal (_internal pr_state states 0 20 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias OP ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_architecture (6(d_5_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RX ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_architecture (6(d_3_2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RY ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_architecture (6(d_1_0)))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_target(21))(_sensitivity(0)(1)(22))(_dssslsensitivity 1))))
			(line__47(_architecture 1 0 47 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(22))(_sensitivity(21))(_read(2)(3)(4)(5)(23)(24)(25)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behaviour 3 -1
	)
)
I 000050 55 2838          1592487273453 behaviour
(_unit VHDL (rom 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592487273454 2020.06.18 18:04:33)
	(_source (\./src/ROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 67623767363067706762213d626065613161336065)
	(_entity
		(_time 1592487273447)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \6\ (_entity ((i 6)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal MyMem 0 18 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal Mem MyMem 0 19 (_architecture (_uni ))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_target(2(0))))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_target(2(1))))))
			(line__24(_architecture 2 0 24 (_assignment (_simple)(_target(2(2))))))
			(line__25(_architecture 3 0 25 (_assignment (_simple)(_target(2(3))))))
			(line__26(_architecture 4 0 26 (_assignment (_simple)(_target(2(4))))))
			(line__27(_architecture 5 0 27 (_assignment (_simple)(_target(2(5))))))
			(line__28(_architecture 6 0 28 (_assignment (_simple)(_target(2(6))))))
			(line__29(_architecture 7 0 29 (_assignment (_simple)(_target(2(7))))))
			(line__30(_architecture 8 0 30 (_assignment (_simple)(_target(2(8))))))
			(line__31(_architecture 9 0 31 (_assignment (_simple)(_target(2(9))))))
			(line__32(_architecture 10 0 32 (_assignment (_simple)(_target(2(10))))))
			(line__34(_architecture 11 0 34 (_assignment (_simple)(_target(1))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 771 )
		(33686018 514 )
		(50463234 771 )
		(33751554 515 )
		(33751554 771 )
		(33686018 515 )
		(33686274 770 )
		(50463235 515 )
		(50463491 514 )
		(50463234 515 )
	)
	(_model . behaviour 16 -1
	)
)
I 000050 55 19093         1592487295146 behaviour
(_unit VHDL (processor 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592487295147 2020.06.18 18:04:55)
	(_source (\./src/PROCESSOR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1f101f194b481d094f4a0a444d181c1949181d181f)
	(_entity
		(_time 1592483963464)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Reg
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_entity (_in ))))
				(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_entity (_out ))))
			)
		)
		(PC
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_entity (_out ))))
			)
		)
		(IR
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 79 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_entity (_out ))))
			)
		)
		(ROM
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 91 (_entity -1 ((i 6)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 92 (_entity -1 ((i 6)))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_entity (_inout ))))
			)
		)
		(MUX41
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 ((i 6)))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~__1 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~__1 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~__2 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~__2 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~~__3 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal I3 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~~__3 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 120 (_entity (_out ))))
			)
		)
		(MUX21
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 126 (_entity -1 ((i 6)))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320~__4 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320~__4 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 131 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 6)))))
				(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312~__5 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312~__5 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
				(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 108 (_entity (_out ))))
			)
		)
		(Control
			(_object
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 137 (_entity -1 ((i 6)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1324 0 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
				(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1324 0 142 (_entity (_in ))))
				(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
			)
		)
	)
	(_instantiation REG1 0 150 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 20))
		)
		(_port
			((CLK)(clk))
			((LD)(ld0))
			((RIN)(BUS_DATA))
			((ZR)(zr0))
			((ROUT)(ROUT0))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 21))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG2 0 154 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 22))
		)
		(_port
			((CLK)(clk))
			((LD)(ld1))
			((RIN)(BUS_DATA))
			((ZR)(zr1))
			((ROUT)(ROUT1))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 23))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG3 0 158 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 24))
		)
		(_port
			((CLK)(clk))
			((LD)(ld2))
			((RIN)(BUS_DATA))
			((ZR)(zr2))
			((ROUT)(ROUT2))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 25))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG4 0 162 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 26))
		)
		(_port
			((CLK)(clk))
			((LD)(ld3))
			((RIN)(BUS_DATA))
			((ZR)(zr3))
			((ROUT)(ROUT3))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 27))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation PCUNIT 0 166 (_component PC )
		(_generic
			((REG_DATA_WIDTH)(_code 28))
		)
		(_port
			((CLK)(clk))
			((LD)(ldpc))
			((INC)(inc))
			((CLR)(rst))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTPC))
		)
		(_use (_entity . PC)
			(_generic
				((REG_DATA_WIDTH)(_code 29))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation IRUNIT 0 170 (_component IR )
		(_generic
			((REG_DATA_WIDTH)(_code 30))
		)
		(_port
			((CLK)(clk))
			((LD)(ldir))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTIR))
		)
		(_use (_entity . IR)
			(_generic
				((REG_DATA_WIDTH)(_code 31))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation ROMUNIT 0 174 (_component ROM )
		(_generic
			((DATA_WIDTH)(_code 32))
			((ADDR_WIDTH)(_code 33))
		)
		(_port
			((Addr)(ROUTPC))
			((Data)(MData))
		)
		(_use (_entity . ROM)
			(_generic
				((DATA_WIDTH)(_code 34))
				((ADDR_WIDTH)(_code 35))
			)
			(_port
				((Addr)(Addr))
				((Data)(Data))
			)
		)
	)
	(_instantiation MUX0 0 178 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 36))
		)
		(_port
			((S1)(s01))
			((S0)(s00))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX0_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 37))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUX1 0 182 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 38))
		)
		(_port
			((S1)(s11))
			((S0)(s10))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX1_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 39))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUXBUS 0 186 (_component MUX21 )
		(_generic
			((REG_DATA_WIDTH)(_code 40))
		)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((MUXOUT)(BUS_DATA))
		)
		(_use (_entity . MUX21)
			(_generic
				((REG_DATA_WIDTH)(_code 41))
			)
			(_port
				((S)(S))
				((I0)(I0))
				((I1)(I1))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation ALUUNIT 0 190 (_component ALU )
		(_generic
			((REG_DATA_WIDTH)(_code 42))
		)
		(_port
			((CMD)(cmd))
			((I0)(MUX0_DATA))
			((I1)(MUX1_DATA))
			((Result)(ALURes))
		)
		(_use (_entity . ALU)
			(_generic
				((REG_DATA_WIDTH)(_code 43))
			)
			(_port
				((CMD)(CMD))
				((I0)(I0))
				((I1)(I1))
				((Result)(Result))
			)
		)
	)
	(_instantiation CONTROLLER 0 194 (_component Control )
		(_generic
			((IR_DATA_WIDTH)(_code 44))
		)
		(_port
			((clock)(clk))
			((reset)(ControlRST))
			((ZR0)(zr0))
			((ZR1)(zr1))
			((ZR2)(zr2))
			((ZR3)(zr3))
			((CROUTIR)(ROUTIR))
			((LD0)(ld0))
			((LD1)(ld1))
			((LD2)(ld2))
			((LD3)(ld3))
			((LDPC)(ldpc))
			((LDIR)(ldir))
			((S00)(s00))
			((S01)(s01))
			((S10)(s10))
			((S11)(s11))
			((BUS_Sel)(bus_sel))
			((CMD)(cmd))
			((INC)(inc))
			((RST)(rst))
		)
		(_use (_entity . Control)
			(_generic
				((IR_DATA_WIDTH)(_code 45))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((ZR0)(ZR0))
				((ZR1)(ZR1))
				((ZR2)(ZR2))
				((ZR3)(ZR3))
				((CROUTIR)(CROUTIR))
				((LD0)(LD0))
				((LD1)(LD1))
				((LD2)(LD2))
				((LD3)(LD3))
				((LDPC)(LDPC))
				((LDIR)(LDIR))
				((S00)(S00))
				((S01)(S01))
				((S10)(S10))
				((S11)(S11))
				((BUS_Sel)(BUS_Sel))
				((CMD)(CMD))
				((INC)(INC))
				((RST)(RST))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \6\ (_entity ((i 6)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 9 \6\ (_entity ((i 6)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_signal (_internal ld0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ld1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal ld2 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal ld3 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal ldpc ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal ldir ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal s00 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal s01 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal s10 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal s11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal cmd ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal inc ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal zr0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal zr1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal zr2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal zr3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 46 )(i 0))))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 47 )(i 0))))))
		(_signal (_internal ROUTPC ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 48 )(i 0))))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal BUS_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal MUX0_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal MUX1_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 49 -1
	)
)
I 000056 55 2153          1592487295752 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 7 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1592487295753 2020.06.18 18:04:55)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 808f828f82d78296808495dbd2878386d6878285d6)
	(_entity
		(_time 1592484179788)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(PROCESSOR
			(_object
				(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 6)))))
				(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 6)))))
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 6)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component PROCESSOR )
		(_generic
			((PC_DATA_WIDTH)(_code 0))
			((REGISTER_DATA_WIDTH)(_code 1))
			((IR_DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((ControlRST)(ControlRST))
		)
		(_use (_entity . PROCESSOR)
			(_generic
				((PC_DATA_WIDTH)(_code 3))
				((REGISTER_DATA_WIDTH)(_code 4))
				((IR_DATA_WIDTH)(_code 5))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \6\ (_entity ((i 6)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 12 \6\ (_entity ((i 6)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 53 (processor_tb))
	(_version v80)
	(_time 1592487295756 2020.06.18 18:04:55)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 808f868e85d6d797848192dad486d58683868885d6)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . PROCESSOR behaviour
			)
		)
	)
)
I 000050 55 3908          1592487559728 behaviour
(_unit VHDL (control 0 5 (behaviour 0 18 ))
	(_version v80)
	(_time 1592487559729 2020.06.18 18:09:19)
	(_source (\./src/ControlUnit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a1afabf6f6f6a0b6f7f3b3fba6a7f2a7a2a7f7a7f4)
	(_entity
		(_time 1592483753875)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal states 0 19 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 (_to (i 0)(i 7)))))
		(_signal (_internal pr_state states 0 20 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias OP ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_architecture (6(d_5_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RX ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_architecture (6(d_3_2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RY ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_architecture (6(d_1_0)))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_target(21))(_sensitivity(0)(1)(22))(_dssslsensitivity 1))))
			(line__47(_architecture 1 0 47 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(22))(_sensitivity(21))(_read(2)(3)(4)(5)(23)(24)(25)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behaviour 3 -1
	)
)
I 000050 55 3908          1592488681649 behaviour
(_unit VHDL (control 0 5 (behaviour 0 18 ))
	(_version v80)
	(_time 1592488681650 2020.06.18 18:28:01)
	(_source (\./src/ControlUnit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 237428277674223475713179242570252025752576)
	(_entity
		(_time 1592483753875)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal states 0 19 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 (_to (i 0)(i 7)))))
		(_signal (_internal pr_state states 0 20 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias OP ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_architecture (6(d_5_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RX ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_architecture (6(d_3_2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RY ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_architecture (6(d_1_0)))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_target(21))(_sensitivity(0)(1)(22))(_dssslsensitivity 1))))
			(line__47(_architecture 1 0 47 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(22))(_sensitivity(21)(23)(24)(25))(_read(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behaviour 3 -1
	)
)
I 000050 55 3908          1592488682973 behaviour
(_unit VHDL (control 0 5 (behaviour 0 18 ))
	(_version v80)
	(_time 1592488682974 2020.06.18 18:28:02)
	(_source (\./src/ControlUnit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 530404500604524405014109545500555055055506)
	(_entity
		(_time 1592483753875)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal states 0 19 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 (_to (i 0)(i 7)))))
		(_signal (_internal pr_state states 0 20 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias OP ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_architecture (6(d_5_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RX ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_architecture (6(d_3_2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RY ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_architecture (6(d_1_0)))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_target(21))(_sensitivity(0)(1)(22))(_dssslsensitivity 1))))
			(line__47(_architecture 1 0 47 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(22))(_sensitivity(21)(23)(24)(25))(_read(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behaviour 3 -1
	)
)
I 000050 55 3908          1592488877107 behaviour
(_unit VHDL (control 0 5 (behaviour 0 18 ))
	(_version v80)
	(_time 1592488877108 2020.06.18 18:31:17)
	(_source (\./src/ControlUnit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a0f7a0f7f6f7a1b7f6f1b2faa7a6f3a6a3a6f6a6f5)
	(_entity
		(_time 1592483753875)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal states 0 19 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 (_to (i 0)(i 7)))))
		(_signal (_internal pr_state states 0 20 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias OP ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_architecture (6(d_5_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RX ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_architecture (6(d_3_2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RY ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_architecture (6(d_1_0)))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_target(21))(_sensitivity(0)(1)(22))(_dssslsensitivity 1))))
			(line__47(_architecture 1 0 47 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(22))(_sensitivity(21)(23)(24)(25))(_read(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behaviour 3 -1
	)
)
I 000050 55 19093         1592517964746 behaviour
(_unit VHDL (processor 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592517964747 2020.06.19 02:36:04)
	(_source (\./src/PROCESSOR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 151a1413124217034540004e471216134312171215)
	(_entity
		(_time 1592483963464)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Reg
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_entity (_in ))))
				(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_entity (_out ))))
			)
		)
		(PC
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_entity (_out ))))
			)
		)
		(IR
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 79 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_entity (_out ))))
			)
		)
		(ROM
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 91 (_entity -1 ((i 6)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 92 (_entity -1 ((i 6)))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_entity (_inout ))))
			)
		)
		(MUX41
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 ((i 6)))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~__1 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~__1 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~__2 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~__2 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~~__3 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal I3 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~~__3 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 120 (_entity (_out ))))
			)
		)
		(MUX21
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 126 (_entity -1 ((i 6)))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320~__4 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320~__4 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 131 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 6)))))
				(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312~__5 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312~__5 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
				(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 108 (_entity (_out ))))
			)
		)
		(Control
			(_object
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 137 (_entity -1 ((i 6)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1324 0 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
				(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1324 0 142 (_entity (_in ))))
				(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
			)
		)
	)
	(_instantiation REG1 0 150 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 20))
		)
		(_port
			((CLK)(clk))
			((LD)(ld0))
			((RIN)(BUS_DATA))
			((ZR)(zr0))
			((ROUT)(ROUT0))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 21))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG2 0 154 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 22))
		)
		(_port
			((CLK)(clk))
			((LD)(ld1))
			((RIN)(BUS_DATA))
			((ZR)(zr1))
			((ROUT)(ROUT1))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 23))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG3 0 158 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 24))
		)
		(_port
			((CLK)(clk))
			((LD)(ld2))
			((RIN)(BUS_DATA))
			((ZR)(zr2))
			((ROUT)(ROUT2))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 25))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG4 0 162 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 26))
		)
		(_port
			((CLK)(clk))
			((LD)(ld3))
			((RIN)(BUS_DATA))
			((ZR)(zr3))
			((ROUT)(ROUT3))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 27))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation PCUNIT 0 166 (_component PC )
		(_generic
			((REG_DATA_WIDTH)(_code 28))
		)
		(_port
			((CLK)(clk))
			((LD)(ldpc))
			((INC)(inc))
			((CLR)(rst))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTPC))
		)
		(_use (_entity . PC)
			(_generic
				((REG_DATA_WIDTH)(_code 29))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation IRUNIT 0 170 (_component IR )
		(_generic
			((REG_DATA_WIDTH)(_code 30))
		)
		(_port
			((CLK)(clk))
			((LD)(ldir))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTIR))
		)
		(_use (_entity . IR)
			(_generic
				((REG_DATA_WIDTH)(_code 31))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation ROMUNIT 0 174 (_component ROM )
		(_generic
			((DATA_WIDTH)(_code 32))
			((ADDR_WIDTH)(_code 33))
		)
		(_port
			((Addr)(ROUTPC))
			((Data)(MData))
		)
		(_use (_entity . ROM)
			(_generic
				((DATA_WIDTH)(_code 34))
				((ADDR_WIDTH)(_code 35))
			)
			(_port
				((Addr)(Addr))
				((Data)(Data))
			)
		)
	)
	(_instantiation MUX0 0 178 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 36))
		)
		(_port
			((S1)(s01))
			((S0)(s00))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX0_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 37))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUX1 0 182 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 38))
		)
		(_port
			((S1)(s11))
			((S0)(s10))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX1_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 39))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUXBUS 0 186 (_component MUX21 )
		(_generic
			((REG_DATA_WIDTH)(_code 40))
		)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((MUXOUT)(BUS_DATA))
		)
		(_use (_entity . MUX21)
			(_generic
				((REG_DATA_WIDTH)(_code 41))
			)
			(_port
				((S)(S))
				((I0)(I0))
				((I1)(I1))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation ALUUNIT 0 190 (_component ALU )
		(_generic
			((REG_DATA_WIDTH)(_code 42))
		)
		(_port
			((CMD)(cmd))
			((I0)(MUX0_DATA))
			((I1)(MUX1_DATA))
			((Result)(ALURes))
		)
		(_use (_entity . ALU)
			(_generic
				((REG_DATA_WIDTH)(_code 43))
			)
			(_port
				((CMD)(CMD))
				((I0)(I0))
				((I1)(I1))
				((Result)(Result))
			)
		)
	)
	(_instantiation CONTROLLER 0 194 (_component Control )
		(_generic
			((IR_DATA_WIDTH)(_code 44))
		)
		(_port
			((clock)(clk))
			((reset)(ControlRST))
			((ZR0)(zr0))
			((ZR1)(zr1))
			((ZR2)(zr2))
			((ZR3)(zr3))
			((CROUTIR)(ROUTIR))
			((LD0)(ld0))
			((LD1)(ld1))
			((LD2)(ld2))
			((LD3)(ld3))
			((LDPC)(ldpc))
			((LDIR)(ldir))
			((S00)(s00))
			((S01)(s01))
			((S10)(s10))
			((S11)(s11))
			((BUS_Sel)(bus_sel))
			((CMD)(cmd))
			((INC)(inc))
			((RST)(rst))
		)
		(_use (_entity . Control)
			(_generic
				((IR_DATA_WIDTH)(_code 45))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((ZR0)(ZR0))
				((ZR1)(ZR1))
				((ZR2)(ZR2))
				((ZR3)(ZR3))
				((CROUTIR)(CROUTIR))
				((LD0)(LD0))
				((LD1)(LD1))
				((LD2)(LD2))
				((LD3)(LD3))
				((LDPC)(LDPC))
				((LDIR)(LDIR))
				((S00)(S00))
				((S01)(S01))
				((S10)(S10))
				((S11)(S11))
				((BUS_Sel)(BUS_Sel))
				((CMD)(CMD))
				((INC)(INC))
				((RST)(RST))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \6\ (_entity ((i 6)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 9 \6\ (_entity ((i 6)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_signal (_internal ld0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ld1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal ld2 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal ld3 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal ldpc ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal ldir ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal s00 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal s01 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal s10 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal s11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal cmd ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal inc ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal zr0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal zr1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal zr2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal zr3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 46 )(i 0))))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 47 )(i 0))))))
		(_signal (_internal ROUTPC ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 48 )(i 0))))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal BUS_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal MUX0_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal MUX1_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 49 -1
	)
)
I 000056 55 2153          1592517965367 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 7 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1592517965368 2020.06.19 02:36:05)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 8689858982d18490868293ddd4818580d0818483d0)
	(_entity
		(_time 1592484179788)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(PROCESSOR
			(_object
				(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 6)))))
				(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 6)))))
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 6)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component PROCESSOR )
		(_generic
			((PC_DATA_WIDTH)(_code 0))
			((REGISTER_DATA_WIDTH)(_code 1))
			((IR_DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((ControlRST)(ControlRST))
		)
		(_use (_entity . PROCESSOR)
			(_generic
				((PC_DATA_WIDTH)(_code 3))
				((REGISTER_DATA_WIDTH)(_code 4))
				((IR_DATA_WIDTH)(_code 5))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \6\ (_entity ((i 6)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 12 \6\ (_entity ((i 6)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 53 (processor_tb))
	(_version v80)
	(_time 1592517965379 2020.06.19 02:36:05)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 959a929a95c3c282919487cfc193c09396939d90c3)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . PROCESSOR behaviour
			)
		)
	)
)
I 000050 55 19093         1592517984319 behaviour
(_unit VHDL (processor 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592517984320 2020.06.19 02:36:24)
	(_source (\./src/PROCESSOR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8fdbdb80dbd88d99dfda9ad4dd888c89d9888d888f)
	(_entity
		(_time 1592483963464)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Reg
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_entity (_in ))))
				(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_entity (_out ))))
			)
		)
		(PC
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_entity (_out ))))
			)
		)
		(IR
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 79 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_entity (_out ))))
			)
		)
		(ROM
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 91 (_entity -1 ((i 6)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 92 (_entity -1 ((i 6)))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_entity (_inout ))))
			)
		)
		(MUX41
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 ((i 6)))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~__1 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~__1 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~__2 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~__2 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~~__3 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal I3 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~~__3 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 120 (_entity (_out ))))
			)
		)
		(MUX21
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 126 (_entity -1 ((i 6)))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320~__4 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320~__4 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 131 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 6)))))
				(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312~__5 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312~__5 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
				(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 108 (_entity (_out ))))
			)
		)
		(Control
			(_object
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 137 (_entity -1 ((i 6)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1324 0 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
				(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1324 0 142 (_entity (_in ))))
				(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
			)
		)
	)
	(_instantiation REG1 0 150 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 20))
		)
		(_port
			((CLK)(clk))
			((LD)(ld0))
			((RIN)(BUS_DATA))
			((ZR)(zr0))
			((ROUT)(ROUT0))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 21))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG2 0 154 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 22))
		)
		(_port
			((CLK)(clk))
			((LD)(ld1))
			((RIN)(BUS_DATA))
			((ZR)(zr1))
			((ROUT)(ROUT1))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 23))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG3 0 158 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 24))
		)
		(_port
			((CLK)(clk))
			((LD)(ld2))
			((RIN)(BUS_DATA))
			((ZR)(zr2))
			((ROUT)(ROUT2))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 25))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG4 0 162 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 26))
		)
		(_port
			((CLK)(clk))
			((LD)(ld3))
			((RIN)(BUS_DATA))
			((ZR)(zr3))
			((ROUT)(ROUT3))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 27))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation PCUNIT 0 166 (_component PC )
		(_generic
			((REG_DATA_WIDTH)(_code 28))
		)
		(_port
			((CLK)(clk))
			((LD)(ldpc))
			((INC)(inc))
			((CLR)(rst))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTPC))
		)
		(_use (_entity . PC)
			(_generic
				((REG_DATA_WIDTH)(_code 29))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation IRUNIT 0 170 (_component IR )
		(_generic
			((REG_DATA_WIDTH)(_code 30))
		)
		(_port
			((CLK)(clk))
			((LD)(ldir))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTIR))
		)
		(_use (_entity . IR)
			(_generic
				((REG_DATA_WIDTH)(_code 31))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation ROMUNIT 0 174 (_component ROM )
		(_generic
			((DATA_WIDTH)(_code 32))
			((ADDR_WIDTH)(_code 33))
		)
		(_port
			((Addr)(ROUTPC))
			((Data)(MData))
		)
		(_use (_entity . ROM)
			(_generic
				((DATA_WIDTH)(_code 34))
				((ADDR_WIDTH)(_code 35))
			)
			(_port
				((Addr)(Addr))
				((Data)(Data))
			)
		)
	)
	(_instantiation MUX0 0 178 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 36))
		)
		(_port
			((S1)(s01))
			((S0)(s00))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX0_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 37))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUX1 0 182 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 38))
		)
		(_port
			((S1)(s11))
			((S0)(s10))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX1_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 39))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUXBUS 0 186 (_component MUX21 )
		(_generic
			((REG_DATA_WIDTH)(_code 40))
		)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((MUXOUT)(BUS_DATA))
		)
		(_use (_entity . MUX21)
			(_generic
				((REG_DATA_WIDTH)(_code 41))
			)
			(_port
				((S)(S))
				((I0)(I0))
				((I1)(I1))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation ALUUNIT 0 190 (_component ALU )
		(_generic
			((REG_DATA_WIDTH)(_code 42))
		)
		(_port
			((CMD)(cmd))
			((I0)(MUX0_DATA))
			((I1)(MUX1_DATA))
			((Result)(ALURes))
		)
		(_use (_entity . ALU)
			(_generic
				((REG_DATA_WIDTH)(_code 43))
			)
			(_port
				((CMD)(CMD))
				((I0)(I0))
				((I1)(I1))
				((Result)(Result))
			)
		)
	)
	(_instantiation CONTROLLER 0 194 (_component Control )
		(_generic
			((IR_DATA_WIDTH)(_code 44))
		)
		(_port
			((clock)(clk))
			((reset)(ControlRST))
			((ZR0)(zr0))
			((ZR1)(zr1))
			((ZR2)(zr2))
			((ZR3)(zr3))
			((CROUTIR)(ROUTIR))
			((LD0)(ld0))
			((LD1)(ld1))
			((LD2)(ld2))
			((LD3)(ld3))
			((LDPC)(ldpc))
			((LDIR)(ldir))
			((S00)(s00))
			((S01)(s01))
			((S10)(s10))
			((S11)(s11))
			((BUS_Sel)(bus_sel))
			((CMD)(cmd))
			((INC)(inc))
			((RST)(rst))
		)
		(_use (_entity . Control)
			(_generic
				((IR_DATA_WIDTH)(_code 45))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((ZR0)(ZR0))
				((ZR1)(ZR1))
				((ZR2)(ZR2))
				((ZR3)(ZR3))
				((CROUTIR)(CROUTIR))
				((LD0)(LD0))
				((LD1)(LD1))
				((LD2)(LD2))
				((LD3)(LD3))
				((LDPC)(LDPC))
				((LDIR)(LDIR))
				((S00)(S00))
				((S01)(S01))
				((S10)(S10))
				((S11)(S11))
				((BUS_Sel)(BUS_Sel))
				((CMD)(CMD))
				((INC)(INC))
				((RST)(RST))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \6\ (_entity ((i 6)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 9 \6\ (_entity ((i 6)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_signal (_internal ld0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ld1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal ld2 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal ld3 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal ldpc ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal ldir ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal s00 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal s01 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal s10 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal s11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal cmd ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal inc ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal zr0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal zr1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal zr2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal zr3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 46 )(i 0))))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 47 )(i 0))))))
		(_signal (_internal ROUTPC ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 48 )(i 0))))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal BUS_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal MUX0_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal MUX1_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 49 -1
	)
)
I 000056 55 2153          1592517984912 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 7 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1592517984913 2020.06.19 02:36:24)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code e0b4b6b2e2b7e2f6e0e4f5bbb2e7e3e6b6e7e2e5b6)
	(_entity
		(_time 1592484179788)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(PROCESSOR
			(_object
				(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 6)))))
				(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 6)))))
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 6)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component PROCESSOR )
		(_generic
			((PC_DATA_WIDTH)(_code 0))
			((REGISTER_DATA_WIDTH)(_code 1))
			((IR_DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((ControlRST)(ControlRST))
		)
		(_use (_entity . PROCESSOR)
			(_generic
				((PC_DATA_WIDTH)(_code 3))
				((REGISTER_DATA_WIDTH)(_code 4))
				((IR_DATA_WIDTH)(_code 5))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \6\ (_entity ((i 6)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 12 \6\ (_entity ((i 6)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 53 (processor_tb))
	(_version v80)
	(_time 1592517984916 2020.06.19 02:36:24)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code e0b4b2b3e5b6b7f7e4e1f2bab4e6b5e6e3e6e8e5b6)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . PROCESSOR behaviour
			)
		)
	)
)
I 000050 55 2248          1592519207505 behaviour
(_unit VHDL (pc 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592519207506 2020.06.19 02:56:47)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a2a2a5f5a3f4f6b4a3a3b2f8f0a5a2a4a1a5a2a4a1)
	(_entity
		(_time 1592485078647)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in (_code 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 5)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_target(5)(7))(_sensitivity(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 6 -1
	)
)
I 000050 55 3908          1592519216013 behaviour
(_unit VHDL (control 0 5 (behaviour 0 18 ))
	(_version v80)
	(_time 1592519216014 2020.06.19 02:56:56)
	(_source (\./src/ControlUnit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d6d9dd848681d7c18087c48cd1d085d0d5d080d083)
	(_entity
		(_time 1592483753875)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal states 0 19 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 (_to (i 0)(i 7)))))
		(_signal (_internal pr_state states 0 20 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias OP ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_architecture (6(d_5_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RX ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_architecture (6(d_3_2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RY ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_architecture (6(d_1_0)))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_target(21))(_sensitivity(0)(1)(22))(_dssslsensitivity 1))))
			(line__47(_architecture 1 0 47 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(22))(_sensitivity(21)(23)(24)(25))(_read(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behaviour 3 -1
	)
)
I 000050 55 2063          1592519218737 behaviour
(_unit VHDL (reg 0 5 (behaviour 0 18 ))
	(_version v80)
	(_time 1592519218738 2020.06.19 02:56:58)
	(_source (\./src/Register.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 85d3848b85d2d692858490dfd38287838083828287)
	(_entity
		(_time 1592400071470)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni (_code 5)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 20 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_target(4)(6))(_sensitivity(0)(1)(2)(6))(_dssslsensitivity 1))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behaviour 6 -1
	)
)
I 000050 55 2257          1592519580965 behaviour
(_unit VHDL (pc 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592519580966 2020.06.19 03:03:00)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6f6a3e6f3a393b796e6e7f353d686f696c686f696c)
	(_entity
		(_time 1592485078647)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in (_code 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 5)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni (_code 6)))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_target(5)(7))(_sensitivity(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 7 -1
	)
)
I 000050 55 3908          1592520826201 behaviour
(_unit VHDL (control 0 5 (behaviour 0 18 ))
	(_version v80)
	(_time 1592520826202 2020.06.19 03:23:46)
	(_source (\./src/ControlUnit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f3a3a2a3a6a4f2e4a2a6e1a9f4f5a0f5f0f5a5f5a6)
	(_entity
		(_time 1592483753875)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal states 0 19 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 (_to (i 0)(i 7)))))
		(_signal (_internal pr_state states 0 20 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias OP ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_architecture (6(d_5_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RX ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_architecture (6(d_3_2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RY ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_architecture (6(d_1_0)))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_target(21))(_sensitivity(0)(1)(22))(_dssslsensitivity 1))))
			(line__47(_architecture 1 0 47 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(22))(_sensitivity(21)(23)(24)(25))(_read(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behaviour 3 -1
	)
)
I 000050 55 19093         1592520841336 behaviour
(_unit VHDL (processor 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592520841337 2020.06.19 03:24:01)
	(_source (\./src/PROCESSOR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 181c1f1e124f1a0e484d0d434a1f1b1e4e1f1a1f18)
	(_entity
		(_time 1592483963464)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Reg
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_entity (_in ))))
				(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_entity (_out ))))
			)
		)
		(PC
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_entity (_out ))))
			)
		)
		(IR
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 79 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_entity (_out ))))
			)
		)
		(ROM
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 91 (_entity -1 ((i 6)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 92 (_entity -1 ((i 6)))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_entity (_inout ))))
			)
		)
		(MUX41
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 ((i 6)))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~__1 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~__1 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~__2 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~__2 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~~__3 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal I3 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~~__3 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 120 (_entity (_out ))))
			)
		)
		(MUX21
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 126 (_entity -1 ((i 6)))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320~__4 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320~__4 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 131 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 6)))))
				(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312~__5 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312~__5 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
				(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 108 (_entity (_out ))))
			)
		)
		(Control
			(_object
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 137 (_entity -1 ((i 6)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1324 0 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
				(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1324 0 142 (_entity (_in ))))
				(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
			)
		)
	)
	(_instantiation REG1 0 150 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 20))
		)
		(_port
			((CLK)(clk))
			((LD)(ld0))
			((RIN)(BUS_DATA))
			((ZR)(zr0))
			((ROUT)(ROUT0))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 21))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG2 0 154 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 22))
		)
		(_port
			((CLK)(clk))
			((LD)(ld1))
			((RIN)(BUS_DATA))
			((ZR)(zr1))
			((ROUT)(ROUT1))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 23))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG3 0 158 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 24))
		)
		(_port
			((CLK)(clk))
			((LD)(ld2))
			((RIN)(BUS_DATA))
			((ZR)(zr2))
			((ROUT)(ROUT2))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 25))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG4 0 162 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 26))
		)
		(_port
			((CLK)(clk))
			((LD)(ld3))
			((RIN)(BUS_DATA))
			((ZR)(zr3))
			((ROUT)(ROUT3))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 27))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation PCUNIT 0 166 (_component PC )
		(_generic
			((REG_DATA_WIDTH)(_code 28))
		)
		(_port
			((CLK)(clk))
			((LD)(ldpc))
			((INC)(inc))
			((CLR)(rst))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTPC))
		)
		(_use (_entity . PC)
			(_generic
				((REG_DATA_WIDTH)(_code 29))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation IRUNIT 0 170 (_component IR )
		(_generic
			((REG_DATA_WIDTH)(_code 30))
		)
		(_port
			((CLK)(clk))
			((LD)(ldir))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTIR))
		)
		(_use (_entity . IR)
			(_generic
				((REG_DATA_WIDTH)(_code 31))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation ROMUNIT 0 174 (_component ROM )
		(_generic
			((DATA_WIDTH)(_code 32))
			((ADDR_WIDTH)(_code 33))
		)
		(_port
			((Addr)(ROUTPC))
			((Data)(MData))
		)
		(_use (_entity . ROM)
			(_generic
				((DATA_WIDTH)(_code 34))
				((ADDR_WIDTH)(_code 35))
			)
			(_port
				((Addr)(Addr))
				((Data)(Data))
			)
		)
	)
	(_instantiation MUX0 0 178 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 36))
		)
		(_port
			((S1)(s01))
			((S0)(s00))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX0_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 37))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUX1 0 182 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 38))
		)
		(_port
			((S1)(s11))
			((S0)(s10))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX1_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 39))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUXBUS 0 186 (_component MUX21 )
		(_generic
			((REG_DATA_WIDTH)(_code 40))
		)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((MUXOUT)(BUS_DATA))
		)
		(_use (_entity . MUX21)
			(_generic
				((REG_DATA_WIDTH)(_code 41))
			)
			(_port
				((S)(S))
				((I0)(I0))
				((I1)(I1))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation ALUUNIT 0 190 (_component ALU )
		(_generic
			((REG_DATA_WIDTH)(_code 42))
		)
		(_port
			((CMD)(cmd))
			((I0)(MUX0_DATA))
			((I1)(MUX1_DATA))
			((Result)(ALURes))
		)
		(_use (_entity . ALU)
			(_generic
				((REG_DATA_WIDTH)(_code 43))
			)
			(_port
				((CMD)(CMD))
				((I0)(I0))
				((I1)(I1))
				((Result)(Result))
			)
		)
	)
	(_instantiation CONTROLLER 0 194 (_component Control )
		(_generic
			((IR_DATA_WIDTH)(_code 44))
		)
		(_port
			((clock)(clk))
			((reset)(ControlRST))
			((ZR0)(zr0))
			((ZR1)(zr1))
			((ZR2)(zr2))
			((ZR3)(zr3))
			((CROUTIR)(ROUTIR))
			((LD0)(ld0))
			((LD1)(ld1))
			((LD2)(ld2))
			((LD3)(ld3))
			((LDPC)(ldpc))
			((LDIR)(ldir))
			((S00)(s00))
			((S01)(s01))
			((S10)(s10))
			((S11)(s11))
			((BUS_Sel)(bus_sel))
			((CMD)(cmd))
			((INC)(inc))
			((RST)(rst))
		)
		(_use (_entity . Control)
			(_generic
				((IR_DATA_WIDTH)(_code 45))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((ZR0)(ZR0))
				((ZR1)(ZR1))
				((ZR2)(ZR2))
				((ZR3)(ZR3))
				((CROUTIR)(CROUTIR))
				((LD0)(LD0))
				((LD1)(LD1))
				((LD2)(LD2))
				((LD3)(LD3))
				((LDPC)(LDPC))
				((LDIR)(LDIR))
				((S00)(S00))
				((S01)(S01))
				((S10)(S10))
				((S11)(S11))
				((BUS_Sel)(BUS_Sel))
				((CMD)(CMD))
				((INC)(INC))
				((RST)(RST))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \6\ (_entity ((i 6)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 9 \6\ (_entity ((i 6)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_signal (_internal ld0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ld1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal ld2 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal ld3 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal ldpc ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal ldir ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal s00 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal s01 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal s10 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal s11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal cmd ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal inc ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal zr0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal zr1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal zr2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal zr3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 46 )(i 0))))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 47 )(i 0))))))
		(_signal (_internal ROUTPC ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 48 )(i 0))))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal BUS_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal MUX0_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal MUX1_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 49 -1
	)
)
I 000056 55 2153          1592520842036 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 7 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1592520842037 2020.06.19 03:24:02)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code d7d3de84d280d5c1d7d3c28c85d0d4d181d0d5d281)
	(_entity
		(_time 1592484179788)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(PROCESSOR
			(_object
				(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 6)))))
				(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 6)))))
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 6)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component PROCESSOR )
		(_generic
			((PC_DATA_WIDTH)(_code 0))
			((REGISTER_DATA_WIDTH)(_code 1))
			((IR_DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((ControlRST)(ControlRST))
		)
		(_use (_entity . PROCESSOR)
			(_generic
				((PC_DATA_WIDTH)(_code 3))
				((REGISTER_DATA_WIDTH)(_code 4))
				((IR_DATA_WIDTH)(_code 5))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \6\ (_entity ((i 6)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 12 \6\ (_entity ((i 6)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 53 (processor_tb))
	(_version v80)
	(_time 1592520842050 2020.06.19 03:24:02)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code e6e2ebb5e5b0b1f1e2e7f4bcb2e0b3e0e5e0eee3b0)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . PROCESSOR behaviour
			)
		)
	)
)
I 000050 55 2266          1592521018012 behaviour
(_unit VHDL (pc 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592521018013 2020.06.19 03:26:58)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 37653e32336163213636276d653037313430373134)
	(_entity
		(_time 1592521018006)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in (_code 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out (_code 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 6)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni (_code 7)))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_target(5)(7))(_sensitivity(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 8 -1
	)
)
I 000050 55 19093         1592521030814 behaviour
(_unit VHDL (processor 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592521030815 2020.06.19 03:27:10)
	(_source (\./src/PROCESSOR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 44421647421346521411511f164347421243464344)
	(_entity
		(_time 1592483963464)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Reg
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_entity (_in ))))
				(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_entity (_out ))))
			)
		)
		(PC
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_entity (_out ))))
			)
		)
		(IR
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 79 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_entity (_out ))))
			)
		)
		(ROM
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 91 (_entity -1 ((i 6)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 92 (_entity -1 ((i 6)))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_entity (_inout ))))
			)
		)
		(MUX41
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 ((i 6)))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~__1 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~__1 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~__2 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~__2 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~~__3 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal I3 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~~__3 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 120 (_entity (_out ))))
			)
		)
		(MUX21
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 126 (_entity -1 ((i 6)))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320~__4 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320~__4 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 131 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 6)))))
				(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312~__5 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312~__5 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
				(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 108 (_entity (_out ))))
			)
		)
		(Control
			(_object
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 137 (_entity -1 ((i 6)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1324 0 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
				(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1324 0 142 (_entity (_in ))))
				(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
			)
		)
	)
	(_instantiation REG1 0 150 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 20))
		)
		(_port
			((CLK)(clk))
			((LD)(ld0))
			((RIN)(BUS_DATA))
			((ZR)(zr0))
			((ROUT)(ROUT0))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 21))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG2 0 154 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 22))
		)
		(_port
			((CLK)(clk))
			((LD)(ld1))
			((RIN)(BUS_DATA))
			((ZR)(zr1))
			((ROUT)(ROUT1))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 23))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG3 0 158 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 24))
		)
		(_port
			((CLK)(clk))
			((LD)(ld2))
			((RIN)(BUS_DATA))
			((ZR)(zr2))
			((ROUT)(ROUT2))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 25))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG4 0 162 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 26))
		)
		(_port
			((CLK)(clk))
			((LD)(ld3))
			((RIN)(BUS_DATA))
			((ZR)(zr3))
			((ROUT)(ROUT3))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 27))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation PCUNIT 0 166 (_component PC )
		(_generic
			((REG_DATA_WIDTH)(_code 28))
		)
		(_port
			((CLK)(clk))
			((LD)(ldpc))
			((INC)(inc))
			((CLR)(rst))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTPC))
		)
		(_use (_entity . PC)
			(_generic
				((REG_DATA_WIDTH)(_code 29))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation IRUNIT 0 170 (_component IR )
		(_generic
			((REG_DATA_WIDTH)(_code 30))
		)
		(_port
			((CLK)(clk))
			((LD)(ldir))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTIR))
		)
		(_use (_entity . IR)
			(_generic
				((REG_DATA_WIDTH)(_code 31))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation ROMUNIT 0 174 (_component ROM )
		(_generic
			((DATA_WIDTH)(_code 32))
			((ADDR_WIDTH)(_code 33))
		)
		(_port
			((Addr)(ROUTPC))
			((Data)(MData))
		)
		(_use (_entity . ROM)
			(_generic
				((DATA_WIDTH)(_code 34))
				((ADDR_WIDTH)(_code 35))
			)
			(_port
				((Addr)(Addr))
				((Data)(Data))
			)
		)
	)
	(_instantiation MUX0 0 178 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 36))
		)
		(_port
			((S1)(s01))
			((S0)(s00))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX0_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 37))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUX1 0 182 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 38))
		)
		(_port
			((S1)(s11))
			((S0)(s10))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX1_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 39))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUXBUS 0 186 (_component MUX21 )
		(_generic
			((REG_DATA_WIDTH)(_code 40))
		)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((MUXOUT)(BUS_DATA))
		)
		(_use (_entity . MUX21)
			(_generic
				((REG_DATA_WIDTH)(_code 41))
			)
			(_port
				((S)(S))
				((I0)(I0))
				((I1)(I1))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation ALUUNIT 0 190 (_component ALU )
		(_generic
			((REG_DATA_WIDTH)(_code 42))
		)
		(_port
			((CMD)(cmd))
			((I0)(MUX0_DATA))
			((I1)(MUX1_DATA))
			((Result)(ALURes))
		)
		(_use (_entity . ALU)
			(_generic
				((REG_DATA_WIDTH)(_code 43))
			)
			(_port
				((CMD)(CMD))
				((I0)(I0))
				((I1)(I1))
				((Result)(Result))
			)
		)
	)
	(_instantiation CONTROLLER 0 194 (_component Control )
		(_generic
			((IR_DATA_WIDTH)(_code 44))
		)
		(_port
			((clock)(clk))
			((reset)(ControlRST))
			((ZR0)(zr0))
			((ZR1)(zr1))
			((ZR2)(zr2))
			((ZR3)(zr3))
			((CROUTIR)(ROUTIR))
			((LD0)(ld0))
			((LD1)(ld1))
			((LD2)(ld2))
			((LD3)(ld3))
			((LDPC)(ldpc))
			((LDIR)(ldir))
			((S00)(s00))
			((S01)(s01))
			((S10)(s10))
			((S11)(s11))
			((BUS_Sel)(bus_sel))
			((CMD)(cmd))
			((INC)(inc))
			((RST)(rst))
		)
		(_use (_entity . Control)
			(_generic
				((IR_DATA_WIDTH)(_code 45))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((ZR0)(ZR0))
				((ZR1)(ZR1))
				((ZR2)(ZR2))
				((ZR3)(ZR3))
				((CROUTIR)(CROUTIR))
				((LD0)(LD0))
				((LD1)(LD1))
				((LD2)(LD2))
				((LD3)(LD3))
				((LDPC)(LDPC))
				((LDIR)(LDIR))
				((S00)(S00))
				((S01)(S01))
				((S10)(S10))
				((S11)(S11))
				((BUS_Sel)(BUS_Sel))
				((CMD)(CMD))
				((INC)(INC))
				((RST)(RST))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \6\ (_entity ((i 6)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 9 \6\ (_entity ((i 6)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_signal (_internal ld0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ld1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal ld2 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal ld3 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal ldpc ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal ldir ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal s00 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal s01 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal s10 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal s11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal cmd ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal inc ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal zr0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal zr1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal zr2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal zr3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 46 )(i 0))))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 47 )(i 0))))))
		(_signal (_internal ROUTPC ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 48 )(i 0))))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal BUS_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal MUX0_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal MUX1_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 49 -1
	)
)
I 000056 55 2153          1592521031410 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 7 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1592521031411 2020.06.19 03:27:11)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 9690c29892c19480969283cdc4919590c0919493c0)
	(_entity
		(_time 1592484179788)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(PROCESSOR
			(_object
				(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 6)))))
				(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 6)))))
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 6)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component PROCESSOR )
		(_generic
			((PC_DATA_WIDTH)(_code 0))
			((REGISTER_DATA_WIDTH)(_code 1))
			((IR_DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((ControlRST)(ControlRST))
		)
		(_use (_entity . PROCESSOR)
			(_generic
				((PC_DATA_WIDTH)(_code 3))
				((REGISTER_DATA_WIDTH)(_code 4))
				((IR_DATA_WIDTH)(_code 5))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \6\ (_entity ((i 6)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 12 \6\ (_entity ((i 6)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 53 (processor_tb))
	(_version v80)
	(_time 1592521031414 2020.06.19 03:27:11)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 9690c69995c0c181929784ccc290c39095909e93c0)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . PROCESSOR behaviour
			)
		)
	)
)
I 000050 55 4021          1592521247921 behaviour
(_unit VHDL (control 0 5 (behaviour 0 18 ))
	(_version v80)
	(_time 1592521247922 2020.06.19 03:30:47)
	(_source (\./src/ControlUnit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5959085a060e584e0b5f4b035e5f0a5f5a5f0f5f0c)
	(_entity
		(_time 1592483753875)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal states 0 19 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 (_to (i 0)(i 7)))))
		(_signal (_internal pr_state states 0 20 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 20 (_architecture (_uni ))))
		(_signal (_internal LOAD_CONT ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias OP ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_architecture (6(d_5_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RX ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_architecture (6(d_3_2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RY ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_architecture (6(d_1_0)))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_target(21))(_sensitivity(0)(1)(22))(_dssslsensitivity 1))))
			(line__47(_architecture 1 0 47 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(22)(23))(_sensitivity(21)(24)(25)(26))(_read(2)(3)(4)(5)(23)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behaviour 3 -1
	)
)
I 000050 55 3908          1592521610838 behaviour
(_unit VHDL (control 0 5 (behaviour 0 18 ))
	(_version v80)
	(_time 1592521610839 2020.06.19 03:36:50)
	(_source (\./src/ControlUnit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f4a4f3a4a6a3f5e3a2a5e6aef3f2a7f2f7f2a2f2a1)
	(_entity
		(_time 1592483753875)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal states 0 19 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 (_to (i 0)(i 7)))))
		(_signal (_internal pr_state states 0 20 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias OP ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_architecture (6(d_5_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RX ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_architecture (6(d_3_2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RY ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_architecture (6(d_1_0)))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_target(21))(_sensitivity(0)(1)(22))(_dssslsensitivity 1))))
			(line__47(_architecture 1 0 47 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(22))(_sensitivity(21)(23)(24)(25))(_read(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behaviour 3 -1
	)
)
I 000050 55 3908          1592521848248 behaviour
(_unit VHDL (control 0 5 (behaviour 0 18 ))
	(_version v80)
	(_time 1592521848249 2020.06.19 03:40:48)
	(_source (\./src/ControlUnit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 525d55510605534504004008555401545154045407)
	(_entity
		(_time 1592483753875)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal states 0 19 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 (_to (i 0)(i 7)))))
		(_signal (_internal pr_state states 0 20 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias OP ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_architecture (6(d_5_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RX ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_architecture (6(d_3_2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RY ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_architecture (6(d_1_0)))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_target(21))(_sensitivity(0)(1)(22))(_dssslsensitivity 1))))
			(line__47(_architecture 1 0 47 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(22))(_sensitivity(21)(23)(24)(25))(_read(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behaviour 3 -1
	)
)
I 000050 55 1869          1592522093735 behaviour
(_unit VHDL (ir 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592522093736 2020.06.19 03:44:53)
	(_source (\./src/IR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4e4d444d191913594e4a57151d4847494c4847494c)
	(_entity
		(_time 1592400557012)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 4)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_target(3)(5))(_sensitivity(1)(2)(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behaviour 5 -1
	)
)
I 000050 55 1853          1592522240692 behaviour
(_unit VHDL (ir 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592522240693 2020.06.19 03:47:20)
	(_source (\./src/IR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 57585f5552000a4057504e0c04515e5055515e5055)
	(_entity
		(_time 1592400557012)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 4)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni (_code 5)))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(3))(_read(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behaviour 6 -1
	)
)
I 000050 55 1851          1592522320483 behaviour
(_unit VHDL (ir 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592522320484 2020.06.19 03:48:40)
	(_source (\./src/IR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fca9fdadadaba1ebfcfbe5a7affaf5fbfefaf5fbfe)
	(_entity
		(_time 1592400557012)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 4)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni (_code 5)))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_target(3))(_sensitivity(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behaviour 6 -1
	)
)
I 000050 55 19093         1592522337946 behaviour
(_unit VHDL (processor 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592522337947 2020.06.19 03:48:57)
	(_source (\./src/PROCESSOR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 393e6d3d326e3b2f696c2c626b3e3a3f6f3e3b3e39)
	(_entity
		(_time 1592483963464)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Reg
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_entity (_in ))))
				(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_entity (_out ))))
			)
		)
		(PC
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_entity (_out ))))
			)
		)
		(IR
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 79 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_entity (_out ))))
			)
		)
		(ROM
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 91 (_entity -1 ((i 6)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 92 (_entity -1 ((i 6)))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_entity (_inout ))))
			)
		)
		(MUX41
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 ((i 6)))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~__1 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~__1 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~__2 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~__2 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~~__3 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal I3 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316~~~__3 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 120 (_entity (_out ))))
			)
		)
		(MUX21
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 126 (_entity -1 ((i 6)))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320~__4 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320~__4 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 131 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 6)))))
				(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312~__5 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1312~__5 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
				(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 108 (_entity (_out ))))
			)
		)
		(Control
			(_object
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 137 (_entity -1 ((i 6)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1324 0 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
				(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1324 0 142 (_entity (_in ))))
				(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
			)
		)
	)
	(_instantiation REG1 0 150 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 20))
		)
		(_port
			((CLK)(clk))
			((LD)(ld0))
			((RIN)(BUS_DATA))
			((ZR)(zr0))
			((ROUT)(ROUT0))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 21))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG2 0 154 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 22))
		)
		(_port
			((CLK)(clk))
			((LD)(ld1))
			((RIN)(BUS_DATA))
			((ZR)(zr1))
			((ROUT)(ROUT1))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 23))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG3 0 158 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 24))
		)
		(_port
			((CLK)(clk))
			((LD)(ld2))
			((RIN)(BUS_DATA))
			((ZR)(zr2))
			((ROUT)(ROUT2))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 25))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG4 0 162 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 26))
		)
		(_port
			((CLK)(clk))
			((LD)(ld3))
			((RIN)(BUS_DATA))
			((ZR)(zr3))
			((ROUT)(ROUT3))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 27))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation PCUNIT 0 166 (_component PC )
		(_generic
			((REG_DATA_WIDTH)(_code 28))
		)
		(_port
			((CLK)(clk))
			((LD)(ldpc))
			((INC)(inc))
			((CLR)(rst))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTPC))
		)
		(_use (_entity . PC)
			(_generic
				((REG_DATA_WIDTH)(_code 29))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation IRUNIT 0 170 (_component IR )
		(_generic
			((REG_DATA_WIDTH)(_code 30))
		)
		(_port
			((CLK)(clk))
			((LD)(ldir))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTIR))
		)
		(_use (_entity . IR)
			(_generic
				((REG_DATA_WIDTH)(_code 31))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation ROMUNIT 0 174 (_component ROM )
		(_generic
			((DATA_WIDTH)(_code 32))
			((ADDR_WIDTH)(_code 33))
		)
		(_port
			((Addr)(ROUTPC))
			((Data)(MData))
		)
		(_use (_entity . ROM)
			(_generic
				((DATA_WIDTH)(_code 34))
				((ADDR_WIDTH)(_code 35))
			)
			(_port
				((Addr)(Addr))
				((Data)(Data))
			)
		)
	)
	(_instantiation MUX0 0 178 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 36))
		)
		(_port
			((S1)(s01))
			((S0)(s00))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX0_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 37))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUX1 0 182 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 38))
		)
		(_port
			((S1)(s11))
			((S0)(s10))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX1_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 39))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUXBUS 0 186 (_component MUX21 )
		(_generic
			((REG_DATA_WIDTH)(_code 40))
		)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((MUXOUT)(BUS_DATA))
		)
		(_use (_entity . MUX21)
			(_generic
				((REG_DATA_WIDTH)(_code 41))
			)
			(_port
				((S)(S))
				((I0)(I0))
				((I1)(I1))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation ALUUNIT 0 190 (_component ALU )
		(_generic
			((REG_DATA_WIDTH)(_code 42))
		)
		(_port
			((CMD)(cmd))
			((I0)(MUX0_DATA))
			((I1)(MUX1_DATA))
			((Result)(ALURes))
		)
		(_use (_entity . ALU)
			(_generic
				((REG_DATA_WIDTH)(_code 43))
			)
			(_port
				((CMD)(CMD))
				((I0)(I0))
				((I1)(I1))
				((Result)(Result))
			)
		)
	)
	(_instantiation CONTROLLER 0 194 (_component Control )
		(_generic
			((IR_DATA_WIDTH)(_code 44))
		)
		(_port
			((clock)(clk))
			((reset)(ControlRST))
			((ZR0)(zr0))
			((ZR1)(zr1))
			((ZR2)(zr2))
			((ZR3)(zr3))
			((CROUTIR)(ROUTIR))
			((LD0)(ld0))
			((LD1)(ld1))
			((LD2)(ld2))
			((LD3)(ld3))
			((LDPC)(ldpc))
			((LDIR)(ldir))
			((S00)(s00))
			((S01)(s01))
			((S10)(s10))
			((S11)(s11))
			((BUS_Sel)(bus_sel))
			((CMD)(cmd))
			((INC)(inc))
			((RST)(rst))
		)
		(_use (_entity . Control)
			(_generic
				((IR_DATA_WIDTH)(_code 45))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((ZR0)(ZR0))
				((ZR1)(ZR1))
				((ZR2)(ZR2))
				((ZR3)(ZR3))
				((CROUTIR)(CROUTIR))
				((LD0)(LD0))
				((LD1)(LD1))
				((LD2)(LD2))
				((LD3)(LD3))
				((LDPC)(LDPC))
				((LDIR)(LDIR))
				((S00)(S00))
				((S01)(S01))
				((S10)(S10))
				((S11)(S11))
				((BUS_Sel)(BUS_Sel))
				((CMD)(CMD))
				((INC)(INC))
				((RST)(RST))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \6\ (_entity ((i 6)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 9 \6\ (_entity ((i 6)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_signal (_internal ld0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ld1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal ld2 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal ld3 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal ldpc ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal ldir ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal s00 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal s01 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal s10 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal s11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal cmd ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal inc ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal zr0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal zr1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal zr2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal zr3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 46 )(i 0))))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 47 )(i 0))))))
		(_signal (_internal ROUTPC ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 48 )(i 0))))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal BUS_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal MUX0_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal MUX1_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 49 -1
	)
)
I 000056 55 2153          1592522338552 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 7 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1592522338553 2020.06.19 03:48:58)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 9a9dcc94c9cd988c9a9e8fc1c89d999ccc9d989fcc)
	(_entity
		(_time 1592484179788)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(PROCESSOR
			(_object
				(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 6)))))
				(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 6)))))
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 6)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component PROCESSOR )
		(_generic
			((PC_DATA_WIDTH)(_code 0))
			((REGISTER_DATA_WIDTH)(_code 1))
			((IR_DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((ControlRST)(ControlRST))
		)
		(_use (_entity . PROCESSOR)
			(_generic
				((PC_DATA_WIDTH)(_code 3))
				((REGISTER_DATA_WIDTH)(_code 4))
				((IR_DATA_WIDTH)(_code 5))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \6\ (_entity ((i 6)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 12 \6\ (_entity ((i 6)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 53 (processor_tb))
	(_version v80)
	(_time 1592522338559 2020.06.19 03:48:58)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 9a9dc895cecccd8d9e9b88c0ce9ccf9c999c929fcc)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . PROCESSOR behaviour
			)
		)
	)
)
I 000050 55 2444          1592522604835 behaviour
(_unit VHDL (pc 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592522604836 2020.06.19 03:53:24)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c4c29291c39290d2c5c4d49e96c3c4c2c7c3c4c2c7)
	(_entity
		(_time 1592521018005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in (_code 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out (_code 6)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 8)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni (_code 9)))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_target(7))(_sensitivity(3)(6)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_target(7))(_sensitivity(2)(7)))))
			(line__27(_architecture 2 0 27 (_process (_target(5)(7))(_sensitivity(0)(1)(4)(7))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 10 -1
	)
)
I 000050 55 2529          1592522735094 behaviour
(_unit VHDL (pc 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592522735095 2020.06.19 03:55:35)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8e88dd80d8d8da988f8e9ed4dc898e888d898e888d)
	(_entity
		(_time 1592521018005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in (_code 5)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out (_code 7)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 9)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni (_code 10)))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_target(7))(_sensitivity(3)(6)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_target(7))(_sensitivity(2)(7)))))
			(line__27(_architecture 2 0 27 (_process (_target(7))(_sensitivity(0)(1)(4))(_dssslsensitivity 1))))
			(line__39(_architecture 3 0 39 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 11 -1
	)
)
I 000050 55 2448          1592522844139 behaviour
(_unit VHDL (pc 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592522844140 2020.06.19 03:57:24)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 84d0828a83d2d092858b94ded68384828783848287)
	(_entity
		(_time 1592521018005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in (_code 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out (_code 6)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 8)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni (_code 9)))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(7))(_sensitivity(2)(7)))))
			(line__27(_architecture 1 0 27 (_process (_target(7))(_sensitivity(0)(3)(4)(6))(_dssslsensitivity 1)(_read(1)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 10 -1
	)
)
I 000050 55 2261          1592522956215 behaviour
(_unit VHDL (pc 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592522956216 2020.06.19 03:59:16)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5353005053050745525c4309015453555054535550)
	(_entity
		(_time 1592521018005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in (_code 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out (_code 6)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 8)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni (_code 9)))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_target(7))(_sensitivity(2)))))
			(line__27(_architecture 1 0 27 (_process (_target(7))(_sensitivity(0)(3)(4)(6))(_dssslsensitivity 1)(_read(1)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behaviour 10 -1
	)
)
I 000050 55 2448          1592522999799 behaviour
(_unit VHDL (pc 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592522999800 2020.06.19 03:59:59)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9c999a93cccac88a9d938cc6ce9b9c9a9f9b9c9a9f)
	(_entity
		(_time 1592521018005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in (_code 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out (_code 6)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 8)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni (_code 9)))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(7))(_sensitivity(2)(7)))))
			(line__27(_architecture 1 0 27 (_process (_target(7))(_sensitivity(0)(3)(4)(6))(_dssslsensitivity 1)(_read(1)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 10 -1
	)
)
I 000050 55 2451          1592523074905 behaviour
(_unit VHDL (pc 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592523074906 2020.06.19 04:01:14)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f2f1a0a2f3a4a6e4f3fde2a8a0f5f2f4f1f5f2f4f1)
	(_entity
		(_time 1592521018005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in (_code 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out (_code 6)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 8)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni (_code 9)))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(7))(_sensitivity(1)(2)(7)))))
			(line__27(_architecture 1 0 27 (_process (_target(7))(_sensitivity(0)(3)(4)(6))(_dssslsensitivity 1)(_read(1)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 10 -1
	)
)
I 000050 55 2448          1592523126355 behaviour
(_unit VHDL (pc 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592523126356 2020.06.19 04:02:06)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code efe9ebbcbab9bbf9eee0ffb5bde8efe9ece8efe9ec)
	(_entity
		(_time 1592521018005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in (_code 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out (_code 6)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 8)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni (_code 9)))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(7))(_sensitivity(2)(7)))))
			(line__27(_architecture 1 0 27 (_process (_target(7))(_sensitivity(0)(3)(4)(6))(_dssslsensitivity 1)(_read(1)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 10 -1
	)
)
I 000050 55 2452          1592523331807 behaviour
(_unit VHDL (pc 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592523331808 2020.06.19 04:05:31)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7c787b7d2c2a286a7d2f6c262e7b7c7a7f7b7c7a7f)
	(_entity
		(_time 1592521018005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in (_code 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out (_code 6)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 8)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni (_code 9)))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(7))(_sensitivity(2))(_read(7)))))
			(line__32(_architecture 1 0 32 (_process (_target(7))(_sensitivity(0)(3)(4)(6))(_dssslsensitivity 1)(_read(1)))))
			(line__45(_architecture 2 0 45 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 10 -1
	)
)
I 000050 55 2457          1592523428154 behaviour
(_unit VHDL (pc 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592523428155 2020.06.19 04:07:08)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d4828286d38280c2d586c48e86d3d4d2d7d3d4d2d7)
	(_entity
		(_time 1592521018005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in (_code 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out (_code 6)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 8)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni (_code 9)))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(5))(_sensitivity(2)(7))(_dssslsensitivity 1))))
			(line__33(_architecture 1 0 33 (_process (_target(7))(_sensitivity(0)(3)(4)(6))(_dssslsensitivity 1)(_read(1)))))
			(line__46(_architecture 2 0 46 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 10 -1
	)
)
I 000050 55 3908          1592523462313 behaviour
(_unit VHDL (control 0 5 (behaviour 0 18 ))
	(_version v80)
	(_time 1592523462314 2020.06.19 04:07:42)
	(_source (\./src/ControlUnit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 50555653060751470602420a575603565356065605)
	(_entity
		(_time 1592483753875)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal states 0 19 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 (_to (i 0)(i 7)))))
		(_signal (_internal pr_state states 0 20 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias OP ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_architecture (6(d_5_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RX ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_architecture (6(d_3_2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RY ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_architecture (6(d_1_0)))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_target(21))(_sensitivity(0)(1)(22))(_dssslsensitivity 1))))
			(line__47(_architecture 1 0 47 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(22))(_sensitivity(21)(23)(24)(25))(_read(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behaviour 3 -1
	)
)
I 000050 55 3908          1592523519968 behaviour
(_unit VHDL (control 0 5 (behaviour 0 18 ))
	(_version v80)
	(_time 1592523519969 2020.06.19 04:08:39)
	(_source (\./src/ControlUnit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 797e7c78262e786e2f286b237e7f2a7f7a7f2f7f2c)
	(_entity
		(_time 1592483753875)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal states 0 19 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 (_to (i 0)(i 7)))))
		(_signal (_internal pr_state states 0 20 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias OP ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_architecture (6(d_5_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RX ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_architecture (6(d_3_2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RY ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_architecture (6(d_1_0)))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_target(21))(_sensitivity(0)(1)(22))(_dssslsensitivity 1))))
			(line__47(_architecture 1 0 47 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(22))(_sensitivity(21)(23)(24)(25))(_read(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behaviour 3 -1
	)
)
I 000050 55 3908          1592523578850 behaviour
(_unit VHDL (control 0 5 (behaviour 0 18 ))
	(_version v80)
	(_time 1592523578851 2020.06.19 04:09:38)
	(_source (\./src/ControlUnit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 83d3d38dd6d48294d5d191d98485d0858085d585d6)
	(_entity
		(_time 1592483753875)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal states 0 19 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 (_to (i 0)(i 7)))))
		(_signal (_internal pr_state states 0 20 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias OP ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_architecture (6(d_5_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RX ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_architecture (6(d_3_2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RY ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_architecture (6(d_1_0)))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_target(21))(_sensitivity(0)(1)(22))(_dssslsensitivity 1))))
			(line__47(_architecture 1 0 47 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(22))(_sensitivity(21)(23)(24)(25))(_read(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behaviour 3 -1
	)
)
I 000050 55 2452          1592523591045 behaviour
(_unit VHDL (pc 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592523591046 2020.06.19 04:09:51)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1f1a4c184a494b091e4d0f454d181f191c181f191c)
	(_entity
		(_time 1592521018005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in (_code 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out (_code 6)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 8)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni (_code 9)))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(7))(_sensitivity(2))(_read(7)))))
			(line__33(_architecture 1 0 33 (_process (_target(7))(_sensitivity(0)(3)(4)(6))(_dssslsensitivity 1)(_read(1)))))
			(line__46(_architecture 2 0 46 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 10 -1
	)
)
I 000050 55 2452          1592523599151 behaviour
(_unit VHDL (pc 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592523599152 2020.06.19 04:09:59)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code cccf9e999c9a98dacd9edc969ecbcccacfcbcccacf)
	(_entity
		(_time 1592521018005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in (_code 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out (_code 6)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 8)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni (_code 9)))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(7))(_sensitivity(2))(_read(7)))))
			(line__33(_architecture 1 0 33 (_process (_target(7))(_sensitivity(0)(3)(4)(6))(_dssslsensitivity 1)(_read(1)))))
			(line__46(_architecture 2 0 46 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 10 -1
	)
)
I 000050 55 2455          1592523649179 behaviour
(_unit VHDL (pc 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592523649180 2020.06.19 04:10:49)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3b3c6d3e6a6d6f2d3a692b61693c3b3d383c3b3d38)
	(_entity
		(_time 1592521018005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in (_code 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out (_code 6)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 8)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni (_code 9)))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(7))(_sensitivity(2))(_read(3)(7)))))
			(line__33(_architecture 1 0 33 (_process (_target(7))(_sensitivity(0)(3)(4)(6))(_dssslsensitivity 1)(_read(1)))))
			(line__46(_architecture 2 0 46 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 10 -1
	)
)
I 000050 55 2484          1592523706178 behaviour
(_unit VHDL (pc 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592523706179 2020.06.19 04:11:46)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e3b1b7b0e3b5b7f5e3e4f3b9b1e4e3e5e0e4e3e5e0)
	(_entity
		(_time 1592521018005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in (_code 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out (_code 5)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 7)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni (_code 8)))))
		(_signal (_internal temp2 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 20 (_architecture (_uni (_code 9)))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(5)(8))(_sensitivity(2))(_read(7)(8)))))
			(line__35(_architecture 1 0 35 (_process (_target(5)(7))(_sensitivity(0)(1)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 10 -1
	)
)
I 000050 55 2491          1592523777132 behaviour
(_unit VHDL (pc 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592523777133 2020.06.19 04:12:57)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 0c0b0f0a5c5a581a0c091c565e0b0c0a0f0b0c0a0f)
	(_entity
		(_time 1592521018005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in (_code 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out (_code 5)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 7)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni (_code 8)))))
		(_signal (_internal temp2 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 20 (_architecture (_uni (_code 9)))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(5)(8))(_sensitivity(2))(_read(7)(8)))))
			(line__35(_architecture 1 0 35 (_process (_target(5)(7))(_sensitivity(0)(3)(4)(6)(7))(_dssslsensitivity 1)(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 10 -1
	)
)
I 000050 55 2364          1592523897522 behaviour
(_unit VHDL (pc 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592523897523 2020.06.19 04:14:57)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 53005a505305074552024309015453555054535550)
	(_entity
		(_time 1592521018005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in (_code 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out (_code 5)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 7)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni (_code 8)))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(5)(7))(_sensitivity(2))(_read(7)))))
			(line__34(_architecture 1 0 34 (_process (_target(5))(_sensitivity(0)(3)(4)(6))(_dssslsensitivity 1)(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 9 -1
	)
)
I 000050 55 2357          1592523924879 behaviour
(_unit VHDL (pc 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592523924880 2020.06.19 04:15:24)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 323136373364662433632268603532343135323431)
	(_entity
		(_time 1592521018005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in (_code 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out (_code 5)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 7)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni (_code 8)))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(5)(7))(_sensitivity(2)(7)))))
			(line__34(_architecture 1 0 34 (_process (_target(5))(_sensitivity(0)(3)(4)(6))(_dssslsensitivity 1)(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 9 -1
	)
)
I 000050 55 2491          1592523990087 behaviour
(_unit VHDL (pc 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592523990088 2020.06.19 04:16:30)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e6e5e4b5e3b0b2f0e6e3f6bcb4e1e6e0e5e1e6e0e5)
	(_entity
		(_time 1592521018005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in (_code 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out (_code 5)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 7)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni (_code 8)))))
		(_signal (_internal temp2 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 20 (_architecture (_uni (_code 9)))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(5)(8))(_sensitivity(2)(7))(_read(8)))))
			(line__35(_architecture 1 0 35 (_process (_target(5)(7))(_sensitivity(0)(3)(4)(6)(7))(_dssslsensitivity 1)(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 10 -1
	)
)
I 000050 55 2266          1592525743172 behaviour
(_unit VHDL (pc 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592525743260 2020.06.19 04:45:43)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 393e3a3c336f6d2f383829636b3e393f3a3e393f3a)
	(_entity
		(_time 1592521018005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in (_code 2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out (_code 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 6)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni (_code 7)))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_target(5)(7))(_sensitivity(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 8 -1
	)
)
I 000050 55 2348          1592525785680 behaviour
(_unit VHDL (pc 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592525785681 2020.06.19 04:46:25)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code efb9e7bcbab9bbf9eeefffb5bde8efe9ece8efe9ec)
	(_entity
		(_time 1592521018005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in (_code 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out (_code 5)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 7)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni (_code 8)))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(7))(_sensitivity(0))(_read(1)(2)(3)(4)(6)(7)))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 9 -1
	)
)
I 000050 55 2147          1592525854170 behaviour
(_unit VHDL (reg 0 5 (behaviour 0 18 ))
	(_version v80)
	(_time 1592525854171 2020.06.19 04:47:34)
	(_source (\./src/Register.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 74217275752327637475612e227376727172737376)
	(_entity
		(_time 1592400071470)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni (_code 6)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 20 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_target(6))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__34(_architecture 1 0 34 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(3))(_sensitivity(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behaviour 7 -1
	)
)
I 000050 55 2357          1592526303702 behaviour
(_unit VHDL (rom 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592526303703 2020.06.19 04:55:03)
	(_source (\./src/ROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6f616d6f6f386f786f3829356a686d6939693b686d)
	(_entity
		(_time 1592487273446)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \6\ (_entity ((i 6)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_type (_internal MyMem 0 18 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 10 )(i 0))))))
		(_signal (_internal Mem MyMem 0 19 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(2(0))))))
			(line__35(_architecture 1 0 35 (_assignment (_simple)(_target(2(1))))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(2(2))))))
			(line__37(_architecture 3 0 37 (_assignment (_simple)(_target(2(3))))))
			(line__38(_architecture 4 0 38 (_assignment (_simple)(_target(2(4))))))
			(line__39(_architecture 5 0 39 (_assignment (_simple)(_target(2(5))))))
			(line__41(_architecture 6 0 41 (_assignment (_simple)(_target(1))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 771 )
		(50463234 770 )
		(50463234 771 )
		(33686274 770 )
		(33686018 514 )
	)
	(_model . behaviour 11 -1
	)
)
I 000050 55 3091          1592527331627 behaviour
(_unit VHDL (rom 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592527331628 2020.06.19 05:12:11)
	(_source (\./src/ROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d0d484828687d0c7d187968ad5d7d2d686d684d7d2)
	(_entity
		(_time 1592487273446)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \6\ (_entity ((i 6)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_type (_internal MyMem 0 18 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 18 )(i 0))))))
		(_signal (_internal Mem MyMem 0 19 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(2(0))))))
			(line__44(_architecture 1 0 44 (_assignment (_simple)(_target(2(1))))))
			(line__45(_architecture 2 0 45 (_assignment (_simple)(_target(2(2))))))
			(line__46(_architecture 3 0 46 (_assignment (_simple)(_target(2(3))))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(2(4))))))
			(line__48(_architecture 5 0 48 (_assignment (_simple)(_target(2(5))))))
			(line__49(_architecture 6 0 49 (_assignment (_simple)(_target(2(6))))))
			(line__50(_architecture 7 0 50 (_assignment (_simple)(_target(2(7))))))
			(line__51(_architecture 8 0 51 (_assignment (_simple)(_target(2(8))))))
			(line__52(_architecture 9 0 52 (_assignment (_simple)(_target(2(9))))))
			(line__53(_architecture 10 0 53 (_assignment (_simple)(_target(2(10))))))
			(line__54(_architecture 11 0 54 (_assignment (_simple)(_target(2(11))))))
			(line__55(_architecture 12 0 55 (_assignment (_simple)(_target(2(12))))))
			(line__56(_architecture 13 0 56 (_assignment (_simple)(_target(2(13))))))
			(line__57(_architecture 14 0 57 (_assignment (_simple)(_target(1))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 771 )
		(33686018 515 )
		(50463234 771 )
		(33751554 771 )
		(50528770 771 )
		(33686018 770 )
		(33686019 771 )
		(50463490 515 )
		(33686275 514 )
		(33751554 770 )
		(33686018 514 )
	)
	(_model . behaviour 19 -1
	)
)
I 000050 55 3908          1592527872895 behaviour
(_unit VHDL (control 0 5 (behaviour 0 18 ))
	(_version v80)
	(_time 1592527872896 2020.06.19 05:21:12)
	(_source (\./src/ControlUnit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 222c23267675233574703078252471242124742477)
	(_entity
		(_time 1592483753875)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal states 0 19 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 (_to (i 0)(i 7)))))
		(_signal (_internal pr_state states 0 20 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias OP ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_architecture (6(d_5_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RX ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_architecture (6(d_3_2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RY ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_architecture (6(d_1_0)))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_target(21))(_sensitivity(0)(1)(22))(_dssslsensitivity 1))))
			(line__47(_architecture 1 0 47 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(22))(_sensitivity(21)(23)(24)(25))(_read(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behaviour 3 -1
	)
)
I 000050 55 2838          1592527948621 behaviour
(_unit VHDL (rom 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1592527948622 2020.06.19 05:22:28)
	(_source (\./src/ROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e9bfe2bab6bee9fee8bdafb3eceeebefbfefbdeeeb)
	(_entity
		(_time 1592487273446)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \6\ (_entity ((i 6)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal MyMem 0 18 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal Mem MyMem 0 19 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(2(0))))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2(1))))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_target(2(2))))))
			(line__26(_architecture 3 0 26 (_assignment (_simple)(_target(2(3))))))
			(line__27(_architecture 4 0 27 (_assignment (_simple)(_target(2(4))))))
			(line__28(_architecture 5 0 28 (_assignment (_simple)(_target(2(5))))))
			(line__29(_architecture 6 0 29 (_assignment (_simple)(_target(2(6))))))
			(line__30(_architecture 7 0 30 (_assignment (_simple)(_target(2(7))))))
			(line__31(_architecture 8 0 31 (_assignment (_simple)(_target(2(8))))))
			(line__32(_architecture 9 0 32 (_assignment (_simple)(_target(2(9))))))
			(line__33(_architecture 10 0 33 (_assignment (_simple)(_target(2(10))))))
			(line__58(_architecture 11 0 58 (_assignment (_simple)(_target(1))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 771 )
		(33686018 514 )
		(50463234 771 )
		(33751554 515 )
		(33751554 771 )
		(33686018 515 )
		(33686274 770 )
		(50463235 515 )
		(50463491 514 )
		(50463234 515 )
	)
	(_model . behaviour 16 -1
	)
)
I 000050 55 3908          1592528047824 behaviour
(_unit VHDL (control 0 5 (behaviour 0 18 ))
	(_version v80)
	(_time 1592528047825 2020.06.19 05:24:07)
	(_source (\./src/ControlUnit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6c683b6c693b6d7b3a3e7e366b6a3f6a6f6a3a6a39)
	(_entity
		(_time 1592483753875)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal states 0 19 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 (_to (i 0)(i 7)))))
		(_signal (_internal pr_state states 0 20 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias OP ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_architecture (6(d_5_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RX ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_architecture (6(d_3_2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RY ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_architecture (6(d_1_0)))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_target(21))(_sensitivity(0)(1)(22))(_dssslsensitivity 1))))
			(line__47(_architecture 1 0 47 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(22))(_sensitivity(21)(23)(24)(25))(_read(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behaviour 3 -1
	)
)
I 000050 55 3908          1592528051267 behaviour
(_unit VHDL (control 0 5 (behaviour 0 18 ))
	(_version v80)
	(_time 1592528051268 2020.06.19 05:24:11)
	(_source (\./src/ControlUnit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e9ecbbbab6bee8febfbbfbb3eeefbaefeaefbfefbc)
	(_entity
		(_time 1592483753875)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal states 0 19 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 (_to (i 0)(i 7)))))
		(_signal (_internal pr_state states 0 20 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias OP ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_architecture (6(d_5_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RX ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_architecture (6(d_3_2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RY ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_architecture (6(d_1_0)))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_target(21))(_sensitivity(0)(1)(22))(_dssslsensitivity 1))))
			(line__47(_architecture 1 0 47 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(22))(_sensitivity(21)(23)(24)(25))(_read(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behaviour 3 -1
	)
)
I 000050 55 1851          1593376419669 behaviour
(_unit VHDL (ir 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593376419670 2020.06.29 01:03:39)
	(_source (\./src/IR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c8cf929cc29f95dfc8cfd1939bcec1cfcacec1cfca)
	(_entity
		(_time 1593376419664)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \7\ (_entity ((i 7)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 4)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni (_code 5)))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_target(3))(_sensitivity(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behaviour 6 -1
	)
)
I 000050 55 3908          1593376422210 behaviour
(_unit VHDL (control 0 5 (behaviour 0 18 ))
	(_version v80)
	(_time 1593376422211 2020.06.29 01:03:42)
	(_source (\./src/ControlUnit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code bbbfbeefbfecbaacede9a9e1bcbde8bdb8bdedbdee)
	(_entity
		(_time 1593376422205)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \7\ (_entity ((i 7)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal states 0 19 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 (_to (i 0)(i 7)))))
		(_signal (_internal pr_state states 0 20 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias OP ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_architecture (6(d_5_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RX ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23 (_architecture (6(d_3_2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RY ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24 (_architecture (6(d_1_0)))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_target(21))(_sensitivity(0)(1)(22))(_dssslsensitivity 1))))
			(line__47(_architecture 1 0 47 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(22))(_sensitivity(21)(23)(24)(25))(_read(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behaviour 3 -1
	)
)
V 000050 55 4087          1593376767539 behaviour
(_unit VHDL (control 0 5 (behaviour 0 19 ))
	(_version v80)
	(_time 1593376767540 2020.06.29 01:09:27)
	(_source (\./src/ControlUnit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code ababfafcaffcaabcfba9b9f1acadf8ada8adfdadfe)
	(_entity
		(_time 1593376757769)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \7\ (_entity ((i 7)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal states 0 20 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 (_to (i 0)(i 8)))))
		(_signal (_internal pr_state states 0 21 (_architecture (_uni ))))
		(_signal (_internal nx_state states 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_alias OP ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23 (_architecture (6(d_6_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RX ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24 (_architecture (6(d_3_2)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_alias RY ~STD_LOGIC_VECTOR{1~downto~0}~132 0 25 (_architecture (6(d_1_0)))))
		(_process
			(line__31(_architecture 0 0 31 (_process (_target(21))(_sensitivity(0)(1)(22))(_dssslsensitivity 1))))
			(line__48(_architecture 1 0 48 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(22))(_sensitivity(21)(23)(24)(25))(_read(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(514 )
		(131586 )
		(197122 )
		(131842 )
		(131587 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behaviour 3 -1
	)
)
V 000050 55 2147          1593376774496 behaviour
(_unit VHDL (reg 0 5 (behaviour 0 18 ))
	(_version v80)
	(_time 1593376774497 2020.06.29 01:09:34)
	(_source (\./src/Register.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d4dbd086d58387c3d4d5c18e82d3d6d2d1d2d3d3d6)
	(_entity
		(_time 1593376774491)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \7\ (_entity ((i 7)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni (_code 6)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 20 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_target(6))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__34(_architecture 1 0 34 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(3))(_sensitivity(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behaviour 7 -1
	)
)
I 000050 55 1860          1593376869302 behaviour
(_unit VHDL (alu 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593376869303 2020.06.29 01:11:09)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 30603835636661263335736b643631366337353631)
	(_entity
		(_time 1593376869300)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(770 )
		(515 )
	)
	(_model . behaviour 3 -1
	)
)
I 000050 55 1860          1593376878786 behaviour
(_unit VHDL (alu 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593376878787 2020.06.29 01:11:18)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3d3a69383a6b6c2b3e387e66693b3c3b6e3a383b3c)
	(_entity
		(_time 1593376869299)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(770 )
		(515 )
	)
	(_model . behaviour 3 -1
	)
)
V 000050 55 1792          1593376891062 behaviour
(_unit VHDL (mux41 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593376891063 2020.06.29 01:11:31)
	(_source (\./src/MUX4-1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 2624272325707a35202c377c232123212e25222527)
	(_entity
		(_time 1593376891057)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \7\ (_entity ((i 7)))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal I2 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal I3 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behaviour 3 -1
	)
)
V 000050 55 1508          1593376895111 behaviour
(_unit VHDL (mux21 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593376895112 2020.06.29 01:11:35)
	(_source (\./src/MUX2-1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 05060402055359160507145f000200020d06070604)
	(_entity
		(_time 1593376895106)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \7\ (_entity ((i 7)))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behaviour 3 -1
	)
)
I 000050 55 19481         1593377060878 behaviour
(_unit VHDL (processor 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593377060879 2020.06.29 01:14:20)
	(_source (\./src/PROCESSOR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8ad88f85d9dd889cdad89fd1d88d898cdc8d888d8a)
	(_entity
		(_time 1592483963464)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Reg
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_entity (_in ))))
				(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_entity (_out ))))
			)
		)
		(PC
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_entity (_out ))))
			)
		)
		(IR
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 79 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_entity (_out ))))
			)
		)
		(ROM
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 91 (_entity -1 ((i 7)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 92 (_entity -1 ((i 6)))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_entity (_inout ))))
			)
		)
		(MUX41
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 ((i 7)))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~__1 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~__1 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~__2 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~__2 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~~__3 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal I3 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~~__3 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 120 (_entity (_out ))))
			)
		)
		(MUX21
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 126 (_entity -1 ((i 7)))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322~__4 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322~__4 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1324 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1324 0 131 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 6)))))
				(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314~__5 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314~__5 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
				(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 108 (_entity (_out ))))
			)
		)
		(Control
			(_object
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 137 (_entity -1 ((i 7)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1326 0 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
				(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1326 0 142 (_entity (_in ))))
				(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 144 (_entity (_out ))))
			)
		)
	)
	(_instantiation REG1 0 151 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 20))
		)
		(_port
			((CLK)(clk))
			((LD)(ld0))
			((RIN)(BUS_DATA))
			((ZR)(zr0))
			((ROUT)(ROUT0))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 21))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG2 0 155 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 22))
		)
		(_port
			((CLK)(clk))
			((LD)(ld1))
			((RIN)(BUS_DATA))
			((ZR)(zr1))
			((ROUT)(ROUT1))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 23))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG3 0 159 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 24))
		)
		(_port
			((CLK)(clk))
			((LD)(ld2))
			((RIN)(BUS_DATA))
			((ZR)(zr2))
			((ROUT)(ROUT2))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 25))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG4 0 163 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 26))
		)
		(_port
			((CLK)(clk))
			((LD)(ld3))
			((RIN)(BUS_DATA))
			((ZR)(zr3))
			((ROUT)(ROUT3))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 27))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation PCUNIT 0 167 (_component PC )
		(_generic
			((REG_DATA_WIDTH)(_code 28))
		)
		(_port
			((CLK)(clk))
			((LD)(ldpc))
			((INC)(inc))
			((CLR)(rst))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTPC))
		)
		(_use (_entity . PC)
			(_generic
				((REG_DATA_WIDTH)(_code 29))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation IRUNIT 0 171 (_component IR )
		(_generic
			((REG_DATA_WIDTH)(_code 30))
		)
		(_port
			((CLK)(clk))
			((LD)(ldir))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTIR))
		)
		(_use (_entity . IR)
			(_generic
				((REG_DATA_WIDTH)(_code 31))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation ROMUNIT 0 175 (_component ROM )
		(_generic
			((DATA_WIDTH)(_code 32))
			((ADDR_WIDTH)(_code 33))
		)
		(_port
			((Addr)(ROUTPC))
			((Data)(MData))
		)
		(_use (_entity . ROM)
			(_generic
				((DATA_WIDTH)(_code 34))
				((ADDR_WIDTH)(_code 35))
			)
			(_port
				((Addr)(Addr))
				((Data)(Data))
			)
		)
	)
	(_instantiation MUX0 0 179 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 36))
		)
		(_port
			((S1)(s01))
			((S0)(s00))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX0_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 37))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUX1 0 183 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 38))
		)
		(_port
			((S1)(s11))
			((S0)(s10))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX1_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 39))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUXBUS 0 187 (_component MUX21 )
		(_generic
			((REG_DATA_WIDTH)(_code 40))
		)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((MUXOUT)(BUS_DATA))
		)
		(_use (_entity . MUX21)
			(_generic
				((REG_DATA_WIDTH)(_code 41))
			)
			(_port
				((S)(S))
				((I0)(I0))
				((I1)(I1))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation ALUUNIT 0 191 (_component ALU )
		(_generic
			((REG_DATA_WIDTH)(_code 42))
		)
		(_port
			((CMD)(cmd))
			((I0)(MUX0_DATA))
			((I1)(MUX1_DATA))
			((Result)(ALURes))
		)
		(_use (_entity . ALU)
			(_generic
				((REG_DATA_WIDTH)(_code 43))
			)
			(_port
				((CMD)(CMD))
				((I0)(I0))
				((I1)(I1))
				((Result)(Result))
			)
		)
	)
	(_instantiation CONTROLLER 0 195 (_component Control )
		(_generic
			((IR_DATA_WIDTH)(_code 44))
		)
		(_port
			((clock)(clk))
			((reset)(ControlRST))
			((ZR0)(zr0))
			((ZR1)(zr1))
			((ZR2)(zr2))
			((ZR3)(zr3))
			((CROUTIR)(ROUTIR))
			((LD0)(ld0))
			((LD1)(ld1))
			((LD2)(ld2))
			((LD3)(ld3))
			((LDPC)(ldpc))
			((LDIR)(ldir))
			((S00)(s00))
			((S01)(s01))
			((S10)(s10))
			((S11)(s11))
			((BUS_Sel)(bus_sel))
			((INC)(inc))
			((RST)(rst))
			((CMD)(cmd))
		)
		(_use (_entity . Control)
			(_generic
				((IR_DATA_WIDTH)(_code 45))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((ZR0)(ZR0))
				((ZR1)(ZR1))
				((ZR2)(ZR2))
				((ZR3)(ZR3))
				((CROUTIR)(CROUTIR))
				((LD0)(LD0))
				((LD1)(LD1))
				((LD2)(LD2))
				((LD3)(LD3))
				((LDPC)(LDPC))
				((LDIR)(LDIR))
				((S00)(S00))
				((S01)(S01))
				((S10)(S10))
				((S11)(S11))
				((BUS_Sel)(BUS_Sel))
				((INC)(INC))
				((RST)(RST))
				((CMD)(CMD))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \6\ (_entity ((i 6)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 9 \6\ (_entity ((i 6)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_signal (_internal ld0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ld1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal ld2 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal ld3 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal ldpc ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal ldir ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal s00 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal s01 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal s10 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal s11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal inc ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal zr0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal zr1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal zr2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal zr3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 46 )(i 0))))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 47 )(i 0))))))
		(_signal (_internal ROUTPC ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 48 )(i 0))))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal BUS_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal MUX0_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal MUX1_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 144 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 49 -1
	)
)
I 000050 55 2868          1593377103348 behaviour
(_unit VHDL (rom 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593377103349 2020.06.29 01:15:03)
	(_source (\./src/ROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6f603f6f6f386f786e3b29356a686d6939693b686d)
	(_entity
		(_time 1593377103343)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \7\ (_entity ((i 7)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \6\ (_entity ((i 6)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal MyMem 0 18 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal Mem MyMem 0 19 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(2(0))))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2(1))))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_target(2(2))))))
			(line__26(_architecture 3 0 26 (_assignment (_simple)(_target(2(3))))))
			(line__27(_architecture 4 0 27 (_assignment (_simple)(_target(2(4))))))
			(line__28(_architecture 5 0 28 (_assignment (_simple)(_target(2(5))))))
			(line__29(_architecture 6 0 29 (_assignment (_simple)(_target(2(6))))))
			(line__30(_architecture 7 0 30 (_assignment (_simple)(_target(2(7))))))
			(line__31(_architecture 8 0 31 (_assignment (_simple)(_target(2(8))))))
			(line__32(_architecture 9 0 32 (_assignment (_simple)(_target(2(9))))))
			(line__33(_architecture 10 0 33 (_assignment (_simple)(_target(2(10))))))
			(line__58(_architecture 11 0 58 (_assignment (_simple)(_target(1))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 197378 )
		(33686018 131586 )
		(33686018 197379 )
		(50463234 131842 )
		(50463234 197378 )
		(33686018 131842 )
		(33751554 197122 )
		(33686274 131843 )
		(33751810 131587 )
		(33686018 131843 )
	)
	(_model . behaviour 16 -1
	)
)
I 000050 55 19481         1593377143765 behaviour
(_unit VHDL (processor 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593377143766 2020.06.29 01:15:43)
	(_source (\./src/PROCESSOR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 45404c46421247531517501e174246431342474245)
	(_entity
		(_time 1592483963464)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Reg
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_entity (_in ))))
				(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_entity (_out ))))
			)
		)
		(PC
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_entity (_out ))))
			)
		)
		(IR
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 79 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_entity (_out ))))
			)
		)
		(ROM
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 91 (_entity -1 ((i 7)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 92 (_entity -1 ((i 6)))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_entity (_inout ))))
			)
		)
		(MUX41
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 ((i 7)))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~__1 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~__1 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~__2 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~__2 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~~__3 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal I3 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~~__3 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 120 (_entity (_out ))))
			)
		)
		(MUX21
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 126 (_entity -1 ((i 7)))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322~__4 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322~__4 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1324 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1324 0 131 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 6)))))
				(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314~__5 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314~__5 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
				(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 108 (_entity (_out ))))
			)
		)
		(Control
			(_object
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 137 (_entity -1 ((i 7)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1326 0 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
				(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1326 0 142 (_entity (_in ))))
				(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 144 (_entity (_out ))))
			)
		)
	)
	(_instantiation REG1 0 151 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 20))
		)
		(_port
			((CLK)(clk))
			((LD)(ld0))
			((RIN)(BUS_DATA))
			((ZR)(zr0))
			((ROUT)(ROUT0))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 21))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG2 0 155 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 22))
		)
		(_port
			((CLK)(clk))
			((LD)(ld1))
			((RIN)(BUS_DATA))
			((ZR)(zr1))
			((ROUT)(ROUT1))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 23))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG3 0 159 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 24))
		)
		(_port
			((CLK)(clk))
			((LD)(ld2))
			((RIN)(BUS_DATA))
			((ZR)(zr2))
			((ROUT)(ROUT2))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 25))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG4 0 163 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 26))
		)
		(_port
			((CLK)(clk))
			((LD)(ld3))
			((RIN)(BUS_DATA))
			((ZR)(zr3))
			((ROUT)(ROUT3))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 27))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation PCUNIT 0 167 (_component PC )
		(_generic
			((REG_DATA_WIDTH)(_code 28))
		)
		(_port
			((CLK)(clk))
			((LD)(ldpc))
			((INC)(inc))
			((CLR)(rst))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTPC))
		)
		(_use (_entity . PC)
			(_generic
				((REG_DATA_WIDTH)(_code 29))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation IRUNIT 0 171 (_component IR )
		(_generic
			((REG_DATA_WIDTH)(_code 30))
		)
		(_port
			((CLK)(clk))
			((LD)(ldir))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTIR))
		)
		(_use (_entity . IR)
			(_generic
				((REG_DATA_WIDTH)(_code 31))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation ROMUNIT 0 175 (_component ROM )
		(_generic
			((DATA_WIDTH)(_code 32))
			((ADDR_WIDTH)(_code 33))
		)
		(_port
			((Addr)(ROUTPC))
			((Data)(MData))
		)
		(_use (_entity . ROM)
			(_generic
				((DATA_WIDTH)(_code 34))
				((ADDR_WIDTH)(_code 35))
			)
			(_port
				((Addr)(Addr))
				((Data)(Data))
			)
		)
	)
	(_instantiation MUX0 0 179 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 36))
		)
		(_port
			((S1)(s01))
			((S0)(s00))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX0_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 37))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUX1 0 183 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 38))
		)
		(_port
			((S1)(s11))
			((S0)(s10))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX1_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 39))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUXBUS 0 187 (_component MUX21 )
		(_generic
			((REG_DATA_WIDTH)(_code 40))
		)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((MUXOUT)(BUS_DATA))
		)
		(_use (_entity . MUX21)
			(_generic
				((REG_DATA_WIDTH)(_code 41))
			)
			(_port
				((S)(S))
				((I0)(I0))
				((I1)(I1))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation ALUUNIT 0 191 (_component ALU )
		(_generic
			((REG_DATA_WIDTH)(_code 42))
		)
		(_port
			((CMD)(cmd))
			((I0)(MUX0_DATA))
			((I1)(MUX1_DATA))
			((Result)(ALURes))
		)
		(_use (_entity . ALU)
			(_generic
				((REG_DATA_WIDTH)(_code 43))
			)
			(_port
				((CMD)(CMD))
				((I0)(I0))
				((I1)(I1))
				((Result)(Result))
			)
		)
	)
	(_instantiation CONTROLLER 0 195 (_component Control )
		(_generic
			((IR_DATA_WIDTH)(_code 44))
		)
		(_port
			((clock)(clk))
			((reset)(ControlRST))
			((ZR0)(zr0))
			((ZR1)(zr1))
			((ZR2)(zr2))
			((ZR3)(zr3))
			((CROUTIR)(ROUTIR))
			((LD0)(ld0))
			((LD1)(ld1))
			((LD2)(ld2))
			((LD3)(ld3))
			((LDPC)(ldpc))
			((LDIR)(ldir))
			((S00)(s00))
			((S01)(s01))
			((S10)(s10))
			((S11)(s11))
			((BUS_Sel)(bus_sel))
			((INC)(inc))
			((RST)(rst))
			((CMD)(cmd))
		)
		(_use (_entity . Control)
			(_generic
				((IR_DATA_WIDTH)(_code 45))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((ZR0)(ZR0))
				((ZR1)(ZR1))
				((ZR2)(ZR2))
				((ZR3)(ZR3))
				((CROUTIR)(CROUTIR))
				((LD0)(LD0))
				((LD1)(LD1))
				((LD2)(LD2))
				((LD3)(LD3))
				((LDPC)(LDPC))
				((LDIR)(LDIR))
				((S00)(S00))
				((S01)(S01))
				((S10)(S10))
				((S11)(S11))
				((BUS_Sel)(BUS_Sel))
				((INC)(INC))
				((RST)(RST))
				((CMD)(CMD))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \6\ (_entity ((i 6)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 9 \6\ (_entity ((i 6)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_signal (_internal ld0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ld1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal ld2 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal ld3 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal ldpc ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal ldir ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal s00 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal s01 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal s10 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal s11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal inc ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal zr0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal zr1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal zr2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal zr3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 46 )(i 0))))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 47 )(i 0))))))
		(_signal (_internal ROUTPC ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 48 )(i 0))))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal BUS_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal MUX0_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal MUX1_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 144 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 49 -1
	)
)
I 000056 55 2153          1593377144526 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 7 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1593377144527 2020.06.29 01:15:44)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 434610404214415543475618114440451544414615)
	(_entity
		(_time 1592484179788)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(PROCESSOR
			(_object
				(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 6)))))
				(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 6)))))
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 6)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component PROCESSOR )
		(_generic
			((PC_DATA_WIDTH)(_code 0))
			((REGISTER_DATA_WIDTH)(_code 1))
			((IR_DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((ControlRST)(ControlRST))
		)
		(_use (_entity . PROCESSOR)
			(_generic
				((PC_DATA_WIDTH)(_code 3))
				((REGISTER_DATA_WIDTH)(_code 4))
				((IR_DATA_WIDTH)(_code 5))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \6\ (_entity ((i 6)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 12 \6\ (_entity ((i 6)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 53 (processor_tb))
	(_version v80)
	(_time 1593377144536 2020.06.29 01:15:44)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 5356045055050444575241090755065550555b5605)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . PROCESSOR behaviour
			)
		)
	)
)
I 000056 55 2153          1593377196928 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 7 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1593377196929 2020.06.29 01:16:36)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f9a8f1a8f2aefbeff9fdeca2abfefaffaffefbfcaf)
	(_entity
		(_time 1593377196926)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(PROCESSOR
			(_object
				(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 6)))))
				(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 7)))))
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 7)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component PROCESSOR )
		(_generic
			((PC_DATA_WIDTH)(_code 0))
			((REGISTER_DATA_WIDTH)(_code 1))
			((IR_DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((ControlRST)(ControlRST))
		)
		(_use (_entity . PROCESSOR)
			(_generic
				((PC_DATA_WIDTH)(_code 3))
				((REGISTER_DATA_WIDTH)(_code 4))
				((IR_DATA_WIDTH)(_code 5))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \7\ (_entity ((i 7)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 12 \7\ (_entity ((i 7)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 53 (processor_tb))
	(_version v80)
	(_time 1593377196932 2020.06.29 01:16:36)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f9a8f5a9f5afaeeefdf8eba3adffacfffafff1fcaf)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . PROCESSOR behaviour
			)
		)
	)
)
I 000050 55 19481         1593377199988 behaviour
(_unit VHDL (processor 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593377199989 2020.06.29 01:16:39)
	(_source (\./src/PROCESSOR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f0f7f4a1f2a7f2e6a0a2e5aba2f7f3f6a6f7f2f7f0)
	(_entity
		(_time 1592483963464)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Reg
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_entity (_in ))))
				(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_entity (_out ))))
			)
		)
		(PC
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_entity (_out ))))
			)
		)
		(IR
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 79 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_entity (_out ))))
			)
		)
		(ROM
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 91 (_entity -1 ((i 7)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 92 (_entity -1 ((i 6)))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_entity (_inout ))))
			)
		)
		(MUX41
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 ((i 7)))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~__1 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~__1 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~__2 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~__2 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~~__3 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal I3 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~~__3 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 120 (_entity (_out ))))
			)
		)
		(MUX21
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 126 (_entity -1 ((i 7)))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322~__4 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322~__4 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1324 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1324 0 131 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 6)))))
				(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314~__5 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314~__5 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
				(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 108 (_entity (_out ))))
			)
		)
		(Control
			(_object
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 137 (_entity -1 ((i 7)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1326 0 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
				(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1326 0 142 (_entity (_in ))))
				(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 144 (_entity (_out ))))
			)
		)
	)
	(_instantiation REG1 0 151 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 20))
		)
		(_port
			((CLK)(clk))
			((LD)(ld0))
			((RIN)(BUS_DATA))
			((ZR)(zr0))
			((ROUT)(ROUT0))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 21))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG2 0 155 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 22))
		)
		(_port
			((CLK)(clk))
			((LD)(ld1))
			((RIN)(BUS_DATA))
			((ZR)(zr1))
			((ROUT)(ROUT1))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 23))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG3 0 159 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 24))
		)
		(_port
			((CLK)(clk))
			((LD)(ld2))
			((RIN)(BUS_DATA))
			((ZR)(zr2))
			((ROUT)(ROUT2))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 25))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG4 0 163 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 26))
		)
		(_port
			((CLK)(clk))
			((LD)(ld3))
			((RIN)(BUS_DATA))
			((ZR)(zr3))
			((ROUT)(ROUT3))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 27))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation PCUNIT 0 167 (_component PC )
		(_generic
			((REG_DATA_WIDTH)(_code 28))
		)
		(_port
			((CLK)(clk))
			((LD)(ldpc))
			((INC)(inc))
			((CLR)(rst))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTPC))
		)
		(_use (_entity . PC)
			(_generic
				((REG_DATA_WIDTH)(_code 29))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation IRUNIT 0 171 (_component IR )
		(_generic
			((REG_DATA_WIDTH)(_code 30))
		)
		(_port
			((CLK)(clk))
			((LD)(ldir))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTIR))
		)
		(_use (_entity . IR)
			(_generic
				((REG_DATA_WIDTH)(_code 31))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation ROMUNIT 0 175 (_component ROM )
		(_generic
			((DATA_WIDTH)(_code 32))
			((ADDR_WIDTH)(_code 33))
		)
		(_port
			((Addr)(ROUTPC))
			((Data)(MData))
		)
		(_use (_entity . ROM)
			(_generic
				((DATA_WIDTH)(_code 34))
				((ADDR_WIDTH)(_code 35))
			)
			(_port
				((Addr)(Addr))
				((Data)(Data))
			)
		)
	)
	(_instantiation MUX0 0 179 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 36))
		)
		(_port
			((S1)(s01))
			((S0)(s00))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX0_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 37))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUX1 0 183 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 38))
		)
		(_port
			((S1)(s11))
			((S0)(s10))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX1_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 39))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUXBUS 0 187 (_component MUX21 )
		(_generic
			((REG_DATA_WIDTH)(_code 40))
		)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((MUXOUT)(BUS_DATA))
		)
		(_use (_entity . MUX21)
			(_generic
				((REG_DATA_WIDTH)(_code 41))
			)
			(_port
				((S)(S))
				((I0)(I0))
				((I1)(I1))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation ALUUNIT 0 191 (_component ALU )
		(_generic
			((REG_DATA_WIDTH)(_code 42))
		)
		(_port
			((CMD)(cmd))
			((I0)(MUX0_DATA))
			((I1)(MUX1_DATA))
			((Result)(ALURes))
		)
		(_use (_entity . ALU)
			(_generic
				((REG_DATA_WIDTH)(_code 43))
			)
			(_port
				((CMD)(CMD))
				((I0)(I0))
				((I1)(I1))
				((Result)(Result))
			)
		)
	)
	(_instantiation CONTROLLER 0 195 (_component Control )
		(_generic
			((IR_DATA_WIDTH)(_code 44))
		)
		(_port
			((clock)(clk))
			((reset)(ControlRST))
			((ZR0)(zr0))
			((ZR1)(zr1))
			((ZR2)(zr2))
			((ZR3)(zr3))
			((CROUTIR)(ROUTIR))
			((LD0)(ld0))
			((LD1)(ld1))
			((LD2)(ld2))
			((LD3)(ld3))
			((LDPC)(ldpc))
			((LDIR)(ldir))
			((S00)(s00))
			((S01)(s01))
			((S10)(s10))
			((S11)(s11))
			((BUS_Sel)(bus_sel))
			((INC)(inc))
			((RST)(rst))
			((CMD)(cmd))
		)
		(_use (_entity . Control)
			(_generic
				((IR_DATA_WIDTH)(_code 45))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((ZR0)(ZR0))
				((ZR1)(ZR1))
				((ZR2)(ZR2))
				((ZR3)(ZR3))
				((CROUTIR)(CROUTIR))
				((LD0)(LD0))
				((LD1)(LD1))
				((LD2)(LD2))
				((LD3)(LD3))
				((LDPC)(LDPC))
				((LDIR)(LDIR))
				((S00)(S00))
				((S01)(S01))
				((S10)(S10))
				((S11)(S11))
				((BUS_Sel)(BUS_Sel))
				((INC)(INC))
				((RST)(RST))
				((CMD)(CMD))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \6\ (_entity ((i 6)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 9 \6\ (_entity ((i 6)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_signal (_internal ld0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ld1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal ld2 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal ld3 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal ldpc ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal ldir ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal s00 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal s01 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal s10 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal s11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal inc ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal zr0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal zr1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal zr2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal zr3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 46 )(i 0))))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 47 )(i 0))))))
		(_signal (_internal ROUTPC ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 48 )(i 0))))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal BUS_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal MUX0_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal MUX1_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 144 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 49 -1
	)
)
I 000056 55 2153          1593377200591 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 7 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1593377200592 2020.06.29 01:16:40)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 424545414215405442465719104541441445404714)
	(_entity
		(_time 1593377196925)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(PROCESSOR
			(_object
				(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 6)))))
				(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 7)))))
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 7)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component PROCESSOR )
		(_generic
			((PC_DATA_WIDTH)(_code 0))
			((REGISTER_DATA_WIDTH)(_code 1))
			((IR_DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((ControlRST)(ControlRST))
		)
		(_use (_entity . PROCESSOR)
			(_generic
				((PC_DATA_WIDTH)(_code 3))
				((REGISTER_DATA_WIDTH)(_code 4))
				((IR_DATA_WIDTH)(_code 5))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \7\ (_entity ((i 7)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 12 \7\ (_entity ((i 7)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 53 (processor_tb))
	(_version v80)
	(_time 1593377200595 2020.06.29 01:16:40)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 4245414045141555464350181644174441444a4714)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . PROCESSOR behaviour
			)
		)
	)
)
I 000056 55 2153          1593377245064 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 7 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1593377245065 2020.06.29 01:17:25)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f6a3f2a7f2a1f4e0f6f2e3ada4f1f5f0a0f1f4f3a0)
	(_entity
		(_time 1593377245062)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(PROCESSOR
			(_object
				(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 6)))))
				(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 6)))))
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 6)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component PROCESSOR )
		(_generic
			((PC_DATA_WIDTH)(_code 0))
			((REGISTER_DATA_WIDTH)(_code 1))
			((IR_DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((ControlRST)(ControlRST))
		)
		(_use (_entity . PROCESSOR)
			(_generic
				((PC_DATA_WIDTH)(_code 3))
				((REGISTER_DATA_WIDTH)(_code 4))
				((IR_DATA_WIDTH)(_code 5))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \6\ (_entity ((i 6)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 12 \6\ (_entity ((i 6)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 53 (processor_tb))
	(_version v80)
	(_time 1593377245068 2020.06.29 01:17:25)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 06530700055051110207145c5200530005000e0350)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . PROCESSOR behaviour
			)
		)
	)
)
I 000050 55 19481         1593377247948 behaviour
(_unit VHDL (processor 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593377247949 2020.06.29 01:17:27)
	(_source (\./src/PROCESSOR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 41154142421643571113541a134642471746434641)
	(_entity
		(_time 1592483963464)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Reg
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_entity (_in ))))
				(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_entity (_out ))))
			)
		)
		(PC
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_entity (_out ))))
			)
		)
		(IR
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 79 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_entity (_out ))))
			)
		)
		(ROM
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 91 (_entity -1 ((i 7)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 92 (_entity -1 ((i 6)))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_entity (_inout ))))
			)
		)
		(MUX41
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 ((i 7)))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~__1 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~__1 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~__2 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~__2 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~~__3 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal I3 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~~__3 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 120 (_entity (_out ))))
			)
		)
		(MUX21
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 126 (_entity -1 ((i 7)))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322~__4 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322~__4 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1324 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1324 0 131 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 6)))))
				(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314~__5 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314~__5 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
				(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 108 (_entity (_out ))))
			)
		)
		(Control
			(_object
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 137 (_entity -1 ((i 7)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1326 0 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
				(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1326 0 142 (_entity (_in ))))
				(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 144 (_entity (_out ))))
			)
		)
	)
	(_instantiation REG1 0 151 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 20))
		)
		(_port
			((CLK)(clk))
			((LD)(ld0))
			((RIN)(BUS_DATA))
			((ZR)(zr0))
			((ROUT)(ROUT0))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 21))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG2 0 155 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 22))
		)
		(_port
			((CLK)(clk))
			((LD)(ld1))
			((RIN)(BUS_DATA))
			((ZR)(zr1))
			((ROUT)(ROUT1))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 23))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG3 0 159 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 24))
		)
		(_port
			((CLK)(clk))
			((LD)(ld2))
			((RIN)(BUS_DATA))
			((ZR)(zr2))
			((ROUT)(ROUT2))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 25))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG4 0 163 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 26))
		)
		(_port
			((CLK)(clk))
			((LD)(ld3))
			((RIN)(BUS_DATA))
			((ZR)(zr3))
			((ROUT)(ROUT3))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 27))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation PCUNIT 0 167 (_component PC )
		(_generic
			((REG_DATA_WIDTH)(_code 28))
		)
		(_port
			((CLK)(clk))
			((LD)(ldpc))
			((INC)(inc))
			((CLR)(rst))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTPC))
		)
		(_use (_entity . PC)
			(_generic
				((REG_DATA_WIDTH)(_code 29))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation IRUNIT 0 171 (_component IR )
		(_generic
			((REG_DATA_WIDTH)(_code 30))
		)
		(_port
			((CLK)(clk))
			((LD)(ldir))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTIR))
		)
		(_use (_entity . IR)
			(_generic
				((REG_DATA_WIDTH)(_code 31))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation ROMUNIT 0 175 (_component ROM )
		(_generic
			((DATA_WIDTH)(_code 32))
			((ADDR_WIDTH)(_code 33))
		)
		(_port
			((Addr)(ROUTPC))
			((Data)(MData))
		)
		(_use (_entity . ROM)
			(_generic
				((DATA_WIDTH)(_code 34))
				((ADDR_WIDTH)(_code 35))
			)
			(_port
				((Addr)(Addr))
				((Data)(Data))
			)
		)
	)
	(_instantiation MUX0 0 179 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 36))
		)
		(_port
			((S1)(s01))
			((S0)(s00))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX0_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 37))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUX1 0 183 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 38))
		)
		(_port
			((S1)(s11))
			((S0)(s10))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX1_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 39))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUXBUS 0 187 (_component MUX21 )
		(_generic
			((REG_DATA_WIDTH)(_code 40))
		)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((MUXOUT)(BUS_DATA))
		)
		(_use (_entity . MUX21)
			(_generic
				((REG_DATA_WIDTH)(_code 41))
			)
			(_port
				((S)(S))
				((I0)(I0))
				((I1)(I1))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation ALUUNIT 0 191 (_component ALU )
		(_generic
			((REG_DATA_WIDTH)(_code 42))
		)
		(_port
			((CMD)(cmd))
			((I0)(MUX0_DATA))
			((I1)(MUX1_DATA))
			((Result)(ALURes))
		)
		(_use (_entity . ALU)
			(_generic
				((REG_DATA_WIDTH)(_code 43))
			)
			(_port
				((CMD)(CMD))
				((I0)(I0))
				((I1)(I1))
				((Result)(Result))
			)
		)
	)
	(_instantiation CONTROLLER 0 195 (_component Control )
		(_generic
			((IR_DATA_WIDTH)(_code 44))
		)
		(_port
			((clock)(clk))
			((reset)(ControlRST))
			((ZR0)(zr0))
			((ZR1)(zr1))
			((ZR2)(zr2))
			((ZR3)(zr3))
			((CROUTIR)(ROUTIR))
			((LD0)(ld0))
			((LD1)(ld1))
			((LD2)(ld2))
			((LD3)(ld3))
			((LDPC)(ldpc))
			((LDIR)(ldir))
			((S00)(s00))
			((S01)(s01))
			((S10)(s10))
			((S11)(s11))
			((BUS_Sel)(bus_sel))
			((INC)(inc))
			((RST)(rst))
			((CMD)(cmd))
		)
		(_use (_entity . Control)
			(_generic
				((IR_DATA_WIDTH)(_code 45))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((ZR0)(ZR0))
				((ZR1)(ZR1))
				((ZR2)(ZR2))
				((ZR3)(ZR3))
				((CROUTIR)(CROUTIR))
				((LD0)(LD0))
				((LD1)(LD1))
				((LD2)(LD2))
				((LD3)(LD3))
				((LDPC)(LDPC))
				((LDIR)(LDIR))
				((S00)(S00))
				((S01)(S01))
				((S10)(S10))
				((S11)(S11))
				((BUS_Sel)(BUS_Sel))
				((INC)(INC))
				((RST)(RST))
				((CMD)(CMD))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \6\ (_entity ((i 6)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 9 \6\ (_entity ((i 6)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_signal (_internal ld0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ld1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal ld2 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal ld3 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal ldpc ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal ldir ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal s00 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal s01 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal s10 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal s11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal inc ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal zr0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal zr1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal zr2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal zr3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 46 )(i 0))))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 47 )(i 0))))))
		(_signal (_internal ROUTPC ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 48 )(i 0))))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal BUS_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal MUX0_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal MUX1_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 144 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 49 -1
	)
)
I 000056 55 2153          1593377248558 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 7 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1593377248559 2020.06.29 01:17:28)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code a2f6a0f4a2f5a0b4a2a6b7f9f0a5a1a4f4a5a0a7f4)
	(_entity
		(_time 1593377245061)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(PROCESSOR
			(_object
				(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 6)))))
				(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 6)))))
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 6)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component PROCESSOR )
		(_generic
			((PC_DATA_WIDTH)(_code 0))
			((REGISTER_DATA_WIDTH)(_code 1))
			((IR_DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((ControlRST)(ControlRST))
		)
		(_use (_entity . PROCESSOR)
			(_generic
				((PC_DATA_WIDTH)(_code 3))
				((REGISTER_DATA_WIDTH)(_code 4))
				((IR_DATA_WIDTH)(_code 5))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \6\ (_entity ((i 6)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 12 \6\ (_entity ((i 6)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 53 (processor_tb))
	(_version v80)
	(_time 1593377248562 2020.06.29 01:17:28)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code a2f6a4f5a5f4f5b5a6a3b0f8f6a4f7a4a1a4aaa7f4)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . PROCESSOR behaviour
			)
		)
	)
)
I 000050 55 19481         1593377275053 behaviour
(_unit VHDL (processor 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593377275054 2020.06.29 01:17:55)
	(_source (\./src/PROCESSOR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 26237723227124307674337d742125207021242126)
	(_entity
		(_time 1593377275050)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Reg
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_entity (_in ))))
				(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_entity (_out ))))
			)
		)
		(PC
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_entity (_out ))))
			)
		)
		(IR
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 79 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_entity (_out ))))
			)
		)
		(ROM
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 91 (_entity -1 ((i 7)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 92 (_entity -1 ((i 6)))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_entity (_inout ))))
			)
		)
		(MUX41
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 ((i 7)))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~__1 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~__1 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~__2 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~__2 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~~__3 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal I3 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~~__3 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 120 (_entity (_out ))))
			)
		)
		(MUX21
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 126 (_entity -1 ((i 7)))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322~__4 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322~__4 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1324 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1324 0 131 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 7)))))
				(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314~__5 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314~__5 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
				(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 108 (_entity (_out ))))
			)
		)
		(Control
			(_object
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 137 (_entity -1 ((i 7)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1326 0 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
				(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1326 0 142 (_entity (_in ))))
				(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 144 (_entity (_out ))))
			)
		)
	)
	(_instantiation REG1 0 151 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 20))
		)
		(_port
			((CLK)(clk))
			((LD)(ld0))
			((RIN)(BUS_DATA))
			((ZR)(zr0))
			((ROUT)(ROUT0))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 21))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG2 0 155 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 22))
		)
		(_port
			((CLK)(clk))
			((LD)(ld1))
			((RIN)(BUS_DATA))
			((ZR)(zr1))
			((ROUT)(ROUT1))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 23))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG3 0 159 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 24))
		)
		(_port
			((CLK)(clk))
			((LD)(ld2))
			((RIN)(BUS_DATA))
			((ZR)(zr2))
			((ROUT)(ROUT2))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 25))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG4 0 163 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 26))
		)
		(_port
			((CLK)(clk))
			((LD)(ld3))
			((RIN)(BUS_DATA))
			((ZR)(zr3))
			((ROUT)(ROUT3))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 27))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation PCUNIT 0 167 (_component PC )
		(_generic
			((REG_DATA_WIDTH)(_code 28))
		)
		(_port
			((CLK)(clk))
			((LD)(ldpc))
			((INC)(inc))
			((CLR)(rst))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTPC))
		)
		(_use (_entity . PC)
			(_generic
				((REG_DATA_WIDTH)(_code 29))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation IRUNIT 0 171 (_component IR )
		(_generic
			((REG_DATA_WIDTH)(_code 30))
		)
		(_port
			((CLK)(clk))
			((LD)(ldir))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTIR))
		)
		(_use (_entity . IR)
			(_generic
				((REG_DATA_WIDTH)(_code 31))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation ROMUNIT 0 175 (_component ROM )
		(_generic
			((DATA_WIDTH)(_code 32))
			((ADDR_WIDTH)(_code 33))
		)
		(_port
			((Addr)(ROUTPC))
			((Data)(MData))
		)
		(_use (_entity . ROM)
			(_generic
				((DATA_WIDTH)(_code 34))
				((ADDR_WIDTH)(_code 35))
			)
			(_port
				((Addr)(Addr))
				((Data)(Data))
			)
		)
	)
	(_instantiation MUX0 0 179 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 36))
		)
		(_port
			((S1)(s01))
			((S0)(s00))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX0_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 37))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUX1 0 183 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 38))
		)
		(_port
			((S1)(s11))
			((S0)(s10))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX1_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 39))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUXBUS 0 187 (_component MUX21 )
		(_generic
			((REG_DATA_WIDTH)(_code 40))
		)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((MUXOUT)(BUS_DATA))
		)
		(_use (_entity . MUX21)
			(_generic
				((REG_DATA_WIDTH)(_code 41))
			)
			(_port
				((S)(S))
				((I0)(I0))
				((I1)(I1))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation ALUUNIT 0 191 (_component ALU )
		(_generic
			((REG_DATA_WIDTH)(_code 42))
		)
		(_port
			((CMD)(cmd))
			((I0)(MUX0_DATA))
			((I1)(MUX1_DATA))
			((Result)(ALURes))
		)
		(_use (_entity . ALU)
			(_generic
				((REG_DATA_WIDTH)(_code 43))
			)
			(_port
				((CMD)(CMD))
				((I0)(I0))
				((I1)(I1))
				((Result)(Result))
			)
		)
	)
	(_instantiation CONTROLLER 0 195 (_component Control )
		(_generic
			((IR_DATA_WIDTH)(_code 44))
		)
		(_port
			((clock)(clk))
			((reset)(ControlRST))
			((ZR0)(zr0))
			((ZR1)(zr1))
			((ZR2)(zr2))
			((ZR3)(zr3))
			((CROUTIR)(ROUTIR))
			((LD0)(ld0))
			((LD1)(ld1))
			((LD2)(ld2))
			((LD3)(ld3))
			((LDPC)(ldpc))
			((LDIR)(ldir))
			((S00)(s00))
			((S01)(s01))
			((S10)(s10))
			((S11)(s11))
			((BUS_Sel)(bus_sel))
			((INC)(inc))
			((RST)(rst))
			((CMD)(cmd))
		)
		(_use (_entity . Control)
			(_generic
				((IR_DATA_WIDTH)(_code 45))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((ZR0)(ZR0))
				((ZR1)(ZR1))
				((ZR2)(ZR2))
				((ZR3)(ZR3))
				((CROUTIR)(CROUTIR))
				((LD0)(LD0))
				((LD1)(LD1))
				((LD2)(LD2))
				((LD3)(LD3))
				((LDPC)(LDPC))
				((LDIR)(LDIR))
				((S00)(S00))
				((S01)(S01))
				((S10)(S10))
				((S11)(S11))
				((BUS_Sel)(BUS_Sel))
				((INC)(INC))
				((RST)(RST))
				((CMD)(CMD))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \7\ (_entity ((i 7)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 9 \7\ (_entity ((i 7)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_signal (_internal ld0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ld1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal ld2 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal ld3 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal ldpc ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal ldir ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal s00 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal s01 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal s10 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal s11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal inc ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal zr0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal zr1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal zr2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal zr3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 46 )(i 0))))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 47 )(i 0))))))
		(_signal (_internal ROUTPC ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 48 )(i 0))))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal BUS_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal MUX0_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal MUX1_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 144 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 49 -1
	)
)
I 000056 55 2153          1593377294527 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 7 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1593377294528 2020.06.29 01:18:14)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 333335373264312533372668613430356534313665)
	(_entity
		(_time 1593377294525)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(PROCESSOR
			(_object
				(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 6)))))
				(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 7)))))
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 7)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component PROCESSOR )
		(_generic
			((PC_DATA_WIDTH)(_code 0))
			((REGISTER_DATA_WIDTH)(_code 1))
			((IR_DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((ControlRST)(ControlRST))
		)
		(_use (_entity . PROCESSOR)
			(_generic
				((PC_DATA_WIDTH)(_code 3))
				((REGISTER_DATA_WIDTH)(_code 4))
				((IR_DATA_WIDTH)(_code 5))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \7\ (_entity ((i 7)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 12 \7\ (_entity ((i 7)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 53 (processor_tb))
	(_version v80)
	(_time 1593377294531 2020.06.29 01:18:14)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 3333313635656424373221696735663530353b3665)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . PROCESSOR behaviour
			)
		)
	)
)
I 000050 55 19481         1593377296648 behaviour
(_unit VHDL (processor 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593377296649 2020.06.29 01:18:16)
	(_source (\./src/PROCESSOR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8080d58f82d78296d0d295dbd2878386d687828780)
	(_entity
		(_time 1593377275049)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Reg
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_entity (_in ))))
				(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_entity (_out ))))
			)
		)
		(PC
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_entity (_out ))))
			)
		)
		(IR
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 79 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_entity (_out ))))
			)
		)
		(ROM
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 91 (_entity -1 ((i 7)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 92 (_entity -1 ((i 6)))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_entity (_inout ))))
			)
		)
		(MUX41
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 ((i 7)))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~__1 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~__1 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~__2 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~__2 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~~__3 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal I3 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~~__3 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 120 (_entity (_out ))))
			)
		)
		(MUX21
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 126 (_entity -1 ((i 7)))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322~__4 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322~__4 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1324 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1324 0 131 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 7)))))
				(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314~__5 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314~__5 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
				(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 108 (_entity (_out ))))
			)
		)
		(Control
			(_object
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 137 (_entity -1 ((i 7)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1326 0 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
				(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1326 0 142 (_entity (_in ))))
				(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 144 (_entity (_out ))))
			)
		)
	)
	(_instantiation REG1 0 151 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 20))
		)
		(_port
			((CLK)(clk))
			((LD)(ld0))
			((RIN)(BUS_DATA))
			((ZR)(zr0))
			((ROUT)(ROUT0))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 21))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG2 0 155 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 22))
		)
		(_port
			((CLK)(clk))
			((LD)(ld1))
			((RIN)(BUS_DATA))
			((ZR)(zr1))
			((ROUT)(ROUT1))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 23))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG3 0 159 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 24))
		)
		(_port
			((CLK)(clk))
			((LD)(ld2))
			((RIN)(BUS_DATA))
			((ZR)(zr2))
			((ROUT)(ROUT2))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 25))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG4 0 163 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 26))
		)
		(_port
			((CLK)(clk))
			((LD)(ld3))
			((RIN)(BUS_DATA))
			((ZR)(zr3))
			((ROUT)(ROUT3))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 27))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation PCUNIT 0 167 (_component PC )
		(_generic
			((REG_DATA_WIDTH)(_code 28))
		)
		(_port
			((CLK)(clk))
			((LD)(ldpc))
			((INC)(inc))
			((CLR)(rst))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTPC))
		)
		(_use (_entity . PC)
			(_generic
				((REG_DATA_WIDTH)(_code 29))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation IRUNIT 0 171 (_component IR )
		(_generic
			((REG_DATA_WIDTH)(_code 30))
		)
		(_port
			((CLK)(clk))
			((LD)(ldir))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTIR))
		)
		(_use (_entity . IR)
			(_generic
				((REG_DATA_WIDTH)(_code 31))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation ROMUNIT 0 175 (_component ROM )
		(_generic
			((DATA_WIDTH)(_code 32))
			((ADDR_WIDTH)(_code 33))
		)
		(_port
			((Addr)(ROUTPC))
			((Data)(MData))
		)
		(_use (_entity . ROM)
			(_generic
				((DATA_WIDTH)(_code 34))
				((ADDR_WIDTH)(_code 35))
			)
			(_port
				((Addr)(Addr))
				((Data)(Data))
			)
		)
	)
	(_instantiation MUX0 0 179 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 36))
		)
		(_port
			((S1)(s01))
			((S0)(s00))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX0_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 37))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUX1 0 183 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 38))
		)
		(_port
			((S1)(s11))
			((S0)(s10))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX1_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 39))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUXBUS 0 187 (_component MUX21 )
		(_generic
			((REG_DATA_WIDTH)(_code 40))
		)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((MUXOUT)(BUS_DATA))
		)
		(_use (_entity . MUX21)
			(_generic
				((REG_DATA_WIDTH)(_code 41))
			)
			(_port
				((S)(S))
				((I0)(I0))
				((I1)(I1))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation ALUUNIT 0 191 (_component ALU )
		(_generic
			((REG_DATA_WIDTH)(_code 42))
		)
		(_port
			((CMD)(cmd))
			((I0)(MUX0_DATA))
			((I1)(MUX1_DATA))
			((Result)(ALURes))
		)
		(_use (_entity . ALU)
			(_generic
				((REG_DATA_WIDTH)(_code 43))
			)
			(_port
				((CMD)(CMD))
				((I0)(I0))
				((I1)(I1))
				((Result)(Result))
			)
		)
	)
	(_instantiation CONTROLLER 0 195 (_component Control )
		(_generic
			((IR_DATA_WIDTH)(_code 44))
		)
		(_port
			((clock)(clk))
			((reset)(ControlRST))
			((ZR0)(zr0))
			((ZR1)(zr1))
			((ZR2)(zr2))
			((ZR3)(zr3))
			((CROUTIR)(ROUTIR))
			((LD0)(ld0))
			((LD1)(ld1))
			((LD2)(ld2))
			((LD3)(ld3))
			((LDPC)(ldpc))
			((LDIR)(ldir))
			((S00)(s00))
			((S01)(s01))
			((S10)(s10))
			((S11)(s11))
			((BUS_Sel)(bus_sel))
			((INC)(inc))
			((RST)(rst))
			((CMD)(cmd))
		)
		(_use (_entity . Control)
			(_generic
				((IR_DATA_WIDTH)(_code 45))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((ZR0)(ZR0))
				((ZR1)(ZR1))
				((ZR2)(ZR2))
				((ZR3)(ZR3))
				((CROUTIR)(CROUTIR))
				((LD0)(LD0))
				((LD1)(LD1))
				((LD2)(LD2))
				((LD3)(LD3))
				((LDPC)(LDPC))
				((LDIR)(LDIR))
				((S00)(S00))
				((S01)(S01))
				((S10)(S10))
				((S11)(S11))
				((BUS_Sel)(BUS_Sel))
				((INC)(INC))
				((RST)(RST))
				((CMD)(CMD))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \7\ (_entity ((i 7)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 9 \7\ (_entity ((i 7)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_signal (_internal ld0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ld1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal ld2 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal ld3 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal ldpc ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal ldir ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal s00 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal s01 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal s10 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal s11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal inc ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal zr0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal zr1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal zr2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal zr3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 46 )(i 0))))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 47 )(i 0))))))
		(_signal (_internal ROUTPC ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 48 )(i 0))))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal BUS_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal MUX0_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal MUX1_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 144 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 49 -1
	)
)
I 000056 55 2153          1593377297255 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 7 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1593377297256 2020.06.29 01:18:17)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code e1eee1b3e2b6e3f7e1e5f4bab3e6e2e7b7e6e3e4b7)
	(_entity
		(_time 1593377294524)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(PROCESSOR
			(_object
				(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 6)))))
				(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 7)))))
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 7)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component PROCESSOR )
		(_generic
			((PC_DATA_WIDTH)(_code 0))
			((REGISTER_DATA_WIDTH)(_code 1))
			((IR_DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((ControlRST)(ControlRST))
		)
		(_use (_entity . PROCESSOR)
			(_generic
				((PC_DATA_WIDTH)(_code 3))
				((REGISTER_DATA_WIDTH)(_code 4))
				((IR_DATA_WIDTH)(_code 5))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \7\ (_entity ((i 7)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 12 \7\ (_entity ((i 7)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 53 (processor_tb))
	(_version v80)
	(_time 1593377297259 2020.06.29 01:18:17)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code e1eee5b2e5b7b6f6e5e0f3bbb5e7b4e7e2e7e9e4b7)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . PROCESSOR behaviour
			)
		)
	)
)
I 000050 55 19481         1593377333351 behaviour
(_unit VHDL (processor 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593377333352 2020.06.29 01:18:53)
	(_source (\./src/PROCESSOR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code dfd88b8c8b88ddc98f8dca848dd8dcd989d8ddd8df)
	(_entity
		(_time 1593377275049)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Reg
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_entity (_in ))))
				(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_entity (_out ))))
			)
		)
		(PC
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_entity (_out ))))
			)
		)
		(IR
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 79 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_entity (_out ))))
			)
		)
		(ROM
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 91 (_entity -1 ((i 7)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 92 (_entity -1 ((i 6)))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_entity (_inout ))))
			)
		)
		(MUX41
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 ((i 7)))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~__1 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~__1 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~__2 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~__2 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~~__3 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal I3 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~~__3 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 120 (_entity (_out ))))
			)
		)
		(MUX21
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 126 (_entity -1 ((i 7)))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322~__4 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322~__4 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1324 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1324 0 131 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 7)))))
				(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314~__5 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314~__5 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
				(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 108 (_entity (_out ))))
			)
		)
		(Control
			(_object
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 137 (_entity -1 ((i 7)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1326 0 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
				(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1326 0 142 (_entity (_in ))))
				(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 144 (_entity (_out ))))
			)
		)
	)
	(_instantiation REG1 0 151 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 20))
		)
		(_port
			((CLK)(clk))
			((LD)(ld0))
			((RIN)(BUS_DATA))
			((ZR)(zr0))
			((ROUT)(ROUT0))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 21))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG2 0 155 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 22))
		)
		(_port
			((CLK)(clk))
			((LD)(ld1))
			((RIN)(BUS_DATA))
			((ZR)(zr1))
			((ROUT)(ROUT1))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 23))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG3 0 159 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 24))
		)
		(_port
			((CLK)(clk))
			((LD)(ld2))
			((RIN)(BUS_DATA))
			((ZR)(zr2))
			((ROUT)(ROUT2))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 25))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG4 0 163 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 26))
		)
		(_port
			((CLK)(clk))
			((LD)(ld3))
			((RIN)(BUS_DATA))
			((ZR)(zr3))
			((ROUT)(ROUT3))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 27))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation PCUNIT 0 167 (_component PC )
		(_generic
			((REG_DATA_WIDTH)(_code 28))
		)
		(_port
			((CLK)(clk))
			((LD)(ldpc))
			((INC)(inc))
			((CLR)(rst))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTPC))
		)
		(_use (_entity . PC)
			(_generic
				((REG_DATA_WIDTH)(_code 29))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation IRUNIT 0 171 (_component IR )
		(_generic
			((REG_DATA_WIDTH)(_code 30))
		)
		(_port
			((CLK)(clk))
			((LD)(ldir))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTIR))
		)
		(_use (_entity . IR)
			(_generic
				((REG_DATA_WIDTH)(_code 31))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation ROMUNIT 0 175 (_component ROM )
		(_generic
			((DATA_WIDTH)(_code 32))
			((ADDR_WIDTH)(_code 33))
		)
		(_port
			((Addr)(ROUTPC))
			((Data)(MData))
		)
		(_use (_entity . ROM)
			(_generic
				((DATA_WIDTH)(_code 34))
				((ADDR_WIDTH)(_code 35))
			)
			(_port
				((Addr)(Addr))
				((Data)(Data))
			)
		)
	)
	(_instantiation MUX0 0 179 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 36))
		)
		(_port
			((S1)(s01))
			((S0)(s00))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX0_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 37))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUX1 0 183 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 38))
		)
		(_port
			((S1)(s11))
			((S0)(s10))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX1_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 39))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUXBUS 0 187 (_component MUX21 )
		(_generic
			((REG_DATA_WIDTH)(_code 40))
		)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((MUXOUT)(BUS_DATA))
		)
		(_use (_entity . MUX21)
			(_generic
				((REG_DATA_WIDTH)(_code 41))
			)
			(_port
				((S)(S))
				((I0)(I0))
				((I1)(I1))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation ALUUNIT 0 191 (_component ALU )
		(_generic
			((REG_DATA_WIDTH)(_code 42))
		)
		(_port
			((CMD)(cmd))
			((I0)(MUX0_DATA))
			((I1)(MUX1_DATA))
			((Result)(ALURes))
		)
		(_use (_entity . ALU)
			(_generic
				((REG_DATA_WIDTH)(_code 43))
			)
			(_port
				((CMD)(CMD))
				((I0)(I0))
				((I1)(I1))
				((Result)(Result))
			)
		)
	)
	(_instantiation CONTROLLER 0 195 (_component Control )
		(_generic
			((IR_DATA_WIDTH)(_code 44))
		)
		(_port
			((clock)(clk))
			((reset)(ControlRST))
			((ZR0)(zr0))
			((ZR1)(zr1))
			((ZR2)(zr2))
			((ZR3)(zr3))
			((CROUTIR)(ROUTIR))
			((LD0)(ld0))
			((LD1)(ld1))
			((LD2)(ld2))
			((LD3)(ld3))
			((LDPC)(ldpc))
			((LDIR)(ldir))
			((S00)(s00))
			((S01)(s01))
			((S10)(s10))
			((S11)(s11))
			((BUS_Sel)(bus_sel))
			((INC)(inc))
			((RST)(rst))
			((CMD)(cmd))
		)
		(_use (_entity . Control)
			(_generic
				((IR_DATA_WIDTH)(_code 45))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((ZR0)(ZR0))
				((ZR1)(ZR1))
				((ZR2)(ZR2))
				((ZR3)(ZR3))
				((CROUTIR)(CROUTIR))
				((LD0)(LD0))
				((LD1)(LD1))
				((LD2)(LD2))
				((LD3)(LD3))
				((LDPC)(LDPC))
				((LDIR)(LDIR))
				((S00)(S00))
				((S01)(S01))
				((S10)(S10))
				((S11)(S11))
				((BUS_Sel)(BUS_Sel))
				((INC)(INC))
				((RST)(RST))
				((CMD)(CMD))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \7\ (_entity ((i 7)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 9 \7\ (_entity ((i 7)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_signal (_internal ld0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ld1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal ld2 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal ld3 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal ldpc ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal ldir ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal s00 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal s01 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal s10 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal s11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal inc ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal zr0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal zr1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal zr2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal zr3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 46 )(i 0))))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 47 )(i 0))))))
		(_signal (_internal ROUTPC ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 48 )(i 0))))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal BUS_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal MUX0_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal MUX1_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 144 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 49 -1
	)
)
I 000050 55 19481         1593377343008 behaviour
(_unit VHDL (processor 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593377343009 2020.06.29 01:19:03)
	(_source (\./src/PROCESSOR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9793949992c09581c7c582ccc5909491c190959097)
	(_entity
		(_time 1593377275049)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Reg
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_entity (_in ))))
				(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_entity (_out ))))
			)
		)
		(PC
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 6)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_entity (_out ))))
			)
		)
		(IR
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 79 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_entity (_out ))))
			)
		)
		(ROM
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 91 (_entity -1 ((i 7)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 92 (_entity -1 ((i 6)))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_entity (_inout ))))
			)
		)
		(MUX41
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 ((i 7)))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~__1 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~__1 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~__2 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~__2 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~~__3 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal I3 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~~__3 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 120 (_entity (_out ))))
			)
		)
		(MUX21
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 126 (_entity -1 ((i 7)))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322~__4 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322~__4 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1324 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1324 0 131 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 7)))))
				(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314~__5 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314~__5 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
				(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 108 (_entity (_out ))))
			)
		)
		(Control
			(_object
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 137 (_entity -1 ((i 7)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1326 0 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
				(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1326 0 142 (_entity (_in ))))
				(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 144 (_entity (_out ))))
			)
		)
	)
	(_instantiation REG1 0 151 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 20))
		)
		(_port
			((CLK)(clk))
			((LD)(ld0))
			((RIN)(BUS_DATA))
			((ZR)(zr0))
			((ROUT)(ROUT0))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 21))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG2 0 155 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 22))
		)
		(_port
			((CLK)(clk))
			((LD)(ld1))
			((RIN)(BUS_DATA))
			((ZR)(zr1))
			((ROUT)(ROUT1))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 23))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG3 0 159 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 24))
		)
		(_port
			((CLK)(clk))
			((LD)(ld2))
			((RIN)(BUS_DATA))
			((ZR)(zr2))
			((ROUT)(ROUT2))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 25))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG4 0 163 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 26))
		)
		(_port
			((CLK)(clk))
			((LD)(ld3))
			((RIN)(BUS_DATA))
			((ZR)(zr3))
			((ROUT)(ROUT3))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 27))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation PCUNIT 0 167 (_component PC )
		(_generic
			((REG_DATA_WIDTH)(_code 28))
		)
		(_port
			((CLK)(clk))
			((LD)(ldpc))
			((INC)(inc))
			((CLR)(rst))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTPC))
		)
		(_use (_entity . PC)
			(_generic
				((REG_DATA_WIDTH)(_code 29))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation IRUNIT 0 171 (_component IR )
		(_generic
			((REG_DATA_WIDTH)(_code 30))
		)
		(_port
			((CLK)(clk))
			((LD)(ldir))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTIR))
		)
		(_use (_entity . IR)
			(_generic
				((REG_DATA_WIDTH)(_code 31))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation ROMUNIT 0 175 (_component ROM )
		(_generic
			((DATA_WIDTH)(_code 32))
			((ADDR_WIDTH)(_code 33))
		)
		(_port
			((Addr)(ROUTPC))
			((Data)(MData))
		)
		(_use (_entity . ROM)
			(_generic
				((DATA_WIDTH)(_code 34))
				((ADDR_WIDTH)(_code 35))
			)
			(_port
				((Addr)(Addr))
				((Data)(Data))
			)
		)
	)
	(_instantiation MUX0 0 179 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 36))
		)
		(_port
			((S1)(s01))
			((S0)(s00))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX0_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 37))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUX1 0 183 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 38))
		)
		(_port
			((S1)(s11))
			((S0)(s10))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX1_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 39))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUXBUS 0 187 (_component MUX21 )
		(_generic
			((REG_DATA_WIDTH)(_code 40))
		)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((MUXOUT)(BUS_DATA))
		)
		(_use (_entity . MUX21)
			(_generic
				((REG_DATA_WIDTH)(_code 41))
			)
			(_port
				((S)(S))
				((I0)(I0))
				((I1)(I1))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation ALUUNIT 0 191 (_component ALU )
		(_generic
			((REG_DATA_WIDTH)(_code 42))
		)
		(_port
			((CMD)(cmd))
			((I0)(MUX0_DATA))
			((I1)(MUX1_DATA))
			((Result)(ALURes))
		)
		(_use (_entity . ALU)
			(_generic
				((REG_DATA_WIDTH)(_code 43))
			)
			(_port
				((CMD)(CMD))
				((I0)(I0))
				((I1)(I1))
				((Result)(Result))
			)
		)
	)
	(_instantiation CONTROLLER 0 195 (_component Control )
		(_generic
			((IR_DATA_WIDTH)(_code 44))
		)
		(_port
			((clock)(clk))
			((reset)(ControlRST))
			((ZR0)(zr0))
			((ZR1)(zr1))
			((ZR2)(zr2))
			((ZR3)(zr3))
			((CROUTIR)(ROUTIR))
			((LD0)(ld0))
			((LD1)(ld1))
			((LD2)(ld2))
			((LD3)(ld3))
			((LDPC)(ldpc))
			((LDIR)(ldir))
			((S00)(s00))
			((S01)(s01))
			((S10)(s10))
			((S11)(s11))
			((BUS_Sel)(bus_sel))
			((INC)(inc))
			((RST)(rst))
			((CMD)(cmd))
		)
		(_use (_entity . Control)
			(_generic
				((IR_DATA_WIDTH)(_code 45))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((ZR0)(ZR0))
				((ZR1)(ZR1))
				((ZR2)(ZR2))
				((ZR3)(ZR3))
				((CROUTIR)(CROUTIR))
				((LD0)(LD0))
				((LD1)(LD1))
				((LD2)(LD2))
				((LD3)(LD3))
				((LDPC)(LDPC))
				((LDIR)(LDIR))
				((S00)(S00))
				((S01)(S01))
				((S10)(S10))
				((S11)(S11))
				((BUS_Sel)(BUS_Sel))
				((INC)(INC))
				((RST)(RST))
				((CMD)(CMD))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \7\ (_entity ((i 7)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 9 \7\ (_entity ((i 7)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_signal (_internal ld0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ld1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal ld2 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal ld3 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal ldpc ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal ldir ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal s00 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal s01 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal s10 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal s11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal inc ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal zr0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal zr1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal zr2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal zr3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 46 )(i 0))))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 47 )(i 0))))))
		(_signal (_internal ROUTPC ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 48 )(i 0))))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal BUS_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal MUX0_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal MUX1_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 144 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 49 -1
	)
)
I 000056 55 2153          1593377343615 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 7 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1593377343616 2020.06.29 01:19:03)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f9fdfca8f2aefbeff9fdeca2abfefaffaffefbfcaf)
	(_entity
		(_time 1593377294524)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(PROCESSOR
			(_object
				(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 6)))))
				(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 7)))))
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 7)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component PROCESSOR )
		(_generic
			((PC_DATA_WIDTH)(_code 0))
			((REGISTER_DATA_WIDTH)(_code 1))
			((IR_DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((ControlRST)(ControlRST))
		)
		(_use (_entity . PROCESSOR)
			(_generic
				((PC_DATA_WIDTH)(_code 3))
				((REGISTER_DATA_WIDTH)(_code 4))
				((IR_DATA_WIDTH)(_code 5))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \7\ (_entity ((i 7)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 12 \7\ (_entity ((i 7)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 53 (processor_tb))
	(_version v80)
	(_time 1593377343621 2020.06.29 01:19:03)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f9fdf8a9f5afaeeefdf8eba3adffacfffafff1fcaf)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . PROCESSOR behaviour
			)
		)
	)
)
I 000050 55 2348          1593377369979 behaviour
(_unit VHDL (pc 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593377369980 2020.06.29 01:19:29)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f0fea3a0f3a6a4e6f1f0e0aaa2f7f0f6f3f7f0f6f3)
	(_entity
		(_time 1592521018005)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in (_code 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out (_code 5)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 7)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni (_code 8)))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(7))(_sensitivity(0))(_read(1)(2)(3)(4)(6)(7)))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 9 -1
	)
)
I 000050 55 2348          1593377380314 behaviour
(_unit VHDL (pc 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593377380315 2020.06.29 01:19:40)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 580c5d5b530e0c4e595848020a5f585e5b5f585e5b)
	(_entity
		(_time 1593377380312)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \7\ (_entity ((i 7)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in (_code 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out (_code 5)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 7)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni (_code 8)))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(7))(_sensitivity(0))(_read(1)(2)(3)(4)(6)(7)))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 9 -1
	)
)
I 000050 55 19481         1593377409063 behaviour
(_unit VHDL (processor 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593377409064 2020.06.29 01:20:09)
	(_source (\./src/PROCESSOR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a6a2a3f0a2f1a4b0f6f4b3fdf4a1a5a0f0a1a4a1a6)
	(_entity
		(_time 1593377275049)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Reg
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_entity (_in ))))
				(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_entity (_out ))))
			)
		)
		(PC
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_entity (_out ))))
			)
		)
		(IR
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 79 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_entity (_out ))))
			)
		)
		(ROM
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 91 (_entity -1 ((i 7)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 92 (_entity -1 ((i 6)))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_entity (_inout ))))
			)
		)
		(MUX41
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 ((i 7)))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~__1 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~__1 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~__2 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~__2 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~~__3 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal I3 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~~__3 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 120 (_entity (_out ))))
			)
		)
		(MUX21
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 126 (_entity -1 ((i 7)))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322~__4 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322~__4 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1324 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1324 0 131 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 7)))))
				(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314~__5 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314~__5 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
				(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 108 (_entity (_out ))))
			)
		)
		(Control
			(_object
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 137 (_entity -1 ((i 7)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1326 0 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
				(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1326 0 142 (_entity (_in ))))
				(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 144 (_entity (_out ))))
			)
		)
	)
	(_instantiation REG1 0 151 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 20))
		)
		(_port
			((CLK)(clk))
			((LD)(ld0))
			((RIN)(BUS_DATA))
			((ZR)(zr0))
			((ROUT)(ROUT0))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 21))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG2 0 155 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 22))
		)
		(_port
			((CLK)(clk))
			((LD)(ld1))
			((RIN)(BUS_DATA))
			((ZR)(zr1))
			((ROUT)(ROUT1))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 23))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG3 0 159 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 24))
		)
		(_port
			((CLK)(clk))
			((LD)(ld2))
			((RIN)(BUS_DATA))
			((ZR)(zr2))
			((ROUT)(ROUT2))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 25))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG4 0 163 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 26))
		)
		(_port
			((CLK)(clk))
			((LD)(ld3))
			((RIN)(BUS_DATA))
			((ZR)(zr3))
			((ROUT)(ROUT3))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 27))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation PCUNIT 0 167 (_component PC )
		(_generic
			((REG_DATA_WIDTH)(_code 28))
		)
		(_port
			((CLK)(clk))
			((LD)(ldpc))
			((INC)(inc))
			((CLR)(rst))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTPC))
		)
		(_use (_entity . PC)
			(_generic
				((REG_DATA_WIDTH)(_code 29))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation IRUNIT 0 171 (_component IR )
		(_generic
			((REG_DATA_WIDTH)(_code 30))
		)
		(_port
			((CLK)(clk))
			((LD)(ldir))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTIR))
		)
		(_use (_entity . IR)
			(_generic
				((REG_DATA_WIDTH)(_code 31))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation ROMUNIT 0 175 (_component ROM )
		(_generic
			((DATA_WIDTH)(_code 32))
			((ADDR_WIDTH)(_code 33))
		)
		(_port
			((Addr)(ROUTPC))
			((Data)(MData))
		)
		(_use (_entity . ROM)
			(_generic
				((DATA_WIDTH)(_code 34))
				((ADDR_WIDTH)(_code 35))
			)
			(_port
				((Addr)(Addr))
				((Data)(Data))
			)
		)
	)
	(_instantiation MUX0 0 179 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 36))
		)
		(_port
			((S1)(s01))
			((S0)(s00))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX0_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 37))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUX1 0 183 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 38))
		)
		(_port
			((S1)(s11))
			((S0)(s10))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX1_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 39))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUXBUS 0 187 (_component MUX21 )
		(_generic
			((REG_DATA_WIDTH)(_code 40))
		)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((MUXOUT)(BUS_DATA))
		)
		(_use (_entity . MUX21)
			(_generic
				((REG_DATA_WIDTH)(_code 41))
			)
			(_port
				((S)(S))
				((I0)(I0))
				((I1)(I1))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation ALUUNIT 0 191 (_component ALU )
		(_generic
			((REG_DATA_WIDTH)(_code 42))
		)
		(_port
			((CMD)(cmd))
			((I0)(MUX0_DATA))
			((I1)(MUX1_DATA))
			((Result)(ALURes))
		)
		(_use (_entity . ALU)
			(_generic
				((REG_DATA_WIDTH)(_code 43))
			)
			(_port
				((CMD)(CMD))
				((I0)(I0))
				((I1)(I1))
				((Result)(Result))
			)
		)
	)
	(_instantiation CONTROLLER 0 195 (_component Control )
		(_generic
			((IR_DATA_WIDTH)(_code 44))
		)
		(_port
			((clock)(clk))
			((reset)(ControlRST))
			((ZR0)(zr0))
			((ZR1)(zr1))
			((ZR2)(zr2))
			((ZR3)(zr3))
			((CROUTIR)(ROUTIR))
			((LD0)(ld0))
			((LD1)(ld1))
			((LD2)(ld2))
			((LD3)(ld3))
			((LDPC)(ldpc))
			((LDIR)(ldir))
			((S00)(s00))
			((S01)(s01))
			((S10)(s10))
			((S11)(s11))
			((BUS_Sel)(bus_sel))
			((INC)(inc))
			((RST)(rst))
			((CMD)(cmd))
		)
		(_use (_entity . Control)
			(_generic
				((IR_DATA_WIDTH)(_code 45))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((ZR0)(ZR0))
				((ZR1)(ZR1))
				((ZR2)(ZR2))
				((ZR3)(ZR3))
				((CROUTIR)(CROUTIR))
				((LD0)(LD0))
				((LD1)(LD1))
				((LD2)(LD2))
				((LD3)(LD3))
				((LDPC)(LDPC))
				((LDIR)(LDIR))
				((S00)(S00))
				((S01)(S01))
				((S10)(S10))
				((S11)(S11))
				((BUS_Sel)(BUS_Sel))
				((INC)(INC))
				((RST)(RST))
				((CMD)(CMD))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \7\ (_entity ((i 7)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 9 \7\ (_entity ((i 7)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_signal (_internal ld0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ld1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal ld2 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal ld3 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal ldpc ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal ldir ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal s00 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal s01 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal s10 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal s11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal inc ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal zr0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal zr1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal zr2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal zr3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 46 )(i 0))))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 47 )(i 0))))))
		(_signal (_internal ROUTPC ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 48 )(i 0))))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal BUS_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal MUX0_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal MUX1_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 144 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 49 -1
	)
)
I 000056 55 2153          1593377421855 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 7 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1593377421856 2020.06.29 01:20:21)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 9392949d92c49185939786c8c1949095c5949196c5)
	(_entity
		(_time 1593377421853)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(PROCESSOR
			(_object
				(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 7)))))
				(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 7)))))
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 7)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component PROCESSOR )
		(_generic
			((PC_DATA_WIDTH)(_code 0))
			((REGISTER_DATA_WIDTH)(_code 1))
			((IR_DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((ControlRST)(ControlRST))
		)
		(_use (_entity . PROCESSOR)
			(_generic
				((PC_DATA_WIDTH)(_code 3))
				((REGISTER_DATA_WIDTH)(_code 4))
				((IR_DATA_WIDTH)(_code 5))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \7\ (_entity ((i 7)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \7\ (_entity ((i 7)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 12 \7\ (_entity ((i 7)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 53 (processor_tb))
	(_version v80)
	(_time 1593377421859 2020.06.29 01:20:21)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 9392909c95c5c484979281c9c795c69590959b96c5)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . PROCESSOR behaviour
			)
		)
	)
)
I 000050 55 19481         1593377425181 behaviour
(_unit VHDL (processor 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593377425182 2020.06.29 01:20:25)
	(_source (\./src/PROCESSOR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9393979d92c49185c3c186c8c1949095c594919493)
	(_entity
		(_time 1593377275049)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Reg
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_entity (_in ))))
				(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_entity (_out ))))
			)
		)
		(PC
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_entity (_out ))))
			)
		)
		(IR
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 79 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_entity (_out ))))
			)
		)
		(ROM
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 91 (_entity -1 ((i 7)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 92 (_entity -1 ((i 6)))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_entity (_inout ))))
			)
		)
		(MUX41
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 ((i 7)))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~__1 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~__1 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~__2 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~__2 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~~__3 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal I3 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~~__3 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 120 (_entity (_out ))))
			)
		)
		(MUX21
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 126 (_entity -1 ((i 7)))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322~__4 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322~__4 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1324 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1324 0 131 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 7)))))
				(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314~__5 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314~__5 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
				(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 108 (_entity (_out ))))
			)
		)
		(Control
			(_object
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 137 (_entity -1 ((i 7)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1326 0 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
				(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1326 0 142 (_entity (_in ))))
				(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 144 (_entity (_out ))))
			)
		)
	)
	(_instantiation REG1 0 151 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 20))
		)
		(_port
			((CLK)(clk))
			((LD)(ld0))
			((RIN)(BUS_DATA))
			((ZR)(zr0))
			((ROUT)(ROUT0))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 21))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG2 0 155 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 22))
		)
		(_port
			((CLK)(clk))
			((LD)(ld1))
			((RIN)(BUS_DATA))
			((ZR)(zr1))
			((ROUT)(ROUT1))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 23))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG3 0 159 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 24))
		)
		(_port
			((CLK)(clk))
			((LD)(ld2))
			((RIN)(BUS_DATA))
			((ZR)(zr2))
			((ROUT)(ROUT2))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 25))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG4 0 163 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 26))
		)
		(_port
			((CLK)(clk))
			((LD)(ld3))
			((RIN)(BUS_DATA))
			((ZR)(zr3))
			((ROUT)(ROUT3))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 27))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation PCUNIT 0 167 (_component PC )
		(_generic
			((REG_DATA_WIDTH)(_code 28))
		)
		(_port
			((CLK)(clk))
			((LD)(ldpc))
			((INC)(inc))
			((CLR)(rst))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTPC))
		)
		(_use (_entity . PC)
			(_generic
				((REG_DATA_WIDTH)(_code 29))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation IRUNIT 0 171 (_component IR )
		(_generic
			((REG_DATA_WIDTH)(_code 30))
		)
		(_port
			((CLK)(clk))
			((LD)(ldir))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTIR))
		)
		(_use (_entity . IR)
			(_generic
				((REG_DATA_WIDTH)(_code 31))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation ROMUNIT 0 175 (_component ROM )
		(_generic
			((DATA_WIDTH)(_code 32))
			((ADDR_WIDTH)(_code 33))
		)
		(_port
			((Addr)(ROUTPC))
			((Data)(MData))
		)
		(_use (_entity . ROM)
			(_generic
				((DATA_WIDTH)(_code 34))
				((ADDR_WIDTH)(_code 35))
			)
			(_port
				((Addr)(Addr))
				((Data)(Data))
			)
		)
	)
	(_instantiation MUX0 0 179 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 36))
		)
		(_port
			((S1)(s01))
			((S0)(s00))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX0_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 37))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUX1 0 183 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 38))
		)
		(_port
			((S1)(s11))
			((S0)(s10))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX1_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 39))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUXBUS 0 187 (_component MUX21 )
		(_generic
			((REG_DATA_WIDTH)(_code 40))
		)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((MUXOUT)(BUS_DATA))
		)
		(_use (_entity . MUX21)
			(_generic
				((REG_DATA_WIDTH)(_code 41))
			)
			(_port
				((S)(S))
				((I0)(I0))
				((I1)(I1))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation ALUUNIT 0 191 (_component ALU )
		(_generic
			((REG_DATA_WIDTH)(_code 42))
		)
		(_port
			((CMD)(cmd))
			((I0)(MUX0_DATA))
			((I1)(MUX1_DATA))
			((Result)(ALURes))
		)
		(_use (_entity . ALU)
			(_generic
				((REG_DATA_WIDTH)(_code 43))
			)
			(_port
				((CMD)(CMD))
				((I0)(I0))
				((I1)(I1))
				((Result)(Result))
			)
		)
	)
	(_instantiation CONTROLLER 0 195 (_component Control )
		(_generic
			((IR_DATA_WIDTH)(_code 44))
		)
		(_port
			((clock)(clk))
			((reset)(ControlRST))
			((ZR0)(zr0))
			((ZR1)(zr1))
			((ZR2)(zr2))
			((ZR3)(zr3))
			((CROUTIR)(ROUTIR))
			((LD0)(ld0))
			((LD1)(ld1))
			((LD2)(ld2))
			((LD3)(ld3))
			((LDPC)(ldpc))
			((LDIR)(ldir))
			((S00)(s00))
			((S01)(s01))
			((S10)(s10))
			((S11)(s11))
			((BUS_Sel)(bus_sel))
			((INC)(inc))
			((RST)(rst))
			((CMD)(cmd))
		)
		(_use (_entity . Control)
			(_generic
				((IR_DATA_WIDTH)(_code 45))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((ZR0)(ZR0))
				((ZR1)(ZR1))
				((ZR2)(ZR2))
				((ZR3)(ZR3))
				((CROUTIR)(CROUTIR))
				((LD0)(LD0))
				((LD1)(LD1))
				((LD2)(LD2))
				((LD3)(LD3))
				((LDPC)(LDPC))
				((LDIR)(LDIR))
				((S00)(S00))
				((S01)(S01))
				((S10)(S10))
				((S11)(S11))
				((BUS_Sel)(BUS_Sel))
				((INC)(INC))
				((RST)(RST))
				((CMD)(CMD))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \7\ (_entity ((i 7)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 9 \7\ (_entity ((i 7)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_signal (_internal ld0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ld1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal ld2 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal ld3 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal ldpc ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal ldir ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal s00 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal s01 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal s10 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal s11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal inc ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal zr0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal zr1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal zr2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal zr3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 46 )(i 0))))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 47 )(i 0))))))
		(_signal (_internal ROUTPC ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 48 )(i 0))))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal BUS_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal MUX0_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal MUX1_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 144 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 49 -1
	)
)
I 000056 55 2153          1593377425789 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 7 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1593377425790 2020.06.29 01:20:25)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f5f5f3a4f2a2f7e3f5f1e0aea7f2f6f3a3f2f7f0a3)
	(_entity
		(_time 1593377421852)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(PROCESSOR
			(_object
				(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 7)))))
				(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 7)))))
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 7)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component PROCESSOR )
		(_generic
			((PC_DATA_WIDTH)(_code 0))
			((REGISTER_DATA_WIDTH)(_code 1))
			((IR_DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((ControlRST)(ControlRST))
		)
		(_use (_entity . PROCESSOR)
			(_generic
				((PC_DATA_WIDTH)(_code 3))
				((REGISTER_DATA_WIDTH)(_code 4))
				((IR_DATA_WIDTH)(_code 5))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \7\ (_entity ((i 7)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \7\ (_entity ((i 7)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 12 \7\ (_entity ((i 7)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 53 (processor_tb))
	(_version v80)
	(_time 1593377425793 2020.06.29 01:20:25)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f5f5f7a5f5a3a2e2f1f4e7afa1f3a0f3f6f3fdf0a3)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . PROCESSOR behaviour
			)
		)
	)
)
I 000050 55 2372          1593377998637 behaviour
(_unit VHDL (rom 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593377998638 2020.06.29 01:29:58)
	(_source (\./src/ROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a0a4a6f7f6f7a0b7a1f4e6faa5a7a2a6f6a6f4a7a2)
	(_entity
		(_time 1593377103342)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \7\ (_entity ((i 7)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \6\ (_entity ((i 6)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_type (_internal MyMem 0 18 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 10 )(i 0))))))
		(_signal (_internal Mem MyMem 0 19 (_architecture (_uni ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(2(0))))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(2(1))))))
			(line__38(_architecture 2 0 38 (_assignment (_simple)(_target(2(2))))))
			(line__39(_architecture 3 0 39 (_assignment (_simple)(_target(2(3))))))
			(line__40(_architecture 4 0 40 (_assignment (_simple)(_target(2(4))))))
			(line__41(_architecture 5 0 41 (_assignment (_simple)(_target(2(5))))))
			(line__58(_architecture 6 0 58 (_assignment (_simple)(_target(1))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 197378 )
		(33686018 197123 )
		(33686018 197379 )
		(33751554 197122 )
		(33686018 131586 )
	)
	(_model . behaviour 11 -1
	)
)
I 000050 55 3124          1593378031193 behaviour
(_unit VHDL (rom 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593378031194 2020.06.29 01:30:31)
	(_source (\./src/ROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d386d2818684d3c4d2879589d6d4d1d585d587d4d1)
	(_entity
		(_time 1593377103342)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \7\ (_entity ((i 7)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \6\ (_entity ((i 6)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_type (_internal MyMem 0 18 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 18 )(i 0))))))
		(_signal (_internal Mem MyMem 0 19 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_target(2(0))))))
			(line__45(_architecture 1 0 45 (_assignment (_simple)(_target(2(1))))))
			(line__46(_architecture 2 0 46 (_assignment (_simple)(_target(2(2))))))
			(line__47(_architecture 3 0 47 (_assignment (_simple)(_target(2(3))))))
			(line__48(_architecture 4 0 48 (_assignment (_simple)(_target(2(4))))))
			(line__49(_architecture 5 0 49 (_assignment (_simple)(_target(2(5))))))
			(line__50(_architecture 6 0 50 (_assignment (_simple)(_target(2(6))))))
			(line__51(_architecture 7 0 51 (_assignment (_simple)(_target(2(7))))))
			(line__52(_architecture 8 0 52 (_assignment (_simple)(_target(2(8))))))
			(line__53(_architecture 9 0 53 (_assignment (_simple)(_target(2(9))))))
			(line__54(_architecture 10 0 54 (_assignment (_simple)(_target(2(10))))))
			(line__55(_architecture 11 0 55 (_assignment (_simple)(_target(2(11))))))
			(line__56(_architecture 12 0 56 (_assignment (_simple)(_target(2(12))))))
			(line__57(_architecture 13 0 57 (_assignment (_simple)(_target(2(13))))))
			(line__58(_architecture 14 0 58 (_assignment (_simple)(_target(1))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 197378 )
		(33686018 131842 )
		(33686018 197379 )
		(50463234 197378 )
		(50463234 197379 )
		(33686018 197122 )
		(33686274 197378 )
		(33751554 131843 )
		(33751810 131586 )
		(50463234 197122 )
		(33686018 131586 )
	)
	(_model . behaviour 19 -1
	)
)
I 000050 55 2372          1593378885039 behaviour
(_unit VHDL (rom 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593378885040 2020.06.29 01:44:45)
	(_source (\./src/ROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 27727723767027302125617d222025217121732025)
	(_entity
		(_time 1593377103342)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \7\ (_entity ((i 7)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \6\ (_entity ((i 6)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_type (_internal MyMem 0 18 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 10 )(i 0))))))
		(_signal (_internal Mem MyMem 0 19 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_target(2(0))))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_target(2(1))))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_target(2(2))))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_target(2(3))))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_target(2(4))))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(2(5))))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(1))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 197378 )
		(33686018 131842 )
		(33686018 197379 )
		(33686019 197122 )
		(33686018 131586 )
	)
	(_model . behaviour 11 -1
	)
)
I 000050 55 1860          1593379058541 behaviour
(_unit VHDL (alu 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593379058542 2020.06.29 01:47:38)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e3e3e2b0b3b5b2f5e0e6a0b8b7e5e2e5b0e4e6e5e2)
	(_entity
		(_time 1593379058539)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \7\ (_entity ((i 7)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(770 )
		(515 )
	)
	(_model . behaviour 3 -1
	)
)
I 000050 55 1860          1593379063532 behaviour
(_unit VHDL (alu 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593379063533 2020.06.29 01:47:43)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6b6a6e6b6a3d3a7d686e28303f6d6a6d386c6e6d6a)
	(_entity
		(_time 1593379058538)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \7\ (_entity ((i 7)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out ))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(770 )
		(515 )
	)
	(_model . behaviour 3 -1
	)
)
I 000050 55 19481         1593379098020 behaviour
(_unit VHDL (processor 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593379098021 2020.06.29 01:48:18)
	(_source (\./src/PROCESSOR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1f4e4d194b481d094f4d0a444d181c1949181d181f)
	(_entity
		(_time 1593377275049)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Reg
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_entity (_in ))))
				(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_entity (_out ))))
			)
		)
		(PC
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_entity (_out ))))
			)
		)
		(IR
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 79 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_entity (_out ))))
			)
		)
		(ROM
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 91 (_entity -1 ((i 7)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 92 (_entity -1 ((i 6)))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_entity (_inout ))))
			)
		)
		(MUX41
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 ((i 7)))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~__1 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~__1 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~__2 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~__2 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~~__3 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal I3 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~~__3 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 120 (_entity (_out ))))
			)
		)
		(MUX21
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 126 (_entity -1 ((i 7)))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322~__4 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322~__4 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1324 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1324 0 131 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 7)))))
				(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314~__5 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314~__5 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
				(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 108 (_entity (_out ))))
			)
		)
		(Control
			(_object
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 137 (_entity -1 ((i 7)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1326 0 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
				(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1326 0 142 (_entity (_in ))))
				(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 144 (_entity (_out ))))
			)
		)
	)
	(_instantiation REG1 0 151 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 20))
		)
		(_port
			((CLK)(clk))
			((LD)(ld0))
			((RIN)(BUS_DATA))
			((ZR)(zr0))
			((ROUT)(ROUT0))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 21))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG2 0 155 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 22))
		)
		(_port
			((CLK)(clk))
			((LD)(ld1))
			((RIN)(BUS_DATA))
			((ZR)(zr1))
			((ROUT)(ROUT1))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 23))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG3 0 159 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 24))
		)
		(_port
			((CLK)(clk))
			((LD)(ld2))
			((RIN)(BUS_DATA))
			((ZR)(zr2))
			((ROUT)(ROUT2))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 25))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG4 0 163 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 26))
		)
		(_port
			((CLK)(clk))
			((LD)(ld3))
			((RIN)(BUS_DATA))
			((ZR)(zr3))
			((ROUT)(ROUT3))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 27))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation PCUNIT 0 167 (_component PC )
		(_generic
			((REG_DATA_WIDTH)(_code 28))
		)
		(_port
			((CLK)(clk))
			((LD)(ldpc))
			((INC)(inc))
			((CLR)(rst))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTPC))
		)
		(_use (_entity . PC)
			(_generic
				((REG_DATA_WIDTH)(_code 29))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation IRUNIT 0 171 (_component IR )
		(_generic
			((REG_DATA_WIDTH)(_code 30))
		)
		(_port
			((CLK)(clk))
			((LD)(ldir))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTIR))
		)
		(_use (_entity . IR)
			(_generic
				((REG_DATA_WIDTH)(_code 31))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation ROMUNIT 0 175 (_component ROM )
		(_generic
			((DATA_WIDTH)(_code 32))
			((ADDR_WIDTH)(_code 33))
		)
		(_port
			((Addr)(ROUTPC))
			((Data)(MData))
		)
		(_use (_entity . ROM)
			(_generic
				((DATA_WIDTH)(_code 34))
				((ADDR_WIDTH)(_code 35))
			)
			(_port
				((Addr)(Addr))
				((Data)(Data))
			)
		)
	)
	(_instantiation MUX0 0 179 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 36))
		)
		(_port
			((S1)(s01))
			((S0)(s00))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX0_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 37))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUX1 0 183 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 38))
		)
		(_port
			((S1)(s11))
			((S0)(s10))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX1_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 39))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUXBUS 0 187 (_component MUX21 )
		(_generic
			((REG_DATA_WIDTH)(_code 40))
		)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((MUXOUT)(BUS_DATA))
		)
		(_use (_entity . MUX21)
			(_generic
				((REG_DATA_WIDTH)(_code 41))
			)
			(_port
				((S)(S))
				((I0)(I0))
				((I1)(I1))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation ALUUNIT 0 191 (_component ALU )
		(_generic
			((REG_DATA_WIDTH)(_code 42))
		)
		(_port
			((CMD)(cmd))
			((I0)(MUX0_DATA))
			((I1)(MUX1_DATA))
			((Result)(ALURes))
		)
		(_use (_entity . ALU)
			(_generic
				((REG_DATA_WIDTH)(_code 43))
			)
			(_port
				((CMD)(CMD))
				((I0)(I0))
				((I1)(I1))
				((Result)(Result))
			)
		)
	)
	(_instantiation CONTROLLER 0 195 (_component Control )
		(_generic
			((IR_DATA_WIDTH)(_code 44))
		)
		(_port
			((clock)(clk))
			((reset)(ControlRST))
			((ZR0)(zr0))
			((ZR1)(zr1))
			((ZR2)(zr2))
			((ZR3)(zr3))
			((CROUTIR)(ROUTIR))
			((LD0)(ld0))
			((LD1)(ld1))
			((LD2)(ld2))
			((LD3)(ld3))
			((LDPC)(ldpc))
			((LDIR)(ldir))
			((S00)(s00))
			((S01)(s01))
			((S10)(s10))
			((S11)(s11))
			((BUS_Sel)(bus_sel))
			((INC)(inc))
			((RST)(rst))
			((CMD)(cmd))
		)
		(_use (_entity . Control)
			(_generic
				((IR_DATA_WIDTH)(_code 45))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((ZR0)(ZR0))
				((ZR1)(ZR1))
				((ZR2)(ZR2))
				((ZR3)(ZR3))
				((CROUTIR)(CROUTIR))
				((LD0)(LD0))
				((LD1)(LD1))
				((LD2)(LD2))
				((LD3)(LD3))
				((LDPC)(LDPC))
				((LDIR)(LDIR))
				((S00)(S00))
				((S01)(S01))
				((S10)(S10))
				((S11)(S11))
				((BUS_Sel)(BUS_Sel))
				((INC)(INC))
				((RST)(RST))
				((CMD)(CMD))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \6\ (_entity ((i 6)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \7\ (_entity ((i 7)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 9 \7\ (_entity ((i 7)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_signal (_internal ld0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ld1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal ld2 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal ld3 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal ldpc ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal ldir ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal s00 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal s01 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal s10 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal s11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal inc ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal zr0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal zr1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal zr2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal zr3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 46 )(i 0))))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 47 )(i 0))))))
		(_signal (_internal ROUTPC ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 48 )(i 0))))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal BUS_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal MUX0_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal MUX1_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 144 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 49 -1
	)
)
I 000056 55 2153          1593379098666 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 7 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1593379098667 2020.06.29 01:48:18)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code a0f1f4f6a2f7a2b6a0a4b5fbf2a7a3a6f6a7a2a5f6)
	(_entity
		(_time 1593377421852)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(PROCESSOR
			(_object
				(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 7)))))
				(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 7)))))
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 7)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component PROCESSOR )
		(_generic
			((PC_DATA_WIDTH)(_code 0))
			((REGISTER_DATA_WIDTH)(_code 1))
			((IR_DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((ControlRST)(ControlRST))
		)
		(_use (_entity . PROCESSOR)
			(_generic
				((PC_DATA_WIDTH)(_code 3))
				((REGISTER_DATA_WIDTH)(_code 4))
				((IR_DATA_WIDTH)(_code 5))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \7\ (_entity ((i 7)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \7\ (_entity ((i 7)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 12 \7\ (_entity ((i 7)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 53 (processor_tb))
	(_version v80)
	(_time 1593379098672 2020.06.29 01:48:18)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code a0f1f0f7a5f6f7b7a4a1b2faf4a6f5a6a3a6a8a5f6)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . PROCESSOR behaviour
			)
		)
	)
)
I 000050 55 2147          1593379240670 behaviour
(_unit VHDL (alu 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593379240671 2020.06.29 01:50:40)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 50545953030601465350130b045651560357555651)
	(_entity
		(_time 1593379058538)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \7\ (_entity ((i 7)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{{2*REG_DATA_WIDTH}-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal MAN_Result ~STD_LOGIC_VECTOR{{2*REG_DATA_WIDTH}-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1)(2))(_read(4(_range 4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(770 )
		(515 )
	)
	(_model . behaviour 5 -1
	)
)
I 000050 55 2137          1593380328166 behaviour
(_unit VHDL (alu 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593380328167 2020.06.29 02:08:48)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5c095d5f5c0a0d4a5f5c1f07085a5d5a0f5b595a5d)
	(_entity
		(_time 1593379058538)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \7\ (_entity ((i 7)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{{2*REG_DATA_WIDTH}-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal MAN_Result ~STD_LOGIC_VECTOR{{2*REG_DATA_WIDTH}-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1)(2))(_read(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(770 )
		(515 )
	)
	(_model . behaviour 4 -1
	)
)
I 000050 55 2147          1593380563475 behaviour
(_unit VHDL (alu 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593380563476 2020.06.29 02:12:43)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8c8f8a828cdadd9a8f8ccfd7d88a8d8adf8b898a8d)
	(_entity
		(_time 1593379058538)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \7\ (_entity ((i 7)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{{2*REG_DATA_WIDTH}-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal MAN_Result ~STD_LOGIC_VECTOR{{2*REG_DATA_WIDTH}-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1)(2))(_read(4(_range 4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(770 )
		(515 )
	)
	(_model . behaviour 5 -1
	)
)
I 000050 55 2160          1593380646223 behaviour
(_unit VHDL (alu 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593380646224 2020.06.29 02:14:06)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code cac59a9fc89c9bdcc9ca89919ecccbcc99cdcfcccb)
	(_entity
		(_time 1593379058538)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \7\ (_entity ((i 7)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{{2*REG_DATA_WIDTH}-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal MAN_Result ~STD_LOGIC_VECTOR{{2*REG_DATA_WIDTH}-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(3(_range 4))(3)(4))(_sensitivity(0)(1)(2))(_read(4(_range 5))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(770 )
		(515 )
	)
	(_model . behaviour 6 -1
	)
)
I 000050 55 2195          1593381068028 behaviour
(_unit VHDL (alu 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593381068029 2020.06.29 02:21:08)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6f693f6f6a393e796c6c2c343b696e693c686a696e)
	(_entity
		(_time 1593379058538)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \7\ (_entity ((i 7)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{{2*REG_DATA_WIDTH}-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal MAN_Result ~STD_LOGIC_VECTOR{{2*REG_DATA_WIDTH}-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(514 )
		(770 )
		(515 )
	)
	(_model . behaviour 4 -1
	)
)
I 000050 55 2195          1593381075509 behaviour
(_unit VHDL (alu 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593381075510 2020.06.29 02:21:15)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code abafadfcaafdfabda8a8e8f0ffadaaadf8acaeadaa)
	(_entity
		(_time 1593379058538)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \7\ (_entity ((i 7)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{{2*REG_DATA_WIDTH}-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal MAN_Result ~STD_LOGIC_VECTOR{{2*REG_DATA_WIDTH}-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(514 )
		(770 )
		(515 )
	)
	(_model . behaviour 4 -1
	)
)
I 000050 55 2372          1593381164728 behaviour
(_unit VHDL (rom 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593381164729 2020.06.29 02:22:44)
	(_source (\./src/ROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 2e21282a2d792e39282c68742b292c2878287a292c)
	(_entity
		(_time 1593377103342)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \7\ (_entity ((i 7)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \6\ (_entity ((i 6)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_type (_internal MyMem 0 18 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 10 )(i 0))))))
		(_signal (_internal Mem MyMem 0 19 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_target(2(0))))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_target(2(1))))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_target(2(2))))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_target(2(3))))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_target(2(4))))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(2(5))))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(1))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 197378 )
		(33686018 131842 )
		(33686018 197379 )
		(33686019 197122 )
		(33686018 131586 )
	)
	(_model . behaviour 11 -1
	)
)
I 000050 55 1869          1593445971619 behaviour
(_unit VHDL (ir 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593445971620 2020.06.29 20:22:51)
	(_source (\./src/IR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1919141f124e440e191e00424a1f101e1b1f101e1b)
	(_entity
		(_time 1593376419663)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \7\ (_entity ((i 7)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 4)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni (_code 5)))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_target(3))(_sensitivity(1)(2))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behaviour 6 -1
	)
)
I 000050 55 1851          1593446051115 behaviour
(_unit VHDL (ir 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593446051116 2020.06.29 20:24:11)
	(_source (\./src/IR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a5aafdf3a2f2f8b2a5a2bcfef6a3aca2a7a3aca2a7)
	(_entity
		(_time 1593376419663)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \7\ (_entity ((i 7)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 4)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni (_code 5)))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_target(3))(_sensitivity(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behaviour 6 -1
	)
)
V 000050 55 2195          1593450672651 behaviour
(_unit VHDL (alu 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593450672652 2020.06.29 21:41:12)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8087d78ed3d6d1968383c3dbd4868186d387858681)
	(_entity
		(_time 1593379058538)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \7\ (_entity ((i 7)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{{2*REG_DATA_WIDTH}-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal MAN_Result ~STD_LOGIC_VECTOR{{2*REG_DATA_WIDTH}-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(514 )
		(770 )
		(515 )
	)
	(_model . behaviour 4 -1
	)
)
I 000050 55 2372          1593451252325 behaviour
(_unit VHDL (rom 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593451252326 2020.06.29 21:50:52)
	(_source (\./src/ROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d889dd8a868fd8cfdeda9e82dddfdade8ede8cdfda)
	(_entity
		(_time 1593451252321)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \7\ (_entity ((i 7)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \7\ (_entity ((i 7)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_type (_internal MyMem 0 18 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 10 )(i 0))))))
		(_signal (_internal Mem MyMem 0 19 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_target(2(0))))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_target(2(1))))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_target(2(2))))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_target(2(3))))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_target(2(4))))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(2(5))))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(1))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 197378 )
		(33686018 131842 )
		(33686018 197379 )
		(33686019 197122 )
		(33686018 131586 )
	)
	(_model . behaviour 11 -1
	)
)
I 000050 55 1862          1593459306638 behaviour
(_unit VHDL (ir 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593459306639 2020.06.30 00:05:06)
	(_source (\./src/IR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 00525c0702575d170007195b530609070206090702)
	(_entity
		(_time 1593376419663)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \7\ (_entity ((i 7)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 4)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni (_code 5)))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behaviour 6 -1
	)
)
V 000050 55 2348          1593459313632 behaviour
(_unit VHDL (pc 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593459313633 2020.06.30 00:05:13)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5809515b530e0c4e595848020a5f585e5b5f585e5b)
	(_entity
		(_time 1593377380311)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \7\ (_entity ((i 7)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in (_code 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out (_code 5)))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 7)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni (_code 8)))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(7))(_sensitivity(0))(_read(1)(2)(3)(4)(6)(7)))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 9 -1
	)
)
I 000050 55 19481         1593459313705 behaviour
(_unit VHDL (processor 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593459313706 2020.06.30 00:05:13)
	(_source (\./src/PROCESSOR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a7f6aef1a2f0a5b1f7f5b2fcf5a0a4a1f1a0a5a0a7)
	(_entity
		(_time 1593459313700)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Reg
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_entity (_in ))))
				(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_entity (_out ))))
			)
		)
		(PC
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_entity (_out ))))
			)
		)
		(IR
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 79 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_entity (_out ))))
			)
		)
		(ROM
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 91 (_entity -1 ((i 7)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 92 (_entity -1 ((i 6)))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_entity (_inout ))))
			)
		)
		(MUX41
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 ((i 7)))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~__1 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~__1 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~__2 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~__2 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~~__3 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal I3 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~~__3 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 120 (_entity (_out ))))
			)
		)
		(MUX21
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 126 (_entity -1 ((i 7)))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322~__4 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322~__4 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1324 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1324 0 131 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 7)))))
				(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314~__5 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314~__5 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
				(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 108 (_entity (_out ))))
			)
		)
		(Control
			(_object
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 137 (_entity -1 ((i 7)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1326 0 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
				(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1326 0 142 (_entity (_in ))))
				(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 144 (_entity (_out ))))
			)
		)
	)
	(_instantiation REG1 0 151 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 20))
		)
		(_port
			((CLK)(clk))
			((LD)(ld0))
			((RIN)(BUS_DATA))
			((ZR)(zr0))
			((ROUT)(ROUT0))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 21))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG2 0 155 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 22))
		)
		(_port
			((CLK)(clk))
			((LD)(ld1))
			((RIN)(BUS_DATA))
			((ZR)(zr1))
			((ROUT)(ROUT1))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 23))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG3 0 159 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 24))
		)
		(_port
			((CLK)(clk))
			((LD)(ld2))
			((RIN)(BUS_DATA))
			((ZR)(zr2))
			((ROUT)(ROUT2))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 25))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG4 0 163 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 26))
		)
		(_port
			((CLK)(clk))
			((LD)(ld3))
			((RIN)(BUS_DATA))
			((ZR)(zr3))
			((ROUT)(ROUT3))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 27))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation PCUNIT 0 167 (_component PC )
		(_generic
			((REG_DATA_WIDTH)(_code 28))
		)
		(_port
			((CLK)(clk))
			((LD)(ldpc))
			((INC)(inc))
			((CLR)(rst))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTPC))
		)
		(_use (_entity . PC)
			(_generic
				((REG_DATA_WIDTH)(_code 29))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation IRUNIT 0 171 (_component IR )
		(_generic
			((REG_DATA_WIDTH)(_code 30))
		)
		(_port
			((CLK)(clk))
			((LD)(ldir))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTIR))
		)
		(_use (_entity . IR)
			(_generic
				((REG_DATA_WIDTH)(_code 31))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation ROMUNIT 0 175 (_component ROM )
		(_generic
			((DATA_WIDTH)(_code 32))
			((ADDR_WIDTH)(_code 33))
		)
		(_port
			((Addr)(ROUTPC))
			((Data)(MData))
		)
		(_use (_entity . ROM)
			(_generic
				((DATA_WIDTH)(_code 34))
				((ADDR_WIDTH)(_code 35))
			)
			(_port
				((Addr)(Addr))
				((Data)(Data))
			)
		)
	)
	(_instantiation MUX0 0 179 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 36))
		)
		(_port
			((S1)(s01))
			((S0)(s00))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX0_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 37))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUX1 0 183 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 38))
		)
		(_port
			((S1)(s11))
			((S0)(s10))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX1_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 39))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUXBUS 0 187 (_component MUX21 )
		(_generic
			((REG_DATA_WIDTH)(_code 40))
		)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((MUXOUT)(BUS_DATA))
		)
		(_use (_entity . MUX21)
			(_generic
				((REG_DATA_WIDTH)(_code 41))
			)
			(_port
				((S)(S))
				((I0)(I0))
				((I1)(I1))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation ALUUNIT 0 191 (_component ALU )
		(_generic
			((REG_DATA_WIDTH)(_code 42))
		)
		(_port
			((CMD)(cmd))
			((I0)(MUX0_DATA))
			((I1)(MUX1_DATA))
			((Result)(ALURes))
		)
		(_use (_entity . ALU)
			(_generic
				((REG_DATA_WIDTH)(_code 43))
			)
			(_port
				((CMD)(CMD))
				((I0)(I0))
				((I1)(I1))
				((Result)(Result))
			)
		)
	)
	(_instantiation CONTROLLER 0 195 (_component Control )
		(_generic
			((IR_DATA_WIDTH)(_code 44))
		)
		(_port
			((clock)(clk))
			((reset)(ControlRST))
			((ZR0)(zr0))
			((ZR1)(zr1))
			((ZR2)(zr2))
			((ZR3)(zr3))
			((CROUTIR)(ROUTIR))
			((LD0)(ld0))
			((LD1)(ld1))
			((LD2)(ld2))
			((LD3)(ld3))
			((LDPC)(ldpc))
			((LDIR)(ldir))
			((S00)(s00))
			((S01)(s01))
			((S10)(s10))
			((S11)(s11))
			((BUS_Sel)(bus_sel))
			((INC)(inc))
			((RST)(rst))
			((CMD)(cmd))
		)
		(_use (_entity . Control)
			(_generic
				((IR_DATA_WIDTH)(_code 45))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((ZR0)(ZR0))
				((ZR1)(ZR1))
				((ZR2)(ZR2))
				((ZR3)(ZR3))
				((CROUTIR)(CROUTIR))
				((LD0)(LD0))
				((LD1)(LD1))
				((LD2)(LD2))
				((LD3)(LD3))
				((LDPC)(LDPC))
				((LDIR)(LDIR))
				((S00)(S00))
				((S01)(S01))
				((S10)(S10))
				((S11)(S11))
				((BUS_Sel)(BUS_Sel))
				((INC)(INC))
				((RST)(RST))
				((CMD)(CMD))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \7\ (_entity ((i 7)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \7\ (_entity ((i 7)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 9 \7\ (_entity ((i 7)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_signal (_internal ld0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ld1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal ld2 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal ld3 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal ldpc ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal ldir ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal s00 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal s01 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal s10 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal s11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal inc ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal zr0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal zr1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal zr2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal zr3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 46 )(i 0))))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 47 )(i 0))))))
		(_signal (_internal ROUTPC ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 48 )(i 0))))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal BUS_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal MUX0_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal MUX1_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 144 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 49 -1
	)
)
I 000056 55 2153          1593459313776 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 7 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1593459313777 2020.06.30 00:05:13)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code e5b4ecb7e2b2e7f3e5e1f0beb7e2e6e3b3e2e7e0b3)
	(_entity
		(_time 1593377421852)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(PROCESSOR
			(_object
				(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 7)))))
				(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 7)))))
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 7)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component PROCESSOR )
		(_generic
			((PC_DATA_WIDTH)(_code 0))
			((REGISTER_DATA_WIDTH)(_code 1))
			((IR_DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((ControlRST)(ControlRST))
		)
		(_use (_entity . PROCESSOR)
			(_generic
				((PC_DATA_WIDTH)(_code 3))
				((REGISTER_DATA_WIDTH)(_code 4))
				((IR_DATA_WIDTH)(_code 5))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \7\ (_entity ((i 7)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \7\ (_entity ((i 7)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 12 \7\ (_entity ((i 7)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 53 (processor_tb))
	(_version v80)
	(_time 1593459313786 2020.06.30 00:05:13)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f5a4f8a5f5a3a2e2f1f4e7afa1f3a0f3f6f3fdf0a3)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . PROCESSOR behaviour
			)
		)
	)
)
I 000050 55 1862          1593459440603 behaviour
(_unit VHDL (ir 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593459440604 2020.06.30 00:07:20)
	(_source (\./src/IR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5102515352060c465156480a025758565357585653)
	(_entity
		(_time 1593376419663)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \7\ (_entity ((i 7)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 4)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni (_code 5)))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behaviour 6 -1
	)
)
I 000050 55 19481         1593459456522 behaviour
(_unit VHDL (processor 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593459456523 2020.06.30 00:07:36)
	(_source (\./src/PROCESSOR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8386848c82d48195d3d196d8d1848085d584818483)
	(_entity
		(_time 1593459313699)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Reg
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_entity (_in ))))
				(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_entity (_out ))))
			)
		)
		(PC
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_entity (_out ))))
			)
		)
		(IR
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 79 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_entity (_out ))))
			)
		)
		(ROM
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 91 (_entity -1 ((i 7)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 92 (_entity -1 ((i 6)))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_entity (_inout ))))
			)
		)
		(MUX41
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 ((i 7)))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~__1 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~__1 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~__2 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~__2 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~~__3 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal I3 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~~__3 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 120 (_entity (_out ))))
			)
		)
		(MUX21
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 126 (_entity -1 ((i 7)))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322~__4 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322~__4 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1324 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1324 0 131 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 7)))))
				(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314~__5 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314~__5 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
				(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 108 (_entity (_out ))))
			)
		)
		(Control
			(_object
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 137 (_entity -1 ((i 7)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1326 0 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
				(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1326 0 142 (_entity (_in ))))
				(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 144 (_entity (_out ))))
			)
		)
	)
	(_instantiation REG1 0 151 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 20))
		)
		(_port
			((CLK)(clk))
			((LD)(ld0))
			((RIN)(BUS_DATA))
			((ZR)(zr0))
			((ROUT)(ROUT0))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 21))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG2 0 155 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 22))
		)
		(_port
			((CLK)(clk))
			((LD)(ld1))
			((RIN)(BUS_DATA))
			((ZR)(zr1))
			((ROUT)(ROUT1))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 23))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG3 0 159 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 24))
		)
		(_port
			((CLK)(clk))
			((LD)(ld2))
			((RIN)(BUS_DATA))
			((ZR)(zr2))
			((ROUT)(ROUT2))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 25))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG4 0 163 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 26))
		)
		(_port
			((CLK)(clk))
			((LD)(ld3))
			((RIN)(BUS_DATA))
			((ZR)(zr3))
			((ROUT)(ROUT3))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 27))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation PCUNIT 0 167 (_component PC )
		(_generic
			((REG_DATA_WIDTH)(_code 28))
		)
		(_port
			((CLK)(clk))
			((LD)(ldpc))
			((INC)(inc))
			((CLR)(rst))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTPC))
		)
		(_use (_entity . PC)
			(_generic
				((REG_DATA_WIDTH)(_code 29))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation IRUNIT 0 171 (_component IR )
		(_generic
			((REG_DATA_WIDTH)(_code 30))
		)
		(_port
			((CLK)(clk))
			((LD)(ldir))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTIR))
		)
		(_use (_entity . IR)
			(_generic
				((REG_DATA_WIDTH)(_code 31))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation ROMUNIT 0 175 (_component ROM )
		(_generic
			((DATA_WIDTH)(_code 32))
			((ADDR_WIDTH)(_code 33))
		)
		(_port
			((Addr)(ROUTPC))
			((Data)(MData))
		)
		(_use (_entity . ROM)
			(_generic
				((DATA_WIDTH)(_code 34))
				((ADDR_WIDTH)(_code 35))
			)
			(_port
				((Addr)(Addr))
				((Data)(Data))
			)
		)
	)
	(_instantiation MUX0 0 179 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 36))
		)
		(_port
			((S1)(s01))
			((S0)(s00))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX0_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 37))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUX1 0 183 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 38))
		)
		(_port
			((S1)(s11))
			((S0)(s10))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX1_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 39))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUXBUS 0 187 (_component MUX21 )
		(_generic
			((REG_DATA_WIDTH)(_code 40))
		)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((MUXOUT)(BUS_DATA))
		)
		(_use (_entity . MUX21)
			(_generic
				((REG_DATA_WIDTH)(_code 41))
			)
			(_port
				((S)(S))
				((I0)(I0))
				((I1)(I1))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation ALUUNIT 0 191 (_component ALU )
		(_generic
			((REG_DATA_WIDTH)(_code 42))
		)
		(_port
			((CMD)(cmd))
			((I0)(MUX0_DATA))
			((I1)(MUX1_DATA))
			((Result)(ALURes))
		)
		(_use (_entity . ALU)
			(_generic
				((REG_DATA_WIDTH)(_code 43))
			)
			(_port
				((CMD)(CMD))
				((I0)(I0))
				((I1)(I1))
				((Result)(Result))
			)
		)
	)
	(_instantiation CONTROLLER 0 195 (_component Control )
		(_generic
			((IR_DATA_WIDTH)(_code 44))
		)
		(_port
			((clock)(clk))
			((reset)(ControlRST))
			((ZR0)(zr0))
			((ZR1)(zr1))
			((ZR2)(zr2))
			((ZR3)(zr3))
			((CROUTIR)(ROUTIR))
			((LD0)(ld0))
			((LD1)(ld1))
			((LD2)(ld2))
			((LD3)(ld3))
			((LDPC)(ldpc))
			((LDIR)(ldir))
			((S00)(s00))
			((S01)(s01))
			((S10)(s10))
			((S11)(s11))
			((BUS_Sel)(bus_sel))
			((INC)(inc))
			((RST)(rst))
			((CMD)(cmd))
		)
		(_use (_entity . Control)
			(_generic
				((IR_DATA_WIDTH)(_code 45))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((ZR0)(ZR0))
				((ZR1)(ZR1))
				((ZR2)(ZR2))
				((ZR3)(ZR3))
				((CROUTIR)(CROUTIR))
				((LD0)(LD0))
				((LD1)(LD1))
				((LD2)(LD2))
				((LD3)(LD3))
				((LDPC)(LDPC))
				((LDIR)(LDIR))
				((S00)(S00))
				((S01)(S01))
				((S10)(S10))
				((S11)(S11))
				((BUS_Sel)(BUS_Sel))
				((INC)(INC))
				((RST)(RST))
				((CMD)(CMD))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \7\ (_entity ((i 7)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \7\ (_entity ((i 7)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 9 \7\ (_entity ((i 7)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_signal (_internal ld0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ld1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal ld2 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal ld3 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal ldpc ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal ldir ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal s00 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal s01 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal s10 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal s11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal inc ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal zr0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal zr1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal zr2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal zr3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 46 )(i 0))))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 47 )(i 0))))))
		(_signal (_internal ROUTPC ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 48 )(i 0))))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal BUS_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal MUX0_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal MUX1_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 144 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 49 -1
	)
)
I 000056 55 2153          1593459457122 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 7 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1593459457123 2020.06.30 00:07:37)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code d5d0dc86d282d7c3d5d1c08e87d2d6d383d2d7d083)
	(_entity
		(_time 1593377421852)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(PROCESSOR
			(_object
				(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 7)))))
				(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 7)))))
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 7)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component PROCESSOR )
		(_generic
			((PC_DATA_WIDTH)(_code 0))
			((REGISTER_DATA_WIDTH)(_code 1))
			((IR_DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((ControlRST)(ControlRST))
		)
		(_use (_entity . PROCESSOR)
			(_generic
				((PC_DATA_WIDTH)(_code 3))
				((REGISTER_DATA_WIDTH)(_code 4))
				((IR_DATA_WIDTH)(_code 5))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \7\ (_entity ((i 7)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \7\ (_entity ((i 7)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 12 \7\ (_entity ((i 7)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 53 (processor_tb))
	(_version v80)
	(_time 1593459457128 2020.06.30 00:07:37)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code e4e1e9b7e5b2b3f3e0e5f6beb0e2b1e2e7e2ece1b2)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . PROCESSOR behaviour
			)
		)
	)
)
V 000050 55 1851          1593459679801 behaviour
(_unit VHDL (ir 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593459679802 2020.06.30 00:11:19)
	(_source (\./src/IR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b4baebe1b2e3e9a3b4b3adefe7b2bdb3b6b2bdb3b6)
	(_entity
		(_time 1593376419663)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \7\ (_entity ((i 7)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal zero ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 18 (_architecture (_uni (_code 4)))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 19 (_architecture (_uni (_code 5)))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_target(3))(_sensitivity(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behaviour 6 -1
	)
)
I 000050 55 2868          1593464534689 behaviour
(_unit VHDL (rom 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593464534690 2020.06.30 01:32:14)
	(_source (\./src/ROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1f4919181f481f08191d59451a181d1949194b181d)
	(_entity
		(_time 1593451252320)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \7\ (_entity ((i 7)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \7\ (_entity ((i 7)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal MyMem 0 18 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal Mem MyMem 0 19 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(2(0))))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2(1))))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_target(2(2))))))
			(line__26(_architecture 3 0 26 (_assignment (_simple)(_target(2(3))))))
			(line__27(_architecture 4 0 27 (_assignment (_simple)(_target(2(4))))))
			(line__28(_architecture 5 0 28 (_assignment (_simple)(_target(2(5))))))
			(line__29(_architecture 6 0 29 (_assignment (_simple)(_target(2(6))))))
			(line__30(_architecture 7 0 30 (_assignment (_simple)(_target(2(7))))))
			(line__31(_architecture 8 0 31 (_assignment (_simple)(_target(2(8))))))
			(line__32(_architecture 9 0 32 (_assignment (_simple)(_target(2(9))))))
			(line__33(_architecture 10 0 33 (_assignment (_simple)(_target(2(10))))))
			(line__67(_architecture 11 0 67 (_assignment (_simple)(_target(1))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 197378 )
		(33686018 131586 )
		(33686018 197379 )
		(50463234 131842 )
		(50463234 197378 )
		(33686018 131842 )
		(33751554 197122 )
		(33686274 131843 )
		(33751810 131587 )
		(33686018 131843 )
	)
	(_model . behaviour 16 -1
	)
)
I 000050 55 2868          1593465455549 behaviour
(_unit VHDL (rom 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593465455550 2020.06.30 01:47:35)
	(_source (\./src/ROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3a6f393f3d6d3a2d3c387c603f3d383c6c3c6e3d38)
	(_entity
		(_time 1593451252320)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \7\ (_entity ((i 7)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \7\ (_entity ((i 7)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_type (_internal MyMem 0 18 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 15 )(i 0))))))
		(_signal (_internal Mem MyMem 0 19 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(2(0))))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2(1))))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_target(2(2))))))
			(line__26(_architecture 3 0 26 (_assignment (_simple)(_target(2(3))))))
			(line__27(_architecture 4 0 27 (_assignment (_simple)(_target(2(4))))))
			(line__28(_architecture 5 0 28 (_assignment (_simple)(_target(2(5))))))
			(line__29(_architecture 6 0 29 (_assignment (_simple)(_target(2(6))))))
			(line__30(_architecture 7 0 30 (_assignment (_simple)(_target(2(7))))))
			(line__31(_architecture 8 0 31 (_assignment (_simple)(_target(2(8))))))
			(line__32(_architecture 9 0 32 (_assignment (_simple)(_target(2(9))))))
			(line__33(_architecture 10 0 33 (_assignment (_simple)(_target(2(10))))))
			(line__67(_architecture 11 0 67 (_assignment (_simple)(_target(1))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 197378 )
		(33686018 131586 )
		(33686018 197379 )
		(50463234 131842 )
		(50463234 197378 )
		(33686018 131842 )
		(33751554 197122 )
		(33686274 131843 )
		(33751810 131587 )
		(33686018 131843 )
	)
	(_model . behaviour 16 -1
	)
)
I 000056 55 2319          1593465455610 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 7 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1593465455611 2020.06.30 01:47:35)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 792c7879722e7b6f792d6c222b7e7a7f2f7e7b7c2f)
	(_entity
		(_time 1593377421852)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(PROCESSOR
			(_object
				(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 7)))))
				(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 7)))))
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 7)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component PROCESSOR )
		(_generic
			((PC_DATA_WIDTH)(_code 2))
			((REGISTER_DATA_WIDTH)(_code 3))
			((IR_DATA_WIDTH)(_code 4))
		)
		(_port
			((clk)(clk))
			((ControlRST)(ControlRST))
		)
		(_use (_entity . PROCESSOR)
			(_generic
				((PC_DATA_WIDTH)(_code 5))
				((REGISTER_DATA_WIDTH)(_code 6))
				((IR_DATA_WIDTH)(_code 7))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \7\ (_entity ((i 7)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \7\ (_entity ((i 7)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 12 \7\ (_entity ((i 7)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 50 (_process (_wait_for)(_target(0)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 62 (processor_tb))
	(_version v80)
	(_time 1593465455620 2020.06.30 01:47:35)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 792c7c78752f2e6e7d786b232d7f2c7f7a7f717c2f)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . PROCESSOR behaviour
			)
		)
	)
)
I 000050 55 19481         1593465469618 behaviour
(_unit VHDL (processor 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1593465469619 2020.06.30 01:47:49)
	(_source (\./src/PROCESSOR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 297b212c227e2b3f797b3c727b2e2a2f7f2e2b2e29)
	(_entity
		(_time 1593459313699)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Reg
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_entity (_in ))))
				(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_entity (_out ))))
			)
		)
		(PC
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_entity (_out ))))
			)
		)
		(IR
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 79 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_entity (_out ))))
			)
		)
		(ROM
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 91 (_entity -1 ((i 7)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 92 (_entity -1 ((i 6)))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_entity (_inout ))))
			)
		)
		(MUX41
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 ((i 7)))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~__1 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~__1 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~__2 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~__2 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~~__3 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal I3 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~~__3 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 120 (_entity (_out ))))
			)
		)
		(MUX21
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 126 (_entity -1 ((i 7)))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322~__4 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322~__4 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1324 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1324 0 131 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 7)))))
				(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314~__5 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314~__5 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
				(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 108 (_entity (_out ))))
			)
		)
		(Control
			(_object
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 137 (_entity -1 ((i 7)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1326 0 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
				(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1326 0 142 (_entity (_in ))))
				(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 144 (_entity (_out ))))
			)
		)
	)
	(_instantiation REG1 0 151 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 20))
		)
		(_port
			((CLK)(clk))
			((LD)(ld0))
			((RIN)(BUS_DATA))
			((ZR)(zr0))
			((ROUT)(ROUT0))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 21))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG2 0 155 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 22))
		)
		(_port
			((CLK)(clk))
			((LD)(ld1))
			((RIN)(BUS_DATA))
			((ZR)(zr1))
			((ROUT)(ROUT1))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 23))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG3 0 159 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 24))
		)
		(_port
			((CLK)(clk))
			((LD)(ld2))
			((RIN)(BUS_DATA))
			((ZR)(zr2))
			((ROUT)(ROUT2))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 25))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG4 0 163 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 26))
		)
		(_port
			((CLK)(clk))
			((LD)(ld3))
			((RIN)(BUS_DATA))
			((ZR)(zr3))
			((ROUT)(ROUT3))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 27))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation PCUNIT 0 167 (_component PC )
		(_generic
			((REG_DATA_WIDTH)(_code 28))
		)
		(_port
			((CLK)(clk))
			((LD)(ldpc))
			((INC)(inc))
			((CLR)(rst))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTPC))
		)
		(_use (_entity . PC)
			(_generic
				((REG_DATA_WIDTH)(_code 29))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation IRUNIT 0 171 (_component IR )
		(_generic
			((REG_DATA_WIDTH)(_code 30))
		)
		(_port
			((CLK)(clk))
			((LD)(ldir))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTIR))
		)
		(_use (_entity . IR)
			(_generic
				((REG_DATA_WIDTH)(_code 31))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation ROMUNIT 0 175 (_component ROM )
		(_generic
			((DATA_WIDTH)(_code 32))
			((ADDR_WIDTH)(_code 33))
		)
		(_port
			((Addr)(ROUTPC))
			((Data)(MData))
		)
		(_use (_entity . ROM)
			(_generic
				((DATA_WIDTH)(_code 34))
				((ADDR_WIDTH)(_code 35))
			)
			(_port
				((Addr)(Addr))
				((Data)(Data))
			)
		)
	)
	(_instantiation MUX0 0 179 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 36))
		)
		(_port
			((S1)(s01))
			((S0)(s00))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX0_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 37))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUX1 0 183 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 38))
		)
		(_port
			((S1)(s11))
			((S0)(s10))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX1_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 39))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUXBUS 0 187 (_component MUX21 )
		(_generic
			((REG_DATA_WIDTH)(_code 40))
		)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((MUXOUT)(BUS_DATA))
		)
		(_use (_entity . MUX21)
			(_generic
				((REG_DATA_WIDTH)(_code 41))
			)
			(_port
				((S)(S))
				((I0)(I0))
				((I1)(I1))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation ALUUNIT 0 191 (_component ALU )
		(_generic
			((REG_DATA_WIDTH)(_code 42))
		)
		(_port
			((CMD)(cmd))
			((I0)(MUX0_DATA))
			((I1)(MUX1_DATA))
			((Result)(ALURes))
		)
		(_use (_entity . ALU)
			(_generic
				((REG_DATA_WIDTH)(_code 43))
			)
			(_port
				((CMD)(CMD))
				((I0)(I0))
				((I1)(I1))
				((Result)(Result))
			)
		)
	)
	(_instantiation CONTROLLER 0 195 (_component Control )
		(_generic
			((IR_DATA_WIDTH)(_code 44))
		)
		(_port
			((clock)(clk))
			((reset)(ControlRST))
			((ZR0)(zr0))
			((ZR1)(zr1))
			((ZR2)(zr2))
			((ZR3)(zr3))
			((CROUTIR)(ROUTIR))
			((LD0)(ld0))
			((LD1)(ld1))
			((LD2)(ld2))
			((LD3)(ld3))
			((LDPC)(ldpc))
			((LDIR)(ldir))
			((S00)(s00))
			((S01)(s01))
			((S10)(s10))
			((S11)(s11))
			((BUS_Sel)(bus_sel))
			((INC)(inc))
			((RST)(rst))
			((CMD)(cmd))
		)
		(_use (_entity . Control)
			(_generic
				((IR_DATA_WIDTH)(_code 45))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((ZR0)(ZR0))
				((ZR1)(ZR1))
				((ZR2)(ZR2))
				((ZR3)(ZR3))
				((CROUTIR)(CROUTIR))
				((LD0)(LD0))
				((LD1)(LD1))
				((LD2)(LD2))
				((LD3)(LD3))
				((LDPC)(LDPC))
				((LDIR)(LDIR))
				((S00)(S00))
				((S01)(S01))
				((S10)(S10))
				((S11)(S11))
				((BUS_Sel)(BUS_Sel))
				((INC)(INC))
				((RST)(RST))
				((CMD)(CMD))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \7\ (_entity ((i 7)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \7\ (_entity ((i 7)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 9 \7\ (_entity ((i 7)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_signal (_internal ld0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ld1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal ld2 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal ld3 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal ldpc ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal ldir ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal s00 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal s01 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal s10 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal s11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal inc ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal zr0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal zr1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal zr2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal zr3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 46 )(i 0))))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 47 )(i 0))))))
		(_signal (_internal ROUTPC ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 48 )(i 0))))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal BUS_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal MUX0_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal MUX1_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 144 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 49 -1
	)
)
I 000056 55 2319          1593465470230 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 7 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1593465470231 2020.06.30 01:47:50)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 8ad8db85d9dd889c8ade9fd1d88d898cdc8d888fdc)
	(_entity
		(_time 1593377421852)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(PROCESSOR
			(_object
				(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 7)))))
				(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 7)))))
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 7)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component PROCESSOR )
		(_generic
			((PC_DATA_WIDTH)(_code 2))
			((REGISTER_DATA_WIDTH)(_code 3))
			((IR_DATA_WIDTH)(_code 4))
		)
		(_port
			((clk)(clk))
			((ControlRST)(ControlRST))
		)
		(_use (_entity . PROCESSOR)
			(_generic
				((PC_DATA_WIDTH)(_code 5))
				((REGISTER_DATA_WIDTH)(_code 6))
				((IR_DATA_WIDTH)(_code 7))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \7\ (_entity ((i 7)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \7\ (_entity ((i 7)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 12 \7\ (_entity ((i 7)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 50 (_process (_wait_for)(_target(0)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 62 (processor_tb))
	(_version v80)
	(_time 1593465470234 2020.06.30 01:47:50)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 8ad8df84dedcdd9d8e8b98d0de8cdf8c898c828fdc)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . PROCESSOR behaviour
			)
		)
	)
)
I 000050 55 2372          1595234413213 behaviour
(_unit VHDL (rom 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1595234413214 2020.07.20 13:10:13)
	(_source (\./src/ROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5b0f08585f0c5b4c5d591d015e5c595d0d5d0f5c59)
	(_entity
		(_time 1593451252320)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \7\ (_entity ((i 7)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \7\ (_entity ((i 7)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_type (_internal MyMem 0 18 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 10 )(i 0))))))
		(_signal (_internal Mem MyMem 0 19 (_architecture (_uni ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(2(0))))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(2(1))))))
			(line__38(_architecture 2 0 38 (_assignment (_simple)(_target(2(2))))))
			(line__39(_architecture 3 0 39 (_assignment (_simple)(_target(2(3))))))
			(line__40(_architecture 4 0 40 (_assignment (_simple)(_target(2(4))))))
			(line__41(_architecture 5 0 41 (_assignment (_simple)(_target(2(5))))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(1))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 197378 )
		(33686018 197123 )
		(33686018 197379 )
		(33751554 197122 )
		(33686018 131586 )
	)
	(_model . behaviour 11 -1
	)
)
I 000050 55 19481         1595234418813 behaviour
(_unit VHDL (processor 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1595234418814 2020.07.20 13:10:18)
	(_source (\./src/PROCESSOR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 34663430326336226466216f663337326233363334)
	(_entity
		(_time 1593459313699)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Reg
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_entity (_in ))))
				(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_entity (_out ))))
			)
		)
		(PC
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_entity (_out ))))
			)
		)
		(IR
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 79 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_entity (_out ))))
			)
		)
		(ROM
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 91 (_entity -1 ((i 7)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 92 (_entity -1 ((i 6)))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_entity (_inout ))))
			)
		)
		(MUX41
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 ((i 7)))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~__1 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~__1 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~__2 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~__2 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~~__3 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal I3 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~~__3 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 120 (_entity (_out ))))
			)
		)
		(MUX21
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 126 (_entity -1 ((i 7)))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322~__4 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322~__4 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1324 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1324 0 131 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 7)))))
				(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314~__5 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314~__5 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
				(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 108 (_entity (_out ))))
			)
		)
		(Control
			(_object
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 137 (_entity -1 ((i 7)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1326 0 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
				(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1326 0 142 (_entity (_in ))))
				(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 144 (_entity (_out ))))
			)
		)
	)
	(_instantiation REG1 0 151 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 20))
		)
		(_port
			((CLK)(clk))
			((LD)(ld0))
			((RIN)(BUS_DATA))
			((ZR)(zr0))
			((ROUT)(ROUT0))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 21))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG2 0 155 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 22))
		)
		(_port
			((CLK)(clk))
			((LD)(ld1))
			((RIN)(BUS_DATA))
			((ZR)(zr1))
			((ROUT)(ROUT1))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 23))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG3 0 159 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 24))
		)
		(_port
			((CLK)(clk))
			((LD)(ld2))
			((RIN)(BUS_DATA))
			((ZR)(zr2))
			((ROUT)(ROUT2))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 25))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG4 0 163 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 26))
		)
		(_port
			((CLK)(clk))
			((LD)(ld3))
			((RIN)(BUS_DATA))
			((ZR)(zr3))
			((ROUT)(ROUT3))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 27))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation PCUNIT 0 167 (_component PC )
		(_generic
			((REG_DATA_WIDTH)(_code 28))
		)
		(_port
			((CLK)(clk))
			((LD)(ldpc))
			((INC)(inc))
			((CLR)(rst))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTPC))
		)
		(_use (_entity . PC)
			(_generic
				((REG_DATA_WIDTH)(_code 29))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation IRUNIT 0 171 (_component IR )
		(_generic
			((REG_DATA_WIDTH)(_code 30))
		)
		(_port
			((CLK)(clk))
			((LD)(ldir))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTIR))
		)
		(_use (_entity . IR)
			(_generic
				((REG_DATA_WIDTH)(_code 31))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation ROMUNIT 0 175 (_component ROM )
		(_generic
			((DATA_WIDTH)(_code 32))
			((ADDR_WIDTH)(_code 33))
		)
		(_port
			((Addr)(ROUTPC))
			((Data)(MData))
		)
		(_use (_entity . ROM)
			(_generic
				((DATA_WIDTH)(_code 34))
				((ADDR_WIDTH)(_code 35))
			)
			(_port
				((Addr)(Addr))
				((Data)(Data))
			)
		)
	)
	(_instantiation MUX0 0 179 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 36))
		)
		(_port
			((S1)(s01))
			((S0)(s00))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX0_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 37))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUX1 0 183 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 38))
		)
		(_port
			((S1)(s11))
			((S0)(s10))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX1_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 39))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUXBUS 0 187 (_component MUX21 )
		(_generic
			((REG_DATA_WIDTH)(_code 40))
		)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((MUXOUT)(BUS_DATA))
		)
		(_use (_entity . MUX21)
			(_generic
				((REG_DATA_WIDTH)(_code 41))
			)
			(_port
				((S)(S))
				((I0)(I0))
				((I1)(I1))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation ALUUNIT 0 191 (_component ALU )
		(_generic
			((REG_DATA_WIDTH)(_code 42))
		)
		(_port
			((CMD)(cmd))
			((I0)(MUX0_DATA))
			((I1)(MUX1_DATA))
			((Result)(ALURes))
		)
		(_use (_entity . ALU)
			(_generic
				((REG_DATA_WIDTH)(_code 43))
			)
			(_port
				((CMD)(CMD))
				((I0)(I0))
				((I1)(I1))
				((Result)(Result))
			)
		)
	)
	(_instantiation CONTROLLER 0 195 (_component Control )
		(_generic
			((IR_DATA_WIDTH)(_code 44))
		)
		(_port
			((clock)(clk))
			((reset)(ControlRST))
			((ZR0)(zr0))
			((ZR1)(zr1))
			((ZR2)(zr2))
			((ZR3)(zr3))
			((CROUTIR)(ROUTIR))
			((LD0)(ld0))
			((LD1)(ld1))
			((LD2)(ld2))
			((LD3)(ld3))
			((LDPC)(ldpc))
			((LDIR)(ldir))
			((S00)(s00))
			((S01)(s01))
			((S10)(s10))
			((S11)(s11))
			((BUS_Sel)(bus_sel))
			((INC)(inc))
			((RST)(rst))
			((CMD)(cmd))
		)
		(_use (_entity . Control)
			(_generic
				((IR_DATA_WIDTH)(_code 45))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((ZR0)(ZR0))
				((ZR1)(ZR1))
				((ZR2)(ZR2))
				((ZR3)(ZR3))
				((CROUTIR)(CROUTIR))
				((LD0)(LD0))
				((LD1)(LD1))
				((LD2)(LD2))
				((LD3)(LD3))
				((LDPC)(LDPC))
				((LDIR)(LDIR))
				((S00)(S00))
				((S01)(S01))
				((S10)(S10))
				((S11)(S11))
				((BUS_Sel)(BUS_Sel))
				((INC)(INC))
				((RST)(RST))
				((CMD)(CMD))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \7\ (_entity ((i 7)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \7\ (_entity ((i 7)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 9 \7\ (_entity ((i 7)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_signal (_internal ld0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ld1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal ld2 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal ld3 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal ldpc ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal ldir ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal s00 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal s01 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal s10 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal s11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal inc ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal zr0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal zr1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal zr2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal zr3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 46 )(i 0))))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 47 )(i 0))))))
		(_signal (_internal ROUTPC ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 48 )(i 0))))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal BUS_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal MUX0_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal MUX1_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 144 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 49 -1
	)
)
I 000050 55 19481         1595234945384 behaviour
(_unit VHDL (processor 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1595234945385 2020.07.20 13:19:05)
	(_source (\./src/PROCESSOR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 26742f23227124307674337d742125207021242126)
	(_entity
		(_time 1593459313699)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Reg
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_entity (_in ))))
				(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_entity (_out ))))
			)
		)
		(PC
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_entity (_out ))))
			)
		)
		(IR
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 79 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_entity (_out ))))
			)
		)
		(ROM
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 91 (_entity -1 ((i 7)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 92 (_entity -1 ((i 6)))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_entity (_inout ))))
			)
		)
		(MUX41
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 ((i 7)))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~__1 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~__1 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~__2 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~__2 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~~__3 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal I3 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~~__3 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 120 (_entity (_out ))))
			)
		)
		(MUX21
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 126 (_entity -1 ((i 7)))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322~__4 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322~__4 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1324 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1324 0 131 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 7)))))
				(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314~__5 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314~__5 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
				(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 108 (_entity (_out ))))
			)
		)
		(Control
			(_object
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 137 (_entity -1 ((i 7)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1326 0 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
				(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1326 0 142 (_entity (_in ))))
				(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 144 (_entity (_out ))))
			)
		)
	)
	(_instantiation REG1 0 151 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 20))
		)
		(_port
			((CLK)(clk))
			((LD)(ld0))
			((RIN)(BUS_DATA))
			((ZR)(zr0))
			((ROUT)(ROUT0))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 21))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG2 0 155 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 22))
		)
		(_port
			((CLK)(clk))
			((LD)(ld1))
			((RIN)(BUS_DATA))
			((ZR)(zr1))
			((ROUT)(ROUT1))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 23))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG3 0 159 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 24))
		)
		(_port
			((CLK)(clk))
			((LD)(ld2))
			((RIN)(BUS_DATA))
			((ZR)(zr2))
			((ROUT)(ROUT2))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 25))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG4 0 163 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 26))
		)
		(_port
			((CLK)(clk))
			((LD)(ld3))
			((RIN)(BUS_DATA))
			((ZR)(zr3))
			((ROUT)(ROUT3))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 27))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation PCUNIT 0 167 (_component PC )
		(_generic
			((REG_DATA_WIDTH)(_code 28))
		)
		(_port
			((CLK)(clk))
			((LD)(ldpc))
			((INC)(inc))
			((CLR)(rst))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTPC))
		)
		(_use (_entity . PC)
			(_generic
				((REG_DATA_WIDTH)(_code 29))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation IRUNIT 0 171 (_component IR )
		(_generic
			((REG_DATA_WIDTH)(_code 30))
		)
		(_port
			((CLK)(clk))
			((LD)(ldir))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTIR))
		)
		(_use (_entity . IR)
			(_generic
				((REG_DATA_WIDTH)(_code 31))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation ROMUNIT 0 175 (_component ROM )
		(_generic
			((DATA_WIDTH)(_code 32))
			((ADDR_WIDTH)(_code 33))
		)
		(_port
			((Addr)(ROUTPC))
			((Data)(MData))
		)
		(_use (_entity . ROM)
			(_generic
				((DATA_WIDTH)(_code 34))
				((ADDR_WIDTH)(_code 35))
			)
			(_port
				((Addr)(Addr))
				((Data)(Data))
			)
		)
	)
	(_instantiation MUX0 0 179 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 36))
		)
		(_port
			((S1)(s01))
			((S0)(s00))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX0_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 37))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUX1 0 183 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 38))
		)
		(_port
			((S1)(s11))
			((S0)(s10))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX1_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 39))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUXBUS 0 187 (_component MUX21 )
		(_generic
			((REG_DATA_WIDTH)(_code 40))
		)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((MUXOUT)(BUS_DATA))
		)
		(_use (_entity . MUX21)
			(_generic
				((REG_DATA_WIDTH)(_code 41))
			)
			(_port
				((S)(S))
				((I0)(I0))
				((I1)(I1))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation ALUUNIT 0 191 (_component ALU )
		(_generic
			((REG_DATA_WIDTH)(_code 42))
		)
		(_port
			((CMD)(cmd))
			((I0)(MUX0_DATA))
			((I1)(MUX1_DATA))
			((Result)(ALURes))
		)
		(_use (_entity . ALU)
			(_generic
				((REG_DATA_WIDTH)(_code 43))
			)
			(_port
				((CMD)(CMD))
				((I0)(I0))
				((I1)(I1))
				((Result)(Result))
			)
		)
	)
	(_instantiation CONTROLLER 0 195 (_component Control )
		(_generic
			((IR_DATA_WIDTH)(_code 44))
		)
		(_port
			((clock)(clk))
			((reset)(ControlRST))
			((ZR0)(zr0))
			((ZR1)(zr1))
			((ZR2)(zr2))
			((ZR3)(zr3))
			((CROUTIR)(ROUTIR))
			((LD0)(ld0))
			((LD1)(ld1))
			((LD2)(ld2))
			((LD3)(ld3))
			((LDPC)(ldpc))
			((LDIR)(ldir))
			((S00)(s00))
			((S01)(s01))
			((S10)(s10))
			((S11)(s11))
			((BUS_Sel)(bus_sel))
			((INC)(inc))
			((RST)(rst))
			((CMD)(cmd))
		)
		(_use (_entity . Control)
			(_generic
				((IR_DATA_WIDTH)(_code 45))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((ZR0)(ZR0))
				((ZR1)(ZR1))
				((ZR2)(ZR2))
				((ZR3)(ZR3))
				((CROUTIR)(CROUTIR))
				((LD0)(LD0))
				((LD1)(LD1))
				((LD2)(LD2))
				((LD3)(LD3))
				((LDPC)(LDPC))
				((LDIR)(LDIR))
				((S00)(S00))
				((S01)(S01))
				((S10)(S10))
				((S11)(S11))
				((BUS_Sel)(BUS_Sel))
				((INC)(INC))
				((RST)(RST))
				((CMD)(CMD))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \7\ (_entity ((i 7)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \7\ (_entity ((i 7)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 9 \7\ (_entity ((i 7)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_signal (_internal ld0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ld1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal ld2 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal ld3 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal ldpc ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal ldir ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal s00 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal s01 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal s10 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal s11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal inc ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal zr0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal zr1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal zr2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal zr3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 46 )(i 0))))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 47 )(i 0))))))
		(_signal (_internal ROUTPC ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 48 )(i 0))))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal BUS_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal MUX0_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal MUX1_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 144 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 49 -1
	)
)
I 000056 55 2319          1595234946333 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 7 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1595234946334 2020.07.20 13:19:06)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code e0b2b3b2e2b7e2f6e0b4f5bbb2e7e3e6b6e7e2e5b6)
	(_entity
		(_time 1593377421852)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(PROCESSOR
			(_object
				(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 7)))))
				(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 7)))))
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 7)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component PROCESSOR )
		(_generic
			((PC_DATA_WIDTH)(_code 2))
			((REGISTER_DATA_WIDTH)(_code 3))
			((IR_DATA_WIDTH)(_code 4))
		)
		(_port
			((clk)(clk))
			((ControlRST)(ControlRST))
		)
		(_use (_entity . PROCESSOR)
			(_generic
				((PC_DATA_WIDTH)(_code 5))
				((REGISTER_DATA_WIDTH)(_code 6))
				((IR_DATA_WIDTH)(_code 7))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \7\ (_entity ((i 7)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \7\ (_entity ((i 7)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 12 \7\ (_entity ((i 7)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 50 (_process (_wait_for)(_target(0)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 62 (processor_tb))
	(_version v80)
	(_time 1595234946346 2020.07.20 13:19:06)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code efbdb8bcbcb9b8f8ebeefdb5bbe9bae9ece9e7eab9)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . PROCESSOR behaviour
			)
		)
	)
)
I 000050 55 19481         1595235800609 behaviour
(_unit VHDL (processor 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1595235800610 2020.07.20 13:33:20)
	(_source (\./src/PROCESSOR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d988dc8ad28edbcf898bcc828bdedadf8fdedbded9)
	(_entity
		(_time 1593459313699)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Reg
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_entity (_in ))))
				(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_entity (_out ))))
			)
		)
		(PC
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_entity (_out ))))
			)
		)
		(IR
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 79 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_entity (_out ))))
			)
		)
		(ROM
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 91 (_entity -1 ((i 7)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 92 (_entity -1 ((i 6)))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_entity (_inout ))))
			)
		)
		(MUX41
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 ((i 7)))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~__1 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~__1 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~__2 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~__2 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~~__3 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal I3 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~~__3 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 120 (_entity (_out ))))
			)
		)
		(MUX21
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 126 (_entity -1 ((i 7)))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322~__4 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322~__4 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1324 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1324 0 131 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 7)))))
				(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314~__5 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314~__5 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
				(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 108 (_entity (_out ))))
			)
		)
		(Control
			(_object
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 137 (_entity -1 ((i 7)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1326 0 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
				(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1326 0 142 (_entity (_in ))))
				(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 144 (_entity (_out ))))
			)
		)
	)
	(_instantiation REG1 0 151 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 20))
		)
		(_port
			((CLK)(clk))
			((LD)(ld0))
			((RIN)(BUS_DATA))
			((ZR)(zr0))
			((ROUT)(ROUT0))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 21))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG2 0 155 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 22))
		)
		(_port
			((CLK)(clk))
			((LD)(ld1))
			((RIN)(BUS_DATA))
			((ZR)(zr1))
			((ROUT)(ROUT1))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 23))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG3 0 159 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 24))
		)
		(_port
			((CLK)(clk))
			((LD)(ld2))
			((RIN)(BUS_DATA))
			((ZR)(zr2))
			((ROUT)(ROUT2))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 25))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG4 0 163 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 26))
		)
		(_port
			((CLK)(clk))
			((LD)(ld3))
			((RIN)(BUS_DATA))
			((ZR)(zr3))
			((ROUT)(ROUT3))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 27))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation PCUNIT 0 167 (_component PC )
		(_generic
			((REG_DATA_WIDTH)(_code 28))
		)
		(_port
			((CLK)(clk))
			((LD)(ldpc))
			((INC)(inc))
			((CLR)(rst))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTPC))
		)
		(_use (_entity . PC)
			(_generic
				((REG_DATA_WIDTH)(_code 29))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation IRUNIT 0 171 (_component IR )
		(_generic
			((REG_DATA_WIDTH)(_code 30))
		)
		(_port
			((CLK)(clk))
			((LD)(ldir))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTIR))
		)
		(_use (_entity . IR)
			(_generic
				((REG_DATA_WIDTH)(_code 31))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation ROMUNIT 0 175 (_component ROM )
		(_generic
			((DATA_WIDTH)(_code 32))
			((ADDR_WIDTH)(_code 33))
		)
		(_port
			((Addr)(ROUTPC))
			((Data)(MData))
		)
		(_use (_entity . ROM)
			(_generic
				((DATA_WIDTH)(_code 34))
				((ADDR_WIDTH)(_code 35))
			)
			(_port
				((Addr)(Addr))
				((Data)(Data))
			)
		)
	)
	(_instantiation MUX0 0 179 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 36))
		)
		(_port
			((S1)(s01))
			((S0)(s00))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX0_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 37))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUX1 0 183 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 38))
		)
		(_port
			((S1)(s11))
			((S0)(s10))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX1_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 39))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUXBUS 0 187 (_component MUX21 )
		(_generic
			((REG_DATA_WIDTH)(_code 40))
		)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((MUXOUT)(BUS_DATA))
		)
		(_use (_entity . MUX21)
			(_generic
				((REG_DATA_WIDTH)(_code 41))
			)
			(_port
				((S)(S))
				((I0)(I0))
				((I1)(I1))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation ALUUNIT 0 191 (_component ALU )
		(_generic
			((REG_DATA_WIDTH)(_code 42))
		)
		(_port
			((CMD)(cmd))
			((I0)(MUX0_DATA))
			((I1)(MUX1_DATA))
			((Result)(ALURes))
		)
		(_use (_entity . ALU)
			(_generic
				((REG_DATA_WIDTH)(_code 43))
			)
			(_port
				((CMD)(CMD))
				((I0)(I0))
				((I1)(I1))
				((Result)(Result))
			)
		)
	)
	(_instantiation CONTROLLER 0 195 (_component Control )
		(_generic
			((IR_DATA_WIDTH)(_code 44))
		)
		(_port
			((clock)(clk))
			((reset)(ControlRST))
			((ZR0)(zr0))
			((ZR1)(zr1))
			((ZR2)(zr2))
			((ZR3)(zr3))
			((CROUTIR)(ROUTIR))
			((LD0)(ld0))
			((LD1)(ld1))
			((LD2)(ld2))
			((LD3)(ld3))
			((LDPC)(ldpc))
			((LDIR)(ldir))
			((S00)(s00))
			((S01)(s01))
			((S10)(s10))
			((S11)(s11))
			((BUS_Sel)(bus_sel))
			((INC)(inc))
			((RST)(rst))
			((CMD)(cmd))
		)
		(_use (_entity . Control)
			(_generic
				((IR_DATA_WIDTH)(_code 45))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((ZR0)(ZR0))
				((ZR1)(ZR1))
				((ZR2)(ZR2))
				((ZR3)(ZR3))
				((CROUTIR)(CROUTIR))
				((LD0)(LD0))
				((LD1)(LD1))
				((LD2)(LD2))
				((LD3)(LD3))
				((LDPC)(LDPC))
				((LDIR)(LDIR))
				((S00)(S00))
				((S01)(S01))
				((S10)(S10))
				((S11)(S11))
				((BUS_Sel)(BUS_Sel))
				((INC)(INC))
				((RST)(RST))
				((CMD)(CMD))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \7\ (_entity ((i 7)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \7\ (_entity ((i 7)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 9 \7\ (_entity ((i 7)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_signal (_internal ld0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ld1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal ld2 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal ld3 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal ldpc ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal ldir ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal s00 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal s01 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal s10 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal s11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal inc ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal zr0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal zr1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal zr2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal zr3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 46 )(i 0))))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 47 )(i 0))))))
		(_signal (_internal ROUTPC ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 48 )(i 0))))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal BUS_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal MUX0_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal MUX1_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 144 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 49 -1
	)
)
I 000056 55 2319          1595235801509 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 7 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1595235801510 2020.07.20 13:33:21)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 63326a626234617563377638316460653564616635)
	(_entity
		(_time 1593377421852)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(PROCESSOR
			(_object
				(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 7)))))
				(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 7)))))
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 7)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component PROCESSOR )
		(_generic
			((PC_DATA_WIDTH)(_code 2))
			((REGISTER_DATA_WIDTH)(_code 3))
			((IR_DATA_WIDTH)(_code 4))
		)
		(_port
			((clk)(clk))
			((ControlRST)(ControlRST))
		)
		(_use (_entity . PROCESSOR)
			(_generic
				((PC_DATA_WIDTH)(_code 5))
				((REGISTER_DATA_WIDTH)(_code 6))
				((IR_DATA_WIDTH)(_code 7))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \7\ (_entity ((i 7)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \7\ (_entity ((i 7)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 12 \7\ (_entity ((i 7)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 50 (_process (_wait_for)(_target(0)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 62 (processor_tb))
	(_version v80)
	(_time 1595235801513 2020.07.20 13:33:21)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 63326e6365353474676271393765366560656b6635)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . PROCESSOR behaviour
			)
		)
	)
)
I 000050 55 3124          1595235804744 behaviour
(_unit VHDL (rom 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1595235804745 2020.07.20 13:33:24)
	(_source (\./src/ROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 06010200565106110004405c030104005000520104)
	(_entity
		(_time 1593451252320)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \7\ (_entity ((i 7)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \7\ (_entity ((i 7)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_type (_internal MyMem 0 18 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 18 )(i 0))))))
		(_signal (_internal Mem MyMem 0 19 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_target(2(0))))))
			(line__45(_architecture 1 0 45 (_assignment (_simple)(_target(2(1))))))
			(line__46(_architecture 2 0 46 (_assignment (_simple)(_target(2(2))))))
			(line__47(_architecture 3 0 47 (_assignment (_simple)(_target(2(3))))))
			(line__48(_architecture 4 0 48 (_assignment (_simple)(_target(2(4))))))
			(line__49(_architecture 5 0 49 (_assignment (_simple)(_target(2(5))))))
			(line__50(_architecture 6 0 50 (_assignment (_simple)(_target(2(6))))))
			(line__51(_architecture 7 0 51 (_assignment (_simple)(_target(2(7))))))
			(line__52(_architecture 8 0 52 (_assignment (_simple)(_target(2(8))))))
			(line__53(_architecture 9 0 53 (_assignment (_simple)(_target(2(9))))))
			(line__54(_architecture 10 0 54 (_assignment (_simple)(_target(2(10))))))
			(line__55(_architecture 11 0 55 (_assignment (_simple)(_target(2(11))))))
			(line__56(_architecture 12 0 56 (_assignment (_simple)(_target(2(12))))))
			(line__57(_architecture 13 0 57 (_assignment (_simple)(_target(2(13))))))
			(line__67(_architecture 14 0 67 (_assignment (_simple)(_target(1))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 197378 )
		(33686018 197379 )
		(50463234 131586 )
		(50463234 197378 )
		(50463234 197379 )
		(33686018 197122 )
		(33686274 197378 )
		(33751554 131843 )
		(33751810 131586 )
		(50463234 197122 )
		(33686018 131586 )
	)
	(_model . behaviour 19 -1
	)
)
V 000050 55 19481         1595237638272 behaviour
(_unit VHDL (processor 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1595237638273 2020.07.20 14:03:58)
	(_source (\./src/PROCESSOR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 41464142421643571113541a134642471746434641)
	(_entity
		(_time 1593459313699)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(Reg
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~13 0 60 (_entity (_in ))))
				(_port (_internal ZR ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~132 0 62 (_entity (_out ))))
			)
		)
		(PC
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~134 0 72 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~136 0 73 (_entity (_out ))))
			)
		)
		(IR
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 79 (_entity -1 ((i 7)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal RIN ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~138 0 83 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal ROUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1310 0 84 (_entity (_out ))))
			)
		)
		(ROM
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 91 (_entity -1 ((i 7)))))
				(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 92 (_entity -1 ((i 6)))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 96 (_entity (_inout ))))
			)
		)
		(MUX41
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 115 (_entity -1 ((i 7)))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~__1 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~__1 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~__2 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal I2 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~__2 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~~__3 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal I3 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1318~~~__3 0 119 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1320 0 120 (_entity (_out ))))
			)
		)
		(MUX21
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 126 (_entity -1 ((i 7)))))
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322~__4 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1322~__4 0 130 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1324 0 131 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal MUXOUT ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1324 0 131 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_generic (_internal REG_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 103 (_entity -1 ((i 7)))))
				(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
				(_port (_internal I0 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314~__5 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1314~__5 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
				(_port (_internal Result ~STD_LOGIC_VECTOR{REG_DATA_WIDTH-1~downto~0}~1316 0 108 (_entity (_out ))))
			)
		)
		(Control
			(_object
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 137 (_entity -1 ((i 7)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_in ))))
				(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1326 0 142 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 19 )(i 0))))))
				(_port (_internal CROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~1326 0 142 (_entity (_in ))))
				(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S00 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S01 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S10 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal S11 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal BUS_Sel ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 143 (_entity (_out ))))
				(_port (_internal CMD ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 144 (_entity (_out ))))
			)
		)
	)
	(_instantiation REG1 0 151 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 20))
		)
		(_port
			((CLK)(clk))
			((LD)(ld0))
			((RIN)(BUS_DATA))
			((ZR)(zr0))
			((ROUT)(ROUT0))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 21))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG2 0 155 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 22))
		)
		(_port
			((CLK)(clk))
			((LD)(ld1))
			((RIN)(BUS_DATA))
			((ZR)(zr1))
			((ROUT)(ROUT1))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 23))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG3 0 159 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 24))
		)
		(_port
			((CLK)(clk))
			((LD)(ld2))
			((RIN)(BUS_DATA))
			((ZR)(zr2))
			((ROUT)(ROUT2))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 25))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation REG4 0 163 (_component Reg )
		(_generic
			((REG_DATA_WIDTH)(_code 26))
		)
		(_port
			((CLK)(clk))
			((LD)(ld3))
			((RIN)(BUS_DATA))
			((ZR)(zr3))
			((ROUT)(ROUT3))
		)
		(_use (_entity . Reg)
			(_generic
				((REG_DATA_WIDTH)(_code 27))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ZR)(ZR))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation PCUNIT 0 167 (_component PC )
		(_generic
			((REG_DATA_WIDTH)(_code 28))
		)
		(_port
			((CLK)(clk))
			((LD)(ldpc))
			((INC)(inc))
			((CLR)(rst))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTPC))
		)
		(_use (_entity . PC)
			(_generic
				((REG_DATA_WIDTH)(_code 29))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation IRUNIT 0 171 (_component IR )
		(_generic
			((REG_DATA_WIDTH)(_code 30))
		)
		(_port
			((CLK)(clk))
			((LD)(ldir))
			((RIN)(BUS_DATA))
			((ROUT)(ROUTIR))
		)
		(_use (_entity . IR)
			(_generic
				((REG_DATA_WIDTH)(_code 31))
			)
			(_port
				((CLK)(CLK))
				((LD)(LD))
				((RIN)(RIN))
				((ROUT)(ROUT))
			)
		)
	)
	(_instantiation ROMUNIT 0 175 (_component ROM )
		(_generic
			((DATA_WIDTH)(_code 32))
			((ADDR_WIDTH)(_code 33))
		)
		(_port
			((Addr)(ROUTPC))
			((Data)(MData))
		)
		(_use (_entity . ROM)
			(_generic
				((DATA_WIDTH)(_code 34))
				((ADDR_WIDTH)(_code 35))
			)
			(_port
				((Addr)(Addr))
				((Data)(Data))
			)
		)
	)
	(_instantiation MUX0 0 179 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 36))
		)
		(_port
			((S1)(s01))
			((S0)(s00))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX0_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 37))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUX1 0 183 (_component MUX41 )
		(_generic
			((REG_DATA_WIDTH)(_code 38))
		)
		(_port
			((S1)(s11))
			((S0)(s10))
			((I0)(ROUT0))
			((I1)(ROUT1))
			((I2)(ROUT2))
			((I3)(ROUT3))
			((MUXOUT)(MUX1_DATA))
		)
		(_use (_entity . MUX41)
			(_generic
				((REG_DATA_WIDTH)(_code 39))
			)
			(_port
				((S1)(S1))
				((S0)(S0))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation MUXBUS 0 187 (_component MUX21 )
		(_generic
			((REG_DATA_WIDTH)(_code 40))
		)
		(_port
			((S)(BUS_Sel))
			((I0)(MData))
			((I1)(ALURes))
			((MUXOUT)(BUS_DATA))
		)
		(_use (_entity . MUX21)
			(_generic
				((REG_DATA_WIDTH)(_code 41))
			)
			(_port
				((S)(S))
				((I0)(I0))
				((I1)(I1))
				((MUXOUT)(MUXOUT))
			)
		)
	)
	(_instantiation ALUUNIT 0 191 (_component ALU )
		(_generic
			((REG_DATA_WIDTH)(_code 42))
		)
		(_port
			((CMD)(cmd))
			((I0)(MUX0_DATA))
			((I1)(MUX1_DATA))
			((Result)(ALURes))
		)
		(_use (_entity . ALU)
			(_generic
				((REG_DATA_WIDTH)(_code 43))
			)
			(_port
				((CMD)(CMD))
				((I0)(I0))
				((I1)(I1))
				((Result)(Result))
			)
		)
	)
	(_instantiation CONTROLLER 0 195 (_component Control )
		(_generic
			((IR_DATA_WIDTH)(_code 44))
		)
		(_port
			((clock)(clk))
			((reset)(ControlRST))
			((ZR0)(zr0))
			((ZR1)(zr1))
			((ZR2)(zr2))
			((ZR3)(zr3))
			((CROUTIR)(ROUTIR))
			((LD0)(ld0))
			((LD1)(ld1))
			((LD2)(ld2))
			((LD3)(ld3))
			((LDPC)(ldpc))
			((LDIR)(ldir))
			((S00)(s00))
			((S01)(s01))
			((S10)(s10))
			((S11)(s11))
			((BUS_Sel)(bus_sel))
			((INC)(inc))
			((RST)(rst))
			((CMD)(cmd))
		)
		(_use (_entity . Control)
			(_generic
				((IR_DATA_WIDTH)(_code 45))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((ZR0)(ZR0))
				((ZR1)(ZR1))
				((ZR2)(ZR2))
				((ZR3)(ZR3))
				((CROUTIR)(CROUTIR))
				((LD0)(LD0))
				((LD1)(LD1))
				((LD2)(LD2))
				((LD3)(LD3))
				((LDPC)(LDPC))
				((LDIR)(LDIR))
				((S00)(S00))
				((S01)(S01))
				((S10)(S10))
				((S11)(S11))
				((BUS_Sel)(BUS_Sel))
				((INC)(INC))
				((RST)(RST))
				((CMD)(CMD))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \7\ (_entity ((i 7)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \7\ (_entity ((i 7)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 9 \7\ (_entity ((i 7)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_signal (_internal ld0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ld1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal ld2 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal ld3 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal ldpc ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal ldir ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal s00 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal s01 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal s10 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal s11 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal inc ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal zr0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal zr1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal zr2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal zr3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 46 )(i 0))))))
		(_signal (_internal ROUT0 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal ROUT1 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal ROUT2 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ROUT3 ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 47 )(i 0))))))
		(_signal (_internal ROUTPC ~STD_LOGIC_VECTOR{PC_DATA_WIDTH-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 48 )(i 0))))))
		(_signal (_internal ROUTIR ~STD_LOGIC_VECTOR{IR_DATA_WIDTH-1~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal BUS_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal MUX0_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal MUX1_DATA ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{REGISTER_DATA_WIDTH-1~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 144 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behaviour 49 -1
	)
)
V 000056 55 2319          1595237638964 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 7 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1595237638965 2020.07.20 14:03:58)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f1f6f3a0f2a6f3e7f1a5e4aaa3f6f2f7a7f6f3f4a7)
	(_entity
		(_time 1593377421852)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(PROCESSOR
			(_object
				(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 7)))))
				(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 7)))))
				(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 7)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component PROCESSOR )
		(_generic
			((PC_DATA_WIDTH)(_code 2))
			((REGISTER_DATA_WIDTH)(_code 3))
			((IR_DATA_WIDTH)(_code 4))
		)
		(_port
			((clk)(clk))
			((ControlRST)(ControlRST))
		)
		(_use (_entity . PROCESSOR)
			(_generic
				((PC_DATA_WIDTH)(_code 5))
				((REGISTER_DATA_WIDTH)(_code 6))
				((IR_DATA_WIDTH)(_code 7))
			)
		)
	)
	(_object
		(_generic (_internal PC_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 10 \7\ (_entity ((i 7)))))
		(_generic (_internal REGISTER_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 11 \7\ (_entity ((i 7)))))
		(_generic (_internal IR_DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 12 \7\ (_entity ((i 7)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ControlRST ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 50 (_process (_wait_for)(_target(0)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
V 000042 55 406 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 62 (processor_tb))
	(_version v80)
	(_time 1595237638968 2020.07.20 14:03:58)
	(_source (\./src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f1f6f7a1f5a7a6e6f5f0e3aba5f7a4f7f2f7f9f4a7)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . PROCESSOR behaviour
			)
		)
	)
)
V 000050 55 2372          1595237641142 behaviour
(_unit VHDL (rom 0 5 (behaviour 0 17 ))
	(_version v80)
	(_time 1595237641143 2020.07.20 14:04:01)
	(_source (\./src/ROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7c7b2c7d792b7c6b7a7e3a26797b7e7a2a7a287b7e)
	(_entity
		(_time 1593451252320)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 7 \7\ (_entity ((i 7)))))
		(_generic (_internal ADDR_WIDTH ~extSTD.STANDARD.INTEGER 0 8 \7\ (_entity ((i 7)))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal Data ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_type (_internal MyMem 0 18 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_downto (c 10 )(i 0))))))
		(_signal (_internal Mem MyMem 0 19 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_target(2(0))))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_target(2(1))))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_target(2(2))))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_target(2(3))))))
			(line__64(_architecture 4 0 64 (_assignment (_simple)(_target(2(4))))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(2(5))))))
			(line__67(_architecture 6 0 67 (_assignment (_simple)(_target(1))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 197378 )
		(33686018 197379 )
		(50463234 131586 )
		(33686019 197122 )
		(33686018 131586 )
	)
	(_model . behaviour 11 -1
	)
)
