{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609271697824 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609271697825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 29 16:54:57 2020 " "Processing started: Tue Dec 29 16:54:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609271697825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609271697825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM_SRAM -c FSM_SRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM_SRAM -c FSM_SRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609271697825 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609271697973 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609271697973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM_SRAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FSM_SRAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_SRAM-behav " "Found design unit 1: FSM_SRAM-behav" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609271712415 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_SRAM " "Found entity 1: FSM_SRAM" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609271712415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609271712415 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM_SRAM " "Elaborating entity \"FSM_SRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609271712483 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_VALUE" "syn_encoding one hot FSM_SRAM.vhd(25) " "Invalid value \"one hot\" for synthesis attribute \"syn_encoding\" at FSM_SRAM.vhd(25)" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 25 0 0 } }  } 0 10306 "Invalid value \"%2!s!\" for synthesis attribute \"%1!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1609271712485 ""}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "o FSM_SRAM.vhd(20) " "VHDL warning at FSM_SRAM.vhd(20): used 'X' for unrecognized character 'o' in enumerated type" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 20 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1609271712485 "|FSM_SRAM"}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "n FSM_SRAM.vhd(20) " "VHDL warning at FSM_SRAM.vhd(20): used 'X' for unrecognized character 'n' in enumerated type" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 20 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1609271712485 "|FSM_SRAM"}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "e FSM_SRAM.vhd(20) " "VHDL warning at FSM_SRAM.vhd(20): used 'X' for unrecognized character 'e' in enumerated type" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 20 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1609271712485 "|FSM_SRAM"}
{ "Warning" "WVRFX_VHDL_UNRECOGNIZED_CHAR_IN_ENUM" "t FSM_SRAM.vhd(20) " "VHDL warning at FSM_SRAM.vhd(20): used 'X' for unrecognized character 't' in enumerated type" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 20 0 0 } }  } 0 10524 "VHDL warning at %2!s!: used 'X' for unrecognized character '%1!c!' in enumerated type" 0 0 "Analysis & Synthesis" 0 -1 1609271712485 "|FSM_SRAM"}
{ "Warning" "WVRFX_VHDL_INVALID_ENUM_ENCODING" "FSM_states FSM_SRAM.vhd(20) " "VHDL Attribute warning in FSM_SRAM.vhd(20): ENUM_ENCODING or SYN_ENCODING attribute for enumeration type \"FSM_states\" does not specify a valid encoding for every enumeration literal -- ignored all encodings" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 20 0 0 } }  } 0 10336 "VHDL Attribute warning in %2!s!: ENUM_ENCODING or SYN_ENCODING attribute for enumeration type \"%1!s!\" does not specify a valid encoding for every enumeration literal -- ignored all encodings" 0 0 "Analysis & Synthesis" 0 -1 1609271712485 "|FSM_SRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_w FSM_SRAM.vhd(59) " "VHDL Process Statement warning at FSM_SRAM.vhd(59): signal \"r_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609271712486 "|FSM_SRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont FSM_SRAM.vhd(66) " "VHDL Process Statement warning at FSM_SRAM.vhd(66): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609271712486 "|FSM_SRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont FSM_SRAM.vhd(67) " "VHDL Process Statement warning at FSM_SRAM.vhd(67): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609271712486 "|FSM_SRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont FSM_SRAM.vhd(75) " "VHDL Process Statement warning at FSM_SRAM.vhd(75): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609271712486 "|FSM_SRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont FSM_SRAM.vhd(76) " "VHDL Process Statement warning at FSM_SRAM.vhd(76): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609271712486 "|FSM_SRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont FSM_SRAM.vhd(84) " "VHDL Process Statement warning at FSM_SRAM.vhd(84): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609271712486 "|FSM_SRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont FSM_SRAM.vhd(85) " "VHDL Process Statement warning at FSM_SRAM.vhd(85): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609271712486 "|FSM_SRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont FSM_SRAM.vhd(93) " "VHDL Process Statement warning at FSM_SRAM.vhd(93): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609271712486 "|FSM_SRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont FSM_SRAM.vhd(94) " "VHDL Process Statement warning at FSM_SRAM.vhd(94): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609271712486 "|FSM_SRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont FSM_SRAM.vhd(102) " "VHDL Process Statement warning at FSM_SRAM.vhd(102): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609271712487 "|FSM_SRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont FSM_SRAM.vhd(103) " "VHDL Process Statement warning at FSM_SRAM.vhd(103): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609271712487 "|FSM_SRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont FSM_SRAM.vhd(111) " "VHDL Process Statement warning at FSM_SRAM.vhd(111): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609271712487 "|FSM_SRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont FSM_SRAM.vhd(112) " "VHDL Process Statement warning at FSM_SRAM.vhd(112): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609271712487 "|FSM_SRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont FSM_SRAM.vhd(120) " "VHDL Process Statement warning at FSM_SRAM.vhd(120): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609271712487 "|FSM_SRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont FSM_SRAM.vhd(121) " "VHDL Process Statement warning at FSM_SRAM.vhd(121): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609271712487 "|FSM_SRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont FSM_SRAM.vhd(129) " "VHDL Process Statement warning at FSM_SRAM.vhd(129): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609271712487 "|FSM_SRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont FSM_SRAM.vhd(130) " "VHDL Process Statement warning at FSM_SRAM.vhd(130): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609271712487 "|FSM_SRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont FSM_SRAM.vhd(138) " "VHDL Process Statement warning at FSM_SRAM.vhd(138): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609271712487 "|FSM_SRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont FSM_SRAM.vhd(139) " "VHDL Process Statement warning at FSM_SRAM.vhd(139): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609271712487 "|FSM_SRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont FSM_SRAM.vhd(147) " "VHDL Process Statement warning at FSM_SRAM.vhd(147): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609271712488 "|FSM_SRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont FSM_SRAM.vhd(148) " "VHDL Process Statement warning at FSM_SRAM.vhd(148): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609271712488 "|FSM_SRAM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cont FSM_SRAM.vhd(55) " "VHDL Process Statement warning at FSM_SRAM.vhd(55): inferring latch(es) for signal or variable \"cont\", which holds its previous value in one or more paths through the process" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609271712488 "|FSM_SRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[0\] FSM_SRAM.vhd(55) " "Inferred latch for \"cont\[0\]\" at FSM_SRAM.vhd(55)" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609271712491 "|FSM_SRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[1\] FSM_SRAM.vhd(55) " "Inferred latch for \"cont\[1\]\" at FSM_SRAM.vhd(55)" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609271712491 "|FSM_SRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[2\] FSM_SRAM.vhd(55) " "Inferred latch for \"cont\[2\]\" at FSM_SRAM.vhd(55)" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609271712491 "|FSM_SRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[3\] FSM_SRAM.vhd(55) " "Inferred latch for \"cont\[3\]\" at FSM_SRAM.vhd(55)" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609271712491 "|FSM_SRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[4\] FSM_SRAM.vhd(55) " "Inferred latch for \"cont\[4\]\" at FSM_SRAM.vhd(55)" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609271712491 "|FSM_SRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[5\] FSM_SRAM.vhd(55) " "Inferred latch for \"cont\[5\]\" at FSM_SRAM.vhd(55)" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609271712492 "|FSM_SRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[6\] FSM_SRAM.vhd(55) " "Inferred latch for \"cont\[6\]\" at FSM_SRAM.vhd(55)" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609271712492 "|FSM_SRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[7\] FSM_SRAM.vhd(55) " "Inferred latch for \"cont\[7\]\" at FSM_SRAM.vhd(55)" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609271712492 "|FSM_SRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[8\] FSM_SRAM.vhd(55) " "Inferred latch for \"cont\[8\]\" at FSM_SRAM.vhd(55)" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609271712492 "|FSM_SRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[9\] FSM_SRAM.vhd(55) " "Inferred latch for \"cont\[9\]\" at FSM_SRAM.vhd(55)" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609271712492 "|FSM_SRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[10\] FSM_SRAM.vhd(55) " "Inferred latch for \"cont\[10\]\" at FSM_SRAM.vhd(55)" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609271712492 "|FSM_SRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[11\] FSM_SRAM.vhd(55) " "Inferred latch for \"cont\[11\]\" at FSM_SRAM.vhd(55)" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609271712493 "|FSM_SRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[12\] FSM_SRAM.vhd(55) " "Inferred latch for \"cont\[12\]\" at FSM_SRAM.vhd(55)" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609271712493 "|FSM_SRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[13\] FSM_SRAM.vhd(55) " "Inferred latch for \"cont\[13\]\" at FSM_SRAM.vhd(55)" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609271712494 "|FSM_SRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[14\] FSM_SRAM.vhd(55) " "Inferred latch for \"cont\[14\]\" at FSM_SRAM.vhd(55)" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609271712494 "|FSM_SRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[15\] FSM_SRAM.vhd(55) " "Inferred latch for \"cont\[15\]\" at FSM_SRAM.vhd(55)" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609271712494 "|FSM_SRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[16\] FSM_SRAM.vhd(55) " "Inferred latch for \"cont\[16\]\" at FSM_SRAM.vhd(55)" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609271712494 "|FSM_SRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[17\] FSM_SRAM.vhd(55) " "Inferred latch for \"cont\[17\]\" at FSM_SRAM.vhd(55)" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609271712494 "|FSM_SRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[18\] FSM_SRAM.vhd(55) " "Inferred latch for \"cont\[18\]\" at FSM_SRAM.vhd(55)" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609271712494 "|FSM_SRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[19\] FSM_SRAM.vhd(55) " "Inferred latch for \"cont\[19\]\" at FSM_SRAM.vhd(55)" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609271712494 "|FSM_SRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[20\] FSM_SRAM.vhd(55) " "Inferred latch for \"cont\[20\]\" at FSM_SRAM.vhd(55)" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609271712495 "|FSM_SRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[21\] FSM_SRAM.vhd(55) " "Inferred latch for \"cont\[21\]\" at FSM_SRAM.vhd(55)" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609271712495 "|FSM_SRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[22\] FSM_SRAM.vhd(55) " "Inferred latch for \"cont\[22\]\" at FSM_SRAM.vhd(55)" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609271712495 "|FSM_SRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[23\] FSM_SRAM.vhd(55) " "Inferred latch for \"cont\[23\]\" at FSM_SRAM.vhd(55)" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609271712495 "|FSM_SRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[24\] FSM_SRAM.vhd(55) " "Inferred latch for \"cont\[24\]\" at FSM_SRAM.vhd(55)" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609271712495 "|FSM_SRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[25\] FSM_SRAM.vhd(55) " "Inferred latch for \"cont\[25\]\" at FSM_SRAM.vhd(55)" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609271712495 "|FSM_SRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[26\] FSM_SRAM.vhd(55) " "Inferred latch for \"cont\[26\]\" at FSM_SRAM.vhd(55)" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609271712496 "|FSM_SRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[27\] FSM_SRAM.vhd(55) " "Inferred latch for \"cont\[27\]\" at FSM_SRAM.vhd(55)" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609271712496 "|FSM_SRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[28\] FSM_SRAM.vhd(55) " "Inferred latch for \"cont\[28\]\" at FSM_SRAM.vhd(55)" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609271712496 "|FSM_SRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[29\] FSM_SRAM.vhd(55) " "Inferred latch for \"cont\[29\]\" at FSM_SRAM.vhd(55)" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609271712496 "|FSM_SRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[30\] FSM_SRAM.vhd(55) " "Inferred latch for \"cont\[30\]\" at FSM_SRAM.vhd(55)" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609271712496 "|FSM_SRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[31\] FSM_SRAM.vhd(55) " "Inferred latch for \"cont\[31\]\" at FSM_SRAM.vhd(55)" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609271712496 "|FSM_SRAM"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "din GND " "Pin \"din\" is stuck at GND" {  } { { "FSM_SRAM.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/SRAM/controlador/FSM_SRAM.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609271713268 "|FSM_SRAM|din"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1609271713268 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1609271713435 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1609271714204 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609271714204 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "165 " "Implemented 165 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1609271714329 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1609271714329 ""} { "Info" "ICUT_CUT_TM_LCELLS" "157 " "Implemented 157 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1609271714329 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1609271714329 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "946 " "Peak virtual memory: 946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609271714335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 29 16:55:14 2020 " "Processing ended: Tue Dec 29 16:55:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609271714335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609271714335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609271714335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609271714335 ""}
