;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-121
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @-127, 100
	SUB @-127, 100
	JMN -201, @-229
	SPL 0
	JMN -201, @-759
	JMN -201, @-129
	CMP 210, 60
	SUB @-127, 100
	ADD #279, <1
	ADD #279, <1
	ADD #279, <1
	SLT @-127, 100
	SLT @-127, 100
	SLT @-127, 100
	SUB 3, 29
	SUB -0, -9
	JMN -207, @-121
	CMP @0, @2
	ADD -7, <-20
	JMN -207, @-120
	SUB @0, @2
	JMN -207, @-120
	ADD -7, <-20
	SUB @3, 0
	MOV 100, 300
	MOV 100, 300
	SUB @0, @2
	SUB 0, 2
	SUB @0, @2
	MOV -7, <-20
	SUB 3, 40
	JMN <-127, 100
	JMN <-127, 100
	SUB 3, 20
	JMN <3, 0
	ADD #279, <1
	SLT #270, <-1
	CMP @3, 0
	ADD 210, 60
	SPL 0, <-2
	SUB @3, 0
	MOV -7, <-20
	SPL 0, <-2
	CMP -207, <-121
	ADD 210, 60
	ADD 210, 60
