Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 17.13-s033_1, built Thu Feb 15 2018
Options: -abort_on_error -no_gui -batch -files tcl/synth_mtmAlu.tcl -log genus_mtm -overwrite 
Date:    Sun Sep 15 22:39:32 2019
Host:    cadence212 (x86_64 w/Linux 2.6.32-754.6.3.el6.x86_64) (16cores*64cpus*2physical cpus*Intel(R) Xeon(R) Gold 6130 CPU @ 2.10GHz 22528KB) (264129332KB)
OS:      CentOS release 6.10 (Final)

Checking out license: Genus_Synthesis

Loading tool scripts...
Finished loading tool scripts (8 seconds elapsed).

#@ Processing -files option
@genus 1> source tcl/synth_mtmAlu.tcl
#@ Begin verbose source tcl/synth_mtmAlu.tcl
@file(synth_mtmAlu.tcl) 9: set_db information_level 7 
  Setting attribute of root '/': 'information_level' = 7
@file(synth_mtmAlu.tcl) 12: source tcl/flow_config.tcl
Sourcing './tcl/flow_config.tcl' (Sun Sep 15 22:39:40 CEST 2019)...
#@ Begin verbose source tcl/flow_config.tcl
@file(flow_config.tcl) 5: set_db design_process_node 180
  Setting attribute of root '/': 'design_process_node' = 180
@file(flow_config.tcl) 7: set_db syn_generic_effort express
  Setting attribute of root '/': 'syn_generic_effort' = express
@file(flow_config.tcl) 8: set_db syn_map_effort express
  Setting attribute of root '/': 'syn_map_effort' = express
@file(flow_config.tcl) 9: set_db syn_opt_effort express
  Setting attribute of root '/': 'syn_opt_effort' = express
@file(flow_config.tcl) 11: set_db remove_assigns true
  Setting attribute of root '/': 'remove_assigns' = true
@file(flow_config.tcl) 12: set_db optimize_merge_flops false 
  Setting attribute of root '/': 'optimize_merge_flops' = false
@file(flow_config.tcl) 14: set_db max_cpus_per_server 1 ; # limiting to 8 CPU
  Setting attribute of root '/': 'max_cpus_per_server' = 1
@file(flow_config.tcl) 16: set_db enable_domain_name_check 0
  Setting attribute of root '/': 'enable_domain_name_check' = 0
@file(flow_config.tcl) 19: set_db hdl_use_cw_first false 
  Setting attribute of root '/': 'hdl_use_cw_first' = false
@file(flow_config.tcl) 20: set_db wlec_set_cdn_synth_root true
  Setting attribute of root '/': 'wlec_set_cdn_synth_root' = true
@file(flow_config.tcl) 23: set_db use_power_ground_pin_from_lef true
  Setting attribute of root '/': 'use_power_ground_pin_from_lef' = true
@file(flow_config.tcl) 25: set_db hdl_track_filename_row_col                 true   ;#used for cross probing and datapath report. May be memory consuming
Info   : Enabled hdl_track_file_row_column attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
  Setting attribute of root '/': 'hdl_track_filename_row_col' = true
@file(flow_config.tcl) 26: set_db verification_directory_naming_style        "./LEC"
  Setting attribute of root '/': 'verification_directory_naming_style' = ./LEC
#@ End verbose source tcl/flow_config.tcl
@file(synth_mtmAlu.tcl) 17: read_mmmc "constraints/mmode.tcl"
Sourcing './constraints/mmode.tcl' (Sun Sep 15 22:39:40 CEST 2019)...
#@ Begin verbose source constraints/mmode.tcl
@file(mmode.tcl) 2: create_library_set -name WC_libs -timing [ list /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib ]
@file(mmode.tcl) 3: create_library_set -name BC_libs -timing [ list /cad/dk/umc180/SUS/SUSLIB_UCL_ff.lib ]
@file(mmode.tcl) 6: create_opcond -name op_cond_slow -process 1 -voltage 1.7 -temperature 80
@file(mmode.tcl) 7: create_opcond -name op_cond_fast -process 1 -voltage 1.9 -temperature 0
@file(mmode.tcl) 10: create_rc_corner -name WC_rc -temperature 80 -qrc_tech /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile
@file(mmode.tcl) 11: create_rc_corner -name BC_rc -temperature 0  -qrc_tech /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile
@file(mmode.tcl) 15: create_timing_condition -name WC_tc -opcond op_cond_slow -library_sets WC_libs
@file(mmode.tcl) 16: create_timing_condition -name BC_tc -opcond op_cond_fast -library_sets BC_libs
@file(mmode.tcl) 20: create_delay_corner -name WC_dc -timing_condition WC_tc -rc_corner WC_rc
@file(mmode.tcl) 21: create_delay_corner -name BC_dc -timing_condition BC_tc -rc_corner BC_rc
@file(mmode.tcl) 25: create_constraint_mode -name standard_cm -sdc_files [ list ./constraints/mtmAlu.sdc ]
            Reading file '/home/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/synth/constraints/mtmAlu.sdc'
@file(mmode.tcl) 28: create_analysis_view -name WC_av -delay_corner WC_dc -constraint_mode standard_cm
@file(mmode.tcl) 29: create_analysis_view -name BC_av -delay_corner BC_dc -constraint_mode standard_cm
@file(mmode.tcl) 32: set_analysis_view -setup [ list WC_av ] -hold [ list BC_av ]
            Reading file '/cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib'
    Loading library SUSLIB_UCL_ss.lib
Info    : Missing library level attribute. [LBR-516]
        : slew_derate_from_library not specified in the library, using .lib default of 1. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib, Line 8)

  Message Summary for Library SUSLIB_UCL_ss.lib:
  **********************************************
  Could not find an attribute in the library. [LBR-436]: 143
  Missing library level attribute. [LBR-516]: 1
  **********************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.700000, 80.000000) in library 'SUSLIB_UCL_ss.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
        Cell 'UCL_CAP5' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP5' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
        Cell 'UCL_CAP5' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP5' must have an output pin.
        Cell 'UCL_CAP6' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP6' must have an output pin.
        Cell 'UCL_CAP6' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP6' must have an output pin.
        Cell 'UCL_CAP7' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP7' must have an output pin.
        Cell 'UCL_CAP7' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP7' must have an output pin.
        Cell 'UCL_CAP8' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP8' must have an output pin.
        Cell 'UCL_CAP8' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP8' must have an output pin.
        Cell 'UCL_CAP9' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP9' must have an output pin.
        Cell 'UCL_CAP9' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP9' must have an output pin.
        Cell 'UCL_FILL' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_FILL' must have an output pin.
        Cell 'UCL_FILL' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_FILL' must have an output pin.
Info    : Set default library domain. [LBR-109]
        : The default library domain is 'library_domain:WC_tc'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CIN' and 'S' in libcell 'UCL_FA' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CIN' and 'S' in libcell 'UCL_FA' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'S' in libcell 'UCL_FA'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'UCL_FA' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'UCL_FA' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'UCL_FA'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'UCL_FA' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'UCL_FA' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'UCL_FA'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2A' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2A' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2A'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2B'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'EIN1' and 'AUS' in libcell 'UCL_XOR'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'EIN0' and 'AUS' in libcell 'UCL_XOR'.
  Library has 34 usable logic and 7 usable sequential lib-cells.
#@ End verbose source constraints/mmode.tcl
@file(synth_mtmAlu.tcl) 20: set_db init_power_nets  {vddd vddb}
This attribute has no effect on the tool operation.
  Setting attribute of root '/': 'init_power_nets' = vddd vddb
@file(synth_mtmAlu.tcl) 21: set_db init_ground_nets {gndd gndb}
This attribute has no effect on the tool operation.
  Setting attribute of root '/': 'init_ground_nets' = gndd gndb
@file(synth_mtmAlu.tcl) 24: read_physical -lef "/cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef /cad/dk/umc180/SUS/SUSLIB_UCL.lef"

  According to lef_library, there are total 6 routing layers [ V(3) / H(3) ]

@file(synth_mtmAlu.tcl) 27: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 28: puts "-- HDL READ --------------------------------------------------------------------"
-- HDL READ --------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 29: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 32: read_hdl  /student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu.v /student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_core.v /student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_deserializer.v /student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_serializer.v
            Reading Verilog file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu.v'
            Reading Verilog file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_core.v'
            Reading Verilog file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_deserializer.v'
 `define IDLE		3'b000
             		     |
Warning : Redefinition of macro. [VLOGPT-647]
        : Macro 'IDLE' in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_deserializer.v' on line 18, column 21.
        : The latest definition of the macro will be used.
 `define SEND_DATA	3'b101
                  	     |
Warning : Redefinition of macro. [VLOGPT-647]
        : Macro 'SEND_DATA' in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_deserializer.v' on line 23, column 25.
            Reading Verilog file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_serializer.v'
 `define IDLE		2'b00
             		    |
Warning : Redefinition of macro. [VLOGPT-647]
        : Macro 'IDLE' in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_serializer.v' on line 18, column 20.
 `define SEND_DATA	2'b11
                  	    |
Warning : Redefinition of macro. [VLOGPT-647]
        : Macro 'SEND_DATA' in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_serializer.v' on line 21, column 24.
@file(synth_mtmAlu.tcl) 38: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 39: puts "-- ELABORATION -----------------------------------------------------------------"
-- ELABORATION -----------------------------------------------------------------
@file(synth_mtmAlu.tcl) 40: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 41: elaborate
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'mtm_Alu' from file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mtm_Alu_deserializer' from file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_deserializer.v'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'mtm_Alu_deserializer' in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_deserializer.v' on line 105.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'mtm_Alu_deserializer' in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_deserializer.v' on line 188.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mtm_Alu_core' from file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_core.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'flg_out' [4] doesn't match the width of right hand side [32] in assignment in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_core.v' on line 63.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'crc_out' [3] doesn't match the width of right hand side [32] in assignment in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_core.v' on line 64.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'send_data' [1] doesn't match the width of right hand side [32] in assignment in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_core.v' on line 65.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'carry_flg' [1] doesn't match the width of right hand side [32] in assignment in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_core.v' on line 66.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'overflow_flg' [1] doesn't match the width of right hand side [32] in assignment in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_core.v' on line 67.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'zero_flg' [1] doesn't match the width of right hand side [32] in assignment in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_core.v' on line 68.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'negative_flg' [1] doesn't match the width of right hand side [32] in assignment in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_core.v' on line 69.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'send_data_nxt' [1] doesn't match the width of right hand side [32] in assignment in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_core.v' on line 119.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'carry_flg' [1] doesn't match the width of right hand side [32] in assignment in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_core.v' on line 124.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'overflow_flg' [1] doesn't match the width of right hand side [32] in assignment in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_core.v' on line 125.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'negative_flg' [1] doesn't match the width of right hand side [32] in assignment in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_core.v' on line 126.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'zero_flg' [1] doesn't match the width of right hand side [32] in assignment in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_core.v' on line 127.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'negative_flg' [1] doesn't match the width of right hand side [32] in assignment in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_core.v' on line 151.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'zero_flg' [1] doesn't match the width of right hand side [32] in assignment in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_core.v' on line 154.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'send_data_nxt' [1] doesn't match the width of right hand side [32] in assignment in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_core.v' on line 162.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'carry_flg' in module 'mtm_Alu_core' in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_core.v' on line 58.
        : A flip-flop or latch that was inferred for an unused signal or variable was removed. Use '::legacy::set_attribute hdl_preserve_unused_registers true /' to preserve the flip-flop or latch.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'overflow_flg' in module 'mtm_Alu_core' in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_core.v' on line 58.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'zero_flg' in module 'mtm_Alu_core' in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_core.v' on line 58.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'negative_flg' in module 'mtm_Alu_core' in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_core.v' on line 58.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mtm_Alu_serializer' from file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_serializer.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'data_out' [55] doesn't match the width of right hand side [32] in assignment in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_serializer.v' on line 53.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'err_out' [11] doesn't match the width of right hand side [32] in assignment in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_serializer.v' on line 54.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_cnt' [6] doesn't match the width of right hand side [32] in assignment in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_serializer.v' on line 55.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'is_err' [1] doesn't match the width of right hand side [32] in assignment in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_serializer.v' on line 56.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'sout' [1] doesn't match the width of right hand side [32] in assignment in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_serializer.v' on line 57.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'data_out_nxt' [55] doesn't match the width of right hand side [32] in assignment in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_serializer.v' on line 120.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'err_out_nxt' [11] doesn't match the width of right hand side [32] in assignment in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_serializer.v' on line 121.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_cnt_nxt' [6] doesn't match the width of right hand side [32] in assignment in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_serializer.v' on line 122.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'is_err_nxt' [1] doesn't match the width of right hand side [32] in assignment in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_serializer.v' on line 123.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'sout_nxt' [1] doesn't match the width of right hand side [32] in assignment in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_serializer.v' on line 124.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_cnt_nxt' [6] doesn't match the width of right hand side [32] in assignment in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_serializer.v' on line 128.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'is_err_nxt' [1] doesn't match the width of right hand side [32] in assignment in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_serializer.v' on line 130.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_cnt_nxt' [6] doesn't match the width of right hand side [32] in assignment in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_serializer.v' on line 134.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'is_err_nxt' [1] doesn't match the width of right hand side [32] in assignment in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_serializer.v' on line 140.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_cnt_nxt' [6] doesn't match the width of right hand side [32] in assignment in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_serializer.v' on line 145.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_cnt_nxt' [6] doesn't match the width of right hand side [32] in assignment in file '/student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/rtl/mtm_Alu_serializer.v' on line 149.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'mtm_Alu'.
Checking for analog nets.... 
Check completed for analog nets.
Info: Checking for source rtl...
Info: Check completed for source rtl...
        Computing net loads.
UM: Capturing floorplan image ...
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            10             12                                      elaborate
@file(synth_mtmAlu.tcl) 48: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 49: puts "-- INIT DESIGN -----------------------------------------------------------------"
-- INIT DESIGN -----------------------------------------------------------------
@file(synth_mtmAlu.tcl) 50: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 51: init_design
Started checking and loading power intent for design mtm_Alu...
===============================================================
No power intent for design 'mtm_Alu'.
Completed checking and loading power intent for design mtm_Alu (runtime 0.00s).
===============================================================================
#
# Reading SDC ./constraints/mtmAlu.sdc for view:WC_av (constraint_mode:standard_cm)
#
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      4 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_dont_use"             - successful      8 , failed      0 (runtime  0.00)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_load_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
 "set_time_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_units"                - successful      2 , failed      0 (runtime  0.00)
Total runtime 0

  According to qrc_tech_file, there are total 6 routing layers [ V(3) / H(3) ]


  According to qrc_tech_file, there are total 6 routing layers [ V(3) / H(3) ]


  According to qrc_tech_file, there are total 6 routing layers [ V(3) / H(3) ]

  Setting attribute of root '/': 'read_qrc_tech_file_rc_corner' = true
@file(synth_mtmAlu.tcl) 76: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 77: puts "-- CHECK TIMING CONSTRATINTS ---------------------------------------------------"
-- CHECK TIMING CONSTRATINTS ---------------------------------------------------
@file(synth_mtmAlu.tcl) 78: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 79: check_timing_intent
Info    : Timing analysis will be done for this view. [TUI-744]
        : View is 'analysis_view:mtm_Alu/WC_av'.
        : Worst paths will be shown in this view.
  Libraries have 31 usable logic and 4 usable sequential lib-cells.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.13-s033_1
  Generated on:           Sep 15 2019  10:39:45 pm
  Module:                 mtm_Alu
  Library domain:         WC_tc
    Domain index:         0
    Technology library:   SUSLIB_UCL_SS 
    Operating conditions: worst 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          0

@file(synth_mtmAlu.tcl) 111: check_design -unresolved
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'mtm_Alu'

No empty modules in design 'mtm_Alu'

  Done Checking the design.
@file(synth_mtmAlu.tcl) 122: 	syn_generic
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 23 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'u_mtm_Alu_core/mux_C_out_59_6', 'u_mtm_Alu_core/mux_crc_out_59_6', 
'u_mtm_Alu_core/mux_flg_out_59_6', 'u_mtm_Alu_core/mux_send_data_59_6', 
'u_mtm_Alu_core/mux_state_59_6', 'u_mtm_Alu_deserializer/mux_A_out_72_6', 
'u_mtm_Alu_deserializer/mux_B_out_72_6', 
'u_mtm_Alu_deserializer/mux_bit_cnt_72_6', 
'u_mtm_Alu_deserializer/mux_crc_check_72_6', 
'u_mtm_Alu_deserializer/mux_err_flg_out_72_6', 
'u_mtm_Alu_deserializer/mux_error_72_6', 
'u_mtm_Alu_deserializer/mux_frame_cnt_72_6', 
'u_mtm_Alu_deserializer/mux_is_data_72_6', 
'u_mtm_Alu_deserializer/mux_oprnt_out_72_6', 
'u_mtm_Alu_deserializer/mux_rdy_to_send_72_6', 
'u_mtm_Alu_deserializer/mux_rdy_to_send_err_72_6', 
'u_mtm_Alu_deserializer/mux_state_72_6', 
'u_mtm_Alu_serializer/mux_bit_cnt_50_6', 
'u_mtm_Alu_serializer/mux_data_out_50_6', 
'u_mtm_Alu_serializer/mux_err_out_50_6', 
'u_mtm_Alu_serializer/mux_is_err_50_6', 
'u_mtm_Alu_serializer/mux_sout_50_6', 
'u_mtm_Alu_serializer/mux_state_50_6'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
@file(synth_mtmAlu.tcl) 123: 	syn_map
Warning : Design size is too small for express mapping. [MAP-300]
        : Current design size is 2049 instances.
        : Design size is less than 40000 instances, cannot run express mapping. Switching to medium effort instead.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.19
Via Resistance      : 6.50 ohm (from qrc_tech_file)
Site size           : 6.40 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
ME1_C           H         0.00        0.000268  
ME2_C           V         1.00        0.000282  
ME3_C           H         1.00        0.000282  
ME4_C           V         1.00        0.000280  
ME5_C           H         1.00        0.000283  
ME6_C           V         1.00        0.000313  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
ME1_C           H         0.00         0.387903  
ME2_C           V         1.00         0.279525  
ME3_C           H         1.00         0.279525  
ME4_C           V         1.00         0.279525  
ME5_C           H         1.00         0.279525  
ME6_C           V         1.00         0.019311  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
ME1             H         0.00         0.240000  
ME2             V         1.00         0.280000  
ME3             H         1.00         0.280000  
ME4             V         1.00         0.280000  
ME5             H         1.00         0.280000  
ME6             V         1.00         1.200000  

Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'mtm_Alu'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'mtm_Alu'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_371'
      Timing increment_unsigned_8...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_371'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_372'
      Timing decrement_unsigned_135...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_372'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
      Timing csa_tree...
      Timing add_unsigned...
      Timing add_unsigned_carry...
      Timing add_unsigned_298...
      Timing csa_tree_300...
      Timing equal_adder...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'mtm_Alu'.
      Removing temporary intermediate hierarchies under mtm_Alu
              Optimizing muxes in design 'mtm_Alu_deserializer'.
              Optimizing muxes in design 'mtm_Alu_core'.
              Optimizing muxes in design 'mtm_Alu_serializer'.
Mapper: Libraries have:
	domain WC_tc: 31 combo usable cells and 4 sequential usable cells
      Mapping 'mtm_Alu'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'u_mtm_Alu_serializer/err_out_reg[10]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'u_mtm_Alu_serializer/data_out_reg[54]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'u_mtm_Alu_serializer/data_out_reg[53]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'u_mtm_Alu_serializer/data_out_reg[43]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'u_mtm_Alu_serializer/data_out_reg[42]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'u_mtm_Alu_serializer/data_out_reg[32]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'u_mtm_Alu_serializer/data_out_reg[31]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'u_mtm_Alu_serializer/data_out_reg[21]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'u_mtm_Alu_serializer/data_out_reg[20]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'u_mtm_Alu_serializer/data_out_reg[10]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'u_mtm_Alu_serializer/data_out_reg[8]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_Alu_serializer/err_out_reg[10]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_Alu_serializer/data_out_reg[54]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_Alu_serializer/data_out_reg[53]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_Alu_serializer/data_out_reg[43]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_Alu_serializer/data_out_reg[42]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_Alu_serializer/data_out_reg[32]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_Alu_serializer/data_out_reg[31]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_Alu_serializer/data_out_reg[21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_Alu_serializer/data_out_reg[20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_Alu_serializer/data_out_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_Alu_serializer/data_out_reg[8]'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 11 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'u_mtm_Alu_serializer/data_out_reg[8]', 
'u_mtm_Alu_serializer/data_out_reg[10]', 
'u_mtm_Alu_serializer/data_out_reg[20]', 
'u_mtm_Alu_serializer/data_out_reg[21]', 
'u_mtm_Alu_serializer/data_out_reg[31]', 
'u_mtm_Alu_serializer/data_out_reg[32]', 
'u_mtm_Alu_serializer/data_out_reg[42]', 
'u_mtm_Alu_serializer/data_out_reg[43]', 
'u_mtm_Alu_serializer/data_out_reg[53]', 
'u_mtm_Alu_serializer/data_out_reg[54]', 
'u_mtm_Alu_serializer/err_out_reg[10]'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) mtm_Alu...
          Done structuring (delay-based) mtm_Alu
          Structuring (delay-based) mtm_Alu_deserializer...
            Starting partial collapsing (xors only) mtm_Alu_deserializer
            Finished partial collapsing.
            Starting xor partial collapsing mtm_Alu_deserializer
            Finished xor partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) mtm_Alu_deserializer
        Mapping component mtm_Alu_deserializer...
          Structuring (delay-based) mtm_Alu_serializer...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) mtm_Alu_serializer
        Mapping component mtm_Alu_serializer...
          Structuring (delay-based) sub_unsigned_335...
          Done structuring (delay-based) sub_unsigned_335
        Mapping component sub_unsigned_335...
          Structuring (delay-based) add_unsigned_337...
            Starting partial collapsing (xors only) add_unsigned_337
            Finished partial collapsing.
          Done structuring (delay-based) add_unsigned_337
        Mapping component add_unsigned_337...
          Structuring (delay-based) mux_ctl_0x...
            Starting partial collapsing (xors only) mux_ctl_0x
            Finished partial collapsing.
            Starting xor partial collapsing mux_ctl_0x
            Finished xor partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) mux_ctl_0x
        Mapping component mux_ctl_0x...
 
Global mapping target info
==========================
Cost Group 'clk1' target slack:   286 ps
Target path end-point (Pin: u_mtm_Alu_deserializer/err_flg_out_reg[4]/d)

          Pin                      Type          Fanout Load Arrival   
                                  (Domain)              (fF)   (ps)    
-----------------------------------------------------------------------
(clock clk1)             <<<  launch                               0 R 
(mtmAlu.sdc_line_51_1_1)      ext delay                                
sin                      (u)  in port                 8 63.2           
u_mtm_Alu_deserializer/sin 
  g8068/in_1                                                           
  g8068/z                (u)  unmapped_complex2       1  7.9           
  g8003/in_1                                                           
  g8003/z                (u)  unmapped_complex2       6 47.4           
  g6829/in_1                                                           
  g6829/z                (u)  unmapped_nand2          3 23.7           
  g6830/in_0                                                           
  g6830/z                (u)  unmapped_or2            5 39.5           
  g7924/in_1                                                           
  g7924/z                (u)  unmapped_nand2          3 23.7           
  g7863/in_1                                                           
  g7863/z                (u)  unmapped_nand2          2 15.8           
  g7649/in_0                                                           
  g7649/z                (u)  unmapped_complex2       1  7.9           
  g6981/in_1                                                           
  g6981/z                (u)  unmapped_complex2       2 15.8           
  g7641/in_1                                                           
  g7641/z                (u)  unmapped_nand2          1  7.9           
  g7636/in_1                                                           
  g7636/z                (u)  unmapped_nand2          1  7.9           
  g8254/data0                                                          
  g8254/z                (u)  unmapped_bmux3          1  7.9           
  err_flg_out_reg[4]/d   <<<  unmapped_d_flop                          
  err_flg_out_reg[4]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk1)                  capture                          20000 R 
                              uncertainty                              
-----------------------------------------------------------------------
Cost Group   : 'clk1' (path_group 'clk1')
Start-point  : sin
End-point    : u_mtm_Alu_deserializer/err_flg_out_reg[4]/d
Analysis View: WC_av

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7653ps.
 
          Restructuring (delay-based) mux_ctl_0x...
          Done restructuring (delay-based) mux_ctl_0x
        Optimizing component mux_ctl_0x...
          Restructuring (delay-based) mtm_Alu_deserializer...
          Done restructuring (delay-based) mtm_Alu_deserializer
        Optimizing component mtm_Alu_deserializer...
          Restructuring (delay-based) mtm_Alu_serializer...
          Done restructuring (delay-based) mtm_Alu_serializer
        Optimizing component mtm_Alu_serializer...
          Restructuring (delay-based) add_unsigned_337...
          Done restructuring (delay-based) add_unsigned_337
        Optimizing component add_unsigned_337...
        Early Area Reclamation for add_unsigned_337 'very_fast' (slack=4037, area=6223)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) sub_unsigned_335...
          Done restructuring (delay-based) sub_unsigned_335
        Optimizing component sub_unsigned_335...
        Early Area Reclamation for sub_unsigned_335 'very_fast' (slack=4035, area=6223)...
          Restructuring (delay-based) sub_unsigned...
          Done restructuring (delay-based) sub_unsigned
        Optimizing component sub_unsigned...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
         Pin                      Type          Fanout Load Slew Delay Arrival   
                                 (Domain)              (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------
(clock clk1)                launch                                           0 R 
u_mtm_Alu_deserializer
  B_out_reg[0]/CLK                                             0             0 R 
  B_out_reg[0]/Q            UCL_DFF(WC_tc)           3 33.8  377  +587     587 R 
u_mtm_Alu_deserializer/B_out[0] 
u_mtm_Alu_core/B_in[0] 
  g1225/EIN                                                         +0     587   
  g1225/AUS                 UCL_BUF(WC_tc)           3 41.4  232  +262     848 R 
  sub_145_45/B[0] 
    g959/EIN0                                                       +0     849   
    g959/AUS                UCL_NAND2_2(WC_tc)       2 32.4  214  +145     994 F 
    g938/EIN1                                                       +0     994   
    g938/AUS                UCL_NAND2_2(WC_tc)       1 18.8  196  +123    1117 R 
    g937/EIN1                                                       +0    1117   
    g937/AUS                UCL_NAND2_2(WC_tc)       2 32.9  202  +137    1255 F 
    g935/EIN1                                                       +0    1255   
    g935/AUS                UCL_NAND2_2(WC_tc)       1 18.8  213  +121    1375 R 
    g934/EIN1                                                       +0    1376   
    g934/AUS                UCL_NAND2_2(WC_tc)       2 32.9  234  +140    1516 F 
    g932/EIN1                                                       +0    1516   
    g932/AUS                UCL_NAND2_2(WC_tc)       1 18.8  254  +127    1643 R 
    g931/EIN1                                                       +0    1643   
    g931/AUS                UCL_NAND2_2(WC_tc)       2 32.9  232  +147    1790 F 
    g929/EIN1                                                       +0    1790   
    g929/AUS                UCL_NAND2_2(WC_tc)       1 18.8  254  +127    1917 R 
    g928/EIN1                                                       +0    1917   
    g928/AUS                UCL_NAND2_2(WC_tc)       2 32.9  232  +147    2064 F 
    g926/EIN1                                                       +0    2064   
    g926/AUS                UCL_NAND2_2(WC_tc)       1 18.8  254  +127    2191 R 
    g925/EIN1                                                       +0    2191   
    g925/AUS                UCL_NAND2_2(WC_tc)       2 28.0  215  +136    2327 F 
    g923/EIN1                                                       +0    2327   
    g923/AUS                UCL_AON2B_2(WC_tc)       1 18.0  251  +240    2567 F 
    g921/CIN                                                        +0    2567   
    g921/COUT               UCL_FA(WC_tc)            1 18.0  284  +430    2997 F 
    g920/CIN                                                        +0    2997   
    g920/COUT               UCL_FA(WC_tc)            1 18.0  284  +438    3435 F 
    g919/CIN                                                        +0    3435   
    g919/COUT               UCL_FA(WC_tc)            1 18.0  284  +438    3873 F 
    g918/CIN                                                        +0    3873   
    g918/COUT               UCL_FA(WC_tc)            1 18.0  284  +438    4311 F 
    g917/CIN                                                        +0    4312   
    g917/COUT               UCL_FA(WC_tc)            1 18.0  284  +438    4749 F 
    g916/CIN                                                        +0    4750   
    g916/COUT               UCL_FA(WC_tc)            1 18.0  284  +438    5188 F 
    g915/CIN                                                        +0    5188   
    g915/COUT               UCL_FA(WC_tc)            1 18.0  284  +438    5626 F 
    g914/CIN                                                        +0    5626   
    g914/COUT               UCL_FA(WC_tc)            1 18.0  284  +438    6064 F 
    g913/CIN                                                        +0    6064   
    g913/COUT               UCL_FA(WC_tc)            1 18.0  284  +438    6502 F 
    g912/CIN                                                        +0    6502   
    g912/COUT               UCL_FA(WC_tc)            1 18.0  284  +438    6940 F 
    g911/CIN                                                        +0    6940   
    g911/COUT               UCL_FA(WC_tc)            1 18.0  284  +438    7378 F 
    g910/CIN                                                        +0    7378   
    g910/COUT               UCL_FA(WC_tc)            1 18.0  284  +438    7816 F 
    g909/CIN                                                        +0    7816   
    g909/COUT               UCL_FA(WC_tc)            1 18.0  284  +438    8254 F 
    g908/CIN                                                        +0    8254   
    g908/COUT               UCL_FA(WC_tc)            1 18.0  284  +438    8692 F 
    g907/CIN                                                        +0    8692   
    g907/COUT               UCL_FA(WC_tc)            1 18.0  284  +438    9130 F 
    g906/CIN                                                        +0    9131   
    g906/COUT               UCL_FA(WC_tc)            1 18.0  284  +438    9568 F 
    g905/CIN                                                        +0    9569   
    g905/COUT               UCL_FA(WC_tc)            1 18.0  284  +438   10007 F 
    g904/CIN                                                        +0   10007   
    g904/COUT               UCL_FA(WC_tc)            1 18.0  284  +438   10445 F 
    g903/CIN                                                        +0   10445   
    g903/COUT               UCL_FA(WC_tc)            1 18.0  284  +438   10883 F 
    g902/CIN                                                        +0   10883   
    g902/COUT               UCL_FA(WC_tc)            1 18.0  284  +438   11321 F 
    g901/CIN                                                        +0   11321   
    g901/COUT               UCL_FA(WC_tc)            1 18.0  284  +438   11759 F 
    g900/CIN                                                        +0   11759   
    g900/COUT               UCL_FA(WC_tc)            1 18.0  284  +438   12197 F 
    g899/CIN                                                        +0   12197   
    g899/COUT               UCL_FA(WC_tc)            1 18.0  284  +438   12635 F 
    g898/CIN                                                        +0   12635   
    g898/COUT               UCL_FA(WC_tc)            2 27.2  365  +492   13128 F 
    g896/EIN0                                                       +0   13128   
    g896/AUS                UCL_XOR(WC_tc)           3 36.9  798  +555   13683 F 
  sub_145_45/Z[31] 
  mux_ctl_0xi/sub_145_45_Z[31] 
    g10327/EIN0                                                     +0   13683   
    g10327/AUS              UCL_XOR(WC_tc)           2 26.1  626  +524   14206 F 
    g10214/EIN1                                                     +0   14207   
    g10214/AUS              UCL_AON2B_2(WC_tc)       1 13.3  177  +287   14494 F 
    g10167/EIN1                                                     +0   14494   
    g10167/AUS              UCL_NAND2(WC_tc)         1 13.2  201  +125   14619 R 
    g10081/EIN2                                                     +0   14619   
    g10081/AUS              UCL_NAND3(WC_tc)         1 13.7  369  +155   14773 F 
    g10077/EIN1                                                     +0   14773   
    g10077/AUS              UCL_NOR2(WC_tc)          3 44.6  807  +454   15227 R 
    g10005/EIN0                                                     +0   15228   
    g10005/AUS              UCL_XOR(WC_tc)           1 18.4  553  +410   15637 R 
    g9990/EIN0                                                      +0   15638   
    g9990/AUS               UCL_XOR(WC_tc)           1 18.0  547  +386   16023 R 
    g9967/EIN1                                                      +0   16023   
    g9967/AUS               UCL_XOR(WC_tc)           2 30.6  751  +502   16525 R 
    g9964/EIN                                                       +0   16525   
    g9964/AUS               UCL_INV2(WC_tc)          1 18.5  263  +180   16706 F 
    g9958/EIN0                                                      +0   16706   
    g9958/AUS               UCL_XOR(WC_tc)           1 18.5  512  +397   17103 F 
    g9951/EIN0                                                      +0   17103   
    g9951/AUS               UCL_XOR(WC_tc)           1 18.5  510  +432   17535 F 
    g9948/EIN0                                                      +0   17536   
    g9948/AUS               UCL_XOR(WC_tc)           1 12.8  421  +387   17923 F 
    g9945/EIN1                                                      +0   17923   
    g9945/AUS               UCL_OAI22(WC_tc)         1 13.2  611  +293   18216 R 
    crc_out_reg[0]/D   <<<  UCL_DFF(WC_tc)                          +0   18216   
    crc_out_reg[0]/CLK      setup                              0  +228   18444 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk1)                capture                                      20000 R 
                            uncertainty                           -300   19700 R 
---------------------------------------------------------------------------------
Cost Group   : 'clk1' (path_group 'clk1')
Timing slack :    1256ps 
Start-point  : u_mtm_Alu_deserializer/B_out_reg[0]/CLK
End-point    : u_mtm_Alu_core/mux_ctl_0xi/crc_out_reg[0]/D
Analysis View: WC_av

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                76813        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
          clk1               286     1256             20000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
        Computing net loads.
UM: Capturing floorplan image ...
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            13             15                                      syn_map
@file(synth_mtmAlu.tcl) 124: 	syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing design 'mtm_Alu' using 'express' effort.
 


                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                76809        0         0         0        3       15

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00

 


                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                76809        0         0         0        3       15

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 


                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                76809        0         0         0        3       15

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing design 'mtm_Alu' using 'express' effort.
@file(synth_mtmAlu.tcl) 132:  report qor > qor_syn_opt.rpt
@file(synth_mtmAlu.tcl) 133:  report timing > timing_syn_opt.rpt
@file(synth_mtmAlu.tcl) 134:  report gates > gates_syn_opt.rpt
@file(synth_mtmAlu.tcl) 135:  report summary > summary_syn_opt.rpt
@file(synth_mtmAlu.tcl) 140: write_design -innovus -basename /student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/synth/RESULTS/mtm_Alu
Exporting design data for 'mtm_Alu' to /student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/synth/RESULTS/mtm_Alu...
Info    : Generating design database. [PHYS-90]
        : Writing netlist: /student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/synth/RESULTS/mtm_Alu.v
        : The database contains all the files required to restore the design in the specified application.
Info    : Generating design database. [PHYS-90]
        : Writing Metrics file: /student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/synth/RESULTS/mtm_Alu.metrics.json
Info    : Generating design database. [PHYS-90]
        : Writing write_script: /student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/synth/RESULTS/mtm_Alu.g
Info    : Generating design database. [PHYS-90]
        : Writing multi-mode multi-corner file: /student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/synth/RESULTS/mtm_Alu.mmmc.tcl
Finished SDC export (command execution time mm:ss (real) = 00:00).
Info: file /student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/synth/RESULTS//mtm_Alu.standard_cm.sdc has been written
File /student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/synth/RESULTS//mtm_Alu.mmmc.tcl has been written.
No loop breaker instances found (cdn_loop_breaker).
Warning : Expected data not found. [PHYS-61]
        : No power domain bounding box information found.
        : The inclusion of this data is not required, however it is highly recommended in order to achieve the best result. Rerun the command after supplying the data.
Info    : Generating design database. [PHYS-90]
        : Writing Innovus mode: /student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/synth/RESULTS/mtm_Alu.mode
Info    : Generating design database. [PHYS-90]
        : Writing INIT setup file for Genus: /student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/synth/RESULTS/mtm_Alu.genus_init.tcl
Info    : Generating design database. [PHYS-90]
        : Writing INIT setup file for Innovus: /student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/synth/RESULTS/mtm_Alu.invs_init.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Innovus setup file: /student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/synth/RESULTS/mtm_Alu.invs_setup.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Genus(TM) Synthesis Solution setup file: /student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/synth/RESULTS/mtm_Alu.genus_setup.tcl
** To load the database source /student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/synth/RESULTS/mtm_Alu.invs_setup.tcl in an Innovus session.
** To load the database source /student/ptokarczyk/PPCU_VLSI/VLSI_2019_project-master/synth/RESULTS/mtm_Alu.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'mtm_Alu' (command execution time mm:ss cpu = 00:00, real = 00:03).
.
#@ End verbose source tcl/synth_mtmAlu.tcl
Normal exit.