$date
	Sun Nov 10 11:29:13 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_intg $end
$var wire 13 ! y [12:0] $end
$var reg 1 " clock $end
$var reg 1 # reset $end
$var reg 4 $ x [3:0] $end
$scope module circuit $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 4 % x [3:0] $end
$var wire 13 & y [12:0] $end
$var wire 9 ' product [8:0] $end
$var wire 1 ( accrst2 $end
$var wire 1 ) accrst1 $end
$scope module acc $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 4 * q [3:0] $end
$var wire 1 ( accrst2 $end
$var wire 1 ) accrst1 $end
$scope module df1 $end
$var wire 1 " clk $end
$var wire 1 + d $end
$var wire 1 # reset $end
$var reg 1 , q $end
$upscope $end
$scope module df2 $end
$var wire 1 - clk $end
$var wire 1 . d $end
$var wire 1 # reset $end
$var reg 1 / q $end
$upscope $end
$scope module df3 $end
$var wire 1 0 clk $end
$var wire 1 1 d $end
$var wire 1 # reset $end
$var reg 1 ) q $end
$upscope $end
$scope module df4 $end
$var wire 1 ) clk $end
$var wire 1 2 d $end
$var wire 1 # reset $end
$var reg 1 ( q $end
$upscope $end
$upscope $end
$scope module addr $end
$var wire 1 ) accrst1 $end
$var wire 1 ( accrst2 $end
$var wire 1 " clk $end
$var wire 9 3 product [8:0] $end
$var reg 13 4 y [12:0] $end
$upscope $end
$scope module mux $end
$var wire 4 5 x [3:0] $end
$var wire 9 6 product [8:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 6
b0 5
bx 4
b0 3
x2
x1
x0
x/
x.
x-
x,
x+
bzxx *
x)
x(
b0 '
bx &
b0 %
b0 $
1#
0"
bx !
$end
#8
1"
#16
b0 !
b0 &
b0 4
1+
1.
0-
00
11
12
0,
bz00 *
0/
0)
0(
0"
0#
#24
1"
b11111010 '
b11111010 3
b11111010 6
b1010 $
b1010 %
b1010 5
#32
0"
#40
1"
b1111101 '
b1111101 3
b1111101 6
b101 $
b101 %
b101 5
#48
0"
#56
1"
b100101100 '
b100101100 3
b100101100 6
b1100 $
b1100 %
b1100 5
#64
0"
#72
1"
b11001 '
b11001 3
b11001 6
b1 $
b1 %
b1 5
#80
0"
#88
1"
b101000101 '
b101000101 3
b101000101 6
b1101 $
b1101 %
b1101 5
#96
0"
#104
1"
b10101111 '
b10101111 3
b10101111 6
b111 $
b111 %
b111 5
#112
0"
#120
1"
b11100001 '
b11100001 3
b11100001 6
b1001 $
b1001 %
b1001 5
#128
0"
#136
1"
b110010 '
b110010 3
b110010 6
b10 $
b10 %
b10 5
#144
0"
#152
1"
b100010011 '
b100010011 3
b100010011 6
b1011 $
b1011 %
b1011 5
#160
0"
#168
1"
b1111101 '
b1111101 3
b1111101 6
b101 $
b101 %
b101 5
#176
0"
#184
1"
b1100100 '
b1100100 3
b1100100 6
b100 $
b100 %
b100 5
#192
0"
#200
1"
b110010 '
b110010 3
b110010 6
b10 $
b10 %
b10 5
#208
0"
#216
1"
#224
0"
#232
1"
#240
0"
#248
1"
#256
0"
#264
1"
#272
0"
#280
1"
#288
0"
#296
1"
#304
0"
#312
1"
#320
0"
#328
1"
#336
0"
#344
1"
#352
0"
#360
1"
#368
0"
#376
1"
#384
0"
#392
1"
#400
0"
