
Stacja_pogodowa.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006ec8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ac  08007058  08007058  00017058  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007504  08007504  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  08007504  08007504  00017504  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800750c  0800750c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800750c  0800750c  0001750c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007510  08007510  00017510  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08007514  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e0  2**0
                  CONTENTS
 10 .bss          000000e0  200001e0  200001e0  000201e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200002c0  200002c0  000201e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000b283  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001efa  00000000  00000000  0002b493  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000968  00000000  00000000  0002d390  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000008c0  00000000  00000000  0002dcf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000227f6  00000000  00000000  0002e5b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000c2ce  00000000  00000000  00050dae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cb2c5  00000000  00000000  0005d07c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00128341  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000036b0  00000000  00000000  00128394  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007040 	.word	0x08007040

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	08007040 	.word	0x08007040

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <DWT_Delay_Init>:
 *
 * @param temp, is a temperature
 * @returns something ...
 */
uint32_t DWT_Delay_Init(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000eb0:	4b14      	ldr	r3, [pc, #80]	; (8000f04 <DWT_Delay_Init+0x58>)
 8000eb2:	68db      	ldr	r3, [r3, #12]
 8000eb4:	4a13      	ldr	r2, [pc, #76]	; (8000f04 <DWT_Delay_Init+0x58>)
 8000eb6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000eba:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000ebc:	4b11      	ldr	r3, [pc, #68]	; (8000f04 <DWT_Delay_Init+0x58>)
 8000ebe:	68db      	ldr	r3, [r3, #12]
 8000ec0:	4a10      	ldr	r2, [pc, #64]	; (8000f04 <DWT_Delay_Init+0x58>)
 8000ec2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000ec6:	60d3      	str	r3, [r2, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000ec8:	4b0f      	ldr	r3, [pc, #60]	; (8000f08 <DWT_Delay_Init+0x5c>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	4a0e      	ldr	r2, [pc, #56]	; (8000f08 <DWT_Delay_Init+0x5c>)
 8000ece:	f023 0301 	bic.w	r3, r3, #1
 8000ed2:	6013      	str	r3, [r2, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000ed4:	4b0c      	ldr	r3, [pc, #48]	; (8000f08 <DWT_Delay_Init+0x5c>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4a0b      	ldr	r2, [pc, #44]	; (8000f08 <DWT_Delay_Init+0x5c>)
 8000eda:	f043 0301 	orr.w	r3, r3, #1
 8000ede:	6013      	str	r3, [r2, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 8000ee0:	4b09      	ldr	r3, [pc, #36]	; (8000f08 <DWT_Delay_Init+0x5c>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
     __ASM volatile ("NOP");
 8000ee6:	bf00      	nop
     __ASM volatile ("NOP");
 8000ee8:	bf00      	nop
  __ASM volatile ("NOP");
 8000eea:	bf00      	nop

  /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 8000eec:	4b06      	ldr	r3, [pc, #24]	; (8000f08 <DWT_Delay_Init+0x5c>)
 8000eee:	685b      	ldr	r3, [r3, #4]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d001      	beq.n	8000ef8 <DWT_Delay_Init+0x4c>
     {
       return 0; /*clock cycle counter started*/
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	e000      	b.n	8000efa <DWT_Delay_Init+0x4e>
     }
     else
  {
    return 1; /*clock cycle counter not started*/
 8000ef8:	2301      	movs	r3, #1
  }
}
 8000efa:	4618      	mov	r0, r3
 8000efc:	46bd      	mov	sp, r7
 8000efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f02:	4770      	bx	lr
 8000f04:	e000edf0 	.word	0xe000edf0
 8000f08:	e0001000 	.word	0xe0001000

08000f0c <delay>:

__STATIC_INLINE void delay(volatile uint32_t microseconds)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b084      	sub	sp, #16
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 8000f14:	4b0d      	ldr	r3, [pc, #52]	; (8000f4c <delay+0x40>)
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	60fb      	str	r3, [r7, #12]

  /* Go to number of cycles for system */
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 8000f1a:	f002 f987 	bl	800322c <HAL_RCC_GetHCLKFreq>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	4a0b      	ldr	r2, [pc, #44]	; (8000f50 <delay+0x44>)
 8000f22:	fba2 2303 	umull	r2, r3, r2, r3
 8000f26:	0c9b      	lsrs	r3, r3, #18
 8000f28:	687a      	ldr	r2, [r7, #4]
 8000f2a:	fb02 f303 	mul.w	r3, r2, r3
 8000f2e:	607b      	str	r3, [r7, #4]

  /* Delay till end */
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 8000f30:	bf00      	nop
 8000f32:	4b06      	ldr	r3, [pc, #24]	; (8000f4c <delay+0x40>)
 8000f34:	685a      	ldr	r2, [r3, #4]
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	1ad2      	subs	r2, r2, r3
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	429a      	cmp	r2, r3
 8000f3e:	d3f8      	bcc.n	8000f32 <delay+0x26>
}
 8000f40:	bf00      	nop
 8000f42:	bf00      	nop
 8000f44:	3710      	adds	r7, #16
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	e0001000 	.word	0xe0001000
 8000f50:	431bde83 	.word	0x431bde83

08000f54 <Set_Pin_Output>:

void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b088      	sub	sp, #32
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
 8000f5c:	460b      	mov	r3, r1
 8000f5e:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f60:	f107 030c 	add.w	r3, r7, #12
 8000f64:	2200      	movs	r2, #0
 8000f66:	601a      	str	r2, [r3, #0]
 8000f68:	605a      	str	r2, [r3, #4]
 8000f6a:	609a      	str	r2, [r3, #8]
 8000f6c:	60da      	str	r2, [r3, #12]
 8000f6e:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8000f70:	887b      	ldrh	r3, [r7, #2]
 8000f72:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f74:	2301      	movs	r3, #1
 8000f76:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000f7c:	f107 030c 	add.w	r3, r7, #12
 8000f80:	4619      	mov	r1, r3
 8000f82:	6878      	ldr	r0, [r7, #4]
 8000f84:	f001 fb20 	bl	80025c8 <HAL_GPIO_Init>
}
 8000f88:	bf00      	nop
 8000f8a:	3720      	adds	r7, #32
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}

08000f90 <Set_Pin_Input>:

void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b088      	sub	sp, #32
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
 8000f98:	460b      	mov	r3, r1
 8000f9a:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f9c:	f107 030c 	add.w	r3, r7, #12
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	601a      	str	r2, [r3, #0]
 8000fa4:	605a      	str	r2, [r3, #4]
 8000fa6:	609a      	str	r2, [r3, #8]
 8000fa8:	60da      	str	r2, [r3, #12]
 8000faa:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8000fac:	887b      	ldrh	r3, [r7, #2]
 8000fae:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000fb8:	f107 030c 	add.w	r3, r7, #12
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	6878      	ldr	r0, [r7, #4]
 8000fc0:	f001 fb02 	bl	80025c8 <HAL_GPIO_Init>
}
 8000fc4:	bf00      	nop
 8000fc6:	3720      	adds	r7, #32
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}

08000fcc <DHT_Start>:


void DHT_Start (void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
	DWT_Delay_Init();
 8000fd0:	f7ff ff6c 	bl	8000eac <DWT_Delay_Init>
	Set_Pin_Output (DHT_PORT, DHT_PIN);  // set the pin as output
 8000fd4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000fd8:	480e      	ldr	r0, [pc, #56]	; (8001014 <DHT_Start+0x48>)
 8000fda:	f7ff ffbb 	bl	8000f54 <Set_Pin_Output>
	HAL_GPIO_WritePin (DHT_PORT, DHT_PIN, 0);   // pull the pin low
 8000fde:	2200      	movs	r2, #0
 8000fe0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000fe4:	480b      	ldr	r0, [pc, #44]	; (8001014 <DHT_Start+0x48>)
 8000fe6:	f001 fca3 	bl	8002930 <HAL_GPIO_WritePin>

#if defined(TYPE_DHT11)
	delay (18000);   // wait for 18ms
 8000fea:	f244 6050 	movw	r0, #18000	; 0x4650
 8000fee:	f7ff ff8d 	bl	8000f0c <delay>

#if defined(TYPE_DHT22)
	delay (1200);  // >1ms delay
#endif

    HAL_GPIO_WritePin (DHT_PORT, DHT_PIN, 1);   // pull the pin high
 8000ff2:	2201      	movs	r2, #1
 8000ff4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ff8:	4806      	ldr	r0, [pc, #24]	; (8001014 <DHT_Start+0x48>)
 8000ffa:	f001 fc99 	bl	8002930 <HAL_GPIO_WritePin>
    delay (20);   // wait for 30us
 8000ffe:	2014      	movs	r0, #20
 8001000:	f7ff ff84 	bl	8000f0c <delay>
	Set_Pin_Input(DHT_PORT, DHT_PIN);    // set as input
 8001004:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001008:	4802      	ldr	r0, [pc, #8]	; (8001014 <DHT_Start+0x48>)
 800100a:	f7ff ffc1 	bl	8000f90 <Set_Pin_Input>
}
 800100e:	bf00      	nop
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	40020c00 	.word	0x40020c00

08001018 <DHT_Check_Response>:

uint8_t DHT_Check_Response (void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 800101e:	2300      	movs	r3, #0
 8001020:	71fb      	strb	r3, [r7, #7]
	delay (40);
 8001022:	2028      	movs	r0, #40	; 0x28
 8001024:	f7ff ff72 	bl	8000f0c <delay>
	if (!(HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)))
 8001028:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800102c:	4811      	ldr	r0, [pc, #68]	; (8001074 <DHT_Check_Response+0x5c>)
 800102e:	f001 fc67 	bl	8002900 <HAL_GPIO_ReadPin>
 8001032:	4603      	mov	r3, r0
 8001034:	2b00      	cmp	r3, #0
 8001036:	d10f      	bne.n	8001058 <DHT_Check_Response+0x40>
	{
		delay (80);
 8001038:	2050      	movs	r0, #80	; 0x50
 800103a:	f7ff ff67 	bl	8000f0c <delay>
		if ((HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN))) Response = 1;
 800103e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001042:	480c      	ldr	r0, [pc, #48]	; (8001074 <DHT_Check_Response+0x5c>)
 8001044:	f001 fc5c 	bl	8002900 <HAL_GPIO_ReadPin>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d002      	beq.n	8001054 <DHT_Check_Response+0x3c>
 800104e:	2301      	movs	r3, #1
 8001050:	71fb      	strb	r3, [r7, #7]
 8001052:	e001      	b.n	8001058 <DHT_Check_Response+0x40>
		else Response = -1;
 8001054:	23ff      	movs	r3, #255	; 0xff
 8001056:	71fb      	strb	r3, [r7, #7]
	}
	while ((HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)));   // wait for the pin to go low
 8001058:	bf00      	nop
 800105a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800105e:	4805      	ldr	r0, [pc, #20]	; (8001074 <DHT_Check_Response+0x5c>)
 8001060:	f001 fc4e 	bl	8002900 <HAL_GPIO_ReadPin>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d1f7      	bne.n	800105a <DHT_Check_Response+0x42>

	return Response;
 800106a:	79fb      	ldrb	r3, [r7, #7]
}
 800106c:	4618      	mov	r0, r3
 800106e:	3708      	adds	r7, #8
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}
 8001074:	40020c00 	.word	0x40020c00

08001078 <DHT_Read>:

uint8_t DHT_Read (void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
	uint8_t i,j;
	for (j=0;j<8;j++)
 800107e:	2300      	movs	r3, #0
 8001080:	71bb      	strb	r3, [r7, #6]
 8001082:	e03a      	b.n	80010fa <DHT_Read+0x82>
	{
		while (!(HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)));   // wait for the pin to go high
 8001084:	bf00      	nop
 8001086:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800108a:	4820      	ldr	r0, [pc, #128]	; (800110c <DHT_Read+0x94>)
 800108c:	f001 fc38 	bl	8002900 <HAL_GPIO_ReadPin>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d0f7      	beq.n	8001086 <DHT_Read+0xe>
		delay (40);   // wait for 40 us
 8001096:	2028      	movs	r0, #40	; 0x28
 8001098:	f7ff ff38 	bl	8000f0c <delay>
		if (!(HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)))   // if the pin is low
 800109c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010a0:	481a      	ldr	r0, [pc, #104]	; (800110c <DHT_Read+0x94>)
 80010a2:	f001 fc2d 	bl	8002900 <HAL_GPIO_ReadPin>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d10e      	bne.n	80010ca <DHT_Read+0x52>
		{
			i&= ~(1<<(7-j));   // write 0
 80010ac:	79bb      	ldrb	r3, [r7, #6]
 80010ae:	f1c3 0307 	rsb	r3, r3, #7
 80010b2:	2201      	movs	r2, #1
 80010b4:	fa02 f303 	lsl.w	r3, r2, r3
 80010b8:	b25b      	sxtb	r3, r3
 80010ba:	43db      	mvns	r3, r3
 80010bc:	b25a      	sxtb	r2, r3
 80010be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010c2:	4013      	ands	r3, r2
 80010c4:	b25b      	sxtb	r3, r3
 80010c6:	71fb      	strb	r3, [r7, #7]
 80010c8:	e00b      	b.n	80010e2 <DHT_Read+0x6a>
		}
		else i|= (1<<(7-j));  // if the pin is high, write 1
 80010ca:	79bb      	ldrb	r3, [r7, #6]
 80010cc:	f1c3 0307 	rsb	r3, r3, #7
 80010d0:	2201      	movs	r2, #1
 80010d2:	fa02 f303 	lsl.w	r3, r2, r3
 80010d6:	b25a      	sxtb	r2, r3
 80010d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010dc:	4313      	orrs	r3, r2
 80010de:	b25b      	sxtb	r3, r3
 80010e0:	71fb      	strb	r3, [r7, #7]
		while ((HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)));  // wait for the pin to go low
 80010e2:	bf00      	nop
 80010e4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010e8:	4808      	ldr	r0, [pc, #32]	; (800110c <DHT_Read+0x94>)
 80010ea:	f001 fc09 	bl	8002900 <HAL_GPIO_ReadPin>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d1f7      	bne.n	80010e4 <DHT_Read+0x6c>
	for (j=0;j<8;j++)
 80010f4:	79bb      	ldrb	r3, [r7, #6]
 80010f6:	3301      	adds	r3, #1
 80010f8:	71bb      	strb	r3, [r7, #6]
 80010fa:	79bb      	ldrb	r3, [r7, #6]
 80010fc:	2b07      	cmp	r3, #7
 80010fe:	d9c1      	bls.n	8001084 <DHT_Read+0xc>
	}
	return i;
 8001100:	79fb      	ldrb	r3, [r7, #7]
}
 8001102:	4618      	mov	r0, r3
 8001104:	3708      	adds	r7, #8
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	40020c00 	.word	0x40020c00

08001110 <DHT_GetData>:



void DHT_GetData (DHT_DataTypedef *DHT_Data)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
    DHT_Start ();
 8001118:	f7ff ff58 	bl	8000fcc <DHT_Start>
	Presence = DHT_Check_Response ();
 800111c:	f7ff ff7c 	bl	8001018 <DHT_Check_Response>
 8001120:	4603      	mov	r3, r0
 8001122:	461a      	mov	r2, r3
 8001124:	4b23      	ldr	r3, [pc, #140]	; (80011b4 <DHT_GetData+0xa4>)
 8001126:	701a      	strb	r2, [r3, #0]
	Rh_byte1 = DHT_Read ();
 8001128:	f7ff ffa6 	bl	8001078 <DHT_Read>
 800112c:	4603      	mov	r3, r0
 800112e:	461a      	mov	r2, r3
 8001130:	4b21      	ldr	r3, [pc, #132]	; (80011b8 <DHT_GetData+0xa8>)
 8001132:	701a      	strb	r2, [r3, #0]
	Rh_byte2 = DHT_Read ();
 8001134:	f7ff ffa0 	bl	8001078 <DHT_Read>
 8001138:	4603      	mov	r3, r0
 800113a:	461a      	mov	r2, r3
 800113c:	4b1f      	ldr	r3, [pc, #124]	; (80011bc <DHT_GetData+0xac>)
 800113e:	701a      	strb	r2, [r3, #0]
	Temp_byte1 = DHT_Read ();
 8001140:	f7ff ff9a 	bl	8001078 <DHT_Read>
 8001144:	4603      	mov	r3, r0
 8001146:	461a      	mov	r2, r3
 8001148:	4b1d      	ldr	r3, [pc, #116]	; (80011c0 <DHT_GetData+0xb0>)
 800114a:	701a      	strb	r2, [r3, #0]
	Temp_byte2 = DHT_Read ();
 800114c:	f7ff ff94 	bl	8001078 <DHT_Read>
 8001150:	4603      	mov	r3, r0
 8001152:	461a      	mov	r2, r3
 8001154:	4b1b      	ldr	r3, [pc, #108]	; (80011c4 <DHT_GetData+0xb4>)
 8001156:	701a      	strb	r2, [r3, #0]
	SUM = DHT_Read();
 8001158:	f7ff ff8e 	bl	8001078 <DHT_Read>
 800115c:	4603      	mov	r3, r0
 800115e:	b29a      	uxth	r2, r3
 8001160:	4b19      	ldr	r3, [pc, #100]	; (80011c8 <DHT_GetData+0xb8>)
 8001162:	801a      	strh	r2, [r3, #0]

	if (SUM == (Rh_byte1+Rh_byte2+Temp_byte1+Temp_byte2))
 8001164:	4b18      	ldr	r3, [pc, #96]	; (80011c8 <DHT_GetData+0xb8>)
 8001166:	881b      	ldrh	r3, [r3, #0]
 8001168:	4619      	mov	r1, r3
 800116a:	4b13      	ldr	r3, [pc, #76]	; (80011b8 <DHT_GetData+0xa8>)
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	461a      	mov	r2, r3
 8001170:	4b12      	ldr	r3, [pc, #72]	; (80011bc <DHT_GetData+0xac>)
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	4413      	add	r3, r2
 8001176:	4a12      	ldr	r2, [pc, #72]	; (80011c0 <DHT_GetData+0xb0>)
 8001178:	7812      	ldrb	r2, [r2, #0]
 800117a:	4413      	add	r3, r2
 800117c:	4a11      	ldr	r2, [pc, #68]	; (80011c4 <DHT_GetData+0xb4>)
 800117e:	7812      	ldrb	r2, [r2, #0]
 8001180:	4413      	add	r3, r2
 8001182:	4299      	cmp	r1, r3
 8001184:	d111      	bne.n	80011aa <DHT_GetData+0x9a>
	{
		#if defined(TYPE_DHT11)
			DHT_Data->Temperature = Temp_byte1;
 8001186:	4b0e      	ldr	r3, [pc, #56]	; (80011c0 <DHT_GetData+0xb0>)
 8001188:	781b      	ldrb	r3, [r3, #0]
 800118a:	ee07 3a90 	vmov	s15, r3
 800118e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	edc3 7a00 	vstr	s15, [r3]
			DHT_Data->Humidity = Rh_byte1;
 8001198:	4b07      	ldr	r3, [pc, #28]	; (80011b8 <DHT_GetData+0xa8>)
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	ee07 3a90 	vmov	s15, r3
 80011a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	edc3 7a01 	vstr	s15, [r3, #4]
		#if defined(TYPE_DHT22)
			DHT_Data->Temperature = ((Temp_byte1<<8)|Temp_byte2);
			DHT_Data->Humidity = ((Rh_byte1<<8)|Rh_byte2);
		#endif
	}
}
 80011aa:	bf00      	nop
 80011ac:	3708      	adds	r7, #8
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	20000202 	.word	0x20000202
 80011b8:	200001fc 	.word	0x200001fc
 80011bc:	200001fd 	.word	0x200001fd
 80011c0:	200001fe 	.word	0x200001fe
 80011c4:	200001ff 	.word	0x200001ff
 80011c8:	20000200 	.word	0x20000200

080011cc <DWT_Delay_Init>:

/* private functions prototypes */
/**
 * @brief DWT Cortex Tick counter for Microsecond delay
 */
static uint32_t DWT_Delay_Init(void) {
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 80011d0:	4b14      	ldr	r3, [pc, #80]	; (8001224 <DWT_Delay_Init+0x58>)
 80011d2:	68db      	ldr	r3, [r3, #12]
 80011d4:	4a13      	ldr	r2, [pc, #76]	; (8001224 <DWT_Delay_Init+0x58>)
 80011d6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80011da:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80011dc:	4b11      	ldr	r3, [pc, #68]	; (8001224 <DWT_Delay_Init+0x58>)
 80011de:	68db      	ldr	r3, [r3, #12]
 80011e0:	4a10      	ldr	r2, [pc, #64]	; (8001224 <DWT_Delay_Init+0x58>)
 80011e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80011e6:	60d3      	str	r3, [r2, #12]
  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk;
 80011e8:	4b0f      	ldr	r3, [pc, #60]	; (8001228 <DWT_Delay_Init+0x5c>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	4a0e      	ldr	r2, [pc, #56]	; (8001228 <DWT_Delay_Init+0x5c>)
 80011ee:	f023 0301 	bic.w	r3, r3, #1
 80011f2:	6013      	str	r3, [r2, #0]
  /* Enable clock cycle counter */
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80011f4:	4b0c      	ldr	r3, [pc, #48]	; (8001228 <DWT_Delay_Init+0x5c>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	4a0b      	ldr	r2, [pc, #44]	; (8001228 <DWT_Delay_Init+0x5c>)
 80011fa:	f043 0301 	orr.w	r3, r3, #1
 80011fe:	6013      	str	r3, [r2, #0]
  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 8001200:	4b09      	ldr	r3, [pc, #36]	; (8001228 <DWT_Delay_Init+0x5c>)
 8001202:	2200      	movs	r2, #0
 8001204:	605a      	str	r2, [r3, #4]
  /* 3 NO OPERATION instructions */
  __NOP();
 8001206:	bf00      	nop
  __NOP();
 8001208:	bf00      	nop
  __NOP();
 800120a:	bf00      	nop
  /* Check if clock cycle counter has started */
  if(DWT->CYCCNT)
 800120c:	4b06      	ldr	r3, [pc, #24]	; (8001228 <DWT_Delay_Init+0x5c>)
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <DWT_Delay_Init+0x4c>
  {
    return 0;
 8001214:	2300      	movs	r3, #0
 8001216:	e000      	b.n	800121a <DWT_Delay_Init+0x4e>
  }
  else
  {
    return 1;
 8001218:	2301      	movs	r3, #1
  }
}
 800121a:	4618      	mov	r0, r3
 800121c:	46bd      	mov	sp, r7
 800121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001222:	4770      	bx	lr
 8001224:	e000edf0 	.word	0xe000edf0
 8001228:	e0001000 	.word	0xe0001000

0800122c <DWT_Delay_us>:

__STATIC_INLINE void DWT_Delay_us(volatile uint32_t usec)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b084      	sub	sp, #16
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
 uint32_t clk_cycle_start = DWT->CYCCNT;
 8001234:	4b0d      	ldr	r3, [pc, #52]	; (800126c <DWT_Delay_us+0x40>)
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	60fb      	str	r3, [r7, #12]
 usec *= (HAL_RCC_GetHCLKFreq() / 1000000);
 800123a:	f001 fff7 	bl	800322c <HAL_RCC_GetHCLKFreq>
 800123e:	4603      	mov	r3, r0
 8001240:	4a0b      	ldr	r2, [pc, #44]	; (8001270 <DWT_Delay_us+0x44>)
 8001242:	fba2 2303 	umull	r2, r3, r2, r3
 8001246:	0c9b      	lsrs	r3, r3, #18
 8001248:	687a      	ldr	r2, [r7, #4]
 800124a:	fb02 f303 	mul.w	r3, r2, r3
 800124e:	607b      	str	r3, [r7, #4]
 while ((DWT->CYCCNT - clk_cycle_start) < usec);
 8001250:	bf00      	nop
 8001252:	4b06      	ldr	r3, [pc, #24]	; (800126c <DWT_Delay_us+0x40>)
 8001254:	685a      	ldr	r2, [r3, #4]
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	1ad2      	subs	r2, r2, r3
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	429a      	cmp	r2, r3
 800125e:	d3f8      	bcc.n	8001252 <DWT_Delay_us+0x26>
}
 8001260:	bf00      	nop
 8001262:	bf00      	nop
 8001264:	3710      	adds	r7, #16
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	e0001000 	.word	0xe0001000
 8001270:	431bde83 	.word	0x431bde83

08001274 <lcd16x2_enablePulse>:

/**
 * @brief Enable Pulse function
 */
static void lcd16x2_enablePulse(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(PORT_RS_and_E, PIN_E, GPIO_PIN_SET);
 8001278:	4b0b      	ldr	r3, [pc, #44]	; (80012a8 <lcd16x2_enablePulse+0x34>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4a0b      	ldr	r2, [pc, #44]	; (80012ac <lcd16x2_enablePulse+0x38>)
 800127e:	8811      	ldrh	r1, [r2, #0]
 8001280:	2201      	movs	r2, #1
 8001282:	4618      	mov	r0, r3
 8001284:	f001 fb54 	bl	8002930 <HAL_GPIO_WritePin>
  DWT_Delay_us(T_CONST);
 8001288:	2014      	movs	r0, #20
 800128a:	f7ff ffcf 	bl	800122c <DWT_Delay_us>
  HAL_GPIO_WritePin(PORT_RS_and_E, PIN_E, GPIO_PIN_RESET);
 800128e:	4b06      	ldr	r3, [pc, #24]	; (80012a8 <lcd16x2_enablePulse+0x34>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	4a06      	ldr	r2, [pc, #24]	; (80012ac <lcd16x2_enablePulse+0x38>)
 8001294:	8811      	ldrh	r1, [r2, #0]
 8001296:	2200      	movs	r2, #0
 8001298:	4618      	mov	r0, r3
 800129a:	f001 fb49 	bl	8002930 <HAL_GPIO_WritePin>
  DWT_Delay_us(60);
 800129e:	203c      	movs	r0, #60	; 0x3c
 80012a0:	f7ff ffc4 	bl	800122c <DWT_Delay_us>
}
 80012a4:	bf00      	nop
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	20000204 	.word	0x20000204
 80012ac:	2000020a 	.word	0x2000020a

080012b0 <lcd16x2_rs>:

/**
 * @brief RS control
 */
static void lcd16x2_rs(bool state)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b082      	sub	sp, #8
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	4603      	mov	r3, r0
 80012b8:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, (GPIO_PinState)state);
 80012ba:	4b06      	ldr	r3, [pc, #24]	; (80012d4 <lcd16x2_rs+0x24>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4a06      	ldr	r2, [pc, #24]	; (80012d8 <lcd16x2_rs+0x28>)
 80012c0:	8811      	ldrh	r1, [r2, #0]
 80012c2:	79fa      	ldrb	r2, [r7, #7]
 80012c4:	4618      	mov	r0, r3
 80012c6:	f001 fb33 	bl	8002930 <HAL_GPIO_WritePin>
}
 80012ca:	bf00      	nop
 80012cc:	3708      	adds	r7, #8
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	20000204 	.word	0x20000204
 80012d8:	20000208 	.word	0x20000208

080012dc <lcd16x2_write>:

/**
 * @brief Write parallel signal to lcd
 */
static void lcd16x2_write(uint8_t wbyte)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b084      	sub	sp, #16
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	4603      	mov	r3, r0
 80012e4:	71fb      	strb	r3, [r7, #7]
  uint8_t LSB_nibble = wbyte&0xF, MSB_nibble = (wbyte>>4)&0xF;
 80012e6:	79fb      	ldrb	r3, [r7, #7]
 80012e8:	f003 030f 	and.w	r3, r3, #15
 80012ec:	73fb      	strb	r3, [r7, #15]
 80012ee:	79fb      	ldrb	r3, [r7, #7]
 80012f0:	091b      	lsrs	r3, r3, #4
 80012f2:	73bb      	strb	r3, [r7, #14]
  if(is8BitsMode)
 80012f4:	4b5f      	ldr	r3, [pc, #380]	; (8001474 <lcd16x2_write+0x198>)
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d05a      	beq.n	80013b2 <lcd16x2_write+0xd6>
  {
    //LSB data
    HAL_GPIO_WritePin(PORT_LSB, D0_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 80012fc:	4b5e      	ldr	r3, [pc, #376]	; (8001478 <lcd16x2_write+0x19c>)
 80012fe:	6818      	ldr	r0, [r3, #0]
 8001300:	4b5e      	ldr	r3, [pc, #376]	; (800147c <lcd16x2_write+0x1a0>)
 8001302:	8819      	ldrh	r1, [r3, #0]
 8001304:	7bfb      	ldrb	r3, [r7, #15]
 8001306:	f003 0301 	and.w	r3, r3, #1
 800130a:	b2db      	uxtb	r3, r3
 800130c:	461a      	mov	r2, r3
 800130e:	f001 fb0f 	bl	8002930 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_LSB, D1_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 8001312:	4b59      	ldr	r3, [pc, #356]	; (8001478 <lcd16x2_write+0x19c>)
 8001314:	6818      	ldr	r0, [r3, #0]
 8001316:	4b5a      	ldr	r3, [pc, #360]	; (8001480 <lcd16x2_write+0x1a4>)
 8001318:	8819      	ldrh	r1, [r3, #0]
 800131a:	7bfb      	ldrb	r3, [r7, #15]
 800131c:	f003 0302 	and.w	r3, r3, #2
 8001320:	b2db      	uxtb	r3, r3
 8001322:	461a      	mov	r2, r3
 8001324:	f001 fb04 	bl	8002930 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_LSB, D2_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 8001328:	4b53      	ldr	r3, [pc, #332]	; (8001478 <lcd16x2_write+0x19c>)
 800132a:	6818      	ldr	r0, [r3, #0]
 800132c:	4b55      	ldr	r3, [pc, #340]	; (8001484 <lcd16x2_write+0x1a8>)
 800132e:	8819      	ldrh	r1, [r3, #0]
 8001330:	7bfb      	ldrb	r3, [r7, #15]
 8001332:	f003 0304 	and.w	r3, r3, #4
 8001336:	b2db      	uxtb	r3, r3
 8001338:	461a      	mov	r2, r3
 800133a:	f001 faf9 	bl	8002930 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_LSB, D3_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 800133e:	4b4e      	ldr	r3, [pc, #312]	; (8001478 <lcd16x2_write+0x19c>)
 8001340:	6818      	ldr	r0, [r3, #0]
 8001342:	4b51      	ldr	r3, [pc, #324]	; (8001488 <lcd16x2_write+0x1ac>)
 8001344:	8819      	ldrh	r1, [r3, #0]
 8001346:	7bfb      	ldrb	r3, [r7, #15]
 8001348:	f003 0308 	and.w	r3, r3, #8
 800134c:	b2db      	uxtb	r3, r3
 800134e:	461a      	mov	r2, r3
 8001350:	f001 faee 	bl	8002930 <HAL_GPIO_WritePin>
    //MSB data
    HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 8001354:	4b4d      	ldr	r3, [pc, #308]	; (800148c <lcd16x2_write+0x1b0>)
 8001356:	6818      	ldr	r0, [r3, #0]
 8001358:	4b4d      	ldr	r3, [pc, #308]	; (8001490 <lcd16x2_write+0x1b4>)
 800135a:	8819      	ldrh	r1, [r3, #0]
 800135c:	7bbb      	ldrb	r3, [r7, #14]
 800135e:	f003 0301 	and.w	r3, r3, #1
 8001362:	b2db      	uxtb	r3, r3
 8001364:	461a      	mov	r2, r3
 8001366:	f001 fae3 	bl	8002930 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 800136a:	4b48      	ldr	r3, [pc, #288]	; (800148c <lcd16x2_write+0x1b0>)
 800136c:	6818      	ldr	r0, [r3, #0]
 800136e:	4b49      	ldr	r3, [pc, #292]	; (8001494 <lcd16x2_write+0x1b8>)
 8001370:	8819      	ldrh	r1, [r3, #0]
 8001372:	7bbb      	ldrb	r3, [r7, #14]
 8001374:	f003 0302 	and.w	r3, r3, #2
 8001378:	b2db      	uxtb	r3, r3
 800137a:	461a      	mov	r2, r3
 800137c:	f001 fad8 	bl	8002930 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 8001380:	4b42      	ldr	r3, [pc, #264]	; (800148c <lcd16x2_write+0x1b0>)
 8001382:	6818      	ldr	r0, [r3, #0]
 8001384:	4b44      	ldr	r3, [pc, #272]	; (8001498 <lcd16x2_write+0x1bc>)
 8001386:	8819      	ldrh	r1, [r3, #0]
 8001388:	7bbb      	ldrb	r3, [r7, #14]
 800138a:	f003 0304 	and.w	r3, r3, #4
 800138e:	b2db      	uxtb	r3, r3
 8001390:	461a      	mov	r2, r3
 8001392:	f001 facd 	bl	8002930 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 8001396:	4b3d      	ldr	r3, [pc, #244]	; (800148c <lcd16x2_write+0x1b0>)
 8001398:	6818      	ldr	r0, [r3, #0]
 800139a:	4b40      	ldr	r3, [pc, #256]	; (800149c <lcd16x2_write+0x1c0>)
 800139c:	8819      	ldrh	r1, [r3, #0]
 800139e:	7bbb      	ldrb	r3, [r7, #14]
 80013a0:	f003 0308 	and.w	r3, r3, #8
 80013a4:	b2db      	uxtb	r3, r3
 80013a6:	461a      	mov	r2, r3
 80013a8:	f001 fac2 	bl	8002930 <HAL_GPIO_WritePin>
    lcd16x2_enablePulse();
 80013ac:	f7ff ff62 	bl	8001274 <lcd16x2_enablePulse>
    HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(LSB_nibble&0x2));
    HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
    HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
    lcd16x2_enablePulse();
  }
}
 80013b0:	e05b      	b.n	800146a <lcd16x2_write+0x18e>
    HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 80013b2:	4b36      	ldr	r3, [pc, #216]	; (800148c <lcd16x2_write+0x1b0>)
 80013b4:	6818      	ldr	r0, [r3, #0]
 80013b6:	4b36      	ldr	r3, [pc, #216]	; (8001490 <lcd16x2_write+0x1b4>)
 80013b8:	8819      	ldrh	r1, [r3, #0]
 80013ba:	7bbb      	ldrb	r3, [r7, #14]
 80013bc:	f003 0301 	and.w	r3, r3, #1
 80013c0:	b2db      	uxtb	r3, r3
 80013c2:	461a      	mov	r2, r3
 80013c4:	f001 fab4 	bl	8002930 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 80013c8:	4b30      	ldr	r3, [pc, #192]	; (800148c <lcd16x2_write+0x1b0>)
 80013ca:	6818      	ldr	r0, [r3, #0]
 80013cc:	4b31      	ldr	r3, [pc, #196]	; (8001494 <lcd16x2_write+0x1b8>)
 80013ce:	8819      	ldrh	r1, [r3, #0]
 80013d0:	7bbb      	ldrb	r3, [r7, #14]
 80013d2:	f003 0302 	and.w	r3, r3, #2
 80013d6:	b2db      	uxtb	r3, r3
 80013d8:	461a      	mov	r2, r3
 80013da:	f001 faa9 	bl	8002930 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 80013de:	4b2b      	ldr	r3, [pc, #172]	; (800148c <lcd16x2_write+0x1b0>)
 80013e0:	6818      	ldr	r0, [r3, #0]
 80013e2:	4b2d      	ldr	r3, [pc, #180]	; (8001498 <lcd16x2_write+0x1bc>)
 80013e4:	8819      	ldrh	r1, [r3, #0]
 80013e6:	7bbb      	ldrb	r3, [r7, #14]
 80013e8:	f003 0304 	and.w	r3, r3, #4
 80013ec:	b2db      	uxtb	r3, r3
 80013ee:	461a      	mov	r2, r3
 80013f0:	f001 fa9e 	bl	8002930 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 80013f4:	4b25      	ldr	r3, [pc, #148]	; (800148c <lcd16x2_write+0x1b0>)
 80013f6:	6818      	ldr	r0, [r3, #0]
 80013f8:	4b28      	ldr	r3, [pc, #160]	; (800149c <lcd16x2_write+0x1c0>)
 80013fa:	8819      	ldrh	r1, [r3, #0]
 80013fc:	7bbb      	ldrb	r3, [r7, #14]
 80013fe:	f003 0308 	and.w	r3, r3, #8
 8001402:	b2db      	uxtb	r3, r3
 8001404:	461a      	mov	r2, r3
 8001406:	f001 fa93 	bl	8002930 <HAL_GPIO_WritePin>
    lcd16x2_enablePulse();
 800140a:	f7ff ff33 	bl	8001274 <lcd16x2_enablePulse>
    HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 800140e:	4b1f      	ldr	r3, [pc, #124]	; (800148c <lcd16x2_write+0x1b0>)
 8001410:	6818      	ldr	r0, [r3, #0]
 8001412:	4b1f      	ldr	r3, [pc, #124]	; (8001490 <lcd16x2_write+0x1b4>)
 8001414:	8819      	ldrh	r1, [r3, #0]
 8001416:	7bfb      	ldrb	r3, [r7, #15]
 8001418:	f003 0301 	and.w	r3, r3, #1
 800141c:	b2db      	uxtb	r3, r3
 800141e:	461a      	mov	r2, r3
 8001420:	f001 fa86 	bl	8002930 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 8001424:	4b19      	ldr	r3, [pc, #100]	; (800148c <lcd16x2_write+0x1b0>)
 8001426:	6818      	ldr	r0, [r3, #0]
 8001428:	4b1a      	ldr	r3, [pc, #104]	; (8001494 <lcd16x2_write+0x1b8>)
 800142a:	8819      	ldrh	r1, [r3, #0]
 800142c:	7bfb      	ldrb	r3, [r7, #15]
 800142e:	f003 0302 	and.w	r3, r3, #2
 8001432:	b2db      	uxtb	r3, r3
 8001434:	461a      	mov	r2, r3
 8001436:	f001 fa7b 	bl	8002930 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 800143a:	4b14      	ldr	r3, [pc, #80]	; (800148c <lcd16x2_write+0x1b0>)
 800143c:	6818      	ldr	r0, [r3, #0]
 800143e:	4b16      	ldr	r3, [pc, #88]	; (8001498 <lcd16x2_write+0x1bc>)
 8001440:	8819      	ldrh	r1, [r3, #0]
 8001442:	7bfb      	ldrb	r3, [r7, #15]
 8001444:	f003 0304 	and.w	r3, r3, #4
 8001448:	b2db      	uxtb	r3, r3
 800144a:	461a      	mov	r2, r3
 800144c:	f001 fa70 	bl	8002930 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 8001450:	4b0e      	ldr	r3, [pc, #56]	; (800148c <lcd16x2_write+0x1b0>)
 8001452:	6818      	ldr	r0, [r3, #0]
 8001454:	4b11      	ldr	r3, [pc, #68]	; (800149c <lcd16x2_write+0x1c0>)
 8001456:	8819      	ldrh	r1, [r3, #0]
 8001458:	7bfb      	ldrb	r3, [r7, #15]
 800145a:	f003 0308 	and.w	r3, r3, #8
 800145e:	b2db      	uxtb	r3, r3
 8001460:	461a      	mov	r2, r3
 8001462:	f001 fa65 	bl	8002930 <HAL_GPIO_WritePin>
    lcd16x2_enablePulse();
 8001466:	f7ff ff05 	bl	8001274 <lcd16x2_enablePulse>
}
 800146a:	bf00      	nop
 800146c:	3710      	adds	r7, #16
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	20000000 	.word	0x20000000
 8001478:	2000020c 	.word	0x2000020c
 800147c:	20000210 	.word	0x20000210
 8001480:	20000212 	.word	0x20000212
 8001484:	20000214 	.word	0x20000214
 8001488:	20000216 	.word	0x20000216
 800148c:	20000218 	.word	0x20000218
 8001490:	2000021c 	.word	0x2000021c
 8001494:	2000021e 	.word	0x2000021e
 8001498:	20000220 	.word	0x20000220
 800149c:	20000222 	.word	0x20000222

080014a0 <lcd16x2_writeCommand>:

/**
 * @brief Write command
 */
static void lcd16x2_writeCommand(uint8_t cmd)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b082      	sub	sp, #8
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	4603      	mov	r3, r0
 80014a8:	71fb      	strb	r3, [r7, #7]
  lcd16x2_rs(false);
 80014aa:	2000      	movs	r0, #0
 80014ac:	f7ff ff00 	bl	80012b0 <lcd16x2_rs>
  lcd16x2_write(cmd);
 80014b0:	79fb      	ldrb	r3, [r7, #7]
 80014b2:	4618      	mov	r0, r3
 80014b4:	f7ff ff12 	bl	80012dc <lcd16x2_write>
}
 80014b8:	bf00      	nop
 80014ba:	3708      	adds	r7, #8
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}

080014c0 <lcd16x2_writeData>:

/**
 * @brief Write data
 */
static void lcd16x2_writeData(uint8_t data)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	4603      	mov	r3, r0
 80014c8:	71fb      	strb	r3, [r7, #7]
  lcd16x2_rs(true);
 80014ca:	2001      	movs	r0, #1
 80014cc:	f7ff fef0 	bl	80012b0 <lcd16x2_rs>
  lcd16x2_write(data);
 80014d0:	79fb      	ldrb	r3, [r7, #7]
 80014d2:	4618      	mov	r0, r3
 80014d4:	f7ff ff02 	bl	80012dc <lcd16x2_write>
}
 80014d8:	bf00      	nop
 80014da:	3708      	adds	r7, #8
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}

080014e0 <lcd16x2_write4>:

/**
 * @brief 4-bits write
 */
static void lcd16x2_write4(uint8_t nib)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b082      	sub	sp, #8
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	4603      	mov	r3, r0
 80014e8:	71fb      	strb	r3, [r7, #7]
  nib &= 0xF;
 80014ea:	79fb      	ldrb	r3, [r7, #7]
 80014ec:	f003 030f 	and.w	r3, r3, #15
 80014f0:	71fb      	strb	r3, [r7, #7]
  lcd16x2_rs(false);
 80014f2:	2000      	movs	r0, #0
 80014f4:	f7ff fedc 	bl	80012b0 <lcd16x2_rs>
  //LSB data
  HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(nib&0x1));
 80014f8:	4b18      	ldr	r3, [pc, #96]	; (800155c <lcd16x2_write4+0x7c>)
 80014fa:	6818      	ldr	r0, [r3, #0]
 80014fc:	4b18      	ldr	r3, [pc, #96]	; (8001560 <lcd16x2_write4+0x80>)
 80014fe:	8819      	ldrh	r1, [r3, #0]
 8001500:	79fb      	ldrb	r3, [r7, #7]
 8001502:	f003 0301 	and.w	r3, r3, #1
 8001506:	b2db      	uxtb	r3, r3
 8001508:	461a      	mov	r2, r3
 800150a:	f001 fa11 	bl	8002930 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(nib&0x2));
 800150e:	4b13      	ldr	r3, [pc, #76]	; (800155c <lcd16x2_write4+0x7c>)
 8001510:	6818      	ldr	r0, [r3, #0]
 8001512:	4b14      	ldr	r3, [pc, #80]	; (8001564 <lcd16x2_write4+0x84>)
 8001514:	8819      	ldrh	r1, [r3, #0]
 8001516:	79fb      	ldrb	r3, [r7, #7]
 8001518:	f003 0302 	and.w	r3, r3, #2
 800151c:	b2db      	uxtb	r3, r3
 800151e:	461a      	mov	r2, r3
 8001520:	f001 fa06 	bl	8002930 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(nib&0x4));
 8001524:	4b0d      	ldr	r3, [pc, #52]	; (800155c <lcd16x2_write4+0x7c>)
 8001526:	6818      	ldr	r0, [r3, #0]
 8001528:	4b0f      	ldr	r3, [pc, #60]	; (8001568 <lcd16x2_write4+0x88>)
 800152a:	8819      	ldrh	r1, [r3, #0]
 800152c:	79fb      	ldrb	r3, [r7, #7]
 800152e:	f003 0304 	and.w	r3, r3, #4
 8001532:	b2db      	uxtb	r3, r3
 8001534:	461a      	mov	r2, r3
 8001536:	f001 f9fb 	bl	8002930 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(nib&0x8));
 800153a:	4b08      	ldr	r3, [pc, #32]	; (800155c <lcd16x2_write4+0x7c>)
 800153c:	6818      	ldr	r0, [r3, #0]
 800153e:	4b0b      	ldr	r3, [pc, #44]	; (800156c <lcd16x2_write4+0x8c>)
 8001540:	8819      	ldrh	r1, [r3, #0]
 8001542:	79fb      	ldrb	r3, [r7, #7]
 8001544:	f003 0308 	and.w	r3, r3, #8
 8001548:	b2db      	uxtb	r3, r3
 800154a:	461a      	mov	r2, r3
 800154c:	f001 f9f0 	bl	8002930 <HAL_GPIO_WritePin>
  lcd16x2_enablePulse();
 8001550:	f7ff fe90 	bl	8001274 <lcd16x2_enablePulse>
}
 8001554:	bf00      	nop
 8001556:	3708      	adds	r7, #8
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}
 800155c:	20000218 	.word	0x20000218
 8001560:	2000021c 	.word	0x2000021c
 8001564:	2000021e 	.word	0x2000021e
 8001568:	20000220 	.word	0x20000220
 800156c:	20000222 	.word	0x20000222

08001570 <lcd16x2_init_4bits>:
 * @param[in] x_pin GPIO pin (e.g. GPIO_PIN_1)
 */
void lcd16x2_init_4bits(
    GPIO_TypeDef* port_rs_e, uint16_t rs_pin, uint16_t e_pin,
    GPIO_TypeDef* port_4_7, uint16_t d4_pin, uint16_t d5_pin, uint16_t d6_pin, uint16_t d7_pin)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b084      	sub	sp, #16
 8001574:	af00      	add	r7, sp, #0
 8001576:	60f8      	str	r0, [r7, #12]
 8001578:	607b      	str	r3, [r7, #4]
 800157a:	460b      	mov	r3, r1
 800157c:	817b      	strh	r3, [r7, #10]
 800157e:	4613      	mov	r3, r2
 8001580:	813b      	strh	r3, [r7, #8]
  DWT_Delay_Init();
 8001582:	f7ff fe23 	bl	80011cc <DWT_Delay_Init>
  //Set GPIO Ports and Pins data
  PORT_RS_and_E = port_rs_e;
 8001586:	4a24      	ldr	r2, [pc, #144]	; (8001618 <lcd16x2_init_4bits+0xa8>)
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	6013      	str	r3, [r2, #0]
  PIN_RS = rs_pin;
 800158c:	4a23      	ldr	r2, [pc, #140]	; (800161c <lcd16x2_init_4bits+0xac>)
 800158e:	897b      	ldrh	r3, [r7, #10]
 8001590:	8013      	strh	r3, [r2, #0]
  PIN_E = e_pin;
 8001592:	4a23      	ldr	r2, [pc, #140]	; (8001620 <lcd16x2_init_4bits+0xb0>)
 8001594:	893b      	ldrh	r3, [r7, #8]
 8001596:	8013      	strh	r3, [r2, #0]
  PORT_MSB = port_4_7;
 8001598:	4a22      	ldr	r2, [pc, #136]	; (8001624 <lcd16x2_init_4bits+0xb4>)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	6013      	str	r3, [r2, #0]
  D4_PIN = d4_pin;
 800159e:	4a22      	ldr	r2, [pc, #136]	; (8001628 <lcd16x2_init_4bits+0xb8>)
 80015a0:	8b3b      	ldrh	r3, [r7, #24]
 80015a2:	8013      	strh	r3, [r2, #0]
  D5_PIN = d5_pin;
 80015a4:	4a21      	ldr	r2, [pc, #132]	; (800162c <lcd16x2_init_4bits+0xbc>)
 80015a6:	8bbb      	ldrh	r3, [r7, #28]
 80015a8:	8013      	strh	r3, [r2, #0]
  D6_PIN = d6_pin;
 80015aa:	4a21      	ldr	r2, [pc, #132]	; (8001630 <lcd16x2_init_4bits+0xc0>)
 80015ac:	8c3b      	ldrh	r3, [r7, #32]
 80015ae:	8013      	strh	r3, [r2, #0]
  D7_PIN = d7_pin;
 80015b0:	4a20      	ldr	r2, [pc, #128]	; (8001634 <lcd16x2_init_4bits+0xc4>)
 80015b2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80015b4:	8013      	strh	r3, [r2, #0]
  is8BitsMode = false;
 80015b6:	4b20      	ldr	r3, [pc, #128]	; (8001638 <lcd16x2_init_4bits+0xc8>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	701a      	strb	r2, [r3, #0]
  FunctionSet = 0x28;
 80015bc:	4b1f      	ldr	r3, [pc, #124]	; (800163c <lcd16x2_init_4bits+0xcc>)
 80015be:	2228      	movs	r2, #40	; 0x28
 80015c0:	701a      	strb	r2, [r3, #0]

  //Initialise LCD
  //1. Wait at least 15ms
  LCD_MS_DELAY(20);
 80015c2:	2014      	movs	r0, #20
 80015c4:	f000 feca 	bl	800235c <HAL_Delay>
  //2. Attentions sequence
  lcd16x2_write4(0x3);
 80015c8:	2003      	movs	r0, #3
 80015ca:	f7ff ff89 	bl	80014e0 <lcd16x2_write4>
  LCD_MS_DELAY(5);
 80015ce:	2005      	movs	r0, #5
 80015d0:	f000 fec4 	bl	800235c <HAL_Delay>
  lcd16x2_write4(0x3);
 80015d4:	2003      	movs	r0, #3
 80015d6:	f7ff ff83 	bl	80014e0 <lcd16x2_write4>
  LCD_MS_DELAY(1);
 80015da:	2001      	movs	r0, #1
 80015dc:	f000 febe 	bl	800235c <HAL_Delay>
  lcd16x2_write4(0x3);
 80015e0:	2003      	movs	r0, #3
 80015e2:	f7ff ff7d 	bl	80014e0 <lcd16x2_write4>
  LCD_MS_DELAY(1);
 80015e6:	2001      	movs	r0, #1
 80015e8:	f000 feb8 	bl	800235c <HAL_Delay>
  lcd16x2_write4(0x2);  //4 bit mode
 80015ec:	2002      	movs	r0, #2
 80015ee:	f7ff ff77 	bl	80014e0 <lcd16x2_write4>
  LCD_MS_DELAY(1);
 80015f2:	2001      	movs	r0, #1
 80015f4:	f000 feb2 	bl	800235c <HAL_Delay>
  //4. Function set; Enable 2 lines, Data length to 4 bits
  lcd16x2_writeCommand(LCD_FUNCTIONSET | LCD_FUNCTION_N);
 80015f8:	2028      	movs	r0, #40	; 0x28
 80015fa:	f7ff ff51 	bl	80014a0 <lcd16x2_writeCommand>
  //3. Display control (Display ON, Cursor ON, blink cursor)
  lcd16x2_writeCommand(LCD_DISPLAYCONTROL | LCD_DISPLAY_B | LCD_DISPLAY_C | LCD_DISPLAY_D);
 80015fe:	200f      	movs	r0, #15
 8001600:	f7ff ff4e 	bl	80014a0 <lcd16x2_writeCommand>
  //4. Clear LCD and return home
  lcd16x2_writeCommand(LCD_CLEARDISPLAY);
 8001604:	2001      	movs	r0, #1
 8001606:	f7ff ff4b 	bl	80014a0 <lcd16x2_writeCommand>
  LCD_MS_DELAY(3);
 800160a:	2003      	movs	r0, #3
 800160c:	f000 fea6 	bl	800235c <HAL_Delay>
}
 8001610:	bf00      	nop
 8001612:	3710      	adds	r7, #16
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	20000204 	.word	0x20000204
 800161c:	20000208 	.word	0x20000208
 8001620:	2000020a 	.word	0x2000020a
 8001624:	20000218 	.word	0x20000218
 8001628:	2000021c 	.word	0x2000021c
 800162c:	2000021e 	.word	0x2000021e
 8001630:	20000220 	.word	0x20000220
 8001634:	20000222 	.word	0x20000222
 8001638:	20000000 	.word	0x20000000
 800163c:	20000001 	.word	0x20000001

08001640 <lcd16x2_setCursor>:
 * @brief Set cursor position
 * @param[in] row - 0 or 1 for line1 or line2
 * @param[in] col - 0 - 15 (16 columns LCD)
 */
void lcd16x2_setCursor(uint8_t row, uint8_t col)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b084      	sub	sp, #16
 8001644:	af00      	add	r7, sp, #0
 8001646:	4603      	mov	r3, r0
 8001648:	460a      	mov	r2, r1
 800164a:	71fb      	strb	r3, [r7, #7]
 800164c:	4613      	mov	r3, r2
 800164e:	71bb      	strb	r3, [r7, #6]
  uint8_t maskData;
  maskData = (col)&0x0F;
 8001650:	79bb      	ldrb	r3, [r7, #6]
 8001652:	f003 030f 	and.w	r3, r3, #15
 8001656:	73fb      	strb	r3, [r7, #15]
  if(row==0)
 8001658:	79fb      	ldrb	r3, [r7, #7]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d108      	bne.n	8001670 <lcd16x2_setCursor+0x30>
  {
    maskData |= (0x80);
 800165e:	7bfb      	ldrb	r3, [r7, #15]
 8001660:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001664:	73fb      	strb	r3, [r7, #15]
    lcd16x2_writeCommand(maskData);
 8001666:	7bfb      	ldrb	r3, [r7, #15]
 8001668:	4618      	mov	r0, r3
 800166a:	f7ff ff19 	bl	80014a0 <lcd16x2_writeCommand>
  else
  {
    maskData |= (0xc0);
    lcd16x2_writeCommand(maskData);
  }
}
 800166e:	e007      	b.n	8001680 <lcd16x2_setCursor+0x40>
    maskData |= (0xc0);
 8001670:	7bfb      	ldrb	r3, [r7, #15]
 8001672:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8001676:	73fb      	strb	r3, [r7, #15]
    lcd16x2_writeCommand(maskData);
 8001678:	7bfb      	ldrb	r3, [r7, #15]
 800167a:	4618      	mov	r0, r3
 800167c:	f7ff ff10 	bl	80014a0 <lcd16x2_writeCommand>
}
 8001680:	bf00      	nop
 8001682:	3710      	adds	r7, #16
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}

08001688 <lcd16x2_2ndLine>:
}
/**
 * @brief Move to beginning of 2nd line
 */
void lcd16x2_2ndLine(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
  lcd16x2_setCursor(1,0);
 800168c:	2100      	movs	r1, #0
 800168e:	2001      	movs	r0, #1
 8001690:	f7ff ffd6 	bl	8001640 <lcd16x2_setCursor>
}
 8001694:	bf00      	nop
 8001696:	bd80      	pop	{r7, pc}

08001698 <lcd16x2_clear>:

/**
 * @brief Display clear
 */
void lcd16x2_clear(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	af00      	add	r7, sp, #0
  lcd16x2_writeCommand(LCD_CLEARDISPLAY);
 800169c:	2001      	movs	r0, #1
 800169e:	f7ff feff 	bl	80014a0 <lcd16x2_writeCommand>
  LCD_MS_DELAY(3);
 80016a2:	2003      	movs	r0, #3
 80016a4:	f000 fe5a 	bl	800235c <HAL_Delay>
}
 80016a8:	bf00      	nop
 80016aa:	bd80      	pop	{r7, pc}

080016ac <lcd16x2_printf>:

/**
 * @brief Print to display any datatype (e.g. lcd16x2_printf("Value1 = %.1f", 123.45))
 */
void lcd16x2_printf(const char* str, ...)
{
 80016ac:	b40f      	push	{r0, r1, r2, r3}
 80016ae:	b590      	push	{r4, r7, lr}
 80016b0:	b089      	sub	sp, #36	; 0x24
 80016b2:	af00      	add	r7, sp, #0
  char stringArray[20];
  va_list args;
  va_start(args, str);
 80016b4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80016b8:	607b      	str	r3, [r7, #4]
  vsprintf(stringArray, str, args);
 80016ba:	f107 0308 	add.w	r3, r7, #8
 80016be:	687a      	ldr	r2, [r7, #4]
 80016c0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80016c2:	4618      	mov	r0, r3
 80016c4:	f003 fa5a 	bl	8004b7c <vsiprintf>
  va_end(args);
  for(uint8_t i=0;  i<strlen(stringArray) && i<16; i++)
 80016c8:	2300      	movs	r3, #0
 80016ca:	77fb      	strb	r3, [r7, #31]
 80016cc:	e00a      	b.n	80016e4 <lcd16x2_printf+0x38>
  {
    lcd16x2_writeData((uint8_t)stringArray[i]);
 80016ce:	7ffb      	ldrb	r3, [r7, #31]
 80016d0:	3320      	adds	r3, #32
 80016d2:	443b      	add	r3, r7
 80016d4:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80016d8:	4618      	mov	r0, r3
 80016da:	f7ff fef1 	bl	80014c0 <lcd16x2_writeData>
  for(uint8_t i=0;  i<strlen(stringArray) && i<16; i++)
 80016de:	7ffb      	ldrb	r3, [r7, #31]
 80016e0:	3301      	adds	r3, #1
 80016e2:	77fb      	strb	r3, [r7, #31]
 80016e4:	7ffc      	ldrb	r4, [r7, #31]
 80016e6:	f107 0308 	add.w	r3, r7, #8
 80016ea:	4618      	mov	r0, r3
 80016ec:	f7fe fd70 	bl	80001d0 <strlen>
 80016f0:	4603      	mov	r3, r0
 80016f2:	429c      	cmp	r4, r3
 80016f4:	d202      	bcs.n	80016fc <lcd16x2_printf+0x50>
 80016f6:	7ffb      	ldrb	r3, [r7, #31]
 80016f8:	2b0f      	cmp	r3, #15
 80016fa:	d9e8      	bls.n	80016ce <lcd16x2_printf+0x22>
  }
}
 80016fc:	bf00      	nop
 80016fe:	3724      	adds	r7, #36	; 0x24
 8001700:	46bd      	mov	sp, r7
 8001702:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001706:	b004      	add	sp, #16
 8001708:	4770      	bx	lr
	...

0800170c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800170c:	b5b0      	push	{r4, r5, r7, lr}
 800170e:	b09e      	sub	sp, #120	; 0x78
 8001710:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */
	const int numOfOptions = 5;
 8001712:	2305      	movs	r3, #5
 8001714:	65bb      	str	r3, [r7, #88]	; 0x58
	char currTime[30];
	char currDate[30];
	float Temperature;
	float Humidity;
	int state = 1;
 8001716:	2301      	movs	r3, #1
 8001718:	663b      	str	r3, [r7, #96]	; 0x60
	int position = 0;
 800171a:	2300      	movs	r3, #0
 800171c:	607b      	str	r3, [r7, #4]
	struct option options[numOfOptions];
 800171e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001720:	3b01      	subs	r3, #1
 8001722:	657b      	str	r3, [r7, #84]	; 0x54
 8001724:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001726:	2200      	movs	r2, #0
 8001728:	461c      	mov	r4, r3
 800172a:	4615      	mov	r5, r2
 800172c:	f04f 0200 	mov.w	r2, #0
 8001730:	f04f 0300 	mov.w	r3, #0
 8001734:	01eb      	lsls	r3, r5, #7
 8001736:	ea43 6354 	orr.w	r3, r3, r4, lsr #25
 800173a:	01e2      	lsls	r2, r4, #7
 800173c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800173e:	2200      	movs	r2, #0
 8001740:	4618      	mov	r0, r3
 8001742:	4611      	mov	r1, r2
 8001744:	f04f 0200 	mov.w	r2, #0
 8001748:	f04f 0300 	mov.w	r3, #0
 800174c:	01cb      	lsls	r3, r1, #7
 800174e:	ea43 6350 	orr.w	r3, r3, r0, lsr #25
 8001752:	01c2      	lsls	r2, r0, #7
 8001754:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001756:	011b      	lsls	r3, r3, #4
 8001758:	3307      	adds	r3, #7
 800175a:	08db      	lsrs	r3, r3, #3
 800175c:	00db      	lsls	r3, r3, #3
 800175e:	ebad 0d03 	sub.w	sp, sp, r3
 8001762:	ab04      	add	r3, sp, #16
 8001764:	3300      	adds	r3, #0
 8001766:	653b      	str	r3, [r7, #80]	; 0x50
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001768:	f000 fd86 	bl	8002278 <HAL_Init>

  /* USER CODE BEGIN Init */
  lcd16x2_init_4bits(GPIOE, GPIO_PIN_7, GPIO_PIN_11, GPIOE, GPIO_PIN_12, GPIO_PIN_13, GPIO_PIN_14, GPIO_PIN_15);
 800176c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001770:	9303      	str	r3, [sp, #12]
 8001772:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001776:	9302      	str	r3, [sp, #8]
 8001778:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800177c:	9301      	str	r3, [sp, #4]
 800177e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001782:	9300      	str	r3, [sp, #0]
 8001784:	4b7b      	ldr	r3, [pc, #492]	; (8001974 <main+0x268>)
 8001786:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800178a:	2180      	movs	r1, #128	; 0x80
 800178c:	4879      	ldr	r0, [pc, #484]	; (8001974 <main+0x268>)
 800178e:	f7ff feef 	bl	8001570 <lcd16x2_init_4bits>
  initMenu(options);
 8001792:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8001794:	f000 fac0 	bl	8001d18 <initMenu>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001798:	f000 f90a 	bl	80019b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800179c:	f000 f9f6 	bl	8001b8c <MX_GPIO_Init>
  MX_RTC_Init();
 80017a0:	f000 f970 	bl	8001a84 <MX_RTC_Init>
  MX_USART3_UART_Init();
 80017a4:	f000 f9c8 	bl	8001b38 <MX_USART3_UART_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	switch(state)
 80017a8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80017aa:	2b06      	cmp	r3, #6
 80017ac:	f200 80dd 	bhi.w	800196a <main+0x25e>
 80017b0:	a201      	add	r2, pc, #4	; (adr r2, 80017b8 <main+0xac>)
 80017b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017b6:	bf00      	nop
 80017b8:	080017d5 	.word	0x080017d5
 80017bc:	080017e3 	.word	0x080017e3
 80017c0:	080017f9 	.word	0x080017f9
 80017c4:	08001865 	.word	0x08001865
 80017c8:	08001927 	.word	0x08001927
 80017cc:	0800193f 	.word	0x0800193f
 80017d0:	08001957 	.word	0x08001957
	{
	  case 0: // Stan bezczynoci
	  {
		  state = action(numOfOptions, &position);
 80017d4:	1d3b      	adds	r3, r7, #4
 80017d6:	4619      	mov	r1, r3
 80017d8:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80017da:	f000 fb3f 	bl	8001e5c <action>
 80017de:	6638      	str	r0, [r7, #96]	; 0x60
		  break;
 80017e0:	e0c3      	b.n	800196a <main+0x25e>
	  }
	  case 1: // Wywietlenie menu
	  {
		  lcd16x2_clear();
 80017e2:	f7ff ff59 	bl	8001698 <lcd16x2_clear>
		  show(numOfOptions, position, options);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80017ea:	4619      	mov	r1, r3
 80017ec:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80017ee:	f000 fad7 	bl	8001da0 <show>
		  state = 0;
 80017f2:	2300      	movs	r3, #0
 80017f4:	663b      	str	r3, [r7, #96]	; 0x60
		  break;
 80017f6:	e0b8      	b.n	800196a <main+0x25e>
	  }
	  case 2: // Wywietlenie temperatury oraz wilogtonoci
	  {
		  lcd16x2_clear();
 80017f8:	f7ff ff4e 	bl	8001698 <lcd16x2_clear>
		  DHT_GetData(&DHT11_Data);
 80017fc:	485e      	ldr	r0, [pc, #376]	; (8001978 <main+0x26c>)
 80017fe:	f7ff fc87 	bl	8001110 <DHT_GetData>
		  Temperature = DHT11_Data.Temperature;
 8001802:	4b5d      	ldr	r3, [pc, #372]	; (8001978 <main+0x26c>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	64fb      	str	r3, [r7, #76]	; 0x4c
		  Humidity = DHT11_Data.Humidity;
 8001808:	4b5b      	ldr	r3, [pc, #364]	; (8001978 <main+0x26c>)
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	64bb      	str	r3, [r7, #72]	; 0x48
		  lcd16x2_printf("Temp: %.1f C",Temperature);
 800180e:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8001810:	f7fe fe9a 	bl	8000548 <__aeabi_f2d>
 8001814:	4602      	mov	r2, r0
 8001816:	460b      	mov	r3, r1
 8001818:	4858      	ldr	r0, [pc, #352]	; (800197c <main+0x270>)
 800181a:	f7ff ff47 	bl	80016ac <lcd16x2_printf>
		  lcd16x2_2ndLine();
 800181e:	f7ff ff33 	bl	8001688 <lcd16x2_2ndLine>
		  lcd16x2_printf("Humi: %.1f %%",Humidity);
 8001822:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001824:	f7fe fe90 	bl	8000548 <__aeabi_f2d>
 8001828:	4602      	mov	r2, r0
 800182a:	460b      	mov	r3, r1
 800182c:	4854      	ldr	r0, [pc, #336]	; (8001980 <main+0x274>)
 800182e:	f7ff ff3d 	bl	80016ac <lcd16x2_printf>
		  for(int i=0;i<20;i++)
 8001832:	2300      	movs	r3, #0
 8001834:	667b      	str	r3, [r7, #100]	; 0x64
 8001836:	e011      	b.n	800185c <main+0x150>
		  {
			  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15) == 0)
 8001838:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800183c:	4851      	ldr	r0, [pc, #324]	; (8001984 <main+0x278>)
 800183e:	f001 f85f 	bl	8002900 <HAL_GPIO_ReadPin>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d103      	bne.n	8001850 <main+0x144>
		  		{
		  			state = 1;
 8001848:	2301      	movs	r3, #1
 800184a:	663b      	str	r3, [r7, #96]	; 0x60
		  			break;
 800184c:	bf00      	nop
		  		}
			  HAL_Delay(50);
		  }
		  break;
 800184e:	e08c      	b.n	800196a <main+0x25e>
			  HAL_Delay(50);
 8001850:	2032      	movs	r0, #50	; 0x32
 8001852:	f000 fd83 	bl	800235c <HAL_Delay>
		  for(int i=0;i<20;i++)
 8001856:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001858:	3301      	adds	r3, #1
 800185a:	667b      	str	r3, [r7, #100]	; 0x64
 800185c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800185e:	2b13      	cmp	r3, #19
 8001860:	ddea      	ble.n	8001838 <main+0x12c>
		  break;
 8001862:	e082      	b.n	800196a <main+0x25e>
	  }
	  case 3:
	  {
		  lcd16x2_clear();
 8001864:	f7ff ff18 	bl	8001698 <lcd16x2_clear>
		  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8001868:	2200      	movs	r2, #0
 800186a:	4947      	ldr	r1, [pc, #284]	; (8001988 <main+0x27c>)
 800186c:	4847      	ldr	r0, [pc, #284]	; (800198c <main+0x280>)
 800186e:	f001 ff03 	bl	8003678 <HAL_RTC_GetTime>
		  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8001872:	2200      	movs	r2, #0
 8001874:	4946      	ldr	r1, [pc, #280]	; (8001990 <main+0x284>)
 8001876:	4845      	ldr	r0, [pc, #276]	; (800198c <main+0x280>)
 8001878:	f001 ffe0 	bl	800383c <HAL_RTC_GetDate>
		  sprintf(currDate,"Date: %02d.%02d.%02d",sDate.Date,sDate.Month,sDate.Year);
 800187c:	4b44      	ldr	r3, [pc, #272]	; (8001990 <main+0x284>)
 800187e:	789b      	ldrb	r3, [r3, #2]
 8001880:	461a      	mov	r2, r3
 8001882:	4b43      	ldr	r3, [pc, #268]	; (8001990 <main+0x284>)
 8001884:	785b      	ldrb	r3, [r3, #1]
 8001886:	4619      	mov	r1, r3
 8001888:	4b41      	ldr	r3, [pc, #260]	; (8001990 <main+0x284>)
 800188a:	78db      	ldrb	r3, [r3, #3]
 800188c:	f107 0008 	add.w	r0, r7, #8
 8001890:	9300      	str	r3, [sp, #0]
 8001892:	460b      	mov	r3, r1
 8001894:	493f      	ldr	r1, [pc, #252]	; (8001994 <main+0x288>)
 8001896:	f003 f93b 	bl	8004b10 <siprintf>
		  sprintf(currTime,"Time: %02d.%02d.%02d",sTime.Hours,sTime.Minutes,sTime.Seconds);
 800189a:	4b3b      	ldr	r3, [pc, #236]	; (8001988 <main+0x27c>)
 800189c:	781b      	ldrb	r3, [r3, #0]
 800189e:	461a      	mov	r2, r3
 80018a0:	4b39      	ldr	r3, [pc, #228]	; (8001988 <main+0x27c>)
 80018a2:	785b      	ldrb	r3, [r3, #1]
 80018a4:	4619      	mov	r1, r3
 80018a6:	4b38      	ldr	r3, [pc, #224]	; (8001988 <main+0x27c>)
 80018a8:	789b      	ldrb	r3, [r3, #2]
 80018aa:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80018ae:	9300      	str	r3, [sp, #0]
 80018b0:	460b      	mov	r3, r1
 80018b2:	4939      	ldr	r1, [pc, #228]	; (8001998 <main+0x28c>)
 80018b4:	f003 f92c 	bl	8004b10 <siprintf>
		  lcd16x2_printf("%s",currDate);
 80018b8:	f107 0308 	add.w	r3, r7, #8
 80018bc:	4619      	mov	r1, r3
 80018be:	4837      	ldr	r0, [pc, #220]	; (800199c <main+0x290>)
 80018c0:	f7ff fef4 	bl	80016ac <lcd16x2_printf>
		  lcd16x2_2ndLine();
 80018c4:	f7ff fee0 	bl	8001688 <lcd16x2_2ndLine>
		  lcd16x2_printf("%s",currTime);
 80018c8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018cc:	4619      	mov	r1, r3
 80018ce:	4833      	ldr	r0, [pc, #204]	; (800199c <main+0x290>)
 80018d0:	f7ff feec 	bl	80016ac <lcd16x2_printf>
		  HAL_UART_Transmit(&huart3, (uint8_t *)currDate, sizeof(currDate), 300);
 80018d4:	f107 0108 	add.w	r1, r7, #8
 80018d8:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80018dc:	221e      	movs	r2, #30
 80018de:	4830      	ldr	r0, [pc, #192]	; (80019a0 <main+0x294>)
 80018e0:	f002 f905 	bl	8003aee <HAL_UART_Transmit>
		  HAL_UART_Transmit(&huart3, (uint8_t *)currTime, sizeof(currTime), 300);
 80018e4:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80018e8:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80018ec:	221e      	movs	r2, #30
 80018ee:	482c      	ldr	r0, [pc, #176]	; (80019a0 <main+0x294>)
 80018f0:	f002 f8fd 	bl	8003aee <HAL_UART_Transmit>
		  for(int i=0;i<20;i++)
 80018f4:	2300      	movs	r3, #0
 80018f6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80018f8:	e011      	b.n	800191e <main+0x212>
		  {
			  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15) == 0)
 80018fa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80018fe:	4821      	ldr	r0, [pc, #132]	; (8001984 <main+0x278>)
 8001900:	f000 fffe 	bl	8002900 <HAL_GPIO_ReadPin>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	d103      	bne.n	8001912 <main+0x206>
			  {
				  state = 1;
 800190a:	2301      	movs	r3, #1
 800190c:	663b      	str	r3, [r7, #96]	; 0x60
				  break;
 800190e:	bf00      	nop
			  }
			  HAL_Delay(50);
		  }
		  break;
 8001910:	e02b      	b.n	800196a <main+0x25e>
			  HAL_Delay(50);
 8001912:	2032      	movs	r0, #50	; 0x32
 8001914:	f000 fd22 	bl	800235c <HAL_Delay>
		  for(int i=0;i<20;i++)
 8001918:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800191a:	3301      	adds	r3, #1
 800191c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800191e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001920:	2b13      	cmp	r3, #19
 8001922:	ddea      	ble.n	80018fa <main+0x1ee>
		  break;
 8001924:	e021      	b.n	800196a <main+0x25e>
	  }
	  case 4:
	  {
		  lcd16x2_clear();
 8001926:	f7ff feb7 	bl	8001698 <lcd16x2_clear>
		  lcd16x2_printf("SET TIME");
 800192a:	481e      	ldr	r0, [pc, #120]	; (80019a4 <main+0x298>)
 800192c:	f7ff febe 	bl	80016ac <lcd16x2_printf>
		  HAL_Delay(1000);
 8001930:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001934:	f000 fd12 	bl	800235c <HAL_Delay>
		  state=1;
 8001938:	2301      	movs	r3, #1
 800193a:	663b      	str	r3, [r7, #96]	; 0x60
		  break;
 800193c:	e015      	b.n	800196a <main+0x25e>
	  }
	  case 5:
	  {
		  lcd16x2_clear();
 800193e:	f7ff feab 	bl	8001698 <lcd16x2_clear>
		  lcd16x2_printf("ALARM");
 8001942:	4819      	ldr	r0, [pc, #100]	; (80019a8 <main+0x29c>)
 8001944:	f7ff feb2 	bl	80016ac <lcd16x2_printf>
		  HAL_Delay(1000);
 8001948:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800194c:	f000 fd06 	bl	800235c <HAL_Delay>
		  state=1;
 8001950:	2301      	movs	r3, #1
 8001952:	663b      	str	r3, [r7, #96]	; 0x60
		  break;
 8001954:	e009      	b.n	800196a <main+0x25e>
	  }
	  case 6:
	  {
		  lcd16x2_clear();
 8001956:	f7ff fe9f 	bl	8001698 <lcd16x2_clear>
		  lcd16x2_printf("HISTORY");
 800195a:	4814      	ldr	r0, [pc, #80]	; (80019ac <main+0x2a0>)
 800195c:	f7ff fea6 	bl	80016ac <lcd16x2_printf>
		  HAL_Delay(1000);
 8001960:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001964:	f000 fcfa 	bl	800235c <HAL_Delay>
		  break;
 8001968:	bf00      	nop
	  }
    }
	HAL_Delay(100);
 800196a:	2064      	movs	r0, #100	; 0x64
 800196c:	f000 fcf6 	bl	800235c <HAL_Delay>
	switch(state)
 8001970:	e71a      	b.n	80017a8 <main+0x9c>
 8001972:	bf00      	nop
 8001974:	40021000 	.word	0x40021000
 8001978:	20000288 	.word	0x20000288
 800197c:	08007058 	.word	0x08007058
 8001980:	08007068 	.word	0x08007068
 8001984:	40020000 	.word	0x40020000
 8001988:	20000290 	.word	0x20000290
 800198c:	20000224 	.word	0x20000224
 8001990:	200002a4 	.word	0x200002a4
 8001994:	08007078 	.word	0x08007078
 8001998:	08007090 	.word	0x08007090
 800199c:	080070a8 	.word	0x080070a8
 80019a0:	20000244 	.word	0x20000244
 80019a4:	080070ac 	.word	0x080070ac
 80019a8:	080070b8 	.word	0x080070b8
 80019ac:	080070c0 	.word	0x080070c0

080019b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b094      	sub	sp, #80	; 0x50
 80019b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019b6:	f107 0320 	add.w	r3, r7, #32
 80019ba:	2230      	movs	r2, #48	; 0x30
 80019bc:	2100      	movs	r1, #0
 80019be:	4618      	mov	r0, r3
 80019c0:	f002 fc34 	bl	800422c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019c4:	f107 030c 	add.w	r3, r7, #12
 80019c8:	2200      	movs	r2, #0
 80019ca:	601a      	str	r2, [r3, #0]
 80019cc:	605a      	str	r2, [r3, #4]
 80019ce:	609a      	str	r2, [r3, #8]
 80019d0:	60da      	str	r2, [r3, #12]
 80019d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019d4:	2300      	movs	r3, #0
 80019d6:	60bb      	str	r3, [r7, #8]
 80019d8:	4b28      	ldr	r3, [pc, #160]	; (8001a7c <SystemClock_Config+0xcc>)
 80019da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019dc:	4a27      	ldr	r2, [pc, #156]	; (8001a7c <SystemClock_Config+0xcc>)
 80019de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019e2:	6413      	str	r3, [r2, #64]	; 0x40
 80019e4:	4b25      	ldr	r3, [pc, #148]	; (8001a7c <SystemClock_Config+0xcc>)
 80019e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ec:	60bb      	str	r3, [r7, #8]
 80019ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019f0:	2300      	movs	r3, #0
 80019f2:	607b      	str	r3, [r7, #4]
 80019f4:	4b22      	ldr	r3, [pc, #136]	; (8001a80 <SystemClock_Config+0xd0>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a21      	ldr	r2, [pc, #132]	; (8001a80 <SystemClock_Config+0xd0>)
 80019fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019fe:	6013      	str	r3, [r2, #0]
 8001a00:	4b1f      	ldr	r3, [pc, #124]	; (8001a80 <SystemClock_Config+0xd0>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a08:	607b      	str	r3, [r7, #4]
 8001a0a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001a0c:	230a      	movs	r3, #10
 8001a0e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a10:	2301      	movs	r3, #1
 8001a12:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a14:	2310      	movs	r3, #16
 8001a16:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a1c:	2302      	movs	r3, #2
 8001a1e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a20:	2300      	movs	r3, #0
 8001a22:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001a24:	2308      	movs	r3, #8
 8001a26:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001a28:	2348      	movs	r3, #72	; 0x48
 8001a2a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a2c:	2302      	movs	r3, #2
 8001a2e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001a30:	2304      	movs	r3, #4
 8001a32:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a34:	f107 0320 	add.w	r3, r7, #32
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f000 ff93 	bl	8002964 <HAL_RCC_OscConfig>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d001      	beq.n	8001a48 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001a44:	f000 f962 	bl	8001d0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a48:	230f      	movs	r3, #15
 8001a4a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a4c:	2302      	movs	r3, #2
 8001a4e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a50:	2300      	movs	r3, #0
 8001a52:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a54:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a58:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a5e:	f107 030c 	add.w	r3, r7, #12
 8001a62:	2102      	movs	r1, #2
 8001a64:	4618      	mov	r0, r3
 8001a66:	f001 f9f5 	bl	8002e54 <HAL_RCC_ClockConfig>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d001      	beq.n	8001a74 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001a70:	f000 f94c 	bl	8001d0c <Error_Handler>
  }
}
 8001a74:	bf00      	nop
 8001a76:	3750      	adds	r7, #80	; 0x50
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}
 8001a7c:	40023800 	.word	0x40023800
 8001a80:	40007000 	.word	0x40007000

08001a84 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b086      	sub	sp, #24
 8001a88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001a8a:	1d3b      	adds	r3, r7, #4
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	601a      	str	r2, [r3, #0]
 8001a90:	605a      	str	r2, [r3, #4]
 8001a92:	609a      	str	r2, [r3, #8]
 8001a94:	60da      	str	r2, [r3, #12]
 8001a96:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001a98:	2300      	movs	r3, #0
 8001a9a:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001a9c:	4b24      	ldr	r3, [pc, #144]	; (8001b30 <MX_RTC_Init+0xac>)
 8001a9e:	4a25      	ldr	r2, [pc, #148]	; (8001b34 <MX_RTC_Init+0xb0>)
 8001aa0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001aa2:	4b23      	ldr	r3, [pc, #140]	; (8001b30 <MX_RTC_Init+0xac>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001aa8:	4b21      	ldr	r3, [pc, #132]	; (8001b30 <MX_RTC_Init+0xac>)
 8001aaa:	227f      	movs	r2, #127	; 0x7f
 8001aac:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001aae:	4b20      	ldr	r3, [pc, #128]	; (8001b30 <MX_RTC_Init+0xac>)
 8001ab0:	22ff      	movs	r2, #255	; 0xff
 8001ab2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001ab4:	4b1e      	ldr	r3, [pc, #120]	; (8001b30 <MX_RTC_Init+0xac>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001aba:	4b1d      	ldr	r3, [pc, #116]	; (8001b30 <MX_RTC_Init+0xac>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001ac0:	4b1b      	ldr	r3, [pc, #108]	; (8001b30 <MX_RTC_Init+0xac>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001ac6:	481a      	ldr	r0, [pc, #104]	; (8001b30 <MX_RTC_Init+0xac>)
 8001ac8:	f001 fcc6 	bl	8003458 <HAL_RTC_Init>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d001      	beq.n	8001ad6 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8001ad2:	f000 f91b 	bl	8001d0c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8001ada:	2300      	movs	r3, #0
 8001adc:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001aea:	1d3b      	adds	r3, r7, #4
 8001aec:	2201      	movs	r2, #1
 8001aee:	4619      	mov	r1, r3
 8001af0:	480f      	ldr	r0, [pc, #60]	; (8001b30 <MX_RTC_Init+0xac>)
 8001af2:	f001 fd27 	bl	8003544 <HAL_RTC_SetTime>
 8001af6:	4603      	mov	r3, r0
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d001      	beq.n	8001b00 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001afc:	f000 f906 	bl	8001d0c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 8001b00:	2303      	movs	r3, #3
 8001b02:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_MAY;
 8001b04:	2305      	movs	r3, #5
 8001b06:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x9;
 8001b08:	2309      	movs	r3, #9
 8001b0a:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x23;
 8001b0c:	2323      	movs	r3, #35	; 0x23
 8001b0e:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001b10:	463b      	mov	r3, r7
 8001b12:	2201      	movs	r2, #1
 8001b14:	4619      	mov	r1, r3
 8001b16:	4806      	ldr	r0, [pc, #24]	; (8001b30 <MX_RTC_Init+0xac>)
 8001b18:	f001 fe0c 	bl	8003734 <HAL_RTC_SetDate>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d001      	beq.n	8001b26 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8001b22:	f000 f8f3 	bl	8001d0c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001b26:	bf00      	nop
 8001b28:	3718      	adds	r7, #24
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	20000224 	.word	0x20000224
 8001b34:	40002800 	.word	0x40002800

08001b38 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001b3c:	4b11      	ldr	r3, [pc, #68]	; (8001b84 <MX_USART3_UART_Init+0x4c>)
 8001b3e:	4a12      	ldr	r2, [pc, #72]	; (8001b88 <MX_USART3_UART_Init+0x50>)
 8001b40:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001b42:	4b10      	ldr	r3, [pc, #64]	; (8001b84 <MX_USART3_UART_Init+0x4c>)
 8001b44:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b48:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001b4a:	4b0e      	ldr	r3, [pc, #56]	; (8001b84 <MX_USART3_UART_Init+0x4c>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001b50:	4b0c      	ldr	r3, [pc, #48]	; (8001b84 <MX_USART3_UART_Init+0x4c>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001b56:	4b0b      	ldr	r3, [pc, #44]	; (8001b84 <MX_USART3_UART_Init+0x4c>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001b5c:	4b09      	ldr	r3, [pc, #36]	; (8001b84 <MX_USART3_UART_Init+0x4c>)
 8001b5e:	220c      	movs	r2, #12
 8001b60:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b62:	4b08      	ldr	r3, [pc, #32]	; (8001b84 <MX_USART3_UART_Init+0x4c>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b68:	4b06      	ldr	r3, [pc, #24]	; (8001b84 <MX_USART3_UART_Init+0x4c>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001b6e:	4805      	ldr	r0, [pc, #20]	; (8001b84 <MX_USART3_UART_Init+0x4c>)
 8001b70:	f001 ff70 	bl	8003a54 <HAL_UART_Init>
 8001b74:	4603      	mov	r3, r0
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d001      	beq.n	8001b7e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001b7a:	f000 f8c7 	bl	8001d0c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001b7e:	bf00      	nop
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	20000244 	.word	0x20000244
 8001b88:	40004800 	.word	0x40004800

08001b8c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b08c      	sub	sp, #48	; 0x30
 8001b90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b92:	f107 031c 	add.w	r3, r7, #28
 8001b96:	2200      	movs	r2, #0
 8001b98:	601a      	str	r2, [r3, #0]
 8001b9a:	605a      	str	r2, [r3, #4]
 8001b9c:	609a      	str	r2, [r3, #8]
 8001b9e:	60da      	str	r2, [r3, #12]
 8001ba0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	61bb      	str	r3, [r7, #24]
 8001ba6:	4b53      	ldr	r3, [pc, #332]	; (8001cf4 <MX_GPIO_Init+0x168>)
 8001ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001baa:	4a52      	ldr	r2, [pc, #328]	; (8001cf4 <MX_GPIO_Init+0x168>)
 8001bac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001bb0:	6313      	str	r3, [r2, #48]	; 0x30
 8001bb2:	4b50      	ldr	r3, [pc, #320]	; (8001cf4 <MX_GPIO_Init+0x168>)
 8001bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001bba:	61bb      	str	r3, [r7, #24]
 8001bbc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	617b      	str	r3, [r7, #20]
 8001bc2:	4b4c      	ldr	r3, [pc, #304]	; (8001cf4 <MX_GPIO_Init+0x168>)
 8001bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bc6:	4a4b      	ldr	r2, [pc, #300]	; (8001cf4 <MX_GPIO_Init+0x168>)
 8001bc8:	f043 0302 	orr.w	r3, r3, #2
 8001bcc:	6313      	str	r3, [r2, #48]	; 0x30
 8001bce:	4b49      	ldr	r3, [pc, #292]	; (8001cf4 <MX_GPIO_Init+0x168>)
 8001bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd2:	f003 0302 	and.w	r3, r3, #2
 8001bd6:	617b      	str	r3, [r7, #20]
 8001bd8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001bda:	2300      	movs	r3, #0
 8001bdc:	613b      	str	r3, [r7, #16]
 8001bde:	4b45      	ldr	r3, [pc, #276]	; (8001cf4 <MX_GPIO_Init+0x168>)
 8001be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001be2:	4a44      	ldr	r2, [pc, #272]	; (8001cf4 <MX_GPIO_Init+0x168>)
 8001be4:	f043 0310 	orr.w	r3, r3, #16
 8001be8:	6313      	str	r3, [r2, #48]	; 0x30
 8001bea:	4b42      	ldr	r3, [pc, #264]	; (8001cf4 <MX_GPIO_Init+0x168>)
 8001bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bee:	f003 0310 	and.w	r3, r3, #16
 8001bf2:	613b      	str	r3, [r7, #16]
 8001bf4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	60fb      	str	r3, [r7, #12]
 8001bfa:	4b3e      	ldr	r3, [pc, #248]	; (8001cf4 <MX_GPIO_Init+0x168>)
 8001bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bfe:	4a3d      	ldr	r2, [pc, #244]	; (8001cf4 <MX_GPIO_Init+0x168>)
 8001c00:	f043 0308 	orr.w	r3, r3, #8
 8001c04:	6313      	str	r3, [r2, #48]	; 0x30
 8001c06:	4b3b      	ldr	r3, [pc, #236]	; (8001cf4 <MX_GPIO_Init+0x168>)
 8001c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c0a:	f003 0308 	and.w	r3, r3, #8
 8001c0e:	60fb      	str	r3, [r7, #12]
 8001c10:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c12:	2300      	movs	r3, #0
 8001c14:	60bb      	str	r3, [r7, #8]
 8001c16:	4b37      	ldr	r3, [pc, #220]	; (8001cf4 <MX_GPIO_Init+0x168>)
 8001c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c1a:	4a36      	ldr	r2, [pc, #216]	; (8001cf4 <MX_GPIO_Init+0x168>)
 8001c1c:	f043 0304 	orr.w	r3, r3, #4
 8001c20:	6313      	str	r3, [r2, #48]	; 0x30
 8001c22:	4b34      	ldr	r3, [pc, #208]	; (8001cf4 <MX_GPIO_Init+0x168>)
 8001c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c26:	f003 0304 	and.w	r3, r3, #4
 8001c2a:	60bb      	str	r3, [r7, #8]
 8001c2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c2e:	2300      	movs	r3, #0
 8001c30:	607b      	str	r3, [r7, #4]
 8001c32:	4b30      	ldr	r3, [pc, #192]	; (8001cf4 <MX_GPIO_Init+0x168>)
 8001c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c36:	4a2f      	ldr	r2, [pc, #188]	; (8001cf4 <MX_GPIO_Init+0x168>)
 8001c38:	f043 0301 	orr.w	r3, r3, #1
 8001c3c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c3e:	4b2d      	ldr	r3, [pc, #180]	; (8001cf4 <MX_GPIO_Init+0x168>)
 8001c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c42:	f003 0301 	and.w	r3, r3, #1
 8001c46:	607b      	str	r3, [r7, #4]
 8001c48:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	f64f 4180 	movw	r1, #64640	; 0xfc80
 8001c50:	4829      	ldr	r0, [pc, #164]	; (8001cf8 <MX_GPIO_Init+0x16c>)
 8001c52:	f000 fe6d 	bl	8002930 <HAL_GPIO_WritePin>
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001c56:	2302      	movs	r3, #2
 8001c58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c5a:	2303      	movs	r3, #3
 8001c5c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c62:	f107 031c 	add.w	r3, r7, #28
 8001c66:	4619      	mov	r1, r3
 8001c68:	4824      	ldr	r0, [pc, #144]	; (8001cfc <MX_GPIO_Init+0x170>)
 8001c6a:	f000 fcad 	bl	80025c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE10 PE11 PE12
                           PE13 PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
 8001c6e:	f64f 4380 	movw	r3, #64640	; 0xfc80
 8001c72:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c74:	2301      	movs	r3, #1
 8001c76:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c80:	f107 031c 	add.w	r3, r7, #28
 8001c84:	4619      	mov	r1, r3
 8001c86:	481c      	ldr	r0, [pc, #112]	; (8001cf8 <MX_GPIO_Init+0x16c>)
 8001c88:	f000 fc9e 	bl	80025c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001c8c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001c90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c92:	2300      	movs	r3, #0
 8001c94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c96:	2300      	movs	r3, #0
 8001c98:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c9a:	f107 031c 	add.w	r3, r7, #28
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	4817      	ldr	r0, [pc, #92]	; (8001d00 <MX_GPIO_Init+0x174>)
 8001ca2:	f000 fc91 	bl	80025c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC8 PC9 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11;
 8001ca6:	f44f 6334 	mov.w	r3, #2880	; 0xb40
 8001caa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cac:	2300      	movs	r3, #0
 8001cae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cb4:	f107 031c 	add.w	r3, r7, #28
 8001cb8:	4619      	mov	r1, r3
 8001cba:	4812      	ldr	r0, [pc, #72]	; (8001d04 <MX_GPIO_Init+0x178>)
 8001cbc:	f000 fc84 	bl	80025c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001cc0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001cc4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cce:	f107 031c 	add.w	r3, r7, #28
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	480c      	ldr	r0, [pc, #48]	; (8001d08 <MX_GPIO_Init+0x17c>)
 8001cd6:	f000 fc77 	bl	80025c8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001cda:	2200      	movs	r2, #0
 8001cdc:	2100      	movs	r1, #0
 8001cde:	2017      	movs	r0, #23
 8001ce0:	f000 fc3b 	bl	800255a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001ce4:	2017      	movs	r0, #23
 8001ce6:	f000 fc54 	bl	8002592 <HAL_NVIC_EnableIRQ>
/* USER CODE END MX_GPIO_Init_2 */
}
 8001cea:	bf00      	nop
 8001cec:	3730      	adds	r7, #48	; 0x30
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	40023800 	.word	0x40023800
 8001cf8:	40021000 	.word	0x40021000
 8001cfc:	40020400 	.word	0x40020400
 8001d00:	40020c00 	.word	0x40020c00
 8001d04:	40020800 	.word	0x40020800
 8001d08:	40020000 	.word	0x40020000

08001d0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d10:	b672      	cpsid	i
}
 8001d12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d14:	e7fe      	b.n	8001d14 <Error_Handler+0x8>
	...

08001d18 <initMenu>:
#include "stdbool.h"
#include "string.h"
#include "lcd16x2.h"

void initMenu(struct option options[])		  //
{											  // Funkcja do inicjalizacji menu czyli
 8001d18:	b490      	push	{r4, r7}
 8001d1a:	b082      	sub	sp, #8
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
	strcpy(options[0].name, "1. TEMP/HUM");   // przypisanie poszczeglnym opcjom nazwy
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	4a1a      	ldr	r2, [pc, #104]	; (8001d8c <initMenu+0x74>)
 8001d24:	461c      	mov	r4, r3
 8001d26:	4613      	mov	r3, r2
 8001d28:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001d2a:	6020      	str	r0, [r4, #0]
 8001d2c:	6061      	str	r1, [r4, #4]
 8001d2e:	60a2      	str	r2, [r4, #8]
	strcpy(options[1].name, "2. SHOW TIME");  //
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	3310      	adds	r3, #16
 8001d34:	461a      	mov	r2, r3
 8001d36:	4b16      	ldr	r3, [pc, #88]	; (8001d90 <initMenu+0x78>)
 8001d38:	4614      	mov	r4, r2
 8001d3a:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001d3c:	6020      	str	r0, [r4, #0]
 8001d3e:	6061      	str	r1, [r4, #4]
 8001d40:	60a2      	str	r2, [r4, #8]
 8001d42:	781b      	ldrb	r3, [r3, #0]
 8001d44:	7323      	strb	r3, [r4, #12]
	strcpy(options[2].name, "3. SET TIME");   // Ilo opcji mona zmieni w
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	3320      	adds	r3, #32
 8001d4a:	461a      	mov	r2, r3
 8001d4c:	4b11      	ldr	r3, [pc, #68]	; (8001d94 <initMenu+0x7c>)
 8001d4e:	4614      	mov	r4, r2
 8001d50:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001d52:	6020      	str	r0, [r4, #0]
 8001d54:	6061      	str	r1, [r4, #4]
 8001d56:	60a2      	str	r2, [r4, #8]
	strcpy(options[3].name, "4. ALARM");      // staej numOfOptions
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	3330      	adds	r3, #48	; 0x30
 8001d5c:	461a      	mov	r2, r3
 8001d5e:	4b0e      	ldr	r3, [pc, #56]	; (8001d98 <initMenu+0x80>)
 8001d60:	cb03      	ldmia	r3!, {r0, r1}
 8001d62:	6010      	str	r0, [r2, #0]
 8001d64:	6051      	str	r1, [r2, #4]
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	7213      	strb	r3, [r2, #8]
	strcpy(options[4].name, "5. HISTORY");    //
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	3340      	adds	r3, #64	; 0x40
 8001d6e:	461a      	mov	r2, r3
 8001d70:	4b0a      	ldr	r3, [pc, #40]	; (8001d9c <initMenu+0x84>)
 8001d72:	cb03      	ldmia	r3!, {r0, r1}
 8001d74:	6010      	str	r0, [r2, #0]
 8001d76:	6051      	str	r1, [r2, #4]
 8001d78:	8819      	ldrh	r1, [r3, #0]
 8001d7a:	789b      	ldrb	r3, [r3, #2]
 8001d7c:	8111      	strh	r1, [r2, #8]
 8001d7e:	7293      	strb	r3, [r2, #10]
}
 8001d80:	bf00      	nop
 8001d82:	3708      	adds	r7, #8
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bc90      	pop	{r4, r7}
 8001d88:	4770      	bx	lr
 8001d8a:	bf00      	nop
 8001d8c:	080070c8 	.word	0x080070c8
 8001d90:	080070d4 	.word	0x080070d4
 8001d94:	080070e4 	.word	0x080070e4
 8001d98:	080070f0 	.word	0x080070f0
 8001d9c:	080070fc 	.word	0x080070fc

08001da0 <show>:

void show(int num, int pos, struct option options[] ) // Funkcja do pokazywania opcji wedle pozycji X
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b084      	sub	sp, #16
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	60f8      	str	r0, [r7, #12]
 8001da8:	60b9      	str	r1, [r7, #8]
 8001daa:	607a      	str	r2, [r7, #4]
	if(pos < num-1)  // Jeli X wskazuje do przedostatniej opcji
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	3b01      	subs	r3, #1
 8001db0:	68ba      	ldr	r2, [r7, #8]
 8001db2:	429a      	cmp	r2, r3
 8001db4:	da13      	bge.n	8001dde <show+0x3e>
	{
		lcd16x2_printf("%s x",options[pos].name);
 8001db6:	68bb      	ldr	r3, [r7, #8]
 8001db8:	011b      	lsls	r3, r3, #4
 8001dba:	687a      	ldr	r2, [r7, #4]
 8001dbc:	4413      	add	r3, r2
 8001dbe:	4619      	mov	r1, r3
 8001dc0:	4815      	ldr	r0, [pc, #84]	; (8001e18 <show+0x78>)
 8001dc2:	f7ff fc73 	bl	80016ac <lcd16x2_printf>
		lcd16x2_2ndLine();
 8001dc6:	f7ff fc5f 	bl	8001688 <lcd16x2_2ndLine>
		lcd16x2_printf("%s",options[pos+1].name);
 8001dca:	68bb      	ldr	r3, [r7, #8]
 8001dcc:	3301      	adds	r3, #1
 8001dce:	011b      	lsls	r3, r3, #4
 8001dd0:	687a      	ldr	r2, [r7, #4]
 8001dd2:	4413      	add	r3, r2
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	4811      	ldr	r0, [pc, #68]	; (8001e1c <show+0x7c>)
 8001dd8:	f7ff fc68 	bl	80016ac <lcd16x2_printf>
	{
		lcd16x2_printf("%s",options[pos-1].name);
		lcd16x2_2ndLine();
		lcd16x2_printf("%s x",options[num-1].name);
	}
}
 8001ddc:	e017      	b.n	8001e0e <show+0x6e>
		lcd16x2_printf("%s",options[pos-1].name);
 8001dde:	68bb      	ldr	r3, [r7, #8]
 8001de0:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 8001de4:	3b01      	subs	r3, #1
 8001de6:	011b      	lsls	r3, r3, #4
 8001de8:	687a      	ldr	r2, [r7, #4]
 8001dea:	4413      	add	r3, r2
 8001dec:	4619      	mov	r1, r3
 8001dee:	480b      	ldr	r0, [pc, #44]	; (8001e1c <show+0x7c>)
 8001df0:	f7ff fc5c 	bl	80016ac <lcd16x2_printf>
		lcd16x2_2ndLine();
 8001df4:	f7ff fc48 	bl	8001688 <lcd16x2_2ndLine>
		lcd16x2_printf("%s x",options[num-1].name);
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 8001dfe:	3b01      	subs	r3, #1
 8001e00:	011b      	lsls	r3, r3, #4
 8001e02:	687a      	ldr	r2, [r7, #4]
 8001e04:	4413      	add	r3, r2
 8001e06:	4619      	mov	r1, r3
 8001e08:	4803      	ldr	r0, [pc, #12]	; (8001e18 <show+0x78>)
 8001e0a:	f7ff fc4f 	bl	80016ac <lcd16x2_printf>
}
 8001e0e:	bf00      	nop
 8001e10:	3710      	adds	r7, #16
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	08007108 	.word	0x08007108
 8001e1c:	08007110 	.word	0x08007110

08001e20 <verifyPosition>:

void verifyPosition(int num, int *pos) // Weryfikacja pozycji X aby nie przekraczaa dozwolonych opcji
{
 8001e20:	b480      	push	{r7}
 8001e22:	b083      	sub	sp, #12
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
 8001e28:	6039      	str	r1, [r7, #0]
	if(*pos >= num-1)   // Jeli X ma przesun si niej ni ostatnia opcja
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	3b01      	subs	r3, #1
 8001e32:	429a      	cmp	r2, r3
 8001e34:	db04      	blt.n	8001e40 <verifyPosition+0x20>
		*pos=num-1;     // Ustaw na ostatni opcj
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	1e5a      	subs	r2, r3, #1
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	601a      	str	r2, [r3, #0]
	else if(*pos == -1) // Jeli X ma przesun si wyej ni pierwsza opcja
		*pos=0;         // Ustaw pierwsz opcj
}
 8001e3e:	e007      	b.n	8001e50 <verifyPosition+0x30>
	else if(*pos == -1) // Jeli X ma przesun si wyej ni pierwsza opcja
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e48:	d102      	bne.n	8001e50 <verifyPosition+0x30>
		*pos=0;         // Ustaw pierwsz opcj
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	601a      	str	r2, [r3, #0]
}
 8001e50:	bf00      	nop
 8001e52:	370c      	adds	r7, #12
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr

08001e5c <action>:

int action(int num, int *pos) // Funkcja do obsugi przyciskw bdc w menu gwnym
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b082      	sub	sp, #8
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
 8001e64:	6039      	str	r1, [r7, #0]
	if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_8) == 0) //DOWN
 8001e66:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e6a:	481e      	ldr	r0, [pc, #120]	; (8001ee4 <action+0x88>)
 8001e6c:	f000 fd48 	bl	8002900 <HAL_GPIO_ReadPin>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d10d      	bne.n	8001e92 <action+0x36>
	{
		*pos+=1; // Przesu pozycje X w d
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	1c5a      	adds	r2, r3, #1
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	601a      	str	r2, [r3, #0]
		verifyPosition(num, pos);
 8001e80:	6839      	ldr	r1, [r7, #0]
 8001e82:	6878      	ldr	r0, [r7, #4]
 8001e84:	f7ff ffcc 	bl	8001e20 <verifyPosition>
		HAL_Delay(50);
 8001e88:	2032      	movs	r0, #50	; 0x32
 8001e8a:	f000 fa67 	bl	800235c <HAL_Delay>
		return 1;
 8001e8e:	2301      	movs	r3, #1
 8001e90:	e024      	b.n	8001edc <action+0x80>
	}
	else if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_6) == 0) //UP
 8001e92:	2140      	movs	r1, #64	; 0x40
 8001e94:	4813      	ldr	r0, [pc, #76]	; (8001ee4 <action+0x88>)
 8001e96:	f000 fd33 	bl	8002900 <HAL_GPIO_ReadPin>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d10d      	bne.n	8001ebc <action+0x60>
	{
		*pos-=1; // Przesu pozycje X w gr
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	1e5a      	subs	r2, r3, #1
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	601a      	str	r2, [r3, #0]
		verifyPosition(num, pos);
 8001eaa:	6839      	ldr	r1, [r7, #0]
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f7ff ffb7 	bl	8001e20 <verifyPosition>
		HAL_Delay(50);
 8001eb2:	2032      	movs	r0, #50	; 0x32
 8001eb4:	f000 fa52 	bl	800235c <HAL_Delay>
		return 1;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	e00f      	b.n	8001edc <action+0x80>
	}
	else if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15) == 0) //MIDDLE
 8001ebc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001ec0:	4809      	ldr	r0, [pc, #36]	; (8001ee8 <action+0x8c>)
 8001ec2:	f000 fd1d 	bl	8002900 <HAL_GPIO_ReadPin>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d106      	bne.n	8001eda <action+0x7e>
	{
		HAL_Delay(50);
 8001ecc:	2032      	movs	r0, #50	; 0x32
 8001ece:	f000 fa45 	bl	800235c <HAL_Delay>
		return *pos+2; // Wybierz opcj pod pozycj X
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	3302      	adds	r3, #2
 8001ed8:	e000      	b.n	8001edc <action+0x80>
	}

	return 0; //NONE
 8001eda:	2300      	movs	r3, #0
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	3708      	adds	r7, #8
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}
 8001ee4:	40020800 	.word	0x40020800
 8001ee8:	40020000 	.word	0x40020000

08001eec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b083      	sub	sp, #12
 8001ef0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	607b      	str	r3, [r7, #4]
 8001ef6:	4b10      	ldr	r3, [pc, #64]	; (8001f38 <HAL_MspInit+0x4c>)
 8001ef8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001efa:	4a0f      	ldr	r2, [pc, #60]	; (8001f38 <HAL_MspInit+0x4c>)
 8001efc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f00:	6453      	str	r3, [r2, #68]	; 0x44
 8001f02:	4b0d      	ldr	r3, [pc, #52]	; (8001f38 <HAL_MspInit+0x4c>)
 8001f04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f0a:	607b      	str	r3, [r7, #4]
 8001f0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f0e:	2300      	movs	r3, #0
 8001f10:	603b      	str	r3, [r7, #0]
 8001f12:	4b09      	ldr	r3, [pc, #36]	; (8001f38 <HAL_MspInit+0x4c>)
 8001f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f16:	4a08      	ldr	r2, [pc, #32]	; (8001f38 <HAL_MspInit+0x4c>)
 8001f18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f1c:	6413      	str	r3, [r2, #64]	; 0x40
 8001f1e:	4b06      	ldr	r3, [pc, #24]	; (8001f38 <HAL_MspInit+0x4c>)
 8001f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f26:	603b      	str	r3, [r7, #0]
 8001f28:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f2a:	bf00      	nop
 8001f2c:	370c      	adds	r7, #12
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	40023800 	.word	0x40023800

08001f3c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b086      	sub	sp, #24
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f44:	f107 0308 	add.w	r3, r7, #8
 8001f48:	2200      	movs	r2, #0
 8001f4a:	601a      	str	r2, [r3, #0]
 8001f4c:	605a      	str	r2, [r3, #4]
 8001f4e:	609a      	str	r2, [r3, #8]
 8001f50:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a0c      	ldr	r2, [pc, #48]	; (8001f88 <HAL_RTC_MspInit+0x4c>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d111      	bne.n	8001f80 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001f5c:	2302      	movs	r3, #2
 8001f5e:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001f60:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f64:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f66:	f107 0308 	add.w	r3, r7, #8
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f001 f992 	bl	8003294 <HAL_RCCEx_PeriphCLKConfig>
 8001f70:	4603      	mov	r3, r0
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d001      	beq.n	8001f7a <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8001f76:	f7ff fec9 	bl	8001d0c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001f7a:	4b04      	ldr	r3, [pc, #16]	; (8001f8c <HAL_RTC_MspInit+0x50>)
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001f80:	bf00      	nop
 8001f82:	3718      	adds	r7, #24
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	40002800 	.word	0x40002800
 8001f8c:	42470e3c 	.word	0x42470e3c

08001f90 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b08a      	sub	sp, #40	; 0x28
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f98:	f107 0314 	add.w	r3, r7, #20
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	601a      	str	r2, [r3, #0]
 8001fa0:	605a      	str	r2, [r3, #4]
 8001fa2:	609a      	str	r2, [r3, #8]
 8001fa4:	60da      	str	r2, [r3, #12]
 8001fa6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a19      	ldr	r2, [pc, #100]	; (8002014 <HAL_UART_MspInit+0x84>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d12c      	bne.n	800200c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	613b      	str	r3, [r7, #16]
 8001fb6:	4b18      	ldr	r3, [pc, #96]	; (8002018 <HAL_UART_MspInit+0x88>)
 8001fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fba:	4a17      	ldr	r2, [pc, #92]	; (8002018 <HAL_UART_MspInit+0x88>)
 8001fbc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001fc0:	6413      	str	r3, [r2, #64]	; 0x40
 8001fc2:	4b15      	ldr	r3, [pc, #84]	; (8002018 <HAL_UART_MspInit+0x88>)
 8001fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fc6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001fca:	613b      	str	r3, [r7, #16]
 8001fcc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fce:	2300      	movs	r3, #0
 8001fd0:	60fb      	str	r3, [r7, #12]
 8001fd2:	4b11      	ldr	r3, [pc, #68]	; (8002018 <HAL_UART_MspInit+0x88>)
 8001fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd6:	4a10      	ldr	r2, [pc, #64]	; (8002018 <HAL_UART_MspInit+0x88>)
 8001fd8:	f043 0302 	orr.w	r3, r3, #2
 8001fdc:	6313      	str	r3, [r2, #48]	; 0x30
 8001fde:	4b0e      	ldr	r3, [pc, #56]	; (8002018 <HAL_UART_MspInit+0x88>)
 8001fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe2:	f003 0302 	and.w	r3, r3, #2
 8001fe6:	60fb      	str	r3, [r7, #12]
 8001fe8:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001fea:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001fee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ff0:	2302      	movs	r3, #2
 8001ff2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ff8:	2303      	movs	r3, #3
 8001ffa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001ffc:	2307      	movs	r3, #7
 8001ffe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002000:	f107 0314 	add.w	r3, r7, #20
 8002004:	4619      	mov	r1, r3
 8002006:	4805      	ldr	r0, [pc, #20]	; (800201c <HAL_UART_MspInit+0x8c>)
 8002008:	f000 fade 	bl	80025c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800200c:	bf00      	nop
 800200e:	3728      	adds	r7, #40	; 0x28
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}
 8002014:	40004800 	.word	0x40004800
 8002018:	40023800 	.word	0x40023800
 800201c:	40020400 	.word	0x40020400

08002020 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002020:	b480      	push	{r7}
 8002022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002024:	e7fe      	b.n	8002024 <NMI_Handler+0x4>

08002026 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002026:	b480      	push	{r7}
 8002028:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800202a:	e7fe      	b.n	800202a <HardFault_Handler+0x4>

0800202c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800202c:	b480      	push	{r7}
 800202e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002030:	e7fe      	b.n	8002030 <MemManage_Handler+0x4>

08002032 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002032:	b480      	push	{r7}
 8002034:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002036:	e7fe      	b.n	8002036 <BusFault_Handler+0x4>

08002038 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002038:	b480      	push	{r7}
 800203a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800203c:	e7fe      	b.n	800203c <UsageFault_Handler+0x4>

0800203e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800203e:	b480      	push	{r7}
 8002040:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002042:	bf00      	nop
 8002044:	46bd      	mov	sp, r7
 8002046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204a:	4770      	bx	lr

0800204c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800204c:	b480      	push	{r7}
 800204e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002050:	bf00      	nop
 8002052:	46bd      	mov	sp, r7
 8002054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002058:	4770      	bx	lr

0800205a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800205a:	b480      	push	{r7}
 800205c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800205e:	bf00      	nop
 8002060:	46bd      	mov	sp, r7
 8002062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002066:	4770      	bx	lr

08002068 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800206c:	f000 f956 	bl	800231c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002070:	bf00      	nop
 8002072:	bd80      	pop	{r7, pc}

08002074 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002074:	b480      	push	{r7}
 8002076:	af00      	add	r7, sp, #0
  return 1;
 8002078:	2301      	movs	r3, #1
}
 800207a:	4618      	mov	r0, r3
 800207c:	46bd      	mov	sp, r7
 800207e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002082:	4770      	bx	lr

08002084 <_kill>:

int _kill(int pid, int sig)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b082      	sub	sp, #8
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
 800208c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800208e:	f002 f8a3 	bl	80041d8 <__errno>
 8002092:	4603      	mov	r3, r0
 8002094:	2216      	movs	r2, #22
 8002096:	601a      	str	r2, [r3, #0]
  return -1;
 8002098:	f04f 33ff 	mov.w	r3, #4294967295
}
 800209c:	4618      	mov	r0, r3
 800209e:	3708      	adds	r7, #8
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}

080020a4 <_exit>:

void _exit (int status)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b082      	sub	sp, #8
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80020ac:	f04f 31ff 	mov.w	r1, #4294967295
 80020b0:	6878      	ldr	r0, [r7, #4]
 80020b2:	f7ff ffe7 	bl	8002084 <_kill>
  while (1) {}    /* Make sure we hang here */
 80020b6:	e7fe      	b.n	80020b6 <_exit+0x12>

080020b8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b086      	sub	sp, #24
 80020bc:	af00      	add	r7, sp, #0
 80020be:	60f8      	str	r0, [r7, #12]
 80020c0:	60b9      	str	r1, [r7, #8]
 80020c2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020c4:	2300      	movs	r3, #0
 80020c6:	617b      	str	r3, [r7, #20]
 80020c8:	e00a      	b.n	80020e0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80020ca:	f3af 8000 	nop.w
 80020ce:	4601      	mov	r1, r0
 80020d0:	68bb      	ldr	r3, [r7, #8]
 80020d2:	1c5a      	adds	r2, r3, #1
 80020d4:	60ba      	str	r2, [r7, #8]
 80020d6:	b2ca      	uxtb	r2, r1
 80020d8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020da:	697b      	ldr	r3, [r7, #20]
 80020dc:	3301      	adds	r3, #1
 80020de:	617b      	str	r3, [r7, #20]
 80020e0:	697a      	ldr	r2, [r7, #20]
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	429a      	cmp	r2, r3
 80020e6:	dbf0      	blt.n	80020ca <_read+0x12>
  }

  return len;
 80020e8:	687b      	ldr	r3, [r7, #4]
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	3718      	adds	r7, #24
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}

080020f2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80020f2:	b580      	push	{r7, lr}
 80020f4:	b086      	sub	sp, #24
 80020f6:	af00      	add	r7, sp, #0
 80020f8:	60f8      	str	r0, [r7, #12]
 80020fa:	60b9      	str	r1, [r7, #8]
 80020fc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020fe:	2300      	movs	r3, #0
 8002100:	617b      	str	r3, [r7, #20]
 8002102:	e009      	b.n	8002118 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002104:	68bb      	ldr	r3, [r7, #8]
 8002106:	1c5a      	adds	r2, r3, #1
 8002108:	60ba      	str	r2, [r7, #8]
 800210a:	781b      	ldrb	r3, [r3, #0]
 800210c:	4618      	mov	r0, r3
 800210e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002112:	697b      	ldr	r3, [r7, #20]
 8002114:	3301      	adds	r3, #1
 8002116:	617b      	str	r3, [r7, #20]
 8002118:	697a      	ldr	r2, [r7, #20]
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	429a      	cmp	r2, r3
 800211e:	dbf1      	blt.n	8002104 <_write+0x12>
  }
  return len;
 8002120:	687b      	ldr	r3, [r7, #4]
}
 8002122:	4618      	mov	r0, r3
 8002124:	3718      	adds	r7, #24
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}

0800212a <_close>:

int _close(int file)
{
 800212a:	b480      	push	{r7}
 800212c:	b083      	sub	sp, #12
 800212e:	af00      	add	r7, sp, #0
 8002130:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002132:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002136:	4618      	mov	r0, r3
 8002138:	370c      	adds	r7, #12
 800213a:	46bd      	mov	sp, r7
 800213c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002140:	4770      	bx	lr

08002142 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002142:	b480      	push	{r7}
 8002144:	b083      	sub	sp, #12
 8002146:	af00      	add	r7, sp, #0
 8002148:	6078      	str	r0, [r7, #4]
 800214a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002152:	605a      	str	r2, [r3, #4]
  return 0;
 8002154:	2300      	movs	r3, #0
}
 8002156:	4618      	mov	r0, r3
 8002158:	370c      	adds	r7, #12
 800215a:	46bd      	mov	sp, r7
 800215c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002160:	4770      	bx	lr

08002162 <_isatty>:

int _isatty(int file)
{
 8002162:	b480      	push	{r7}
 8002164:	b083      	sub	sp, #12
 8002166:	af00      	add	r7, sp, #0
 8002168:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800216a:	2301      	movs	r3, #1
}
 800216c:	4618      	mov	r0, r3
 800216e:	370c      	adds	r7, #12
 8002170:	46bd      	mov	sp, r7
 8002172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002176:	4770      	bx	lr

08002178 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002178:	b480      	push	{r7}
 800217a:	b085      	sub	sp, #20
 800217c:	af00      	add	r7, sp, #0
 800217e:	60f8      	str	r0, [r7, #12]
 8002180:	60b9      	str	r1, [r7, #8]
 8002182:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002184:	2300      	movs	r3, #0
}
 8002186:	4618      	mov	r0, r3
 8002188:	3714      	adds	r7, #20
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr
	...

08002194 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b086      	sub	sp, #24
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800219c:	4a14      	ldr	r2, [pc, #80]	; (80021f0 <_sbrk+0x5c>)
 800219e:	4b15      	ldr	r3, [pc, #84]	; (80021f4 <_sbrk+0x60>)
 80021a0:	1ad3      	subs	r3, r2, r3
 80021a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021a4:	697b      	ldr	r3, [r7, #20]
 80021a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021a8:	4b13      	ldr	r3, [pc, #76]	; (80021f8 <_sbrk+0x64>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d102      	bne.n	80021b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021b0:	4b11      	ldr	r3, [pc, #68]	; (80021f8 <_sbrk+0x64>)
 80021b2:	4a12      	ldr	r2, [pc, #72]	; (80021fc <_sbrk+0x68>)
 80021b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021b6:	4b10      	ldr	r3, [pc, #64]	; (80021f8 <_sbrk+0x64>)
 80021b8:	681a      	ldr	r2, [r3, #0]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	4413      	add	r3, r2
 80021be:	693a      	ldr	r2, [r7, #16]
 80021c0:	429a      	cmp	r2, r3
 80021c2:	d207      	bcs.n	80021d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021c4:	f002 f808 	bl	80041d8 <__errno>
 80021c8:	4603      	mov	r3, r0
 80021ca:	220c      	movs	r2, #12
 80021cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021ce:	f04f 33ff 	mov.w	r3, #4294967295
 80021d2:	e009      	b.n	80021e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021d4:	4b08      	ldr	r3, [pc, #32]	; (80021f8 <_sbrk+0x64>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021da:	4b07      	ldr	r3, [pc, #28]	; (80021f8 <_sbrk+0x64>)
 80021dc:	681a      	ldr	r2, [r3, #0]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	4413      	add	r3, r2
 80021e2:	4a05      	ldr	r2, [pc, #20]	; (80021f8 <_sbrk+0x64>)
 80021e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021e6:	68fb      	ldr	r3, [r7, #12]
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	3718      	adds	r7, #24
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}
 80021f0:	20020000 	.word	0x20020000
 80021f4:	00000400 	.word	0x00000400
 80021f8:	200002a8 	.word	0x200002a8
 80021fc:	200002c0 	.word	0x200002c0

08002200 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002200:	b480      	push	{r7}
 8002202:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002204:	4b06      	ldr	r3, [pc, #24]	; (8002220 <SystemInit+0x20>)
 8002206:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800220a:	4a05      	ldr	r2, [pc, #20]	; (8002220 <SystemInit+0x20>)
 800220c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002210:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002214:	bf00      	nop
 8002216:	46bd      	mov	sp, r7
 8002218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221c:	4770      	bx	lr
 800221e:	bf00      	nop
 8002220:	e000ed00 	.word	0xe000ed00

08002224 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002224:	f8df d034 	ldr.w	sp, [pc, #52]	; 800225c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002228:	480d      	ldr	r0, [pc, #52]	; (8002260 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800222a:	490e      	ldr	r1, [pc, #56]	; (8002264 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800222c:	4a0e      	ldr	r2, [pc, #56]	; (8002268 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800222e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002230:	e002      	b.n	8002238 <LoopCopyDataInit>

08002232 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002232:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002234:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002236:	3304      	adds	r3, #4

08002238 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002238:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800223a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800223c:	d3f9      	bcc.n	8002232 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800223e:	4a0b      	ldr	r2, [pc, #44]	; (800226c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002240:	4c0b      	ldr	r4, [pc, #44]	; (8002270 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002242:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002244:	e001      	b.n	800224a <LoopFillZerobss>

08002246 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002246:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002248:	3204      	adds	r2, #4

0800224a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800224a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800224c:	d3fb      	bcc.n	8002246 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800224e:	f7ff ffd7 	bl	8002200 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002252:	f001 ffc7 	bl	80041e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002256:	f7ff fa59 	bl	800170c <main>
  bx  lr    
 800225a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800225c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002260:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002264:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002268:	08007514 	.word	0x08007514
  ldr r2, =_sbss
 800226c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002270:	200002c0 	.word	0x200002c0

08002274 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002274:	e7fe      	b.n	8002274 <ADC_IRQHandler>
	...

08002278 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800227c:	4b0e      	ldr	r3, [pc, #56]	; (80022b8 <HAL_Init+0x40>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a0d      	ldr	r2, [pc, #52]	; (80022b8 <HAL_Init+0x40>)
 8002282:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002286:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002288:	4b0b      	ldr	r3, [pc, #44]	; (80022b8 <HAL_Init+0x40>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a0a      	ldr	r2, [pc, #40]	; (80022b8 <HAL_Init+0x40>)
 800228e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002292:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002294:	4b08      	ldr	r3, [pc, #32]	; (80022b8 <HAL_Init+0x40>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a07      	ldr	r2, [pc, #28]	; (80022b8 <HAL_Init+0x40>)
 800229a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800229e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022a0:	2003      	movs	r0, #3
 80022a2:	f000 f94f 	bl	8002544 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022a6:	200f      	movs	r0, #15
 80022a8:	f000 f808 	bl	80022bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022ac:	f7ff fe1e 	bl	8001eec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022b0:	2300      	movs	r3, #0
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	40023c00 	.word	0x40023c00

080022bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b082      	sub	sp, #8
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022c4:	4b12      	ldr	r3, [pc, #72]	; (8002310 <HAL_InitTick+0x54>)
 80022c6:	681a      	ldr	r2, [r3, #0]
 80022c8:	4b12      	ldr	r3, [pc, #72]	; (8002314 <HAL_InitTick+0x58>)
 80022ca:	781b      	ldrb	r3, [r3, #0]
 80022cc:	4619      	mov	r1, r3
 80022ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80022d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80022da:	4618      	mov	r0, r3
 80022dc:	f000 f967 	bl	80025ae <HAL_SYSTICK_Config>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d001      	beq.n	80022ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e00e      	b.n	8002308 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2b0f      	cmp	r3, #15
 80022ee:	d80a      	bhi.n	8002306 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022f0:	2200      	movs	r2, #0
 80022f2:	6879      	ldr	r1, [r7, #4]
 80022f4:	f04f 30ff 	mov.w	r0, #4294967295
 80022f8:	f000 f92f 	bl	800255a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022fc:	4a06      	ldr	r2, [pc, #24]	; (8002318 <HAL_InitTick+0x5c>)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002302:	2300      	movs	r3, #0
 8002304:	e000      	b.n	8002308 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002306:	2301      	movs	r3, #1
}
 8002308:	4618      	mov	r0, r3
 800230a:	3708      	adds	r7, #8
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}
 8002310:	20000004 	.word	0x20000004
 8002314:	2000000c 	.word	0x2000000c
 8002318:	20000008 	.word	0x20000008

0800231c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800231c:	b480      	push	{r7}
 800231e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002320:	4b06      	ldr	r3, [pc, #24]	; (800233c <HAL_IncTick+0x20>)
 8002322:	781b      	ldrb	r3, [r3, #0]
 8002324:	461a      	mov	r2, r3
 8002326:	4b06      	ldr	r3, [pc, #24]	; (8002340 <HAL_IncTick+0x24>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4413      	add	r3, r2
 800232c:	4a04      	ldr	r2, [pc, #16]	; (8002340 <HAL_IncTick+0x24>)
 800232e:	6013      	str	r3, [r2, #0]
}
 8002330:	bf00      	nop
 8002332:	46bd      	mov	sp, r7
 8002334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002338:	4770      	bx	lr
 800233a:	bf00      	nop
 800233c:	2000000c 	.word	0x2000000c
 8002340:	200002ac 	.word	0x200002ac

08002344 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002344:	b480      	push	{r7}
 8002346:	af00      	add	r7, sp, #0
  return uwTick;
 8002348:	4b03      	ldr	r3, [pc, #12]	; (8002358 <HAL_GetTick+0x14>)
 800234a:	681b      	ldr	r3, [r3, #0]
}
 800234c:	4618      	mov	r0, r3
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr
 8002356:	bf00      	nop
 8002358:	200002ac 	.word	0x200002ac

0800235c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b084      	sub	sp, #16
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002364:	f7ff ffee 	bl	8002344 <HAL_GetTick>
 8002368:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002374:	d005      	beq.n	8002382 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002376:	4b0a      	ldr	r3, [pc, #40]	; (80023a0 <HAL_Delay+0x44>)
 8002378:	781b      	ldrb	r3, [r3, #0]
 800237a:	461a      	mov	r2, r3
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	4413      	add	r3, r2
 8002380:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002382:	bf00      	nop
 8002384:	f7ff ffde 	bl	8002344 <HAL_GetTick>
 8002388:	4602      	mov	r2, r0
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	1ad3      	subs	r3, r2, r3
 800238e:	68fa      	ldr	r2, [r7, #12]
 8002390:	429a      	cmp	r2, r3
 8002392:	d8f7      	bhi.n	8002384 <HAL_Delay+0x28>
  {
  }
}
 8002394:	bf00      	nop
 8002396:	bf00      	nop
 8002398:	3710      	adds	r7, #16
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	2000000c 	.word	0x2000000c

080023a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b085      	sub	sp, #20
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	f003 0307 	and.w	r3, r3, #7
 80023b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023b4:	4b0c      	ldr	r3, [pc, #48]	; (80023e8 <__NVIC_SetPriorityGrouping+0x44>)
 80023b6:	68db      	ldr	r3, [r3, #12]
 80023b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023ba:	68ba      	ldr	r2, [r7, #8]
 80023bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80023c0:	4013      	ands	r3, r2
 80023c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023c8:	68bb      	ldr	r3, [r7, #8]
 80023ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80023d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80023d6:	4a04      	ldr	r2, [pc, #16]	; (80023e8 <__NVIC_SetPriorityGrouping+0x44>)
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	60d3      	str	r3, [r2, #12]
}
 80023dc:	bf00      	nop
 80023de:	3714      	adds	r7, #20
 80023e0:	46bd      	mov	sp, r7
 80023e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e6:	4770      	bx	lr
 80023e8:	e000ed00 	.word	0xe000ed00

080023ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80023ec:	b480      	push	{r7}
 80023ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023f0:	4b04      	ldr	r3, [pc, #16]	; (8002404 <__NVIC_GetPriorityGrouping+0x18>)
 80023f2:	68db      	ldr	r3, [r3, #12]
 80023f4:	0a1b      	lsrs	r3, r3, #8
 80023f6:	f003 0307 	and.w	r3, r3, #7
}
 80023fa:	4618      	mov	r0, r3
 80023fc:	46bd      	mov	sp, r7
 80023fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002402:	4770      	bx	lr
 8002404:	e000ed00 	.word	0xe000ed00

08002408 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002408:	b480      	push	{r7}
 800240a:	b083      	sub	sp, #12
 800240c:	af00      	add	r7, sp, #0
 800240e:	4603      	mov	r3, r0
 8002410:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002412:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002416:	2b00      	cmp	r3, #0
 8002418:	db0b      	blt.n	8002432 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800241a:	79fb      	ldrb	r3, [r7, #7]
 800241c:	f003 021f 	and.w	r2, r3, #31
 8002420:	4907      	ldr	r1, [pc, #28]	; (8002440 <__NVIC_EnableIRQ+0x38>)
 8002422:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002426:	095b      	lsrs	r3, r3, #5
 8002428:	2001      	movs	r0, #1
 800242a:	fa00 f202 	lsl.w	r2, r0, r2
 800242e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002432:	bf00      	nop
 8002434:	370c      	adds	r7, #12
 8002436:	46bd      	mov	sp, r7
 8002438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243c:	4770      	bx	lr
 800243e:	bf00      	nop
 8002440:	e000e100 	.word	0xe000e100

08002444 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002444:	b480      	push	{r7}
 8002446:	b083      	sub	sp, #12
 8002448:	af00      	add	r7, sp, #0
 800244a:	4603      	mov	r3, r0
 800244c:	6039      	str	r1, [r7, #0]
 800244e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002450:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002454:	2b00      	cmp	r3, #0
 8002456:	db0a      	blt.n	800246e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	b2da      	uxtb	r2, r3
 800245c:	490c      	ldr	r1, [pc, #48]	; (8002490 <__NVIC_SetPriority+0x4c>)
 800245e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002462:	0112      	lsls	r2, r2, #4
 8002464:	b2d2      	uxtb	r2, r2
 8002466:	440b      	add	r3, r1
 8002468:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800246c:	e00a      	b.n	8002484 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	b2da      	uxtb	r2, r3
 8002472:	4908      	ldr	r1, [pc, #32]	; (8002494 <__NVIC_SetPriority+0x50>)
 8002474:	79fb      	ldrb	r3, [r7, #7]
 8002476:	f003 030f 	and.w	r3, r3, #15
 800247a:	3b04      	subs	r3, #4
 800247c:	0112      	lsls	r2, r2, #4
 800247e:	b2d2      	uxtb	r2, r2
 8002480:	440b      	add	r3, r1
 8002482:	761a      	strb	r2, [r3, #24]
}
 8002484:	bf00      	nop
 8002486:	370c      	adds	r7, #12
 8002488:	46bd      	mov	sp, r7
 800248a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248e:	4770      	bx	lr
 8002490:	e000e100 	.word	0xe000e100
 8002494:	e000ed00 	.word	0xe000ed00

08002498 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002498:	b480      	push	{r7}
 800249a:	b089      	sub	sp, #36	; 0x24
 800249c:	af00      	add	r7, sp, #0
 800249e:	60f8      	str	r0, [r7, #12]
 80024a0:	60b9      	str	r1, [r7, #8]
 80024a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	f003 0307 	and.w	r3, r3, #7
 80024aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024ac:	69fb      	ldr	r3, [r7, #28]
 80024ae:	f1c3 0307 	rsb	r3, r3, #7
 80024b2:	2b04      	cmp	r3, #4
 80024b4:	bf28      	it	cs
 80024b6:	2304      	movcs	r3, #4
 80024b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024ba:	69fb      	ldr	r3, [r7, #28]
 80024bc:	3304      	adds	r3, #4
 80024be:	2b06      	cmp	r3, #6
 80024c0:	d902      	bls.n	80024c8 <NVIC_EncodePriority+0x30>
 80024c2:	69fb      	ldr	r3, [r7, #28]
 80024c4:	3b03      	subs	r3, #3
 80024c6:	e000      	b.n	80024ca <NVIC_EncodePriority+0x32>
 80024c8:	2300      	movs	r3, #0
 80024ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024cc:	f04f 32ff 	mov.w	r2, #4294967295
 80024d0:	69bb      	ldr	r3, [r7, #24]
 80024d2:	fa02 f303 	lsl.w	r3, r2, r3
 80024d6:	43da      	mvns	r2, r3
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	401a      	ands	r2, r3
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024e0:	f04f 31ff 	mov.w	r1, #4294967295
 80024e4:	697b      	ldr	r3, [r7, #20]
 80024e6:	fa01 f303 	lsl.w	r3, r1, r3
 80024ea:	43d9      	mvns	r1, r3
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024f0:	4313      	orrs	r3, r2
         );
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	3724      	adds	r7, #36	; 0x24
 80024f6:	46bd      	mov	sp, r7
 80024f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fc:	4770      	bx	lr
	...

08002500 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b082      	sub	sp, #8
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	3b01      	subs	r3, #1
 800250c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002510:	d301      	bcc.n	8002516 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002512:	2301      	movs	r3, #1
 8002514:	e00f      	b.n	8002536 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002516:	4a0a      	ldr	r2, [pc, #40]	; (8002540 <SysTick_Config+0x40>)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	3b01      	subs	r3, #1
 800251c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800251e:	210f      	movs	r1, #15
 8002520:	f04f 30ff 	mov.w	r0, #4294967295
 8002524:	f7ff ff8e 	bl	8002444 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002528:	4b05      	ldr	r3, [pc, #20]	; (8002540 <SysTick_Config+0x40>)
 800252a:	2200      	movs	r2, #0
 800252c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800252e:	4b04      	ldr	r3, [pc, #16]	; (8002540 <SysTick_Config+0x40>)
 8002530:	2207      	movs	r2, #7
 8002532:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002534:	2300      	movs	r3, #0
}
 8002536:	4618      	mov	r0, r3
 8002538:	3708      	adds	r7, #8
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	e000e010 	.word	0xe000e010

08002544 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b082      	sub	sp, #8
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800254c:	6878      	ldr	r0, [r7, #4]
 800254e:	f7ff ff29 	bl	80023a4 <__NVIC_SetPriorityGrouping>
}
 8002552:	bf00      	nop
 8002554:	3708      	adds	r7, #8
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}

0800255a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800255a:	b580      	push	{r7, lr}
 800255c:	b086      	sub	sp, #24
 800255e:	af00      	add	r7, sp, #0
 8002560:	4603      	mov	r3, r0
 8002562:	60b9      	str	r1, [r7, #8]
 8002564:	607a      	str	r2, [r7, #4]
 8002566:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002568:	2300      	movs	r3, #0
 800256a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800256c:	f7ff ff3e 	bl	80023ec <__NVIC_GetPriorityGrouping>
 8002570:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002572:	687a      	ldr	r2, [r7, #4]
 8002574:	68b9      	ldr	r1, [r7, #8]
 8002576:	6978      	ldr	r0, [r7, #20]
 8002578:	f7ff ff8e 	bl	8002498 <NVIC_EncodePriority>
 800257c:	4602      	mov	r2, r0
 800257e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002582:	4611      	mov	r1, r2
 8002584:	4618      	mov	r0, r3
 8002586:	f7ff ff5d 	bl	8002444 <__NVIC_SetPriority>
}
 800258a:	bf00      	nop
 800258c:	3718      	adds	r7, #24
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}

08002592 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002592:	b580      	push	{r7, lr}
 8002594:	b082      	sub	sp, #8
 8002596:	af00      	add	r7, sp, #0
 8002598:	4603      	mov	r3, r0
 800259a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800259c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025a0:	4618      	mov	r0, r3
 80025a2:	f7ff ff31 	bl	8002408 <__NVIC_EnableIRQ>
}
 80025a6:	bf00      	nop
 80025a8:	3708      	adds	r7, #8
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}

080025ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025ae:	b580      	push	{r7, lr}
 80025b0:	b082      	sub	sp, #8
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025b6:	6878      	ldr	r0, [r7, #4]
 80025b8:	f7ff ffa2 	bl	8002500 <SysTick_Config>
 80025bc:	4603      	mov	r3, r0
}
 80025be:	4618      	mov	r0, r3
 80025c0:	3708      	adds	r7, #8
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
	...

080025c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b089      	sub	sp, #36	; 0x24
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
 80025d0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80025d2:	2300      	movs	r3, #0
 80025d4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80025d6:	2300      	movs	r3, #0
 80025d8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80025da:	2300      	movs	r3, #0
 80025dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80025de:	2300      	movs	r3, #0
 80025e0:	61fb      	str	r3, [r7, #28]
 80025e2:	e16b      	b.n	80028bc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80025e4:	2201      	movs	r2, #1
 80025e6:	69fb      	ldr	r3, [r7, #28]
 80025e8:	fa02 f303 	lsl.w	r3, r2, r3
 80025ec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	697a      	ldr	r2, [r7, #20]
 80025f4:	4013      	ands	r3, r2
 80025f6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80025f8:	693a      	ldr	r2, [r7, #16]
 80025fa:	697b      	ldr	r3, [r7, #20]
 80025fc:	429a      	cmp	r2, r3
 80025fe:	f040 815a 	bne.w	80028b6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	f003 0303 	and.w	r3, r3, #3
 800260a:	2b01      	cmp	r3, #1
 800260c:	d005      	beq.n	800261a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002616:	2b02      	cmp	r3, #2
 8002618:	d130      	bne.n	800267c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002620:	69fb      	ldr	r3, [r7, #28]
 8002622:	005b      	lsls	r3, r3, #1
 8002624:	2203      	movs	r2, #3
 8002626:	fa02 f303 	lsl.w	r3, r2, r3
 800262a:	43db      	mvns	r3, r3
 800262c:	69ba      	ldr	r2, [r7, #24]
 800262e:	4013      	ands	r3, r2
 8002630:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	68da      	ldr	r2, [r3, #12]
 8002636:	69fb      	ldr	r3, [r7, #28]
 8002638:	005b      	lsls	r3, r3, #1
 800263a:	fa02 f303 	lsl.w	r3, r2, r3
 800263e:	69ba      	ldr	r2, [r7, #24]
 8002640:	4313      	orrs	r3, r2
 8002642:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	69ba      	ldr	r2, [r7, #24]
 8002648:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002650:	2201      	movs	r2, #1
 8002652:	69fb      	ldr	r3, [r7, #28]
 8002654:	fa02 f303 	lsl.w	r3, r2, r3
 8002658:	43db      	mvns	r3, r3
 800265a:	69ba      	ldr	r2, [r7, #24]
 800265c:	4013      	ands	r3, r2
 800265e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	091b      	lsrs	r3, r3, #4
 8002666:	f003 0201 	and.w	r2, r3, #1
 800266a:	69fb      	ldr	r3, [r7, #28]
 800266c:	fa02 f303 	lsl.w	r3, r2, r3
 8002670:	69ba      	ldr	r2, [r7, #24]
 8002672:	4313      	orrs	r3, r2
 8002674:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	69ba      	ldr	r2, [r7, #24]
 800267a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	f003 0303 	and.w	r3, r3, #3
 8002684:	2b03      	cmp	r3, #3
 8002686:	d017      	beq.n	80026b8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	68db      	ldr	r3, [r3, #12]
 800268c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800268e:	69fb      	ldr	r3, [r7, #28]
 8002690:	005b      	lsls	r3, r3, #1
 8002692:	2203      	movs	r2, #3
 8002694:	fa02 f303 	lsl.w	r3, r2, r3
 8002698:	43db      	mvns	r3, r3
 800269a:	69ba      	ldr	r2, [r7, #24]
 800269c:	4013      	ands	r3, r2
 800269e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	689a      	ldr	r2, [r3, #8]
 80026a4:	69fb      	ldr	r3, [r7, #28]
 80026a6:	005b      	lsls	r3, r3, #1
 80026a8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ac:	69ba      	ldr	r2, [r7, #24]
 80026ae:	4313      	orrs	r3, r2
 80026b0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	69ba      	ldr	r2, [r7, #24]
 80026b6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	f003 0303 	and.w	r3, r3, #3
 80026c0:	2b02      	cmp	r3, #2
 80026c2:	d123      	bne.n	800270c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80026c4:	69fb      	ldr	r3, [r7, #28]
 80026c6:	08da      	lsrs	r2, r3, #3
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	3208      	adds	r2, #8
 80026cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80026d2:	69fb      	ldr	r3, [r7, #28]
 80026d4:	f003 0307 	and.w	r3, r3, #7
 80026d8:	009b      	lsls	r3, r3, #2
 80026da:	220f      	movs	r2, #15
 80026dc:	fa02 f303 	lsl.w	r3, r2, r3
 80026e0:	43db      	mvns	r3, r3
 80026e2:	69ba      	ldr	r2, [r7, #24]
 80026e4:	4013      	ands	r3, r2
 80026e6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	691a      	ldr	r2, [r3, #16]
 80026ec:	69fb      	ldr	r3, [r7, #28]
 80026ee:	f003 0307 	and.w	r3, r3, #7
 80026f2:	009b      	lsls	r3, r3, #2
 80026f4:	fa02 f303 	lsl.w	r3, r2, r3
 80026f8:	69ba      	ldr	r2, [r7, #24]
 80026fa:	4313      	orrs	r3, r2
 80026fc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80026fe:	69fb      	ldr	r3, [r7, #28]
 8002700:	08da      	lsrs	r2, r3, #3
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	3208      	adds	r2, #8
 8002706:	69b9      	ldr	r1, [r7, #24]
 8002708:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002712:	69fb      	ldr	r3, [r7, #28]
 8002714:	005b      	lsls	r3, r3, #1
 8002716:	2203      	movs	r2, #3
 8002718:	fa02 f303 	lsl.w	r3, r2, r3
 800271c:	43db      	mvns	r3, r3
 800271e:	69ba      	ldr	r2, [r7, #24]
 8002720:	4013      	ands	r3, r2
 8002722:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	f003 0203 	and.w	r2, r3, #3
 800272c:	69fb      	ldr	r3, [r7, #28]
 800272e:	005b      	lsls	r3, r3, #1
 8002730:	fa02 f303 	lsl.w	r3, r2, r3
 8002734:	69ba      	ldr	r2, [r7, #24]
 8002736:	4313      	orrs	r3, r2
 8002738:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	69ba      	ldr	r2, [r7, #24]
 800273e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002748:	2b00      	cmp	r3, #0
 800274a:	f000 80b4 	beq.w	80028b6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800274e:	2300      	movs	r3, #0
 8002750:	60fb      	str	r3, [r7, #12]
 8002752:	4b60      	ldr	r3, [pc, #384]	; (80028d4 <HAL_GPIO_Init+0x30c>)
 8002754:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002756:	4a5f      	ldr	r2, [pc, #380]	; (80028d4 <HAL_GPIO_Init+0x30c>)
 8002758:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800275c:	6453      	str	r3, [r2, #68]	; 0x44
 800275e:	4b5d      	ldr	r3, [pc, #372]	; (80028d4 <HAL_GPIO_Init+0x30c>)
 8002760:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002762:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002766:	60fb      	str	r3, [r7, #12]
 8002768:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800276a:	4a5b      	ldr	r2, [pc, #364]	; (80028d8 <HAL_GPIO_Init+0x310>)
 800276c:	69fb      	ldr	r3, [r7, #28]
 800276e:	089b      	lsrs	r3, r3, #2
 8002770:	3302      	adds	r3, #2
 8002772:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002776:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002778:	69fb      	ldr	r3, [r7, #28]
 800277a:	f003 0303 	and.w	r3, r3, #3
 800277e:	009b      	lsls	r3, r3, #2
 8002780:	220f      	movs	r2, #15
 8002782:	fa02 f303 	lsl.w	r3, r2, r3
 8002786:	43db      	mvns	r3, r3
 8002788:	69ba      	ldr	r2, [r7, #24]
 800278a:	4013      	ands	r3, r2
 800278c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	4a52      	ldr	r2, [pc, #328]	; (80028dc <HAL_GPIO_Init+0x314>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d02b      	beq.n	80027ee <HAL_GPIO_Init+0x226>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	4a51      	ldr	r2, [pc, #324]	; (80028e0 <HAL_GPIO_Init+0x318>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d025      	beq.n	80027ea <HAL_GPIO_Init+0x222>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	4a50      	ldr	r2, [pc, #320]	; (80028e4 <HAL_GPIO_Init+0x31c>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d01f      	beq.n	80027e6 <HAL_GPIO_Init+0x21e>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	4a4f      	ldr	r2, [pc, #316]	; (80028e8 <HAL_GPIO_Init+0x320>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d019      	beq.n	80027e2 <HAL_GPIO_Init+0x21a>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	4a4e      	ldr	r2, [pc, #312]	; (80028ec <HAL_GPIO_Init+0x324>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d013      	beq.n	80027de <HAL_GPIO_Init+0x216>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	4a4d      	ldr	r2, [pc, #308]	; (80028f0 <HAL_GPIO_Init+0x328>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d00d      	beq.n	80027da <HAL_GPIO_Init+0x212>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	4a4c      	ldr	r2, [pc, #304]	; (80028f4 <HAL_GPIO_Init+0x32c>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d007      	beq.n	80027d6 <HAL_GPIO_Init+0x20e>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	4a4b      	ldr	r2, [pc, #300]	; (80028f8 <HAL_GPIO_Init+0x330>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d101      	bne.n	80027d2 <HAL_GPIO_Init+0x20a>
 80027ce:	2307      	movs	r3, #7
 80027d0:	e00e      	b.n	80027f0 <HAL_GPIO_Init+0x228>
 80027d2:	2308      	movs	r3, #8
 80027d4:	e00c      	b.n	80027f0 <HAL_GPIO_Init+0x228>
 80027d6:	2306      	movs	r3, #6
 80027d8:	e00a      	b.n	80027f0 <HAL_GPIO_Init+0x228>
 80027da:	2305      	movs	r3, #5
 80027dc:	e008      	b.n	80027f0 <HAL_GPIO_Init+0x228>
 80027de:	2304      	movs	r3, #4
 80027e0:	e006      	b.n	80027f0 <HAL_GPIO_Init+0x228>
 80027e2:	2303      	movs	r3, #3
 80027e4:	e004      	b.n	80027f0 <HAL_GPIO_Init+0x228>
 80027e6:	2302      	movs	r3, #2
 80027e8:	e002      	b.n	80027f0 <HAL_GPIO_Init+0x228>
 80027ea:	2301      	movs	r3, #1
 80027ec:	e000      	b.n	80027f0 <HAL_GPIO_Init+0x228>
 80027ee:	2300      	movs	r3, #0
 80027f0:	69fa      	ldr	r2, [r7, #28]
 80027f2:	f002 0203 	and.w	r2, r2, #3
 80027f6:	0092      	lsls	r2, r2, #2
 80027f8:	4093      	lsls	r3, r2
 80027fa:	69ba      	ldr	r2, [r7, #24]
 80027fc:	4313      	orrs	r3, r2
 80027fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002800:	4935      	ldr	r1, [pc, #212]	; (80028d8 <HAL_GPIO_Init+0x310>)
 8002802:	69fb      	ldr	r3, [r7, #28]
 8002804:	089b      	lsrs	r3, r3, #2
 8002806:	3302      	adds	r3, #2
 8002808:	69ba      	ldr	r2, [r7, #24]
 800280a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800280e:	4b3b      	ldr	r3, [pc, #236]	; (80028fc <HAL_GPIO_Init+0x334>)
 8002810:	689b      	ldr	r3, [r3, #8]
 8002812:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002814:	693b      	ldr	r3, [r7, #16]
 8002816:	43db      	mvns	r3, r3
 8002818:	69ba      	ldr	r2, [r7, #24]
 800281a:	4013      	ands	r3, r2
 800281c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002826:	2b00      	cmp	r3, #0
 8002828:	d003      	beq.n	8002832 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800282a:	69ba      	ldr	r2, [r7, #24]
 800282c:	693b      	ldr	r3, [r7, #16]
 800282e:	4313      	orrs	r3, r2
 8002830:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002832:	4a32      	ldr	r2, [pc, #200]	; (80028fc <HAL_GPIO_Init+0x334>)
 8002834:	69bb      	ldr	r3, [r7, #24]
 8002836:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002838:	4b30      	ldr	r3, [pc, #192]	; (80028fc <HAL_GPIO_Init+0x334>)
 800283a:	68db      	ldr	r3, [r3, #12]
 800283c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	43db      	mvns	r3, r3
 8002842:	69ba      	ldr	r2, [r7, #24]
 8002844:	4013      	ands	r3, r2
 8002846:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002850:	2b00      	cmp	r3, #0
 8002852:	d003      	beq.n	800285c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002854:	69ba      	ldr	r2, [r7, #24]
 8002856:	693b      	ldr	r3, [r7, #16]
 8002858:	4313      	orrs	r3, r2
 800285a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800285c:	4a27      	ldr	r2, [pc, #156]	; (80028fc <HAL_GPIO_Init+0x334>)
 800285e:	69bb      	ldr	r3, [r7, #24]
 8002860:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002862:	4b26      	ldr	r3, [pc, #152]	; (80028fc <HAL_GPIO_Init+0x334>)
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002868:	693b      	ldr	r3, [r7, #16]
 800286a:	43db      	mvns	r3, r3
 800286c:	69ba      	ldr	r2, [r7, #24]
 800286e:	4013      	ands	r3, r2
 8002870:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800287a:	2b00      	cmp	r3, #0
 800287c:	d003      	beq.n	8002886 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800287e:	69ba      	ldr	r2, [r7, #24]
 8002880:	693b      	ldr	r3, [r7, #16]
 8002882:	4313      	orrs	r3, r2
 8002884:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002886:	4a1d      	ldr	r2, [pc, #116]	; (80028fc <HAL_GPIO_Init+0x334>)
 8002888:	69bb      	ldr	r3, [r7, #24]
 800288a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800288c:	4b1b      	ldr	r3, [pc, #108]	; (80028fc <HAL_GPIO_Init+0x334>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002892:	693b      	ldr	r3, [r7, #16]
 8002894:	43db      	mvns	r3, r3
 8002896:	69ba      	ldr	r2, [r7, #24]
 8002898:	4013      	ands	r3, r2
 800289a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d003      	beq.n	80028b0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80028a8:	69ba      	ldr	r2, [r7, #24]
 80028aa:	693b      	ldr	r3, [r7, #16]
 80028ac:	4313      	orrs	r3, r2
 80028ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80028b0:	4a12      	ldr	r2, [pc, #72]	; (80028fc <HAL_GPIO_Init+0x334>)
 80028b2:	69bb      	ldr	r3, [r7, #24]
 80028b4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028b6:	69fb      	ldr	r3, [r7, #28]
 80028b8:	3301      	adds	r3, #1
 80028ba:	61fb      	str	r3, [r7, #28]
 80028bc:	69fb      	ldr	r3, [r7, #28]
 80028be:	2b0f      	cmp	r3, #15
 80028c0:	f67f ae90 	bls.w	80025e4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80028c4:	bf00      	nop
 80028c6:	bf00      	nop
 80028c8:	3724      	adds	r7, #36	; 0x24
 80028ca:	46bd      	mov	sp, r7
 80028cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d0:	4770      	bx	lr
 80028d2:	bf00      	nop
 80028d4:	40023800 	.word	0x40023800
 80028d8:	40013800 	.word	0x40013800
 80028dc:	40020000 	.word	0x40020000
 80028e0:	40020400 	.word	0x40020400
 80028e4:	40020800 	.word	0x40020800
 80028e8:	40020c00 	.word	0x40020c00
 80028ec:	40021000 	.word	0x40021000
 80028f0:	40021400 	.word	0x40021400
 80028f4:	40021800 	.word	0x40021800
 80028f8:	40021c00 	.word	0x40021c00
 80028fc:	40013c00 	.word	0x40013c00

08002900 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002900:	b480      	push	{r7}
 8002902:	b085      	sub	sp, #20
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
 8002908:	460b      	mov	r3, r1
 800290a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	691a      	ldr	r2, [r3, #16]
 8002910:	887b      	ldrh	r3, [r7, #2]
 8002912:	4013      	ands	r3, r2
 8002914:	2b00      	cmp	r3, #0
 8002916:	d002      	beq.n	800291e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002918:	2301      	movs	r3, #1
 800291a:	73fb      	strb	r3, [r7, #15]
 800291c:	e001      	b.n	8002922 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800291e:	2300      	movs	r3, #0
 8002920:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002922:	7bfb      	ldrb	r3, [r7, #15]
}
 8002924:	4618      	mov	r0, r3
 8002926:	3714      	adds	r7, #20
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr

08002930 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002930:	b480      	push	{r7}
 8002932:	b083      	sub	sp, #12
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
 8002938:	460b      	mov	r3, r1
 800293a:	807b      	strh	r3, [r7, #2]
 800293c:	4613      	mov	r3, r2
 800293e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002940:	787b      	ldrb	r3, [r7, #1]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d003      	beq.n	800294e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002946:	887a      	ldrh	r2, [r7, #2]
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800294c:	e003      	b.n	8002956 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800294e:	887b      	ldrh	r3, [r7, #2]
 8002950:	041a      	lsls	r2, r3, #16
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	619a      	str	r2, [r3, #24]
}
 8002956:	bf00      	nop
 8002958:	370c      	adds	r7, #12
 800295a:	46bd      	mov	sp, r7
 800295c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002960:	4770      	bx	lr
	...

08002964 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b086      	sub	sp, #24
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d101      	bne.n	8002976 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002972:	2301      	movs	r3, #1
 8002974:	e267      	b.n	8002e46 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f003 0301 	and.w	r3, r3, #1
 800297e:	2b00      	cmp	r3, #0
 8002980:	d075      	beq.n	8002a6e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002982:	4b88      	ldr	r3, [pc, #544]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 8002984:	689b      	ldr	r3, [r3, #8]
 8002986:	f003 030c 	and.w	r3, r3, #12
 800298a:	2b04      	cmp	r3, #4
 800298c:	d00c      	beq.n	80029a8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800298e:	4b85      	ldr	r3, [pc, #532]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 8002990:	689b      	ldr	r3, [r3, #8]
 8002992:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002996:	2b08      	cmp	r3, #8
 8002998:	d112      	bne.n	80029c0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800299a:	4b82      	ldr	r3, [pc, #520]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80029a6:	d10b      	bne.n	80029c0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029a8:	4b7e      	ldr	r3, [pc, #504]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d05b      	beq.n	8002a6c <HAL_RCC_OscConfig+0x108>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d157      	bne.n	8002a6c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80029bc:	2301      	movs	r3, #1
 80029be:	e242      	b.n	8002e46 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029c8:	d106      	bne.n	80029d8 <HAL_RCC_OscConfig+0x74>
 80029ca:	4b76      	ldr	r3, [pc, #472]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4a75      	ldr	r2, [pc, #468]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 80029d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029d4:	6013      	str	r3, [r2, #0]
 80029d6:	e01d      	b.n	8002a14 <HAL_RCC_OscConfig+0xb0>
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80029e0:	d10c      	bne.n	80029fc <HAL_RCC_OscConfig+0x98>
 80029e2:	4b70      	ldr	r3, [pc, #448]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a6f      	ldr	r2, [pc, #444]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 80029e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80029ec:	6013      	str	r3, [r2, #0]
 80029ee:	4b6d      	ldr	r3, [pc, #436]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4a6c      	ldr	r2, [pc, #432]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 80029f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029f8:	6013      	str	r3, [r2, #0]
 80029fa:	e00b      	b.n	8002a14 <HAL_RCC_OscConfig+0xb0>
 80029fc:	4b69      	ldr	r3, [pc, #420]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a68      	ldr	r2, [pc, #416]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 8002a02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a06:	6013      	str	r3, [r2, #0]
 8002a08:	4b66      	ldr	r3, [pc, #408]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a65      	ldr	r2, [pc, #404]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 8002a0e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a12:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d013      	beq.n	8002a44 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a1c:	f7ff fc92 	bl	8002344 <HAL_GetTick>
 8002a20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a22:	e008      	b.n	8002a36 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a24:	f7ff fc8e 	bl	8002344 <HAL_GetTick>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	693b      	ldr	r3, [r7, #16]
 8002a2c:	1ad3      	subs	r3, r2, r3
 8002a2e:	2b64      	cmp	r3, #100	; 0x64
 8002a30:	d901      	bls.n	8002a36 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002a32:	2303      	movs	r3, #3
 8002a34:	e207      	b.n	8002e46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a36:	4b5b      	ldr	r3, [pc, #364]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d0f0      	beq.n	8002a24 <HAL_RCC_OscConfig+0xc0>
 8002a42:	e014      	b.n	8002a6e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a44:	f7ff fc7e 	bl	8002344 <HAL_GetTick>
 8002a48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a4a:	e008      	b.n	8002a5e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a4c:	f7ff fc7a 	bl	8002344 <HAL_GetTick>
 8002a50:	4602      	mov	r2, r0
 8002a52:	693b      	ldr	r3, [r7, #16]
 8002a54:	1ad3      	subs	r3, r2, r3
 8002a56:	2b64      	cmp	r3, #100	; 0x64
 8002a58:	d901      	bls.n	8002a5e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002a5a:	2303      	movs	r3, #3
 8002a5c:	e1f3      	b.n	8002e46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a5e:	4b51      	ldr	r3, [pc, #324]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d1f0      	bne.n	8002a4c <HAL_RCC_OscConfig+0xe8>
 8002a6a:	e000      	b.n	8002a6e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f003 0302 	and.w	r3, r3, #2
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d063      	beq.n	8002b42 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002a7a:	4b4a      	ldr	r3, [pc, #296]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	f003 030c 	and.w	r3, r3, #12
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d00b      	beq.n	8002a9e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a86:	4b47      	ldr	r3, [pc, #284]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002a8e:	2b08      	cmp	r3, #8
 8002a90:	d11c      	bne.n	8002acc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a92:	4b44      	ldr	r3, [pc, #272]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d116      	bne.n	8002acc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a9e:	4b41      	ldr	r3, [pc, #260]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f003 0302 	and.w	r3, r3, #2
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d005      	beq.n	8002ab6 <HAL_RCC_OscConfig+0x152>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	68db      	ldr	r3, [r3, #12]
 8002aae:	2b01      	cmp	r3, #1
 8002ab0:	d001      	beq.n	8002ab6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e1c7      	b.n	8002e46 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ab6:	4b3b      	ldr	r3, [pc, #236]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	691b      	ldr	r3, [r3, #16]
 8002ac2:	00db      	lsls	r3, r3, #3
 8002ac4:	4937      	ldr	r1, [pc, #220]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002aca:	e03a      	b.n	8002b42 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	68db      	ldr	r3, [r3, #12]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d020      	beq.n	8002b16 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ad4:	4b34      	ldr	r3, [pc, #208]	; (8002ba8 <HAL_RCC_OscConfig+0x244>)
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ada:	f7ff fc33 	bl	8002344 <HAL_GetTick>
 8002ade:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ae0:	e008      	b.n	8002af4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ae2:	f7ff fc2f 	bl	8002344 <HAL_GetTick>
 8002ae6:	4602      	mov	r2, r0
 8002ae8:	693b      	ldr	r3, [r7, #16]
 8002aea:	1ad3      	subs	r3, r2, r3
 8002aec:	2b02      	cmp	r3, #2
 8002aee:	d901      	bls.n	8002af4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002af0:	2303      	movs	r3, #3
 8002af2:	e1a8      	b.n	8002e46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002af4:	4b2b      	ldr	r3, [pc, #172]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f003 0302 	and.w	r3, r3, #2
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d0f0      	beq.n	8002ae2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b00:	4b28      	ldr	r3, [pc, #160]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	691b      	ldr	r3, [r3, #16]
 8002b0c:	00db      	lsls	r3, r3, #3
 8002b0e:	4925      	ldr	r1, [pc, #148]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 8002b10:	4313      	orrs	r3, r2
 8002b12:	600b      	str	r3, [r1, #0]
 8002b14:	e015      	b.n	8002b42 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b16:	4b24      	ldr	r3, [pc, #144]	; (8002ba8 <HAL_RCC_OscConfig+0x244>)
 8002b18:	2200      	movs	r2, #0
 8002b1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b1c:	f7ff fc12 	bl	8002344 <HAL_GetTick>
 8002b20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b22:	e008      	b.n	8002b36 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b24:	f7ff fc0e 	bl	8002344 <HAL_GetTick>
 8002b28:	4602      	mov	r2, r0
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	1ad3      	subs	r3, r2, r3
 8002b2e:	2b02      	cmp	r3, #2
 8002b30:	d901      	bls.n	8002b36 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002b32:	2303      	movs	r3, #3
 8002b34:	e187      	b.n	8002e46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b36:	4b1b      	ldr	r3, [pc, #108]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f003 0302 	and.w	r3, r3, #2
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d1f0      	bne.n	8002b24 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f003 0308 	and.w	r3, r3, #8
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d036      	beq.n	8002bbc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	695b      	ldr	r3, [r3, #20]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d016      	beq.n	8002b84 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b56:	4b15      	ldr	r3, [pc, #84]	; (8002bac <HAL_RCC_OscConfig+0x248>)
 8002b58:	2201      	movs	r2, #1
 8002b5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b5c:	f7ff fbf2 	bl	8002344 <HAL_GetTick>
 8002b60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b62:	e008      	b.n	8002b76 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b64:	f7ff fbee 	bl	8002344 <HAL_GetTick>
 8002b68:	4602      	mov	r2, r0
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	1ad3      	subs	r3, r2, r3
 8002b6e:	2b02      	cmp	r3, #2
 8002b70:	d901      	bls.n	8002b76 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002b72:	2303      	movs	r3, #3
 8002b74:	e167      	b.n	8002e46 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b76:	4b0b      	ldr	r3, [pc, #44]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 8002b78:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b7a:	f003 0302 	and.w	r3, r3, #2
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d0f0      	beq.n	8002b64 <HAL_RCC_OscConfig+0x200>
 8002b82:	e01b      	b.n	8002bbc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b84:	4b09      	ldr	r3, [pc, #36]	; (8002bac <HAL_RCC_OscConfig+0x248>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b8a:	f7ff fbdb 	bl	8002344 <HAL_GetTick>
 8002b8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b90:	e00e      	b.n	8002bb0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b92:	f7ff fbd7 	bl	8002344 <HAL_GetTick>
 8002b96:	4602      	mov	r2, r0
 8002b98:	693b      	ldr	r3, [r7, #16]
 8002b9a:	1ad3      	subs	r3, r2, r3
 8002b9c:	2b02      	cmp	r3, #2
 8002b9e:	d907      	bls.n	8002bb0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002ba0:	2303      	movs	r3, #3
 8002ba2:	e150      	b.n	8002e46 <HAL_RCC_OscConfig+0x4e2>
 8002ba4:	40023800 	.word	0x40023800
 8002ba8:	42470000 	.word	0x42470000
 8002bac:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bb0:	4b88      	ldr	r3, [pc, #544]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002bb2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002bb4:	f003 0302 	and.w	r3, r3, #2
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d1ea      	bne.n	8002b92 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f003 0304 	and.w	r3, r3, #4
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	f000 8097 	beq.w	8002cf8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002bca:	2300      	movs	r3, #0
 8002bcc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002bce:	4b81      	ldr	r3, [pc, #516]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d10f      	bne.n	8002bfa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bda:	2300      	movs	r3, #0
 8002bdc:	60bb      	str	r3, [r7, #8]
 8002bde:	4b7d      	ldr	r3, [pc, #500]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be2:	4a7c      	ldr	r2, [pc, #496]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002be4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002be8:	6413      	str	r3, [r2, #64]	; 0x40
 8002bea:	4b7a      	ldr	r3, [pc, #488]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bf2:	60bb      	str	r3, [r7, #8]
 8002bf4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bfa:	4b77      	ldr	r3, [pc, #476]	; (8002dd8 <HAL_RCC_OscConfig+0x474>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d118      	bne.n	8002c38 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c06:	4b74      	ldr	r3, [pc, #464]	; (8002dd8 <HAL_RCC_OscConfig+0x474>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4a73      	ldr	r2, [pc, #460]	; (8002dd8 <HAL_RCC_OscConfig+0x474>)
 8002c0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c12:	f7ff fb97 	bl	8002344 <HAL_GetTick>
 8002c16:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c18:	e008      	b.n	8002c2c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c1a:	f7ff fb93 	bl	8002344 <HAL_GetTick>
 8002c1e:	4602      	mov	r2, r0
 8002c20:	693b      	ldr	r3, [r7, #16]
 8002c22:	1ad3      	subs	r3, r2, r3
 8002c24:	2b02      	cmp	r3, #2
 8002c26:	d901      	bls.n	8002c2c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002c28:	2303      	movs	r3, #3
 8002c2a:	e10c      	b.n	8002e46 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c2c:	4b6a      	ldr	r3, [pc, #424]	; (8002dd8 <HAL_RCC_OscConfig+0x474>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d0f0      	beq.n	8002c1a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	689b      	ldr	r3, [r3, #8]
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d106      	bne.n	8002c4e <HAL_RCC_OscConfig+0x2ea>
 8002c40:	4b64      	ldr	r3, [pc, #400]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002c42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c44:	4a63      	ldr	r2, [pc, #396]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002c46:	f043 0301 	orr.w	r3, r3, #1
 8002c4a:	6713      	str	r3, [r2, #112]	; 0x70
 8002c4c:	e01c      	b.n	8002c88 <HAL_RCC_OscConfig+0x324>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	689b      	ldr	r3, [r3, #8]
 8002c52:	2b05      	cmp	r3, #5
 8002c54:	d10c      	bne.n	8002c70 <HAL_RCC_OscConfig+0x30c>
 8002c56:	4b5f      	ldr	r3, [pc, #380]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002c58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c5a:	4a5e      	ldr	r2, [pc, #376]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002c5c:	f043 0304 	orr.w	r3, r3, #4
 8002c60:	6713      	str	r3, [r2, #112]	; 0x70
 8002c62:	4b5c      	ldr	r3, [pc, #368]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002c64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c66:	4a5b      	ldr	r2, [pc, #364]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002c68:	f043 0301 	orr.w	r3, r3, #1
 8002c6c:	6713      	str	r3, [r2, #112]	; 0x70
 8002c6e:	e00b      	b.n	8002c88 <HAL_RCC_OscConfig+0x324>
 8002c70:	4b58      	ldr	r3, [pc, #352]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002c72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c74:	4a57      	ldr	r2, [pc, #348]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002c76:	f023 0301 	bic.w	r3, r3, #1
 8002c7a:	6713      	str	r3, [r2, #112]	; 0x70
 8002c7c:	4b55      	ldr	r3, [pc, #340]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002c7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c80:	4a54      	ldr	r2, [pc, #336]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002c82:	f023 0304 	bic.w	r3, r3, #4
 8002c86:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d015      	beq.n	8002cbc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c90:	f7ff fb58 	bl	8002344 <HAL_GetTick>
 8002c94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c96:	e00a      	b.n	8002cae <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c98:	f7ff fb54 	bl	8002344 <HAL_GetTick>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	1ad3      	subs	r3, r2, r3
 8002ca2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d901      	bls.n	8002cae <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002caa:	2303      	movs	r3, #3
 8002cac:	e0cb      	b.n	8002e46 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cae:	4b49      	ldr	r3, [pc, #292]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002cb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cb2:	f003 0302 	and.w	r3, r3, #2
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d0ee      	beq.n	8002c98 <HAL_RCC_OscConfig+0x334>
 8002cba:	e014      	b.n	8002ce6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cbc:	f7ff fb42 	bl	8002344 <HAL_GetTick>
 8002cc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cc2:	e00a      	b.n	8002cda <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002cc4:	f7ff fb3e 	bl	8002344 <HAL_GetTick>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d901      	bls.n	8002cda <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002cd6:	2303      	movs	r3, #3
 8002cd8:	e0b5      	b.n	8002e46 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cda:	4b3e      	ldr	r3, [pc, #248]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002cdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cde:	f003 0302 	and.w	r3, r3, #2
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d1ee      	bne.n	8002cc4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002ce6:	7dfb      	ldrb	r3, [r7, #23]
 8002ce8:	2b01      	cmp	r3, #1
 8002cea:	d105      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cec:	4b39      	ldr	r3, [pc, #228]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002cee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cf0:	4a38      	ldr	r2, [pc, #224]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002cf2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002cf6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	699b      	ldr	r3, [r3, #24]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	f000 80a1 	beq.w	8002e44 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002d02:	4b34      	ldr	r3, [pc, #208]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002d04:	689b      	ldr	r3, [r3, #8]
 8002d06:	f003 030c 	and.w	r3, r3, #12
 8002d0a:	2b08      	cmp	r3, #8
 8002d0c:	d05c      	beq.n	8002dc8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	699b      	ldr	r3, [r3, #24]
 8002d12:	2b02      	cmp	r3, #2
 8002d14:	d141      	bne.n	8002d9a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d16:	4b31      	ldr	r3, [pc, #196]	; (8002ddc <HAL_RCC_OscConfig+0x478>)
 8002d18:	2200      	movs	r2, #0
 8002d1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d1c:	f7ff fb12 	bl	8002344 <HAL_GetTick>
 8002d20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d22:	e008      	b.n	8002d36 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d24:	f7ff fb0e 	bl	8002344 <HAL_GetTick>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	1ad3      	subs	r3, r2, r3
 8002d2e:	2b02      	cmp	r3, #2
 8002d30:	d901      	bls.n	8002d36 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002d32:	2303      	movs	r3, #3
 8002d34:	e087      	b.n	8002e46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d36:	4b27      	ldr	r3, [pc, #156]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d1f0      	bne.n	8002d24 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	69da      	ldr	r2, [r3, #28]
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6a1b      	ldr	r3, [r3, #32]
 8002d4a:	431a      	orrs	r2, r3
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d50:	019b      	lsls	r3, r3, #6
 8002d52:	431a      	orrs	r2, r3
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d58:	085b      	lsrs	r3, r3, #1
 8002d5a:	3b01      	subs	r3, #1
 8002d5c:	041b      	lsls	r3, r3, #16
 8002d5e:	431a      	orrs	r2, r3
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d64:	061b      	lsls	r3, r3, #24
 8002d66:	491b      	ldr	r1, [pc, #108]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d6c:	4b1b      	ldr	r3, [pc, #108]	; (8002ddc <HAL_RCC_OscConfig+0x478>)
 8002d6e:	2201      	movs	r2, #1
 8002d70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d72:	f7ff fae7 	bl	8002344 <HAL_GetTick>
 8002d76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d78:	e008      	b.n	8002d8c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d7a:	f7ff fae3 	bl	8002344 <HAL_GetTick>
 8002d7e:	4602      	mov	r2, r0
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	1ad3      	subs	r3, r2, r3
 8002d84:	2b02      	cmp	r3, #2
 8002d86:	d901      	bls.n	8002d8c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002d88:	2303      	movs	r3, #3
 8002d8a:	e05c      	b.n	8002e46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d8c:	4b11      	ldr	r3, [pc, #68]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d0f0      	beq.n	8002d7a <HAL_RCC_OscConfig+0x416>
 8002d98:	e054      	b.n	8002e44 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d9a:	4b10      	ldr	r3, [pc, #64]	; (8002ddc <HAL_RCC_OscConfig+0x478>)
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002da0:	f7ff fad0 	bl	8002344 <HAL_GetTick>
 8002da4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002da6:	e008      	b.n	8002dba <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002da8:	f7ff facc 	bl	8002344 <HAL_GetTick>
 8002dac:	4602      	mov	r2, r0
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	1ad3      	subs	r3, r2, r3
 8002db2:	2b02      	cmp	r3, #2
 8002db4:	d901      	bls.n	8002dba <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002db6:	2303      	movs	r3, #3
 8002db8:	e045      	b.n	8002e46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dba:	4b06      	ldr	r3, [pc, #24]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d1f0      	bne.n	8002da8 <HAL_RCC_OscConfig+0x444>
 8002dc6:	e03d      	b.n	8002e44 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	699b      	ldr	r3, [r3, #24]
 8002dcc:	2b01      	cmp	r3, #1
 8002dce:	d107      	bne.n	8002de0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	e038      	b.n	8002e46 <HAL_RCC_OscConfig+0x4e2>
 8002dd4:	40023800 	.word	0x40023800
 8002dd8:	40007000 	.word	0x40007000
 8002ddc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002de0:	4b1b      	ldr	r3, [pc, #108]	; (8002e50 <HAL_RCC_OscConfig+0x4ec>)
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	699b      	ldr	r3, [r3, #24]
 8002dea:	2b01      	cmp	r3, #1
 8002dec:	d028      	beq.n	8002e40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002df8:	429a      	cmp	r2, r3
 8002dfa:	d121      	bne.n	8002e40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e06:	429a      	cmp	r2, r3
 8002e08:	d11a      	bne.n	8002e40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e0a:	68fa      	ldr	r2, [r7, #12]
 8002e0c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002e10:	4013      	ands	r3, r2
 8002e12:	687a      	ldr	r2, [r7, #4]
 8002e14:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002e16:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d111      	bne.n	8002e40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e26:	085b      	lsrs	r3, r3, #1
 8002e28:	3b01      	subs	r3, #1
 8002e2a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	d107      	bne.n	8002e40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e3a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e3c:	429a      	cmp	r2, r3
 8002e3e:	d001      	beq.n	8002e44 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002e40:	2301      	movs	r3, #1
 8002e42:	e000      	b.n	8002e46 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002e44:	2300      	movs	r3, #0
}
 8002e46:	4618      	mov	r0, r3
 8002e48:	3718      	adds	r7, #24
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bd80      	pop	{r7, pc}
 8002e4e:	bf00      	nop
 8002e50:	40023800 	.word	0x40023800

08002e54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b084      	sub	sp, #16
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
 8002e5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d101      	bne.n	8002e68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e64:	2301      	movs	r3, #1
 8002e66:	e0cc      	b.n	8003002 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e68:	4b68      	ldr	r3, [pc, #416]	; (800300c <HAL_RCC_ClockConfig+0x1b8>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f003 0307 	and.w	r3, r3, #7
 8002e70:	683a      	ldr	r2, [r7, #0]
 8002e72:	429a      	cmp	r2, r3
 8002e74:	d90c      	bls.n	8002e90 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e76:	4b65      	ldr	r3, [pc, #404]	; (800300c <HAL_RCC_ClockConfig+0x1b8>)
 8002e78:	683a      	ldr	r2, [r7, #0]
 8002e7a:	b2d2      	uxtb	r2, r2
 8002e7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e7e:	4b63      	ldr	r3, [pc, #396]	; (800300c <HAL_RCC_ClockConfig+0x1b8>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f003 0307 	and.w	r3, r3, #7
 8002e86:	683a      	ldr	r2, [r7, #0]
 8002e88:	429a      	cmp	r2, r3
 8002e8a:	d001      	beq.n	8002e90 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	e0b8      	b.n	8003002 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f003 0302 	and.w	r3, r3, #2
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d020      	beq.n	8002ede <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f003 0304 	and.w	r3, r3, #4
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d005      	beq.n	8002eb4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ea8:	4b59      	ldr	r3, [pc, #356]	; (8003010 <HAL_RCC_ClockConfig+0x1bc>)
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	4a58      	ldr	r2, [pc, #352]	; (8003010 <HAL_RCC_ClockConfig+0x1bc>)
 8002eae:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002eb2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f003 0308 	and.w	r3, r3, #8
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d005      	beq.n	8002ecc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ec0:	4b53      	ldr	r3, [pc, #332]	; (8003010 <HAL_RCC_ClockConfig+0x1bc>)
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	4a52      	ldr	r2, [pc, #328]	; (8003010 <HAL_RCC_ClockConfig+0x1bc>)
 8002ec6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002eca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ecc:	4b50      	ldr	r3, [pc, #320]	; (8003010 <HAL_RCC_ClockConfig+0x1bc>)
 8002ece:	689b      	ldr	r3, [r3, #8]
 8002ed0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	689b      	ldr	r3, [r3, #8]
 8002ed8:	494d      	ldr	r1, [pc, #308]	; (8003010 <HAL_RCC_ClockConfig+0x1bc>)
 8002eda:	4313      	orrs	r3, r2
 8002edc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f003 0301 	and.w	r3, r3, #1
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d044      	beq.n	8002f74 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	2b01      	cmp	r3, #1
 8002ef0:	d107      	bne.n	8002f02 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ef2:	4b47      	ldr	r3, [pc, #284]	; (8003010 <HAL_RCC_ClockConfig+0x1bc>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d119      	bne.n	8002f32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002efe:	2301      	movs	r3, #1
 8002f00:	e07f      	b.n	8003002 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	2b02      	cmp	r3, #2
 8002f08:	d003      	beq.n	8002f12 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f0e:	2b03      	cmp	r3, #3
 8002f10:	d107      	bne.n	8002f22 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f12:	4b3f      	ldr	r3, [pc, #252]	; (8003010 <HAL_RCC_ClockConfig+0x1bc>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d109      	bne.n	8002f32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	e06f      	b.n	8003002 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f22:	4b3b      	ldr	r3, [pc, #236]	; (8003010 <HAL_RCC_ClockConfig+0x1bc>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f003 0302 	and.w	r3, r3, #2
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d101      	bne.n	8002f32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e067      	b.n	8003002 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f32:	4b37      	ldr	r3, [pc, #220]	; (8003010 <HAL_RCC_ClockConfig+0x1bc>)
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	f023 0203 	bic.w	r2, r3, #3
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	4934      	ldr	r1, [pc, #208]	; (8003010 <HAL_RCC_ClockConfig+0x1bc>)
 8002f40:	4313      	orrs	r3, r2
 8002f42:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f44:	f7ff f9fe 	bl	8002344 <HAL_GetTick>
 8002f48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f4a:	e00a      	b.n	8002f62 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f4c:	f7ff f9fa 	bl	8002344 <HAL_GetTick>
 8002f50:	4602      	mov	r2, r0
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	1ad3      	subs	r3, r2, r3
 8002f56:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d901      	bls.n	8002f62 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002f5e:	2303      	movs	r3, #3
 8002f60:	e04f      	b.n	8003002 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f62:	4b2b      	ldr	r3, [pc, #172]	; (8003010 <HAL_RCC_ClockConfig+0x1bc>)
 8002f64:	689b      	ldr	r3, [r3, #8]
 8002f66:	f003 020c 	and.w	r2, r3, #12
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	009b      	lsls	r3, r3, #2
 8002f70:	429a      	cmp	r2, r3
 8002f72:	d1eb      	bne.n	8002f4c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f74:	4b25      	ldr	r3, [pc, #148]	; (800300c <HAL_RCC_ClockConfig+0x1b8>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f003 0307 	and.w	r3, r3, #7
 8002f7c:	683a      	ldr	r2, [r7, #0]
 8002f7e:	429a      	cmp	r2, r3
 8002f80:	d20c      	bcs.n	8002f9c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f82:	4b22      	ldr	r3, [pc, #136]	; (800300c <HAL_RCC_ClockConfig+0x1b8>)
 8002f84:	683a      	ldr	r2, [r7, #0]
 8002f86:	b2d2      	uxtb	r2, r2
 8002f88:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f8a:	4b20      	ldr	r3, [pc, #128]	; (800300c <HAL_RCC_ClockConfig+0x1b8>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f003 0307 	and.w	r3, r3, #7
 8002f92:	683a      	ldr	r2, [r7, #0]
 8002f94:	429a      	cmp	r2, r3
 8002f96:	d001      	beq.n	8002f9c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	e032      	b.n	8003002 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f003 0304 	and.w	r3, r3, #4
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d008      	beq.n	8002fba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002fa8:	4b19      	ldr	r3, [pc, #100]	; (8003010 <HAL_RCC_ClockConfig+0x1bc>)
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	68db      	ldr	r3, [r3, #12]
 8002fb4:	4916      	ldr	r1, [pc, #88]	; (8003010 <HAL_RCC_ClockConfig+0x1bc>)
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f003 0308 	and.w	r3, r3, #8
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d009      	beq.n	8002fda <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002fc6:	4b12      	ldr	r3, [pc, #72]	; (8003010 <HAL_RCC_ClockConfig+0x1bc>)
 8002fc8:	689b      	ldr	r3, [r3, #8]
 8002fca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	691b      	ldr	r3, [r3, #16]
 8002fd2:	00db      	lsls	r3, r3, #3
 8002fd4:	490e      	ldr	r1, [pc, #56]	; (8003010 <HAL_RCC_ClockConfig+0x1bc>)
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002fda:	f000 f821 	bl	8003020 <HAL_RCC_GetSysClockFreq>
 8002fde:	4602      	mov	r2, r0
 8002fe0:	4b0b      	ldr	r3, [pc, #44]	; (8003010 <HAL_RCC_ClockConfig+0x1bc>)
 8002fe2:	689b      	ldr	r3, [r3, #8]
 8002fe4:	091b      	lsrs	r3, r3, #4
 8002fe6:	f003 030f 	and.w	r3, r3, #15
 8002fea:	490a      	ldr	r1, [pc, #40]	; (8003014 <HAL_RCC_ClockConfig+0x1c0>)
 8002fec:	5ccb      	ldrb	r3, [r1, r3]
 8002fee:	fa22 f303 	lsr.w	r3, r2, r3
 8002ff2:	4a09      	ldr	r2, [pc, #36]	; (8003018 <HAL_RCC_ClockConfig+0x1c4>)
 8002ff4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002ff6:	4b09      	ldr	r3, [pc, #36]	; (800301c <HAL_RCC_ClockConfig+0x1c8>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f7ff f95e 	bl	80022bc <HAL_InitTick>

  return HAL_OK;
 8003000:	2300      	movs	r3, #0
}
 8003002:	4618      	mov	r0, r3
 8003004:	3710      	adds	r7, #16
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}
 800300a:	bf00      	nop
 800300c:	40023c00 	.word	0x40023c00
 8003010:	40023800 	.word	0x40023800
 8003014:	08007114 	.word	0x08007114
 8003018:	20000004 	.word	0x20000004
 800301c:	20000008 	.word	0x20000008

08003020 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003020:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003024:	b094      	sub	sp, #80	; 0x50
 8003026:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003028:	2300      	movs	r3, #0
 800302a:	647b      	str	r3, [r7, #68]	; 0x44
 800302c:	2300      	movs	r3, #0
 800302e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003030:	2300      	movs	r3, #0
 8003032:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003034:	2300      	movs	r3, #0
 8003036:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003038:	4b79      	ldr	r3, [pc, #484]	; (8003220 <HAL_RCC_GetSysClockFreq+0x200>)
 800303a:	689b      	ldr	r3, [r3, #8]
 800303c:	f003 030c 	and.w	r3, r3, #12
 8003040:	2b08      	cmp	r3, #8
 8003042:	d00d      	beq.n	8003060 <HAL_RCC_GetSysClockFreq+0x40>
 8003044:	2b08      	cmp	r3, #8
 8003046:	f200 80e1 	bhi.w	800320c <HAL_RCC_GetSysClockFreq+0x1ec>
 800304a:	2b00      	cmp	r3, #0
 800304c:	d002      	beq.n	8003054 <HAL_RCC_GetSysClockFreq+0x34>
 800304e:	2b04      	cmp	r3, #4
 8003050:	d003      	beq.n	800305a <HAL_RCC_GetSysClockFreq+0x3a>
 8003052:	e0db      	b.n	800320c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003054:	4b73      	ldr	r3, [pc, #460]	; (8003224 <HAL_RCC_GetSysClockFreq+0x204>)
 8003056:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003058:	e0db      	b.n	8003212 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800305a:	4b73      	ldr	r3, [pc, #460]	; (8003228 <HAL_RCC_GetSysClockFreq+0x208>)
 800305c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800305e:	e0d8      	b.n	8003212 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003060:	4b6f      	ldr	r3, [pc, #444]	; (8003220 <HAL_RCC_GetSysClockFreq+0x200>)
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003068:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800306a:	4b6d      	ldr	r3, [pc, #436]	; (8003220 <HAL_RCC_GetSysClockFreq+0x200>)
 800306c:	685b      	ldr	r3, [r3, #4]
 800306e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003072:	2b00      	cmp	r3, #0
 8003074:	d063      	beq.n	800313e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003076:	4b6a      	ldr	r3, [pc, #424]	; (8003220 <HAL_RCC_GetSysClockFreq+0x200>)
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	099b      	lsrs	r3, r3, #6
 800307c:	2200      	movs	r2, #0
 800307e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003080:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003082:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003084:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003088:	633b      	str	r3, [r7, #48]	; 0x30
 800308a:	2300      	movs	r3, #0
 800308c:	637b      	str	r3, [r7, #52]	; 0x34
 800308e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003092:	4622      	mov	r2, r4
 8003094:	462b      	mov	r3, r5
 8003096:	f04f 0000 	mov.w	r0, #0
 800309a:	f04f 0100 	mov.w	r1, #0
 800309e:	0159      	lsls	r1, r3, #5
 80030a0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80030a4:	0150      	lsls	r0, r2, #5
 80030a6:	4602      	mov	r2, r0
 80030a8:	460b      	mov	r3, r1
 80030aa:	4621      	mov	r1, r4
 80030ac:	1a51      	subs	r1, r2, r1
 80030ae:	6139      	str	r1, [r7, #16]
 80030b0:	4629      	mov	r1, r5
 80030b2:	eb63 0301 	sbc.w	r3, r3, r1
 80030b6:	617b      	str	r3, [r7, #20]
 80030b8:	f04f 0200 	mov.w	r2, #0
 80030bc:	f04f 0300 	mov.w	r3, #0
 80030c0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80030c4:	4659      	mov	r1, fp
 80030c6:	018b      	lsls	r3, r1, #6
 80030c8:	4651      	mov	r1, sl
 80030ca:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80030ce:	4651      	mov	r1, sl
 80030d0:	018a      	lsls	r2, r1, #6
 80030d2:	4651      	mov	r1, sl
 80030d4:	ebb2 0801 	subs.w	r8, r2, r1
 80030d8:	4659      	mov	r1, fp
 80030da:	eb63 0901 	sbc.w	r9, r3, r1
 80030de:	f04f 0200 	mov.w	r2, #0
 80030e2:	f04f 0300 	mov.w	r3, #0
 80030e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80030ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80030ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80030f2:	4690      	mov	r8, r2
 80030f4:	4699      	mov	r9, r3
 80030f6:	4623      	mov	r3, r4
 80030f8:	eb18 0303 	adds.w	r3, r8, r3
 80030fc:	60bb      	str	r3, [r7, #8]
 80030fe:	462b      	mov	r3, r5
 8003100:	eb49 0303 	adc.w	r3, r9, r3
 8003104:	60fb      	str	r3, [r7, #12]
 8003106:	f04f 0200 	mov.w	r2, #0
 800310a:	f04f 0300 	mov.w	r3, #0
 800310e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003112:	4629      	mov	r1, r5
 8003114:	024b      	lsls	r3, r1, #9
 8003116:	4621      	mov	r1, r4
 8003118:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800311c:	4621      	mov	r1, r4
 800311e:	024a      	lsls	r2, r1, #9
 8003120:	4610      	mov	r0, r2
 8003122:	4619      	mov	r1, r3
 8003124:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003126:	2200      	movs	r2, #0
 8003128:	62bb      	str	r3, [r7, #40]	; 0x28
 800312a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800312c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003130:	f7fd fd3a 	bl	8000ba8 <__aeabi_uldivmod>
 8003134:	4602      	mov	r2, r0
 8003136:	460b      	mov	r3, r1
 8003138:	4613      	mov	r3, r2
 800313a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800313c:	e058      	b.n	80031f0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800313e:	4b38      	ldr	r3, [pc, #224]	; (8003220 <HAL_RCC_GetSysClockFreq+0x200>)
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	099b      	lsrs	r3, r3, #6
 8003144:	2200      	movs	r2, #0
 8003146:	4618      	mov	r0, r3
 8003148:	4611      	mov	r1, r2
 800314a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800314e:	623b      	str	r3, [r7, #32]
 8003150:	2300      	movs	r3, #0
 8003152:	627b      	str	r3, [r7, #36]	; 0x24
 8003154:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003158:	4642      	mov	r2, r8
 800315a:	464b      	mov	r3, r9
 800315c:	f04f 0000 	mov.w	r0, #0
 8003160:	f04f 0100 	mov.w	r1, #0
 8003164:	0159      	lsls	r1, r3, #5
 8003166:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800316a:	0150      	lsls	r0, r2, #5
 800316c:	4602      	mov	r2, r0
 800316e:	460b      	mov	r3, r1
 8003170:	4641      	mov	r1, r8
 8003172:	ebb2 0a01 	subs.w	sl, r2, r1
 8003176:	4649      	mov	r1, r9
 8003178:	eb63 0b01 	sbc.w	fp, r3, r1
 800317c:	f04f 0200 	mov.w	r2, #0
 8003180:	f04f 0300 	mov.w	r3, #0
 8003184:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003188:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800318c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003190:	ebb2 040a 	subs.w	r4, r2, sl
 8003194:	eb63 050b 	sbc.w	r5, r3, fp
 8003198:	f04f 0200 	mov.w	r2, #0
 800319c:	f04f 0300 	mov.w	r3, #0
 80031a0:	00eb      	lsls	r3, r5, #3
 80031a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80031a6:	00e2      	lsls	r2, r4, #3
 80031a8:	4614      	mov	r4, r2
 80031aa:	461d      	mov	r5, r3
 80031ac:	4643      	mov	r3, r8
 80031ae:	18e3      	adds	r3, r4, r3
 80031b0:	603b      	str	r3, [r7, #0]
 80031b2:	464b      	mov	r3, r9
 80031b4:	eb45 0303 	adc.w	r3, r5, r3
 80031b8:	607b      	str	r3, [r7, #4]
 80031ba:	f04f 0200 	mov.w	r2, #0
 80031be:	f04f 0300 	mov.w	r3, #0
 80031c2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80031c6:	4629      	mov	r1, r5
 80031c8:	028b      	lsls	r3, r1, #10
 80031ca:	4621      	mov	r1, r4
 80031cc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80031d0:	4621      	mov	r1, r4
 80031d2:	028a      	lsls	r2, r1, #10
 80031d4:	4610      	mov	r0, r2
 80031d6:	4619      	mov	r1, r3
 80031d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80031da:	2200      	movs	r2, #0
 80031dc:	61bb      	str	r3, [r7, #24]
 80031de:	61fa      	str	r2, [r7, #28]
 80031e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80031e4:	f7fd fce0 	bl	8000ba8 <__aeabi_uldivmod>
 80031e8:	4602      	mov	r2, r0
 80031ea:	460b      	mov	r3, r1
 80031ec:	4613      	mov	r3, r2
 80031ee:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80031f0:	4b0b      	ldr	r3, [pc, #44]	; (8003220 <HAL_RCC_GetSysClockFreq+0x200>)
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	0c1b      	lsrs	r3, r3, #16
 80031f6:	f003 0303 	and.w	r3, r3, #3
 80031fa:	3301      	adds	r3, #1
 80031fc:	005b      	lsls	r3, r3, #1
 80031fe:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003200:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003202:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003204:	fbb2 f3f3 	udiv	r3, r2, r3
 8003208:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800320a:	e002      	b.n	8003212 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800320c:	4b05      	ldr	r3, [pc, #20]	; (8003224 <HAL_RCC_GetSysClockFreq+0x204>)
 800320e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003210:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003212:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003214:	4618      	mov	r0, r3
 8003216:	3750      	adds	r7, #80	; 0x50
 8003218:	46bd      	mov	sp, r7
 800321a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800321e:	bf00      	nop
 8003220:	40023800 	.word	0x40023800
 8003224:	00f42400 	.word	0x00f42400
 8003228:	007a1200 	.word	0x007a1200

0800322c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800322c:	b480      	push	{r7}
 800322e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003230:	4b03      	ldr	r3, [pc, #12]	; (8003240 <HAL_RCC_GetHCLKFreq+0x14>)
 8003232:	681b      	ldr	r3, [r3, #0]
}
 8003234:	4618      	mov	r0, r3
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr
 800323e:	bf00      	nop
 8003240:	20000004 	.word	0x20000004

08003244 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003248:	f7ff fff0 	bl	800322c <HAL_RCC_GetHCLKFreq>
 800324c:	4602      	mov	r2, r0
 800324e:	4b05      	ldr	r3, [pc, #20]	; (8003264 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	0a9b      	lsrs	r3, r3, #10
 8003254:	f003 0307 	and.w	r3, r3, #7
 8003258:	4903      	ldr	r1, [pc, #12]	; (8003268 <HAL_RCC_GetPCLK1Freq+0x24>)
 800325a:	5ccb      	ldrb	r3, [r1, r3]
 800325c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003260:	4618      	mov	r0, r3
 8003262:	bd80      	pop	{r7, pc}
 8003264:	40023800 	.word	0x40023800
 8003268:	08007124 	.word	0x08007124

0800326c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003270:	f7ff ffdc 	bl	800322c <HAL_RCC_GetHCLKFreq>
 8003274:	4602      	mov	r2, r0
 8003276:	4b05      	ldr	r3, [pc, #20]	; (800328c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	0b5b      	lsrs	r3, r3, #13
 800327c:	f003 0307 	and.w	r3, r3, #7
 8003280:	4903      	ldr	r1, [pc, #12]	; (8003290 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003282:	5ccb      	ldrb	r3, [r1, r3]
 8003284:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003288:	4618      	mov	r0, r3
 800328a:	bd80      	pop	{r7, pc}
 800328c:	40023800 	.word	0x40023800
 8003290:	08007124 	.word	0x08007124

08003294 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b086      	sub	sp, #24
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800329c:	2300      	movs	r3, #0
 800329e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80032a0:	2300      	movs	r3, #0
 80032a2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f003 0301 	and.w	r3, r3, #1
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d105      	bne.n	80032bc <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d035      	beq.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80032bc:	4b62      	ldr	r3, [pc, #392]	; (8003448 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80032be:	2200      	movs	r2, #0
 80032c0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80032c2:	f7ff f83f 	bl	8002344 <HAL_GetTick>
 80032c6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80032c8:	e008      	b.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80032ca:	f7ff f83b 	bl	8002344 <HAL_GetTick>
 80032ce:	4602      	mov	r2, r0
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	1ad3      	subs	r3, r2, r3
 80032d4:	2b02      	cmp	r3, #2
 80032d6:	d901      	bls.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80032d8:	2303      	movs	r3, #3
 80032da:	e0b0      	b.n	800343e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80032dc:	4b5b      	ldr	r3, [pc, #364]	; (800344c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d1f0      	bne.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	019a      	lsls	r2, r3, #6
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	689b      	ldr	r3, [r3, #8]
 80032f2:	071b      	lsls	r3, r3, #28
 80032f4:	4955      	ldr	r1, [pc, #340]	; (800344c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80032f6:	4313      	orrs	r3, r2
 80032f8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80032fc:	4b52      	ldr	r3, [pc, #328]	; (8003448 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80032fe:	2201      	movs	r2, #1
 8003300:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003302:	f7ff f81f 	bl	8002344 <HAL_GetTick>
 8003306:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003308:	e008      	b.n	800331c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800330a:	f7ff f81b 	bl	8002344 <HAL_GetTick>
 800330e:	4602      	mov	r2, r0
 8003310:	697b      	ldr	r3, [r7, #20]
 8003312:	1ad3      	subs	r3, r2, r3
 8003314:	2b02      	cmp	r3, #2
 8003316:	d901      	bls.n	800331c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003318:	2303      	movs	r3, #3
 800331a:	e090      	b.n	800343e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800331c:	4b4b      	ldr	r3, [pc, #300]	; (800344c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003324:	2b00      	cmp	r3, #0
 8003326:	d0f0      	beq.n	800330a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f003 0302 	and.w	r3, r3, #2
 8003330:	2b00      	cmp	r3, #0
 8003332:	f000 8083 	beq.w	800343c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003336:	2300      	movs	r3, #0
 8003338:	60fb      	str	r3, [r7, #12]
 800333a:	4b44      	ldr	r3, [pc, #272]	; (800344c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800333c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800333e:	4a43      	ldr	r2, [pc, #268]	; (800344c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003340:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003344:	6413      	str	r3, [r2, #64]	; 0x40
 8003346:	4b41      	ldr	r3, [pc, #260]	; (800344c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800334a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800334e:	60fb      	str	r3, [r7, #12]
 8003350:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003352:	4b3f      	ldr	r3, [pc, #252]	; (8003450 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a3e      	ldr	r2, [pc, #248]	; (8003450 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003358:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800335c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800335e:	f7fe fff1 	bl	8002344 <HAL_GetTick>
 8003362:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003364:	e008      	b.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003366:	f7fe ffed 	bl	8002344 <HAL_GetTick>
 800336a:	4602      	mov	r2, r0
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	1ad3      	subs	r3, r2, r3
 8003370:	2b02      	cmp	r3, #2
 8003372:	d901      	bls.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8003374:	2303      	movs	r3, #3
 8003376:	e062      	b.n	800343e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003378:	4b35      	ldr	r3, [pc, #212]	; (8003450 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003380:	2b00      	cmp	r3, #0
 8003382:	d0f0      	beq.n	8003366 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003384:	4b31      	ldr	r3, [pc, #196]	; (800344c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003386:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003388:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800338c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800338e:	693b      	ldr	r3, [r7, #16]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d02f      	beq.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	68db      	ldr	r3, [r3, #12]
 8003398:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800339c:	693a      	ldr	r2, [r7, #16]
 800339e:	429a      	cmp	r2, r3
 80033a0:	d028      	beq.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80033a2:	4b2a      	ldr	r3, [pc, #168]	; (800344c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80033a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033aa:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80033ac:	4b29      	ldr	r3, [pc, #164]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80033ae:	2201      	movs	r2, #1
 80033b0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80033b2:	4b28      	ldr	r3, [pc, #160]	; (8003454 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80033b4:	2200      	movs	r2, #0
 80033b6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80033b8:	4a24      	ldr	r2, [pc, #144]	; (800344c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80033be:	4b23      	ldr	r3, [pc, #140]	; (800344c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80033c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033c2:	f003 0301 	and.w	r3, r3, #1
 80033c6:	2b01      	cmp	r3, #1
 80033c8:	d114      	bne.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80033ca:	f7fe ffbb 	bl	8002344 <HAL_GetTick>
 80033ce:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033d0:	e00a      	b.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033d2:	f7fe ffb7 	bl	8002344 <HAL_GetTick>
 80033d6:	4602      	mov	r2, r0
 80033d8:	697b      	ldr	r3, [r7, #20]
 80033da:	1ad3      	subs	r3, r2, r3
 80033dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d901      	bls.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80033e4:	2303      	movs	r3, #3
 80033e6:	e02a      	b.n	800343e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033e8:	4b18      	ldr	r3, [pc, #96]	; (800344c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80033ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033ec:	f003 0302 	and.w	r3, r3, #2
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d0ee      	beq.n	80033d2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	68db      	ldr	r3, [r3, #12]
 80033f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033fc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003400:	d10d      	bne.n	800341e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8003402:	4b12      	ldr	r3, [pc, #72]	; (800344c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003404:	689b      	ldr	r3, [r3, #8]
 8003406:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	68db      	ldr	r3, [r3, #12]
 800340e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8003412:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003416:	490d      	ldr	r1, [pc, #52]	; (800344c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003418:	4313      	orrs	r3, r2
 800341a:	608b      	str	r3, [r1, #8]
 800341c:	e005      	b.n	800342a <HAL_RCCEx_PeriphCLKConfig+0x196>
 800341e:	4b0b      	ldr	r3, [pc, #44]	; (800344c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003420:	689b      	ldr	r3, [r3, #8]
 8003422:	4a0a      	ldr	r2, [pc, #40]	; (800344c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003424:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003428:	6093      	str	r3, [r2, #8]
 800342a:	4b08      	ldr	r3, [pc, #32]	; (800344c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800342c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	68db      	ldr	r3, [r3, #12]
 8003432:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003436:	4905      	ldr	r1, [pc, #20]	; (800344c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003438:	4313      	orrs	r3, r2
 800343a:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800343c:	2300      	movs	r3, #0
}
 800343e:	4618      	mov	r0, r3
 8003440:	3718      	adds	r7, #24
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}
 8003446:	bf00      	nop
 8003448:	42470068 	.word	0x42470068
 800344c:	40023800 	.word	0x40023800
 8003450:	40007000 	.word	0x40007000
 8003454:	42470e40 	.word	0x42470e40

08003458 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b084      	sub	sp, #16
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003460:	2301      	movs	r3, #1
 8003462:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d101      	bne.n	800346e <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800346a:	2301      	movs	r3, #1
 800346c:	e066      	b.n	800353c <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	7f5b      	ldrb	r3, [r3, #29]
 8003472:	b2db      	uxtb	r3, r3
 8003474:	2b00      	cmp	r3, #0
 8003476:	d105      	bne.n	8003484 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2200      	movs	r2, #0
 800347c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800347e:	6878      	ldr	r0, [r7, #4]
 8003480:	f7fe fd5c 	bl	8001f3c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2202      	movs	r2, #2
 8003488:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	22ca      	movs	r2, #202	; 0xca
 8003490:	625a      	str	r2, [r3, #36]	; 0x24
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	2253      	movs	r2, #83	; 0x53
 8003498:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800349a:	6878      	ldr	r0, [r7, #4]
 800349c:	f000 fa45 	bl	800392a <RTC_EnterInitMode>
 80034a0:	4603      	mov	r3, r0
 80034a2:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80034a4:	7bfb      	ldrb	r3, [r7, #15]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d12c      	bne.n	8003504 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	689b      	ldr	r3, [r3, #8]
 80034b0:	687a      	ldr	r2, [r7, #4]
 80034b2:	6812      	ldr	r2, [r2, #0]
 80034b4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80034b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80034bc:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	6899      	ldr	r1, [r3, #8]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	685a      	ldr	r2, [r3, #4]
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	691b      	ldr	r3, [r3, #16]
 80034cc:	431a      	orrs	r2, r3
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	695b      	ldr	r3, [r3, #20]
 80034d2:	431a      	orrs	r2, r3
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	430a      	orrs	r2, r1
 80034da:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	687a      	ldr	r2, [r7, #4]
 80034e2:	68d2      	ldr	r2, [r2, #12]
 80034e4:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	6919      	ldr	r1, [r3, #16]
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	689b      	ldr	r3, [r3, #8]
 80034f0:	041a      	lsls	r2, r3, #16
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	430a      	orrs	r2, r1
 80034f8:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80034fa:	6878      	ldr	r0, [r7, #4]
 80034fc:	f000 fa4c 	bl	8003998 <RTC_ExitInitMode>
 8003500:	4603      	mov	r3, r0
 8003502:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8003504:	7bfb      	ldrb	r3, [r7, #15]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d113      	bne.n	8003532 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003518:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	699a      	ldr	r2, [r3, #24]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	430a      	orrs	r2, r1
 800352a:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2201      	movs	r2, #1
 8003530:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	22ff      	movs	r2, #255	; 0xff
 8003538:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 800353a:	7bfb      	ldrb	r3, [r7, #15]
}
 800353c:	4618      	mov	r0, r3
 800353e:	3710      	adds	r7, #16
 8003540:	46bd      	mov	sp, r7
 8003542:	bd80      	pop	{r7, pc}

08003544 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003544:	b590      	push	{r4, r7, lr}
 8003546:	b087      	sub	sp, #28
 8003548:	af00      	add	r7, sp, #0
 800354a:	60f8      	str	r0, [r7, #12]
 800354c:	60b9      	str	r1, [r7, #8]
 800354e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003550:	2300      	movs	r3, #0
 8003552:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	7f1b      	ldrb	r3, [r3, #28]
 8003558:	2b01      	cmp	r3, #1
 800355a:	d101      	bne.n	8003560 <HAL_RTC_SetTime+0x1c>
 800355c:	2302      	movs	r3, #2
 800355e:	e087      	b.n	8003670 <HAL_RTC_SetTime+0x12c>
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	2201      	movs	r2, #1
 8003564:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2202      	movs	r2, #2
 800356a:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d126      	bne.n	80035c0 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	689b      	ldr	r3, [r3, #8]
 8003578:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800357c:	2b00      	cmp	r3, #0
 800357e:	d102      	bne.n	8003586 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	2200      	movs	r2, #0
 8003584:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003586:	68bb      	ldr	r3, [r7, #8]
 8003588:	781b      	ldrb	r3, [r3, #0]
 800358a:	4618      	mov	r0, r3
 800358c:	f000 fa29 	bl	80039e2 <RTC_ByteToBcd2>
 8003590:	4603      	mov	r3, r0
 8003592:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	785b      	ldrb	r3, [r3, #1]
 8003598:	4618      	mov	r0, r3
 800359a:	f000 fa22 	bl	80039e2 <RTC_ByteToBcd2>
 800359e:	4603      	mov	r3, r0
 80035a0:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80035a2:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	789b      	ldrb	r3, [r3, #2]
 80035a8:	4618      	mov	r0, r3
 80035aa:	f000 fa1a 	bl	80039e2 <RTC_ByteToBcd2>
 80035ae:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80035b0:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	78db      	ldrb	r3, [r3, #3]
 80035b8:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80035ba:	4313      	orrs	r3, r2
 80035bc:	617b      	str	r3, [r7, #20]
 80035be:	e018      	b.n	80035f2 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	689b      	ldr	r3, [r3, #8]
 80035c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d102      	bne.n	80035d4 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80035ce:	68bb      	ldr	r3, [r7, #8]
 80035d0:	2200      	movs	r2, #0
 80035d2:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	781b      	ldrb	r3, [r3, #0]
 80035d8:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	785b      	ldrb	r3, [r3, #1]
 80035de:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80035e0:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80035e2:	68ba      	ldr	r2, [r7, #8]
 80035e4:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80035e6:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80035e8:	68bb      	ldr	r3, [r7, #8]
 80035ea:	78db      	ldrb	r3, [r3, #3]
 80035ec:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80035ee:	4313      	orrs	r3, r2
 80035f0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	22ca      	movs	r2, #202	; 0xca
 80035f8:	625a      	str	r2, [r3, #36]	; 0x24
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	2253      	movs	r2, #83	; 0x53
 8003600:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003602:	68f8      	ldr	r0, [r7, #12]
 8003604:	f000 f991 	bl	800392a <RTC_EnterInitMode>
 8003608:	4603      	mov	r3, r0
 800360a:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800360c:	7cfb      	ldrb	r3, [r7, #19]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d120      	bne.n	8003654 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	697b      	ldr	r3, [r7, #20]
 8003618:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800361c:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003620:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	689a      	ldr	r2, [r3, #8]
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003630:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	6899      	ldr	r1, [r3, #8]
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	68da      	ldr	r2, [r3, #12]
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	691b      	ldr	r3, [r3, #16]
 8003640:	431a      	orrs	r2, r3
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	430a      	orrs	r2, r1
 8003648:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800364a:	68f8      	ldr	r0, [r7, #12]
 800364c:	f000 f9a4 	bl	8003998 <RTC_ExitInitMode>
 8003650:	4603      	mov	r3, r0
 8003652:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8003654:	7cfb      	ldrb	r3, [r7, #19]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d102      	bne.n	8003660 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2201      	movs	r2, #1
 800365e:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	22ff      	movs	r2, #255	; 0xff
 8003666:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	2200      	movs	r2, #0
 800366c:	771a      	strb	r2, [r3, #28]

  return status;
 800366e:	7cfb      	ldrb	r3, [r7, #19]
}
 8003670:	4618      	mov	r0, r3
 8003672:	371c      	adds	r7, #28
 8003674:	46bd      	mov	sp, r7
 8003676:	bd90      	pop	{r4, r7, pc}

08003678 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b086      	sub	sp, #24
 800367c:	af00      	add	r7, sp, #0
 800367e:	60f8      	str	r0, [r7, #12]
 8003680:	60b9      	str	r1, [r7, #8]
 8003682:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003684:	2300      	movs	r3, #0
 8003686:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800368e:	68bb      	ldr	r3, [r7, #8]
 8003690:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	691b      	ldr	r3, [r3, #16]
 8003698:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80036aa:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80036ae:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	0c1b      	lsrs	r3, r3, #16
 80036b4:	b2db      	uxtb	r3, r3
 80036b6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80036ba:	b2da      	uxtb	r2, r3
 80036bc:	68bb      	ldr	r3, [r7, #8]
 80036be:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80036c0:	697b      	ldr	r3, [r7, #20]
 80036c2:	0a1b      	lsrs	r3, r3, #8
 80036c4:	b2db      	uxtb	r3, r3
 80036c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80036ca:	b2da      	uxtb	r2, r3
 80036cc:	68bb      	ldr	r3, [r7, #8]
 80036ce:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80036d0:	697b      	ldr	r3, [r7, #20]
 80036d2:	b2db      	uxtb	r3, r3
 80036d4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80036d8:	b2da      	uxtb	r2, r3
 80036da:	68bb      	ldr	r3, [r7, #8]
 80036dc:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80036de:	697b      	ldr	r3, [r7, #20]
 80036e0:	0d9b      	lsrs	r3, r3, #22
 80036e2:	b2db      	uxtb	r3, r3
 80036e4:	f003 0301 	and.w	r3, r3, #1
 80036e8:	b2da      	uxtb	r2, r3
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d11a      	bne.n	800372a <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	781b      	ldrb	r3, [r3, #0]
 80036f8:	4618      	mov	r0, r3
 80036fa:	f000 f98f 	bl	8003a1c <RTC_Bcd2ToByte>
 80036fe:	4603      	mov	r3, r0
 8003700:	461a      	mov	r2, r3
 8003702:	68bb      	ldr	r3, [r7, #8]
 8003704:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8003706:	68bb      	ldr	r3, [r7, #8]
 8003708:	785b      	ldrb	r3, [r3, #1]
 800370a:	4618      	mov	r0, r3
 800370c:	f000 f986 	bl	8003a1c <RTC_Bcd2ToByte>
 8003710:	4603      	mov	r3, r0
 8003712:	461a      	mov	r2, r3
 8003714:	68bb      	ldr	r3, [r7, #8]
 8003716:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	789b      	ldrb	r3, [r3, #2]
 800371c:	4618      	mov	r0, r3
 800371e:	f000 f97d 	bl	8003a1c <RTC_Bcd2ToByte>
 8003722:	4603      	mov	r3, r0
 8003724:	461a      	mov	r2, r3
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800372a:	2300      	movs	r3, #0
}
 800372c:	4618      	mov	r0, r3
 800372e:	3718      	adds	r7, #24
 8003730:	46bd      	mov	sp, r7
 8003732:	bd80      	pop	{r7, pc}

08003734 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003734:	b590      	push	{r4, r7, lr}
 8003736:	b087      	sub	sp, #28
 8003738:	af00      	add	r7, sp, #0
 800373a:	60f8      	str	r0, [r7, #12]
 800373c:	60b9      	str	r1, [r7, #8]
 800373e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8003740:	2300      	movs	r3, #0
 8003742:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	7f1b      	ldrb	r3, [r3, #28]
 8003748:	2b01      	cmp	r3, #1
 800374a:	d101      	bne.n	8003750 <HAL_RTC_SetDate+0x1c>
 800374c:	2302      	movs	r3, #2
 800374e:	e071      	b.n	8003834 <HAL_RTC_SetDate+0x100>
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	2201      	movs	r2, #1
 8003754:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	2202      	movs	r2, #2
 800375a:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d10e      	bne.n	8003780 <HAL_RTC_SetDate+0x4c>
 8003762:	68bb      	ldr	r3, [r7, #8]
 8003764:	785b      	ldrb	r3, [r3, #1]
 8003766:	f003 0310 	and.w	r3, r3, #16
 800376a:	2b00      	cmp	r3, #0
 800376c:	d008      	beq.n	8003780 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800376e:	68bb      	ldr	r3, [r7, #8]
 8003770:	785b      	ldrb	r3, [r3, #1]
 8003772:	f023 0310 	bic.w	r3, r3, #16
 8003776:	b2db      	uxtb	r3, r3
 8003778:	330a      	adds	r3, #10
 800377a:	b2da      	uxtb	r2, r3
 800377c:	68bb      	ldr	r3, [r7, #8]
 800377e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d11c      	bne.n	80037c0 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	78db      	ldrb	r3, [r3, #3]
 800378a:	4618      	mov	r0, r3
 800378c:	f000 f929 	bl	80039e2 <RTC_ByteToBcd2>
 8003790:	4603      	mov	r3, r0
 8003792:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003794:	68bb      	ldr	r3, [r7, #8]
 8003796:	785b      	ldrb	r3, [r3, #1]
 8003798:	4618      	mov	r0, r3
 800379a:	f000 f922 	bl	80039e2 <RTC_ByteToBcd2>
 800379e:	4603      	mov	r3, r0
 80037a0:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80037a2:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80037a4:	68bb      	ldr	r3, [r7, #8]
 80037a6:	789b      	ldrb	r3, [r3, #2]
 80037a8:	4618      	mov	r0, r3
 80037aa:	f000 f91a 	bl	80039e2 <RTC_ByteToBcd2>
 80037ae:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80037b0:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80037b4:	68bb      	ldr	r3, [r7, #8]
 80037b6:	781b      	ldrb	r3, [r3, #0]
 80037b8:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80037ba:	4313      	orrs	r3, r2
 80037bc:	617b      	str	r3, [r7, #20]
 80037be:	e00e      	b.n	80037de <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80037c0:	68bb      	ldr	r3, [r7, #8]
 80037c2:	78db      	ldrb	r3, [r3, #3]
 80037c4:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80037c6:	68bb      	ldr	r3, [r7, #8]
 80037c8:	785b      	ldrb	r3, [r3, #1]
 80037ca:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80037cc:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80037ce:	68ba      	ldr	r2, [r7, #8]
 80037d0:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80037d2:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80037d4:	68bb      	ldr	r3, [r7, #8]
 80037d6:	781b      	ldrb	r3, [r3, #0]
 80037d8:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80037da:	4313      	orrs	r3, r2
 80037dc:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	22ca      	movs	r2, #202	; 0xca
 80037e4:	625a      	str	r2, [r3, #36]	; 0x24
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	2253      	movs	r2, #83	; 0x53
 80037ec:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80037ee:	68f8      	ldr	r0, [r7, #12]
 80037f0:	f000 f89b 	bl	800392a <RTC_EnterInitMode>
 80037f4:	4603      	mov	r3, r0
 80037f6:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80037f8:	7cfb      	ldrb	r3, [r7, #19]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d10c      	bne.n	8003818 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681a      	ldr	r2, [r3, #0]
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003808:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800380c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800380e:	68f8      	ldr	r0, [r7, #12]
 8003810:	f000 f8c2 	bl	8003998 <RTC_ExitInitMode>
 8003814:	4603      	mov	r3, r0
 8003816:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8003818:	7cfb      	ldrb	r3, [r7, #19]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d102      	bne.n	8003824 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2201      	movs	r2, #1
 8003822:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	22ff      	movs	r2, #255	; 0xff
 800382a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	2200      	movs	r2, #0
 8003830:	771a      	strb	r2, [r3, #28]

  return status;
 8003832:	7cfb      	ldrb	r3, [r7, #19]
}
 8003834:	4618      	mov	r0, r3
 8003836:	371c      	adds	r7, #28
 8003838:	46bd      	mov	sp, r7
 800383a:	bd90      	pop	{r4, r7, pc}

0800383c <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b086      	sub	sp, #24
 8003840:	af00      	add	r7, sp, #0
 8003842:	60f8      	str	r0, [r7, #12]
 8003844:	60b9      	str	r1, [r7, #8]
 8003846:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8003848:	2300      	movs	r3, #0
 800384a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003856:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800385a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800385c:	697b      	ldr	r3, [r7, #20]
 800385e:	0c1b      	lsrs	r3, r3, #16
 8003860:	b2da      	uxtb	r2, r3
 8003862:	68bb      	ldr	r3, [r7, #8]
 8003864:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8003866:	697b      	ldr	r3, [r7, #20]
 8003868:	0a1b      	lsrs	r3, r3, #8
 800386a:	b2db      	uxtb	r3, r3
 800386c:	f003 031f 	and.w	r3, r3, #31
 8003870:	b2da      	uxtb	r2, r3
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8003876:	697b      	ldr	r3, [r7, #20]
 8003878:	b2db      	uxtb	r3, r3
 800387a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800387e:	b2da      	uxtb	r2, r3
 8003880:	68bb      	ldr	r3, [r7, #8]
 8003882:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8003884:	697b      	ldr	r3, [r7, #20]
 8003886:	0b5b      	lsrs	r3, r3, #13
 8003888:	b2db      	uxtb	r3, r3
 800388a:	f003 0307 	and.w	r3, r3, #7
 800388e:	b2da      	uxtb	r2, r3
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d11a      	bne.n	80038d0 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800389a:	68bb      	ldr	r3, [r7, #8]
 800389c:	78db      	ldrb	r3, [r3, #3]
 800389e:	4618      	mov	r0, r3
 80038a0:	f000 f8bc 	bl	8003a1c <RTC_Bcd2ToByte>
 80038a4:	4603      	mov	r3, r0
 80038a6:	461a      	mov	r2, r3
 80038a8:	68bb      	ldr	r3, [r7, #8]
 80038aa:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	785b      	ldrb	r3, [r3, #1]
 80038b0:	4618      	mov	r0, r3
 80038b2:	f000 f8b3 	bl	8003a1c <RTC_Bcd2ToByte>
 80038b6:	4603      	mov	r3, r0
 80038b8:	461a      	mov	r2, r3
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80038be:	68bb      	ldr	r3, [r7, #8]
 80038c0:	789b      	ldrb	r3, [r3, #2]
 80038c2:	4618      	mov	r0, r3
 80038c4:	f000 f8aa 	bl	8003a1c <RTC_Bcd2ToByte>
 80038c8:	4603      	mov	r3, r0
 80038ca:	461a      	mov	r2, r3
 80038cc:	68bb      	ldr	r3, [r7, #8]
 80038ce:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80038d0:	2300      	movs	r3, #0
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	3718      	adds	r7, #24
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd80      	pop	{r7, pc}

080038da <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80038da:	b580      	push	{r7, lr}
 80038dc:	b084      	sub	sp, #16
 80038de:	af00      	add	r7, sp, #0
 80038e0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80038e2:	2300      	movs	r3, #0
 80038e4:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	68da      	ldr	r2, [r3, #12]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80038f4:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80038f6:	f7fe fd25 	bl	8002344 <HAL_GetTick>
 80038fa:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80038fc:	e009      	b.n	8003912 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80038fe:	f7fe fd21 	bl	8002344 <HAL_GetTick>
 8003902:	4602      	mov	r2, r0
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	1ad3      	subs	r3, r2, r3
 8003908:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800390c:	d901      	bls.n	8003912 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800390e:	2303      	movs	r3, #3
 8003910:	e007      	b.n	8003922 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	68db      	ldr	r3, [r3, #12]
 8003918:	f003 0320 	and.w	r3, r3, #32
 800391c:	2b00      	cmp	r3, #0
 800391e:	d0ee      	beq.n	80038fe <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8003920:	2300      	movs	r3, #0
}
 8003922:	4618      	mov	r0, r3
 8003924:	3710      	adds	r7, #16
 8003926:	46bd      	mov	sp, r7
 8003928:	bd80      	pop	{r7, pc}

0800392a <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800392a:	b580      	push	{r7, lr}
 800392c:	b084      	sub	sp, #16
 800392e:	af00      	add	r7, sp, #0
 8003930:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003932:	2300      	movs	r3, #0
 8003934:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003936:	2300      	movs	r3, #0
 8003938:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	68db      	ldr	r3, [r3, #12]
 8003940:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003944:	2b00      	cmp	r3, #0
 8003946:	d122      	bne.n	800398e <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	68da      	ldr	r2, [r3, #12]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003956:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003958:	f7fe fcf4 	bl	8002344 <HAL_GetTick>
 800395c:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800395e:	e00c      	b.n	800397a <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003960:	f7fe fcf0 	bl	8002344 <HAL_GetTick>
 8003964:	4602      	mov	r2, r0
 8003966:	68bb      	ldr	r3, [r7, #8]
 8003968:	1ad3      	subs	r3, r2, r3
 800396a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800396e:	d904      	bls.n	800397a <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2204      	movs	r2, #4
 8003974:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	68db      	ldr	r3, [r3, #12]
 8003980:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003984:	2b00      	cmp	r3, #0
 8003986:	d102      	bne.n	800398e <RTC_EnterInitMode+0x64>
 8003988:	7bfb      	ldrb	r3, [r7, #15]
 800398a:	2b01      	cmp	r3, #1
 800398c:	d1e8      	bne.n	8003960 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800398e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003990:	4618      	mov	r0, r3
 8003992:	3710      	adds	r7, #16
 8003994:	46bd      	mov	sp, r7
 8003996:	bd80      	pop	{r7, pc}

08003998 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b084      	sub	sp, #16
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039a0:	2300      	movs	r3, #0
 80039a2:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	68da      	ldr	r2, [r3, #12]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80039b2:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	689b      	ldr	r3, [r3, #8]
 80039ba:	f003 0320 	and.w	r3, r3, #32
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d10a      	bne.n	80039d8 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80039c2:	6878      	ldr	r0, [r7, #4]
 80039c4:	f7ff ff89 	bl	80038da <HAL_RTC_WaitForSynchro>
 80039c8:	4603      	mov	r3, r0
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d004      	beq.n	80039d8 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2204      	movs	r2, #4
 80039d2:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80039d4:	2301      	movs	r3, #1
 80039d6:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80039d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80039da:	4618      	mov	r0, r3
 80039dc:	3710      	adds	r7, #16
 80039de:	46bd      	mov	sp, r7
 80039e0:	bd80      	pop	{r7, pc}

080039e2 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80039e2:	b480      	push	{r7}
 80039e4:	b085      	sub	sp, #20
 80039e6:	af00      	add	r7, sp, #0
 80039e8:	4603      	mov	r3, r0
 80039ea:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 80039ec:	2300      	movs	r3, #0
 80039ee:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 80039f0:	e005      	b.n	80039fe <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80039f2:	7bfb      	ldrb	r3, [r7, #15]
 80039f4:	3301      	adds	r3, #1
 80039f6:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 80039f8:	79fb      	ldrb	r3, [r7, #7]
 80039fa:	3b0a      	subs	r3, #10
 80039fc:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80039fe:	79fb      	ldrb	r3, [r7, #7]
 8003a00:	2b09      	cmp	r3, #9
 8003a02:	d8f6      	bhi.n	80039f2 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8003a04:	7bfb      	ldrb	r3, [r7, #15]
 8003a06:	011b      	lsls	r3, r3, #4
 8003a08:	b2da      	uxtb	r2, r3
 8003a0a:	79fb      	ldrb	r3, [r7, #7]
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	b2db      	uxtb	r3, r3
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	3714      	adds	r7, #20
 8003a14:	46bd      	mov	sp, r7
 8003a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1a:	4770      	bx	lr

08003a1c <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	b085      	sub	sp, #20
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	4603      	mov	r3, r0
 8003a24:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 8003a26:	2300      	movs	r3, #0
 8003a28:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8003a2a:	79fb      	ldrb	r3, [r7, #7]
 8003a2c:	091b      	lsrs	r3, r3, #4
 8003a2e:	b2db      	uxtb	r3, r3
 8003a30:	461a      	mov	r2, r3
 8003a32:	0092      	lsls	r2, r2, #2
 8003a34:	4413      	add	r3, r2
 8003a36:	005b      	lsls	r3, r3, #1
 8003a38:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 8003a3a:	79fb      	ldrb	r3, [r7, #7]
 8003a3c:	f003 030f 	and.w	r3, r3, #15
 8003a40:	b2da      	uxtb	r2, r3
 8003a42:	7bfb      	ldrb	r3, [r7, #15]
 8003a44:	4413      	add	r3, r2
 8003a46:	b2db      	uxtb	r3, r3
}
 8003a48:	4618      	mov	r0, r3
 8003a4a:	3714      	adds	r7, #20
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a52:	4770      	bx	lr

08003a54 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b082      	sub	sp, #8
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d101      	bne.n	8003a66 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003a62:	2301      	movs	r3, #1
 8003a64:	e03f      	b.n	8003ae6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a6c:	b2db      	uxtb	r3, r3
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d106      	bne.n	8003a80 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2200      	movs	r2, #0
 8003a76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003a7a:	6878      	ldr	r0, [r7, #4]
 8003a7c:	f7fe fa88 	bl	8001f90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2224      	movs	r2, #36	; 0x24
 8003a84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	68da      	ldr	r2, [r3, #12]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003a96:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003a98:	6878      	ldr	r0, [r7, #4]
 8003a9a:	f000 f929 	bl	8003cf0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	691a      	ldr	r2, [r3, #16]
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003aac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	695a      	ldr	r2, [r3, #20]
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003abc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	68da      	ldr	r2, [r3, #12]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003acc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2220      	movs	r2, #32
 8003ad8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2220      	movs	r2, #32
 8003ae0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003ae4:	2300      	movs	r3, #0
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	3708      	adds	r7, #8
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}

08003aee <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003aee:	b580      	push	{r7, lr}
 8003af0:	b08a      	sub	sp, #40	; 0x28
 8003af2:	af02      	add	r7, sp, #8
 8003af4:	60f8      	str	r0, [r7, #12]
 8003af6:	60b9      	str	r1, [r7, #8]
 8003af8:	603b      	str	r3, [r7, #0]
 8003afa:	4613      	mov	r3, r2
 8003afc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003afe:	2300      	movs	r3, #0
 8003b00:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	2b20      	cmp	r3, #32
 8003b0c:	d17c      	bne.n	8003c08 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b0e:	68bb      	ldr	r3, [r7, #8]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d002      	beq.n	8003b1a <HAL_UART_Transmit+0x2c>
 8003b14:	88fb      	ldrh	r3, [r7, #6]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d101      	bne.n	8003b1e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	e075      	b.n	8003c0a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b24:	2b01      	cmp	r3, #1
 8003b26:	d101      	bne.n	8003b2c <HAL_UART_Transmit+0x3e>
 8003b28:	2302      	movs	r3, #2
 8003b2a:	e06e      	b.n	8003c0a <HAL_UART_Transmit+0x11c>
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2201      	movs	r2, #1
 8003b30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	2200      	movs	r2, #0
 8003b38:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	2221      	movs	r2, #33	; 0x21
 8003b3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003b42:	f7fe fbff 	bl	8002344 <HAL_GetTick>
 8003b46:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	88fa      	ldrh	r2, [r7, #6]
 8003b4c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	88fa      	ldrh	r2, [r7, #6]
 8003b52:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	689b      	ldr	r3, [r3, #8]
 8003b58:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b5c:	d108      	bne.n	8003b70 <HAL_UART_Transmit+0x82>
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	691b      	ldr	r3, [r3, #16]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d104      	bne.n	8003b70 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003b66:	2300      	movs	r3, #0
 8003b68:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003b6a:	68bb      	ldr	r3, [r7, #8]
 8003b6c:	61bb      	str	r3, [r7, #24]
 8003b6e:	e003      	b.n	8003b78 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003b70:	68bb      	ldr	r3, [r7, #8]
 8003b72:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003b74:	2300      	movs	r3, #0
 8003b76:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003b80:	e02a      	b.n	8003bd8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	9300      	str	r3, [sp, #0]
 8003b86:	697b      	ldr	r3, [r7, #20]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	2180      	movs	r1, #128	; 0x80
 8003b8c:	68f8      	ldr	r0, [r7, #12]
 8003b8e:	f000 f840 	bl	8003c12 <UART_WaitOnFlagUntilTimeout>
 8003b92:	4603      	mov	r3, r0
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d001      	beq.n	8003b9c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003b98:	2303      	movs	r3, #3
 8003b9a:	e036      	b.n	8003c0a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003b9c:	69fb      	ldr	r3, [r7, #28]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d10b      	bne.n	8003bba <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003ba2:	69bb      	ldr	r3, [r7, #24]
 8003ba4:	881b      	ldrh	r3, [r3, #0]
 8003ba6:	461a      	mov	r2, r3
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003bb0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003bb2:	69bb      	ldr	r3, [r7, #24]
 8003bb4:	3302      	adds	r3, #2
 8003bb6:	61bb      	str	r3, [r7, #24]
 8003bb8:	e007      	b.n	8003bca <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003bba:	69fb      	ldr	r3, [r7, #28]
 8003bbc:	781a      	ldrb	r2, [r3, #0]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003bc4:	69fb      	ldr	r3, [r7, #28]
 8003bc6:	3301      	adds	r3, #1
 8003bc8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003bce:	b29b      	uxth	r3, r3
 8003bd0:	3b01      	subs	r3, #1
 8003bd2:	b29a      	uxth	r2, r3
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003bdc:	b29b      	uxth	r3, r3
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d1cf      	bne.n	8003b82 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	9300      	str	r3, [sp, #0]
 8003be6:	697b      	ldr	r3, [r7, #20]
 8003be8:	2200      	movs	r2, #0
 8003bea:	2140      	movs	r1, #64	; 0x40
 8003bec:	68f8      	ldr	r0, [r7, #12]
 8003bee:	f000 f810 	bl	8003c12 <UART_WaitOnFlagUntilTimeout>
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d001      	beq.n	8003bfc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003bf8:	2303      	movs	r3, #3
 8003bfa:	e006      	b.n	8003c0a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	2220      	movs	r2, #32
 8003c00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003c04:	2300      	movs	r3, #0
 8003c06:	e000      	b.n	8003c0a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003c08:	2302      	movs	r3, #2
  }
}
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	3720      	adds	r7, #32
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bd80      	pop	{r7, pc}

08003c12 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003c12:	b580      	push	{r7, lr}
 8003c14:	b090      	sub	sp, #64	; 0x40
 8003c16:	af00      	add	r7, sp, #0
 8003c18:	60f8      	str	r0, [r7, #12]
 8003c1a:	60b9      	str	r1, [r7, #8]
 8003c1c:	603b      	str	r3, [r7, #0]
 8003c1e:	4613      	mov	r3, r2
 8003c20:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c22:	e050      	b.n	8003cc6 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c24:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c2a:	d04c      	beq.n	8003cc6 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003c2c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d007      	beq.n	8003c42 <UART_WaitOnFlagUntilTimeout+0x30>
 8003c32:	f7fe fb87 	bl	8002344 <HAL_GetTick>
 8003c36:	4602      	mov	r2, r0
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	1ad3      	subs	r3, r2, r3
 8003c3c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003c3e:	429a      	cmp	r2, r3
 8003c40:	d241      	bcs.n	8003cc6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	330c      	adds	r3, #12
 8003c48:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c4c:	e853 3f00 	ldrex	r3, [r3]
 8003c50:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c54:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003c58:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	330c      	adds	r3, #12
 8003c60:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003c62:	637a      	str	r2, [r7, #52]	; 0x34
 8003c64:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c66:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003c68:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003c6a:	e841 2300 	strex	r3, r2, [r1]
 8003c6e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003c70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d1e5      	bne.n	8003c42 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	3314      	adds	r3, #20
 8003c7c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c7e:	697b      	ldr	r3, [r7, #20]
 8003c80:	e853 3f00 	ldrex	r3, [r3]
 8003c84:	613b      	str	r3, [r7, #16]
   return(result);
 8003c86:	693b      	ldr	r3, [r7, #16]
 8003c88:	f023 0301 	bic.w	r3, r3, #1
 8003c8c:	63bb      	str	r3, [r7, #56]	; 0x38
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	3314      	adds	r3, #20
 8003c94:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003c96:	623a      	str	r2, [r7, #32]
 8003c98:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c9a:	69f9      	ldr	r1, [r7, #28]
 8003c9c:	6a3a      	ldr	r2, [r7, #32]
 8003c9e:	e841 2300 	strex	r3, r2, [r1]
 8003ca2:	61bb      	str	r3, [r7, #24]
   return(result);
 8003ca4:	69bb      	ldr	r3, [r7, #24]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d1e5      	bne.n	8003c76 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	2220      	movs	r2, #32
 8003cae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2220      	movs	r2, #32
 8003cb6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003cc2:	2303      	movs	r3, #3
 8003cc4:	e00f      	b.n	8003ce6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	681a      	ldr	r2, [r3, #0]
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	4013      	ands	r3, r2
 8003cd0:	68ba      	ldr	r2, [r7, #8]
 8003cd2:	429a      	cmp	r2, r3
 8003cd4:	bf0c      	ite	eq
 8003cd6:	2301      	moveq	r3, #1
 8003cd8:	2300      	movne	r3, #0
 8003cda:	b2db      	uxtb	r3, r3
 8003cdc:	461a      	mov	r2, r3
 8003cde:	79fb      	ldrb	r3, [r7, #7]
 8003ce0:	429a      	cmp	r2, r3
 8003ce2:	d09f      	beq.n	8003c24 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003ce4:	2300      	movs	r3, #0
}
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	3740      	adds	r7, #64	; 0x40
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bd80      	pop	{r7, pc}
	...

08003cf0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003cf0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003cf4:	b0c0      	sub	sp, #256	; 0x100
 8003cf6:	af00      	add	r7, sp, #0
 8003cf8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003cfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	691b      	ldr	r3, [r3, #16]
 8003d04:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003d08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d0c:	68d9      	ldr	r1, [r3, #12]
 8003d0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d12:	681a      	ldr	r2, [r3, #0]
 8003d14:	ea40 0301 	orr.w	r3, r0, r1
 8003d18:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003d1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d1e:	689a      	ldr	r2, [r3, #8]
 8003d20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d24:	691b      	ldr	r3, [r3, #16]
 8003d26:	431a      	orrs	r2, r3
 8003d28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d2c:	695b      	ldr	r3, [r3, #20]
 8003d2e:	431a      	orrs	r2, r3
 8003d30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d34:	69db      	ldr	r3, [r3, #28]
 8003d36:	4313      	orrs	r3, r2
 8003d38:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003d3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	68db      	ldr	r3, [r3, #12]
 8003d44:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003d48:	f021 010c 	bic.w	r1, r1, #12
 8003d4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d50:	681a      	ldr	r2, [r3, #0]
 8003d52:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003d56:	430b      	orrs	r3, r1
 8003d58:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003d5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	695b      	ldr	r3, [r3, #20]
 8003d62:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003d66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d6a:	6999      	ldr	r1, [r3, #24]
 8003d6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d70:	681a      	ldr	r2, [r3, #0]
 8003d72:	ea40 0301 	orr.w	r3, r0, r1
 8003d76:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003d78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d7c:	681a      	ldr	r2, [r3, #0]
 8003d7e:	4b8f      	ldr	r3, [pc, #572]	; (8003fbc <UART_SetConfig+0x2cc>)
 8003d80:	429a      	cmp	r2, r3
 8003d82:	d005      	beq.n	8003d90 <UART_SetConfig+0xa0>
 8003d84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d88:	681a      	ldr	r2, [r3, #0]
 8003d8a:	4b8d      	ldr	r3, [pc, #564]	; (8003fc0 <UART_SetConfig+0x2d0>)
 8003d8c:	429a      	cmp	r2, r3
 8003d8e:	d104      	bne.n	8003d9a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003d90:	f7ff fa6c 	bl	800326c <HAL_RCC_GetPCLK2Freq>
 8003d94:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003d98:	e003      	b.n	8003da2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003d9a:	f7ff fa53 	bl	8003244 <HAL_RCC_GetPCLK1Freq>
 8003d9e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003da2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003da6:	69db      	ldr	r3, [r3, #28]
 8003da8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003dac:	f040 810c 	bne.w	8003fc8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003db0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003db4:	2200      	movs	r2, #0
 8003db6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003dba:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003dbe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003dc2:	4622      	mov	r2, r4
 8003dc4:	462b      	mov	r3, r5
 8003dc6:	1891      	adds	r1, r2, r2
 8003dc8:	65b9      	str	r1, [r7, #88]	; 0x58
 8003dca:	415b      	adcs	r3, r3
 8003dcc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003dce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003dd2:	4621      	mov	r1, r4
 8003dd4:	eb12 0801 	adds.w	r8, r2, r1
 8003dd8:	4629      	mov	r1, r5
 8003dda:	eb43 0901 	adc.w	r9, r3, r1
 8003dde:	f04f 0200 	mov.w	r2, #0
 8003de2:	f04f 0300 	mov.w	r3, #0
 8003de6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003dea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003dee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003df2:	4690      	mov	r8, r2
 8003df4:	4699      	mov	r9, r3
 8003df6:	4623      	mov	r3, r4
 8003df8:	eb18 0303 	adds.w	r3, r8, r3
 8003dfc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003e00:	462b      	mov	r3, r5
 8003e02:	eb49 0303 	adc.w	r3, r9, r3
 8003e06:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003e0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	2200      	movs	r2, #0
 8003e12:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003e16:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003e1a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003e1e:	460b      	mov	r3, r1
 8003e20:	18db      	adds	r3, r3, r3
 8003e22:	653b      	str	r3, [r7, #80]	; 0x50
 8003e24:	4613      	mov	r3, r2
 8003e26:	eb42 0303 	adc.w	r3, r2, r3
 8003e2a:	657b      	str	r3, [r7, #84]	; 0x54
 8003e2c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003e30:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003e34:	f7fc feb8 	bl	8000ba8 <__aeabi_uldivmod>
 8003e38:	4602      	mov	r2, r0
 8003e3a:	460b      	mov	r3, r1
 8003e3c:	4b61      	ldr	r3, [pc, #388]	; (8003fc4 <UART_SetConfig+0x2d4>)
 8003e3e:	fba3 2302 	umull	r2, r3, r3, r2
 8003e42:	095b      	lsrs	r3, r3, #5
 8003e44:	011c      	lsls	r4, r3, #4
 8003e46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003e50:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003e54:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003e58:	4642      	mov	r2, r8
 8003e5a:	464b      	mov	r3, r9
 8003e5c:	1891      	adds	r1, r2, r2
 8003e5e:	64b9      	str	r1, [r7, #72]	; 0x48
 8003e60:	415b      	adcs	r3, r3
 8003e62:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003e64:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003e68:	4641      	mov	r1, r8
 8003e6a:	eb12 0a01 	adds.w	sl, r2, r1
 8003e6e:	4649      	mov	r1, r9
 8003e70:	eb43 0b01 	adc.w	fp, r3, r1
 8003e74:	f04f 0200 	mov.w	r2, #0
 8003e78:	f04f 0300 	mov.w	r3, #0
 8003e7c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003e80:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003e84:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003e88:	4692      	mov	sl, r2
 8003e8a:	469b      	mov	fp, r3
 8003e8c:	4643      	mov	r3, r8
 8003e8e:	eb1a 0303 	adds.w	r3, sl, r3
 8003e92:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003e96:	464b      	mov	r3, r9
 8003e98:	eb4b 0303 	adc.w	r3, fp, r3
 8003e9c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003ea0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003eac:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003eb0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003eb4:	460b      	mov	r3, r1
 8003eb6:	18db      	adds	r3, r3, r3
 8003eb8:	643b      	str	r3, [r7, #64]	; 0x40
 8003eba:	4613      	mov	r3, r2
 8003ebc:	eb42 0303 	adc.w	r3, r2, r3
 8003ec0:	647b      	str	r3, [r7, #68]	; 0x44
 8003ec2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003ec6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003eca:	f7fc fe6d 	bl	8000ba8 <__aeabi_uldivmod>
 8003ece:	4602      	mov	r2, r0
 8003ed0:	460b      	mov	r3, r1
 8003ed2:	4611      	mov	r1, r2
 8003ed4:	4b3b      	ldr	r3, [pc, #236]	; (8003fc4 <UART_SetConfig+0x2d4>)
 8003ed6:	fba3 2301 	umull	r2, r3, r3, r1
 8003eda:	095b      	lsrs	r3, r3, #5
 8003edc:	2264      	movs	r2, #100	; 0x64
 8003ede:	fb02 f303 	mul.w	r3, r2, r3
 8003ee2:	1acb      	subs	r3, r1, r3
 8003ee4:	00db      	lsls	r3, r3, #3
 8003ee6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003eea:	4b36      	ldr	r3, [pc, #216]	; (8003fc4 <UART_SetConfig+0x2d4>)
 8003eec:	fba3 2302 	umull	r2, r3, r3, r2
 8003ef0:	095b      	lsrs	r3, r3, #5
 8003ef2:	005b      	lsls	r3, r3, #1
 8003ef4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003ef8:	441c      	add	r4, r3
 8003efa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003efe:	2200      	movs	r2, #0
 8003f00:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003f04:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003f08:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003f0c:	4642      	mov	r2, r8
 8003f0e:	464b      	mov	r3, r9
 8003f10:	1891      	adds	r1, r2, r2
 8003f12:	63b9      	str	r1, [r7, #56]	; 0x38
 8003f14:	415b      	adcs	r3, r3
 8003f16:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003f18:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003f1c:	4641      	mov	r1, r8
 8003f1e:	1851      	adds	r1, r2, r1
 8003f20:	6339      	str	r1, [r7, #48]	; 0x30
 8003f22:	4649      	mov	r1, r9
 8003f24:	414b      	adcs	r3, r1
 8003f26:	637b      	str	r3, [r7, #52]	; 0x34
 8003f28:	f04f 0200 	mov.w	r2, #0
 8003f2c:	f04f 0300 	mov.w	r3, #0
 8003f30:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003f34:	4659      	mov	r1, fp
 8003f36:	00cb      	lsls	r3, r1, #3
 8003f38:	4651      	mov	r1, sl
 8003f3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003f3e:	4651      	mov	r1, sl
 8003f40:	00ca      	lsls	r2, r1, #3
 8003f42:	4610      	mov	r0, r2
 8003f44:	4619      	mov	r1, r3
 8003f46:	4603      	mov	r3, r0
 8003f48:	4642      	mov	r2, r8
 8003f4a:	189b      	adds	r3, r3, r2
 8003f4c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003f50:	464b      	mov	r3, r9
 8003f52:	460a      	mov	r2, r1
 8003f54:	eb42 0303 	adc.w	r3, r2, r3
 8003f58:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003f5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	2200      	movs	r2, #0
 8003f64:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003f68:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003f6c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003f70:	460b      	mov	r3, r1
 8003f72:	18db      	adds	r3, r3, r3
 8003f74:	62bb      	str	r3, [r7, #40]	; 0x28
 8003f76:	4613      	mov	r3, r2
 8003f78:	eb42 0303 	adc.w	r3, r2, r3
 8003f7c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003f7e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003f82:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003f86:	f7fc fe0f 	bl	8000ba8 <__aeabi_uldivmod>
 8003f8a:	4602      	mov	r2, r0
 8003f8c:	460b      	mov	r3, r1
 8003f8e:	4b0d      	ldr	r3, [pc, #52]	; (8003fc4 <UART_SetConfig+0x2d4>)
 8003f90:	fba3 1302 	umull	r1, r3, r3, r2
 8003f94:	095b      	lsrs	r3, r3, #5
 8003f96:	2164      	movs	r1, #100	; 0x64
 8003f98:	fb01 f303 	mul.w	r3, r1, r3
 8003f9c:	1ad3      	subs	r3, r2, r3
 8003f9e:	00db      	lsls	r3, r3, #3
 8003fa0:	3332      	adds	r3, #50	; 0x32
 8003fa2:	4a08      	ldr	r2, [pc, #32]	; (8003fc4 <UART_SetConfig+0x2d4>)
 8003fa4:	fba2 2303 	umull	r2, r3, r2, r3
 8003fa8:	095b      	lsrs	r3, r3, #5
 8003faa:	f003 0207 	and.w	r2, r3, #7
 8003fae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4422      	add	r2, r4
 8003fb6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003fb8:	e105      	b.n	80041c6 <UART_SetConfig+0x4d6>
 8003fba:	bf00      	nop
 8003fbc:	40011000 	.word	0x40011000
 8003fc0:	40011400 	.word	0x40011400
 8003fc4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003fc8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003fcc:	2200      	movs	r2, #0
 8003fce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003fd2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003fd6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003fda:	4642      	mov	r2, r8
 8003fdc:	464b      	mov	r3, r9
 8003fde:	1891      	adds	r1, r2, r2
 8003fe0:	6239      	str	r1, [r7, #32]
 8003fe2:	415b      	adcs	r3, r3
 8003fe4:	627b      	str	r3, [r7, #36]	; 0x24
 8003fe6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003fea:	4641      	mov	r1, r8
 8003fec:	1854      	adds	r4, r2, r1
 8003fee:	4649      	mov	r1, r9
 8003ff0:	eb43 0501 	adc.w	r5, r3, r1
 8003ff4:	f04f 0200 	mov.w	r2, #0
 8003ff8:	f04f 0300 	mov.w	r3, #0
 8003ffc:	00eb      	lsls	r3, r5, #3
 8003ffe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004002:	00e2      	lsls	r2, r4, #3
 8004004:	4614      	mov	r4, r2
 8004006:	461d      	mov	r5, r3
 8004008:	4643      	mov	r3, r8
 800400a:	18e3      	adds	r3, r4, r3
 800400c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004010:	464b      	mov	r3, r9
 8004012:	eb45 0303 	adc.w	r3, r5, r3
 8004016:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800401a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	2200      	movs	r2, #0
 8004022:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004026:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800402a:	f04f 0200 	mov.w	r2, #0
 800402e:	f04f 0300 	mov.w	r3, #0
 8004032:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004036:	4629      	mov	r1, r5
 8004038:	008b      	lsls	r3, r1, #2
 800403a:	4621      	mov	r1, r4
 800403c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004040:	4621      	mov	r1, r4
 8004042:	008a      	lsls	r2, r1, #2
 8004044:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004048:	f7fc fdae 	bl	8000ba8 <__aeabi_uldivmod>
 800404c:	4602      	mov	r2, r0
 800404e:	460b      	mov	r3, r1
 8004050:	4b60      	ldr	r3, [pc, #384]	; (80041d4 <UART_SetConfig+0x4e4>)
 8004052:	fba3 2302 	umull	r2, r3, r3, r2
 8004056:	095b      	lsrs	r3, r3, #5
 8004058:	011c      	lsls	r4, r3, #4
 800405a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800405e:	2200      	movs	r2, #0
 8004060:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004064:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004068:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800406c:	4642      	mov	r2, r8
 800406e:	464b      	mov	r3, r9
 8004070:	1891      	adds	r1, r2, r2
 8004072:	61b9      	str	r1, [r7, #24]
 8004074:	415b      	adcs	r3, r3
 8004076:	61fb      	str	r3, [r7, #28]
 8004078:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800407c:	4641      	mov	r1, r8
 800407e:	1851      	adds	r1, r2, r1
 8004080:	6139      	str	r1, [r7, #16]
 8004082:	4649      	mov	r1, r9
 8004084:	414b      	adcs	r3, r1
 8004086:	617b      	str	r3, [r7, #20]
 8004088:	f04f 0200 	mov.w	r2, #0
 800408c:	f04f 0300 	mov.w	r3, #0
 8004090:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004094:	4659      	mov	r1, fp
 8004096:	00cb      	lsls	r3, r1, #3
 8004098:	4651      	mov	r1, sl
 800409a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800409e:	4651      	mov	r1, sl
 80040a0:	00ca      	lsls	r2, r1, #3
 80040a2:	4610      	mov	r0, r2
 80040a4:	4619      	mov	r1, r3
 80040a6:	4603      	mov	r3, r0
 80040a8:	4642      	mov	r2, r8
 80040aa:	189b      	adds	r3, r3, r2
 80040ac:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80040b0:	464b      	mov	r3, r9
 80040b2:	460a      	mov	r2, r1
 80040b4:	eb42 0303 	adc.w	r3, r2, r3
 80040b8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80040bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	2200      	movs	r2, #0
 80040c4:	67bb      	str	r3, [r7, #120]	; 0x78
 80040c6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80040c8:	f04f 0200 	mov.w	r2, #0
 80040cc:	f04f 0300 	mov.w	r3, #0
 80040d0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80040d4:	4649      	mov	r1, r9
 80040d6:	008b      	lsls	r3, r1, #2
 80040d8:	4641      	mov	r1, r8
 80040da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80040de:	4641      	mov	r1, r8
 80040e0:	008a      	lsls	r2, r1, #2
 80040e2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80040e6:	f7fc fd5f 	bl	8000ba8 <__aeabi_uldivmod>
 80040ea:	4602      	mov	r2, r0
 80040ec:	460b      	mov	r3, r1
 80040ee:	4b39      	ldr	r3, [pc, #228]	; (80041d4 <UART_SetConfig+0x4e4>)
 80040f0:	fba3 1302 	umull	r1, r3, r3, r2
 80040f4:	095b      	lsrs	r3, r3, #5
 80040f6:	2164      	movs	r1, #100	; 0x64
 80040f8:	fb01 f303 	mul.w	r3, r1, r3
 80040fc:	1ad3      	subs	r3, r2, r3
 80040fe:	011b      	lsls	r3, r3, #4
 8004100:	3332      	adds	r3, #50	; 0x32
 8004102:	4a34      	ldr	r2, [pc, #208]	; (80041d4 <UART_SetConfig+0x4e4>)
 8004104:	fba2 2303 	umull	r2, r3, r2, r3
 8004108:	095b      	lsrs	r3, r3, #5
 800410a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800410e:	441c      	add	r4, r3
 8004110:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004114:	2200      	movs	r2, #0
 8004116:	673b      	str	r3, [r7, #112]	; 0x70
 8004118:	677a      	str	r2, [r7, #116]	; 0x74
 800411a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800411e:	4642      	mov	r2, r8
 8004120:	464b      	mov	r3, r9
 8004122:	1891      	adds	r1, r2, r2
 8004124:	60b9      	str	r1, [r7, #8]
 8004126:	415b      	adcs	r3, r3
 8004128:	60fb      	str	r3, [r7, #12]
 800412a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800412e:	4641      	mov	r1, r8
 8004130:	1851      	adds	r1, r2, r1
 8004132:	6039      	str	r1, [r7, #0]
 8004134:	4649      	mov	r1, r9
 8004136:	414b      	adcs	r3, r1
 8004138:	607b      	str	r3, [r7, #4]
 800413a:	f04f 0200 	mov.w	r2, #0
 800413e:	f04f 0300 	mov.w	r3, #0
 8004142:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004146:	4659      	mov	r1, fp
 8004148:	00cb      	lsls	r3, r1, #3
 800414a:	4651      	mov	r1, sl
 800414c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004150:	4651      	mov	r1, sl
 8004152:	00ca      	lsls	r2, r1, #3
 8004154:	4610      	mov	r0, r2
 8004156:	4619      	mov	r1, r3
 8004158:	4603      	mov	r3, r0
 800415a:	4642      	mov	r2, r8
 800415c:	189b      	adds	r3, r3, r2
 800415e:	66bb      	str	r3, [r7, #104]	; 0x68
 8004160:	464b      	mov	r3, r9
 8004162:	460a      	mov	r2, r1
 8004164:	eb42 0303 	adc.w	r3, r2, r3
 8004168:	66fb      	str	r3, [r7, #108]	; 0x6c
 800416a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800416e:	685b      	ldr	r3, [r3, #4]
 8004170:	2200      	movs	r2, #0
 8004172:	663b      	str	r3, [r7, #96]	; 0x60
 8004174:	667a      	str	r2, [r7, #100]	; 0x64
 8004176:	f04f 0200 	mov.w	r2, #0
 800417a:	f04f 0300 	mov.w	r3, #0
 800417e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004182:	4649      	mov	r1, r9
 8004184:	008b      	lsls	r3, r1, #2
 8004186:	4641      	mov	r1, r8
 8004188:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800418c:	4641      	mov	r1, r8
 800418e:	008a      	lsls	r2, r1, #2
 8004190:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004194:	f7fc fd08 	bl	8000ba8 <__aeabi_uldivmod>
 8004198:	4602      	mov	r2, r0
 800419a:	460b      	mov	r3, r1
 800419c:	4b0d      	ldr	r3, [pc, #52]	; (80041d4 <UART_SetConfig+0x4e4>)
 800419e:	fba3 1302 	umull	r1, r3, r3, r2
 80041a2:	095b      	lsrs	r3, r3, #5
 80041a4:	2164      	movs	r1, #100	; 0x64
 80041a6:	fb01 f303 	mul.w	r3, r1, r3
 80041aa:	1ad3      	subs	r3, r2, r3
 80041ac:	011b      	lsls	r3, r3, #4
 80041ae:	3332      	adds	r3, #50	; 0x32
 80041b0:	4a08      	ldr	r2, [pc, #32]	; (80041d4 <UART_SetConfig+0x4e4>)
 80041b2:	fba2 2303 	umull	r2, r3, r2, r3
 80041b6:	095b      	lsrs	r3, r3, #5
 80041b8:	f003 020f 	and.w	r2, r3, #15
 80041bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4422      	add	r2, r4
 80041c4:	609a      	str	r2, [r3, #8]
}
 80041c6:	bf00      	nop
 80041c8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80041cc:	46bd      	mov	sp, r7
 80041ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80041d2:	bf00      	nop
 80041d4:	51eb851f 	.word	0x51eb851f

080041d8 <__errno>:
 80041d8:	4b01      	ldr	r3, [pc, #4]	; (80041e0 <__errno+0x8>)
 80041da:	6818      	ldr	r0, [r3, #0]
 80041dc:	4770      	bx	lr
 80041de:	bf00      	nop
 80041e0:	20000010 	.word	0x20000010

080041e4 <__libc_init_array>:
 80041e4:	b570      	push	{r4, r5, r6, lr}
 80041e6:	4d0d      	ldr	r5, [pc, #52]	; (800421c <__libc_init_array+0x38>)
 80041e8:	4c0d      	ldr	r4, [pc, #52]	; (8004220 <__libc_init_array+0x3c>)
 80041ea:	1b64      	subs	r4, r4, r5
 80041ec:	10a4      	asrs	r4, r4, #2
 80041ee:	2600      	movs	r6, #0
 80041f0:	42a6      	cmp	r6, r4
 80041f2:	d109      	bne.n	8004208 <__libc_init_array+0x24>
 80041f4:	4d0b      	ldr	r5, [pc, #44]	; (8004224 <__libc_init_array+0x40>)
 80041f6:	4c0c      	ldr	r4, [pc, #48]	; (8004228 <__libc_init_array+0x44>)
 80041f8:	f002 ff22 	bl	8007040 <_init>
 80041fc:	1b64      	subs	r4, r4, r5
 80041fe:	10a4      	asrs	r4, r4, #2
 8004200:	2600      	movs	r6, #0
 8004202:	42a6      	cmp	r6, r4
 8004204:	d105      	bne.n	8004212 <__libc_init_array+0x2e>
 8004206:	bd70      	pop	{r4, r5, r6, pc}
 8004208:	f855 3b04 	ldr.w	r3, [r5], #4
 800420c:	4798      	blx	r3
 800420e:	3601      	adds	r6, #1
 8004210:	e7ee      	b.n	80041f0 <__libc_init_array+0xc>
 8004212:	f855 3b04 	ldr.w	r3, [r5], #4
 8004216:	4798      	blx	r3
 8004218:	3601      	adds	r6, #1
 800421a:	e7f2      	b.n	8004202 <__libc_init_array+0x1e>
 800421c:	0800750c 	.word	0x0800750c
 8004220:	0800750c 	.word	0x0800750c
 8004224:	0800750c 	.word	0x0800750c
 8004228:	08007510 	.word	0x08007510

0800422c <memset>:
 800422c:	4402      	add	r2, r0
 800422e:	4603      	mov	r3, r0
 8004230:	4293      	cmp	r3, r2
 8004232:	d100      	bne.n	8004236 <memset+0xa>
 8004234:	4770      	bx	lr
 8004236:	f803 1b01 	strb.w	r1, [r3], #1
 800423a:	e7f9      	b.n	8004230 <memset+0x4>

0800423c <__cvt>:
 800423c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004240:	ec55 4b10 	vmov	r4, r5, d0
 8004244:	2d00      	cmp	r5, #0
 8004246:	460e      	mov	r6, r1
 8004248:	4619      	mov	r1, r3
 800424a:	462b      	mov	r3, r5
 800424c:	bfbb      	ittet	lt
 800424e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004252:	461d      	movlt	r5, r3
 8004254:	2300      	movge	r3, #0
 8004256:	232d      	movlt	r3, #45	; 0x2d
 8004258:	700b      	strb	r3, [r1, #0]
 800425a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800425c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004260:	4691      	mov	r9, r2
 8004262:	f023 0820 	bic.w	r8, r3, #32
 8004266:	bfbc      	itt	lt
 8004268:	4622      	movlt	r2, r4
 800426a:	4614      	movlt	r4, r2
 800426c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004270:	d005      	beq.n	800427e <__cvt+0x42>
 8004272:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004276:	d100      	bne.n	800427a <__cvt+0x3e>
 8004278:	3601      	adds	r6, #1
 800427a:	2102      	movs	r1, #2
 800427c:	e000      	b.n	8004280 <__cvt+0x44>
 800427e:	2103      	movs	r1, #3
 8004280:	ab03      	add	r3, sp, #12
 8004282:	9301      	str	r3, [sp, #4]
 8004284:	ab02      	add	r3, sp, #8
 8004286:	9300      	str	r3, [sp, #0]
 8004288:	ec45 4b10 	vmov	d0, r4, r5
 800428c:	4653      	mov	r3, sl
 800428e:	4632      	mov	r2, r6
 8004290:	f000 fd0a 	bl	8004ca8 <_dtoa_r>
 8004294:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004298:	4607      	mov	r7, r0
 800429a:	d102      	bne.n	80042a2 <__cvt+0x66>
 800429c:	f019 0f01 	tst.w	r9, #1
 80042a0:	d022      	beq.n	80042e8 <__cvt+0xac>
 80042a2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80042a6:	eb07 0906 	add.w	r9, r7, r6
 80042aa:	d110      	bne.n	80042ce <__cvt+0x92>
 80042ac:	783b      	ldrb	r3, [r7, #0]
 80042ae:	2b30      	cmp	r3, #48	; 0x30
 80042b0:	d10a      	bne.n	80042c8 <__cvt+0x8c>
 80042b2:	2200      	movs	r2, #0
 80042b4:	2300      	movs	r3, #0
 80042b6:	4620      	mov	r0, r4
 80042b8:	4629      	mov	r1, r5
 80042ba:	f7fc fc05 	bl	8000ac8 <__aeabi_dcmpeq>
 80042be:	b918      	cbnz	r0, 80042c8 <__cvt+0x8c>
 80042c0:	f1c6 0601 	rsb	r6, r6, #1
 80042c4:	f8ca 6000 	str.w	r6, [sl]
 80042c8:	f8da 3000 	ldr.w	r3, [sl]
 80042cc:	4499      	add	r9, r3
 80042ce:	2200      	movs	r2, #0
 80042d0:	2300      	movs	r3, #0
 80042d2:	4620      	mov	r0, r4
 80042d4:	4629      	mov	r1, r5
 80042d6:	f7fc fbf7 	bl	8000ac8 <__aeabi_dcmpeq>
 80042da:	b108      	cbz	r0, 80042e0 <__cvt+0xa4>
 80042dc:	f8cd 900c 	str.w	r9, [sp, #12]
 80042e0:	2230      	movs	r2, #48	; 0x30
 80042e2:	9b03      	ldr	r3, [sp, #12]
 80042e4:	454b      	cmp	r3, r9
 80042e6:	d307      	bcc.n	80042f8 <__cvt+0xbc>
 80042e8:	9b03      	ldr	r3, [sp, #12]
 80042ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80042ec:	1bdb      	subs	r3, r3, r7
 80042ee:	4638      	mov	r0, r7
 80042f0:	6013      	str	r3, [r2, #0]
 80042f2:	b004      	add	sp, #16
 80042f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042f8:	1c59      	adds	r1, r3, #1
 80042fa:	9103      	str	r1, [sp, #12]
 80042fc:	701a      	strb	r2, [r3, #0]
 80042fe:	e7f0      	b.n	80042e2 <__cvt+0xa6>

08004300 <__exponent>:
 8004300:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004302:	4603      	mov	r3, r0
 8004304:	2900      	cmp	r1, #0
 8004306:	bfb8      	it	lt
 8004308:	4249      	neglt	r1, r1
 800430a:	f803 2b02 	strb.w	r2, [r3], #2
 800430e:	bfb4      	ite	lt
 8004310:	222d      	movlt	r2, #45	; 0x2d
 8004312:	222b      	movge	r2, #43	; 0x2b
 8004314:	2909      	cmp	r1, #9
 8004316:	7042      	strb	r2, [r0, #1]
 8004318:	dd2a      	ble.n	8004370 <__exponent+0x70>
 800431a:	f10d 0407 	add.w	r4, sp, #7
 800431e:	46a4      	mov	ip, r4
 8004320:	270a      	movs	r7, #10
 8004322:	46a6      	mov	lr, r4
 8004324:	460a      	mov	r2, r1
 8004326:	fb91 f6f7 	sdiv	r6, r1, r7
 800432a:	fb07 1516 	mls	r5, r7, r6, r1
 800432e:	3530      	adds	r5, #48	; 0x30
 8004330:	2a63      	cmp	r2, #99	; 0x63
 8004332:	f104 34ff 	add.w	r4, r4, #4294967295
 8004336:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800433a:	4631      	mov	r1, r6
 800433c:	dcf1      	bgt.n	8004322 <__exponent+0x22>
 800433e:	3130      	adds	r1, #48	; 0x30
 8004340:	f1ae 0502 	sub.w	r5, lr, #2
 8004344:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004348:	1c44      	adds	r4, r0, #1
 800434a:	4629      	mov	r1, r5
 800434c:	4561      	cmp	r1, ip
 800434e:	d30a      	bcc.n	8004366 <__exponent+0x66>
 8004350:	f10d 0209 	add.w	r2, sp, #9
 8004354:	eba2 020e 	sub.w	r2, r2, lr
 8004358:	4565      	cmp	r5, ip
 800435a:	bf88      	it	hi
 800435c:	2200      	movhi	r2, #0
 800435e:	4413      	add	r3, r2
 8004360:	1a18      	subs	r0, r3, r0
 8004362:	b003      	add	sp, #12
 8004364:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004366:	f811 2b01 	ldrb.w	r2, [r1], #1
 800436a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800436e:	e7ed      	b.n	800434c <__exponent+0x4c>
 8004370:	2330      	movs	r3, #48	; 0x30
 8004372:	3130      	adds	r1, #48	; 0x30
 8004374:	7083      	strb	r3, [r0, #2]
 8004376:	70c1      	strb	r1, [r0, #3]
 8004378:	1d03      	adds	r3, r0, #4
 800437a:	e7f1      	b.n	8004360 <__exponent+0x60>

0800437c <_printf_float>:
 800437c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004380:	ed2d 8b02 	vpush	{d8}
 8004384:	b08d      	sub	sp, #52	; 0x34
 8004386:	460c      	mov	r4, r1
 8004388:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800438c:	4616      	mov	r6, r2
 800438e:	461f      	mov	r7, r3
 8004390:	4605      	mov	r5, r0
 8004392:	f001 fa77 	bl	8005884 <_localeconv_r>
 8004396:	f8d0 a000 	ldr.w	sl, [r0]
 800439a:	4650      	mov	r0, sl
 800439c:	f7fb ff18 	bl	80001d0 <strlen>
 80043a0:	2300      	movs	r3, #0
 80043a2:	930a      	str	r3, [sp, #40]	; 0x28
 80043a4:	6823      	ldr	r3, [r4, #0]
 80043a6:	9305      	str	r3, [sp, #20]
 80043a8:	f8d8 3000 	ldr.w	r3, [r8]
 80043ac:	f894 b018 	ldrb.w	fp, [r4, #24]
 80043b0:	3307      	adds	r3, #7
 80043b2:	f023 0307 	bic.w	r3, r3, #7
 80043b6:	f103 0208 	add.w	r2, r3, #8
 80043ba:	f8c8 2000 	str.w	r2, [r8]
 80043be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043c2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80043c6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80043ca:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80043ce:	9307      	str	r3, [sp, #28]
 80043d0:	f8cd 8018 	str.w	r8, [sp, #24]
 80043d4:	ee08 0a10 	vmov	s16, r0
 80043d8:	4b9f      	ldr	r3, [pc, #636]	; (8004658 <_printf_float+0x2dc>)
 80043da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80043de:	f04f 32ff 	mov.w	r2, #4294967295
 80043e2:	f7fc fba3 	bl	8000b2c <__aeabi_dcmpun>
 80043e6:	bb88      	cbnz	r0, 800444c <_printf_float+0xd0>
 80043e8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80043ec:	4b9a      	ldr	r3, [pc, #616]	; (8004658 <_printf_float+0x2dc>)
 80043ee:	f04f 32ff 	mov.w	r2, #4294967295
 80043f2:	f7fc fb7d 	bl	8000af0 <__aeabi_dcmple>
 80043f6:	bb48      	cbnz	r0, 800444c <_printf_float+0xd0>
 80043f8:	2200      	movs	r2, #0
 80043fa:	2300      	movs	r3, #0
 80043fc:	4640      	mov	r0, r8
 80043fe:	4649      	mov	r1, r9
 8004400:	f7fc fb6c 	bl	8000adc <__aeabi_dcmplt>
 8004404:	b110      	cbz	r0, 800440c <_printf_float+0x90>
 8004406:	232d      	movs	r3, #45	; 0x2d
 8004408:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800440c:	4b93      	ldr	r3, [pc, #588]	; (800465c <_printf_float+0x2e0>)
 800440e:	4894      	ldr	r0, [pc, #592]	; (8004660 <_printf_float+0x2e4>)
 8004410:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004414:	bf94      	ite	ls
 8004416:	4698      	movls	r8, r3
 8004418:	4680      	movhi	r8, r0
 800441a:	2303      	movs	r3, #3
 800441c:	6123      	str	r3, [r4, #16]
 800441e:	9b05      	ldr	r3, [sp, #20]
 8004420:	f023 0204 	bic.w	r2, r3, #4
 8004424:	6022      	str	r2, [r4, #0]
 8004426:	f04f 0900 	mov.w	r9, #0
 800442a:	9700      	str	r7, [sp, #0]
 800442c:	4633      	mov	r3, r6
 800442e:	aa0b      	add	r2, sp, #44	; 0x2c
 8004430:	4621      	mov	r1, r4
 8004432:	4628      	mov	r0, r5
 8004434:	f000 f9d8 	bl	80047e8 <_printf_common>
 8004438:	3001      	adds	r0, #1
 800443a:	f040 8090 	bne.w	800455e <_printf_float+0x1e2>
 800443e:	f04f 30ff 	mov.w	r0, #4294967295
 8004442:	b00d      	add	sp, #52	; 0x34
 8004444:	ecbd 8b02 	vpop	{d8}
 8004448:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800444c:	4642      	mov	r2, r8
 800444e:	464b      	mov	r3, r9
 8004450:	4640      	mov	r0, r8
 8004452:	4649      	mov	r1, r9
 8004454:	f7fc fb6a 	bl	8000b2c <__aeabi_dcmpun>
 8004458:	b140      	cbz	r0, 800446c <_printf_float+0xf0>
 800445a:	464b      	mov	r3, r9
 800445c:	2b00      	cmp	r3, #0
 800445e:	bfbc      	itt	lt
 8004460:	232d      	movlt	r3, #45	; 0x2d
 8004462:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004466:	487f      	ldr	r0, [pc, #508]	; (8004664 <_printf_float+0x2e8>)
 8004468:	4b7f      	ldr	r3, [pc, #508]	; (8004668 <_printf_float+0x2ec>)
 800446a:	e7d1      	b.n	8004410 <_printf_float+0x94>
 800446c:	6863      	ldr	r3, [r4, #4]
 800446e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004472:	9206      	str	r2, [sp, #24]
 8004474:	1c5a      	adds	r2, r3, #1
 8004476:	d13f      	bne.n	80044f8 <_printf_float+0x17c>
 8004478:	2306      	movs	r3, #6
 800447a:	6063      	str	r3, [r4, #4]
 800447c:	9b05      	ldr	r3, [sp, #20]
 800447e:	6861      	ldr	r1, [r4, #4]
 8004480:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004484:	2300      	movs	r3, #0
 8004486:	9303      	str	r3, [sp, #12]
 8004488:	ab0a      	add	r3, sp, #40	; 0x28
 800448a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800448e:	ab09      	add	r3, sp, #36	; 0x24
 8004490:	ec49 8b10 	vmov	d0, r8, r9
 8004494:	9300      	str	r3, [sp, #0]
 8004496:	6022      	str	r2, [r4, #0]
 8004498:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800449c:	4628      	mov	r0, r5
 800449e:	f7ff fecd 	bl	800423c <__cvt>
 80044a2:	9b06      	ldr	r3, [sp, #24]
 80044a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80044a6:	2b47      	cmp	r3, #71	; 0x47
 80044a8:	4680      	mov	r8, r0
 80044aa:	d108      	bne.n	80044be <_printf_float+0x142>
 80044ac:	1cc8      	adds	r0, r1, #3
 80044ae:	db02      	blt.n	80044b6 <_printf_float+0x13a>
 80044b0:	6863      	ldr	r3, [r4, #4]
 80044b2:	4299      	cmp	r1, r3
 80044b4:	dd41      	ble.n	800453a <_printf_float+0x1be>
 80044b6:	f1ab 0b02 	sub.w	fp, fp, #2
 80044ba:	fa5f fb8b 	uxtb.w	fp, fp
 80044be:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80044c2:	d820      	bhi.n	8004506 <_printf_float+0x18a>
 80044c4:	3901      	subs	r1, #1
 80044c6:	465a      	mov	r2, fp
 80044c8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80044cc:	9109      	str	r1, [sp, #36]	; 0x24
 80044ce:	f7ff ff17 	bl	8004300 <__exponent>
 80044d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80044d4:	1813      	adds	r3, r2, r0
 80044d6:	2a01      	cmp	r2, #1
 80044d8:	4681      	mov	r9, r0
 80044da:	6123      	str	r3, [r4, #16]
 80044dc:	dc02      	bgt.n	80044e4 <_printf_float+0x168>
 80044de:	6822      	ldr	r2, [r4, #0]
 80044e0:	07d2      	lsls	r2, r2, #31
 80044e2:	d501      	bpl.n	80044e8 <_printf_float+0x16c>
 80044e4:	3301      	adds	r3, #1
 80044e6:	6123      	str	r3, [r4, #16]
 80044e8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d09c      	beq.n	800442a <_printf_float+0xae>
 80044f0:	232d      	movs	r3, #45	; 0x2d
 80044f2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80044f6:	e798      	b.n	800442a <_printf_float+0xae>
 80044f8:	9a06      	ldr	r2, [sp, #24]
 80044fa:	2a47      	cmp	r2, #71	; 0x47
 80044fc:	d1be      	bne.n	800447c <_printf_float+0x100>
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d1bc      	bne.n	800447c <_printf_float+0x100>
 8004502:	2301      	movs	r3, #1
 8004504:	e7b9      	b.n	800447a <_printf_float+0xfe>
 8004506:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800450a:	d118      	bne.n	800453e <_printf_float+0x1c2>
 800450c:	2900      	cmp	r1, #0
 800450e:	6863      	ldr	r3, [r4, #4]
 8004510:	dd0b      	ble.n	800452a <_printf_float+0x1ae>
 8004512:	6121      	str	r1, [r4, #16]
 8004514:	b913      	cbnz	r3, 800451c <_printf_float+0x1a0>
 8004516:	6822      	ldr	r2, [r4, #0]
 8004518:	07d0      	lsls	r0, r2, #31
 800451a:	d502      	bpl.n	8004522 <_printf_float+0x1a6>
 800451c:	3301      	adds	r3, #1
 800451e:	440b      	add	r3, r1
 8004520:	6123      	str	r3, [r4, #16]
 8004522:	65a1      	str	r1, [r4, #88]	; 0x58
 8004524:	f04f 0900 	mov.w	r9, #0
 8004528:	e7de      	b.n	80044e8 <_printf_float+0x16c>
 800452a:	b913      	cbnz	r3, 8004532 <_printf_float+0x1b6>
 800452c:	6822      	ldr	r2, [r4, #0]
 800452e:	07d2      	lsls	r2, r2, #31
 8004530:	d501      	bpl.n	8004536 <_printf_float+0x1ba>
 8004532:	3302      	adds	r3, #2
 8004534:	e7f4      	b.n	8004520 <_printf_float+0x1a4>
 8004536:	2301      	movs	r3, #1
 8004538:	e7f2      	b.n	8004520 <_printf_float+0x1a4>
 800453a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800453e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004540:	4299      	cmp	r1, r3
 8004542:	db05      	blt.n	8004550 <_printf_float+0x1d4>
 8004544:	6823      	ldr	r3, [r4, #0]
 8004546:	6121      	str	r1, [r4, #16]
 8004548:	07d8      	lsls	r0, r3, #31
 800454a:	d5ea      	bpl.n	8004522 <_printf_float+0x1a6>
 800454c:	1c4b      	adds	r3, r1, #1
 800454e:	e7e7      	b.n	8004520 <_printf_float+0x1a4>
 8004550:	2900      	cmp	r1, #0
 8004552:	bfd4      	ite	le
 8004554:	f1c1 0202 	rsble	r2, r1, #2
 8004558:	2201      	movgt	r2, #1
 800455a:	4413      	add	r3, r2
 800455c:	e7e0      	b.n	8004520 <_printf_float+0x1a4>
 800455e:	6823      	ldr	r3, [r4, #0]
 8004560:	055a      	lsls	r2, r3, #21
 8004562:	d407      	bmi.n	8004574 <_printf_float+0x1f8>
 8004564:	6923      	ldr	r3, [r4, #16]
 8004566:	4642      	mov	r2, r8
 8004568:	4631      	mov	r1, r6
 800456a:	4628      	mov	r0, r5
 800456c:	47b8      	blx	r7
 800456e:	3001      	adds	r0, #1
 8004570:	d12c      	bne.n	80045cc <_printf_float+0x250>
 8004572:	e764      	b.n	800443e <_printf_float+0xc2>
 8004574:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004578:	f240 80e0 	bls.w	800473c <_printf_float+0x3c0>
 800457c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004580:	2200      	movs	r2, #0
 8004582:	2300      	movs	r3, #0
 8004584:	f7fc faa0 	bl	8000ac8 <__aeabi_dcmpeq>
 8004588:	2800      	cmp	r0, #0
 800458a:	d034      	beq.n	80045f6 <_printf_float+0x27a>
 800458c:	4a37      	ldr	r2, [pc, #220]	; (800466c <_printf_float+0x2f0>)
 800458e:	2301      	movs	r3, #1
 8004590:	4631      	mov	r1, r6
 8004592:	4628      	mov	r0, r5
 8004594:	47b8      	blx	r7
 8004596:	3001      	adds	r0, #1
 8004598:	f43f af51 	beq.w	800443e <_printf_float+0xc2>
 800459c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80045a0:	429a      	cmp	r2, r3
 80045a2:	db02      	blt.n	80045aa <_printf_float+0x22e>
 80045a4:	6823      	ldr	r3, [r4, #0]
 80045a6:	07d8      	lsls	r0, r3, #31
 80045a8:	d510      	bpl.n	80045cc <_printf_float+0x250>
 80045aa:	ee18 3a10 	vmov	r3, s16
 80045ae:	4652      	mov	r2, sl
 80045b0:	4631      	mov	r1, r6
 80045b2:	4628      	mov	r0, r5
 80045b4:	47b8      	blx	r7
 80045b6:	3001      	adds	r0, #1
 80045b8:	f43f af41 	beq.w	800443e <_printf_float+0xc2>
 80045bc:	f04f 0800 	mov.w	r8, #0
 80045c0:	f104 091a 	add.w	r9, r4, #26
 80045c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80045c6:	3b01      	subs	r3, #1
 80045c8:	4543      	cmp	r3, r8
 80045ca:	dc09      	bgt.n	80045e0 <_printf_float+0x264>
 80045cc:	6823      	ldr	r3, [r4, #0]
 80045ce:	079b      	lsls	r3, r3, #30
 80045d0:	f100 8105 	bmi.w	80047de <_printf_float+0x462>
 80045d4:	68e0      	ldr	r0, [r4, #12]
 80045d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80045d8:	4298      	cmp	r0, r3
 80045da:	bfb8      	it	lt
 80045dc:	4618      	movlt	r0, r3
 80045de:	e730      	b.n	8004442 <_printf_float+0xc6>
 80045e0:	2301      	movs	r3, #1
 80045e2:	464a      	mov	r2, r9
 80045e4:	4631      	mov	r1, r6
 80045e6:	4628      	mov	r0, r5
 80045e8:	47b8      	blx	r7
 80045ea:	3001      	adds	r0, #1
 80045ec:	f43f af27 	beq.w	800443e <_printf_float+0xc2>
 80045f0:	f108 0801 	add.w	r8, r8, #1
 80045f4:	e7e6      	b.n	80045c4 <_printf_float+0x248>
 80045f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	dc39      	bgt.n	8004670 <_printf_float+0x2f4>
 80045fc:	4a1b      	ldr	r2, [pc, #108]	; (800466c <_printf_float+0x2f0>)
 80045fe:	2301      	movs	r3, #1
 8004600:	4631      	mov	r1, r6
 8004602:	4628      	mov	r0, r5
 8004604:	47b8      	blx	r7
 8004606:	3001      	adds	r0, #1
 8004608:	f43f af19 	beq.w	800443e <_printf_float+0xc2>
 800460c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004610:	4313      	orrs	r3, r2
 8004612:	d102      	bne.n	800461a <_printf_float+0x29e>
 8004614:	6823      	ldr	r3, [r4, #0]
 8004616:	07d9      	lsls	r1, r3, #31
 8004618:	d5d8      	bpl.n	80045cc <_printf_float+0x250>
 800461a:	ee18 3a10 	vmov	r3, s16
 800461e:	4652      	mov	r2, sl
 8004620:	4631      	mov	r1, r6
 8004622:	4628      	mov	r0, r5
 8004624:	47b8      	blx	r7
 8004626:	3001      	adds	r0, #1
 8004628:	f43f af09 	beq.w	800443e <_printf_float+0xc2>
 800462c:	f04f 0900 	mov.w	r9, #0
 8004630:	f104 0a1a 	add.w	sl, r4, #26
 8004634:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004636:	425b      	negs	r3, r3
 8004638:	454b      	cmp	r3, r9
 800463a:	dc01      	bgt.n	8004640 <_printf_float+0x2c4>
 800463c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800463e:	e792      	b.n	8004566 <_printf_float+0x1ea>
 8004640:	2301      	movs	r3, #1
 8004642:	4652      	mov	r2, sl
 8004644:	4631      	mov	r1, r6
 8004646:	4628      	mov	r0, r5
 8004648:	47b8      	blx	r7
 800464a:	3001      	adds	r0, #1
 800464c:	f43f aef7 	beq.w	800443e <_printf_float+0xc2>
 8004650:	f109 0901 	add.w	r9, r9, #1
 8004654:	e7ee      	b.n	8004634 <_printf_float+0x2b8>
 8004656:	bf00      	nop
 8004658:	7fefffff 	.word	0x7fefffff
 800465c:	08007130 	.word	0x08007130
 8004660:	08007134 	.word	0x08007134
 8004664:	0800713c 	.word	0x0800713c
 8004668:	08007138 	.word	0x08007138
 800466c:	08007140 	.word	0x08007140
 8004670:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004672:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004674:	429a      	cmp	r2, r3
 8004676:	bfa8      	it	ge
 8004678:	461a      	movge	r2, r3
 800467a:	2a00      	cmp	r2, #0
 800467c:	4691      	mov	r9, r2
 800467e:	dc37      	bgt.n	80046f0 <_printf_float+0x374>
 8004680:	f04f 0b00 	mov.w	fp, #0
 8004684:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004688:	f104 021a 	add.w	r2, r4, #26
 800468c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800468e:	9305      	str	r3, [sp, #20]
 8004690:	eba3 0309 	sub.w	r3, r3, r9
 8004694:	455b      	cmp	r3, fp
 8004696:	dc33      	bgt.n	8004700 <_printf_float+0x384>
 8004698:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800469c:	429a      	cmp	r2, r3
 800469e:	db3b      	blt.n	8004718 <_printf_float+0x39c>
 80046a0:	6823      	ldr	r3, [r4, #0]
 80046a2:	07da      	lsls	r2, r3, #31
 80046a4:	d438      	bmi.n	8004718 <_printf_float+0x39c>
 80046a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80046a8:	9a05      	ldr	r2, [sp, #20]
 80046aa:	9909      	ldr	r1, [sp, #36]	; 0x24
 80046ac:	1a9a      	subs	r2, r3, r2
 80046ae:	eba3 0901 	sub.w	r9, r3, r1
 80046b2:	4591      	cmp	r9, r2
 80046b4:	bfa8      	it	ge
 80046b6:	4691      	movge	r9, r2
 80046b8:	f1b9 0f00 	cmp.w	r9, #0
 80046bc:	dc35      	bgt.n	800472a <_printf_float+0x3ae>
 80046be:	f04f 0800 	mov.w	r8, #0
 80046c2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80046c6:	f104 0a1a 	add.w	sl, r4, #26
 80046ca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80046ce:	1a9b      	subs	r3, r3, r2
 80046d0:	eba3 0309 	sub.w	r3, r3, r9
 80046d4:	4543      	cmp	r3, r8
 80046d6:	f77f af79 	ble.w	80045cc <_printf_float+0x250>
 80046da:	2301      	movs	r3, #1
 80046dc:	4652      	mov	r2, sl
 80046de:	4631      	mov	r1, r6
 80046e0:	4628      	mov	r0, r5
 80046e2:	47b8      	blx	r7
 80046e4:	3001      	adds	r0, #1
 80046e6:	f43f aeaa 	beq.w	800443e <_printf_float+0xc2>
 80046ea:	f108 0801 	add.w	r8, r8, #1
 80046ee:	e7ec      	b.n	80046ca <_printf_float+0x34e>
 80046f0:	4613      	mov	r3, r2
 80046f2:	4631      	mov	r1, r6
 80046f4:	4642      	mov	r2, r8
 80046f6:	4628      	mov	r0, r5
 80046f8:	47b8      	blx	r7
 80046fa:	3001      	adds	r0, #1
 80046fc:	d1c0      	bne.n	8004680 <_printf_float+0x304>
 80046fe:	e69e      	b.n	800443e <_printf_float+0xc2>
 8004700:	2301      	movs	r3, #1
 8004702:	4631      	mov	r1, r6
 8004704:	4628      	mov	r0, r5
 8004706:	9205      	str	r2, [sp, #20]
 8004708:	47b8      	blx	r7
 800470a:	3001      	adds	r0, #1
 800470c:	f43f ae97 	beq.w	800443e <_printf_float+0xc2>
 8004710:	9a05      	ldr	r2, [sp, #20]
 8004712:	f10b 0b01 	add.w	fp, fp, #1
 8004716:	e7b9      	b.n	800468c <_printf_float+0x310>
 8004718:	ee18 3a10 	vmov	r3, s16
 800471c:	4652      	mov	r2, sl
 800471e:	4631      	mov	r1, r6
 8004720:	4628      	mov	r0, r5
 8004722:	47b8      	blx	r7
 8004724:	3001      	adds	r0, #1
 8004726:	d1be      	bne.n	80046a6 <_printf_float+0x32a>
 8004728:	e689      	b.n	800443e <_printf_float+0xc2>
 800472a:	9a05      	ldr	r2, [sp, #20]
 800472c:	464b      	mov	r3, r9
 800472e:	4442      	add	r2, r8
 8004730:	4631      	mov	r1, r6
 8004732:	4628      	mov	r0, r5
 8004734:	47b8      	blx	r7
 8004736:	3001      	adds	r0, #1
 8004738:	d1c1      	bne.n	80046be <_printf_float+0x342>
 800473a:	e680      	b.n	800443e <_printf_float+0xc2>
 800473c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800473e:	2a01      	cmp	r2, #1
 8004740:	dc01      	bgt.n	8004746 <_printf_float+0x3ca>
 8004742:	07db      	lsls	r3, r3, #31
 8004744:	d538      	bpl.n	80047b8 <_printf_float+0x43c>
 8004746:	2301      	movs	r3, #1
 8004748:	4642      	mov	r2, r8
 800474a:	4631      	mov	r1, r6
 800474c:	4628      	mov	r0, r5
 800474e:	47b8      	blx	r7
 8004750:	3001      	adds	r0, #1
 8004752:	f43f ae74 	beq.w	800443e <_printf_float+0xc2>
 8004756:	ee18 3a10 	vmov	r3, s16
 800475a:	4652      	mov	r2, sl
 800475c:	4631      	mov	r1, r6
 800475e:	4628      	mov	r0, r5
 8004760:	47b8      	blx	r7
 8004762:	3001      	adds	r0, #1
 8004764:	f43f ae6b 	beq.w	800443e <_printf_float+0xc2>
 8004768:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800476c:	2200      	movs	r2, #0
 800476e:	2300      	movs	r3, #0
 8004770:	f7fc f9aa 	bl	8000ac8 <__aeabi_dcmpeq>
 8004774:	b9d8      	cbnz	r0, 80047ae <_printf_float+0x432>
 8004776:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004778:	f108 0201 	add.w	r2, r8, #1
 800477c:	3b01      	subs	r3, #1
 800477e:	4631      	mov	r1, r6
 8004780:	4628      	mov	r0, r5
 8004782:	47b8      	blx	r7
 8004784:	3001      	adds	r0, #1
 8004786:	d10e      	bne.n	80047a6 <_printf_float+0x42a>
 8004788:	e659      	b.n	800443e <_printf_float+0xc2>
 800478a:	2301      	movs	r3, #1
 800478c:	4652      	mov	r2, sl
 800478e:	4631      	mov	r1, r6
 8004790:	4628      	mov	r0, r5
 8004792:	47b8      	blx	r7
 8004794:	3001      	adds	r0, #1
 8004796:	f43f ae52 	beq.w	800443e <_printf_float+0xc2>
 800479a:	f108 0801 	add.w	r8, r8, #1
 800479e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80047a0:	3b01      	subs	r3, #1
 80047a2:	4543      	cmp	r3, r8
 80047a4:	dcf1      	bgt.n	800478a <_printf_float+0x40e>
 80047a6:	464b      	mov	r3, r9
 80047a8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80047ac:	e6dc      	b.n	8004568 <_printf_float+0x1ec>
 80047ae:	f04f 0800 	mov.w	r8, #0
 80047b2:	f104 0a1a 	add.w	sl, r4, #26
 80047b6:	e7f2      	b.n	800479e <_printf_float+0x422>
 80047b8:	2301      	movs	r3, #1
 80047ba:	4642      	mov	r2, r8
 80047bc:	e7df      	b.n	800477e <_printf_float+0x402>
 80047be:	2301      	movs	r3, #1
 80047c0:	464a      	mov	r2, r9
 80047c2:	4631      	mov	r1, r6
 80047c4:	4628      	mov	r0, r5
 80047c6:	47b8      	blx	r7
 80047c8:	3001      	adds	r0, #1
 80047ca:	f43f ae38 	beq.w	800443e <_printf_float+0xc2>
 80047ce:	f108 0801 	add.w	r8, r8, #1
 80047d2:	68e3      	ldr	r3, [r4, #12]
 80047d4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80047d6:	1a5b      	subs	r3, r3, r1
 80047d8:	4543      	cmp	r3, r8
 80047da:	dcf0      	bgt.n	80047be <_printf_float+0x442>
 80047dc:	e6fa      	b.n	80045d4 <_printf_float+0x258>
 80047de:	f04f 0800 	mov.w	r8, #0
 80047e2:	f104 0919 	add.w	r9, r4, #25
 80047e6:	e7f4      	b.n	80047d2 <_printf_float+0x456>

080047e8 <_printf_common>:
 80047e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80047ec:	4616      	mov	r6, r2
 80047ee:	4699      	mov	r9, r3
 80047f0:	688a      	ldr	r2, [r1, #8]
 80047f2:	690b      	ldr	r3, [r1, #16]
 80047f4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80047f8:	4293      	cmp	r3, r2
 80047fa:	bfb8      	it	lt
 80047fc:	4613      	movlt	r3, r2
 80047fe:	6033      	str	r3, [r6, #0]
 8004800:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004804:	4607      	mov	r7, r0
 8004806:	460c      	mov	r4, r1
 8004808:	b10a      	cbz	r2, 800480e <_printf_common+0x26>
 800480a:	3301      	adds	r3, #1
 800480c:	6033      	str	r3, [r6, #0]
 800480e:	6823      	ldr	r3, [r4, #0]
 8004810:	0699      	lsls	r1, r3, #26
 8004812:	bf42      	ittt	mi
 8004814:	6833      	ldrmi	r3, [r6, #0]
 8004816:	3302      	addmi	r3, #2
 8004818:	6033      	strmi	r3, [r6, #0]
 800481a:	6825      	ldr	r5, [r4, #0]
 800481c:	f015 0506 	ands.w	r5, r5, #6
 8004820:	d106      	bne.n	8004830 <_printf_common+0x48>
 8004822:	f104 0a19 	add.w	sl, r4, #25
 8004826:	68e3      	ldr	r3, [r4, #12]
 8004828:	6832      	ldr	r2, [r6, #0]
 800482a:	1a9b      	subs	r3, r3, r2
 800482c:	42ab      	cmp	r3, r5
 800482e:	dc26      	bgt.n	800487e <_printf_common+0x96>
 8004830:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004834:	1e13      	subs	r3, r2, #0
 8004836:	6822      	ldr	r2, [r4, #0]
 8004838:	bf18      	it	ne
 800483a:	2301      	movne	r3, #1
 800483c:	0692      	lsls	r2, r2, #26
 800483e:	d42b      	bmi.n	8004898 <_printf_common+0xb0>
 8004840:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004844:	4649      	mov	r1, r9
 8004846:	4638      	mov	r0, r7
 8004848:	47c0      	blx	r8
 800484a:	3001      	adds	r0, #1
 800484c:	d01e      	beq.n	800488c <_printf_common+0xa4>
 800484e:	6823      	ldr	r3, [r4, #0]
 8004850:	68e5      	ldr	r5, [r4, #12]
 8004852:	6832      	ldr	r2, [r6, #0]
 8004854:	f003 0306 	and.w	r3, r3, #6
 8004858:	2b04      	cmp	r3, #4
 800485a:	bf08      	it	eq
 800485c:	1aad      	subeq	r5, r5, r2
 800485e:	68a3      	ldr	r3, [r4, #8]
 8004860:	6922      	ldr	r2, [r4, #16]
 8004862:	bf0c      	ite	eq
 8004864:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004868:	2500      	movne	r5, #0
 800486a:	4293      	cmp	r3, r2
 800486c:	bfc4      	itt	gt
 800486e:	1a9b      	subgt	r3, r3, r2
 8004870:	18ed      	addgt	r5, r5, r3
 8004872:	2600      	movs	r6, #0
 8004874:	341a      	adds	r4, #26
 8004876:	42b5      	cmp	r5, r6
 8004878:	d11a      	bne.n	80048b0 <_printf_common+0xc8>
 800487a:	2000      	movs	r0, #0
 800487c:	e008      	b.n	8004890 <_printf_common+0xa8>
 800487e:	2301      	movs	r3, #1
 8004880:	4652      	mov	r2, sl
 8004882:	4649      	mov	r1, r9
 8004884:	4638      	mov	r0, r7
 8004886:	47c0      	blx	r8
 8004888:	3001      	adds	r0, #1
 800488a:	d103      	bne.n	8004894 <_printf_common+0xac>
 800488c:	f04f 30ff 	mov.w	r0, #4294967295
 8004890:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004894:	3501      	adds	r5, #1
 8004896:	e7c6      	b.n	8004826 <_printf_common+0x3e>
 8004898:	18e1      	adds	r1, r4, r3
 800489a:	1c5a      	adds	r2, r3, #1
 800489c:	2030      	movs	r0, #48	; 0x30
 800489e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80048a2:	4422      	add	r2, r4
 80048a4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80048a8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80048ac:	3302      	adds	r3, #2
 80048ae:	e7c7      	b.n	8004840 <_printf_common+0x58>
 80048b0:	2301      	movs	r3, #1
 80048b2:	4622      	mov	r2, r4
 80048b4:	4649      	mov	r1, r9
 80048b6:	4638      	mov	r0, r7
 80048b8:	47c0      	blx	r8
 80048ba:	3001      	adds	r0, #1
 80048bc:	d0e6      	beq.n	800488c <_printf_common+0xa4>
 80048be:	3601      	adds	r6, #1
 80048c0:	e7d9      	b.n	8004876 <_printf_common+0x8e>
	...

080048c4 <_printf_i>:
 80048c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80048c8:	7e0f      	ldrb	r7, [r1, #24]
 80048ca:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80048cc:	2f78      	cmp	r7, #120	; 0x78
 80048ce:	4691      	mov	r9, r2
 80048d0:	4680      	mov	r8, r0
 80048d2:	460c      	mov	r4, r1
 80048d4:	469a      	mov	sl, r3
 80048d6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80048da:	d807      	bhi.n	80048ec <_printf_i+0x28>
 80048dc:	2f62      	cmp	r7, #98	; 0x62
 80048de:	d80a      	bhi.n	80048f6 <_printf_i+0x32>
 80048e0:	2f00      	cmp	r7, #0
 80048e2:	f000 80d8 	beq.w	8004a96 <_printf_i+0x1d2>
 80048e6:	2f58      	cmp	r7, #88	; 0x58
 80048e8:	f000 80a3 	beq.w	8004a32 <_printf_i+0x16e>
 80048ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80048f0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80048f4:	e03a      	b.n	800496c <_printf_i+0xa8>
 80048f6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80048fa:	2b15      	cmp	r3, #21
 80048fc:	d8f6      	bhi.n	80048ec <_printf_i+0x28>
 80048fe:	a101      	add	r1, pc, #4	; (adr r1, 8004904 <_printf_i+0x40>)
 8004900:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004904:	0800495d 	.word	0x0800495d
 8004908:	08004971 	.word	0x08004971
 800490c:	080048ed 	.word	0x080048ed
 8004910:	080048ed 	.word	0x080048ed
 8004914:	080048ed 	.word	0x080048ed
 8004918:	080048ed 	.word	0x080048ed
 800491c:	08004971 	.word	0x08004971
 8004920:	080048ed 	.word	0x080048ed
 8004924:	080048ed 	.word	0x080048ed
 8004928:	080048ed 	.word	0x080048ed
 800492c:	080048ed 	.word	0x080048ed
 8004930:	08004a7d 	.word	0x08004a7d
 8004934:	080049a1 	.word	0x080049a1
 8004938:	08004a5f 	.word	0x08004a5f
 800493c:	080048ed 	.word	0x080048ed
 8004940:	080048ed 	.word	0x080048ed
 8004944:	08004a9f 	.word	0x08004a9f
 8004948:	080048ed 	.word	0x080048ed
 800494c:	080049a1 	.word	0x080049a1
 8004950:	080048ed 	.word	0x080048ed
 8004954:	080048ed 	.word	0x080048ed
 8004958:	08004a67 	.word	0x08004a67
 800495c:	682b      	ldr	r3, [r5, #0]
 800495e:	1d1a      	adds	r2, r3, #4
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	602a      	str	r2, [r5, #0]
 8004964:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004968:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800496c:	2301      	movs	r3, #1
 800496e:	e0a3      	b.n	8004ab8 <_printf_i+0x1f4>
 8004970:	6820      	ldr	r0, [r4, #0]
 8004972:	6829      	ldr	r1, [r5, #0]
 8004974:	0606      	lsls	r6, r0, #24
 8004976:	f101 0304 	add.w	r3, r1, #4
 800497a:	d50a      	bpl.n	8004992 <_printf_i+0xce>
 800497c:	680e      	ldr	r6, [r1, #0]
 800497e:	602b      	str	r3, [r5, #0]
 8004980:	2e00      	cmp	r6, #0
 8004982:	da03      	bge.n	800498c <_printf_i+0xc8>
 8004984:	232d      	movs	r3, #45	; 0x2d
 8004986:	4276      	negs	r6, r6
 8004988:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800498c:	485e      	ldr	r0, [pc, #376]	; (8004b08 <_printf_i+0x244>)
 800498e:	230a      	movs	r3, #10
 8004990:	e019      	b.n	80049c6 <_printf_i+0x102>
 8004992:	680e      	ldr	r6, [r1, #0]
 8004994:	602b      	str	r3, [r5, #0]
 8004996:	f010 0f40 	tst.w	r0, #64	; 0x40
 800499a:	bf18      	it	ne
 800499c:	b236      	sxthne	r6, r6
 800499e:	e7ef      	b.n	8004980 <_printf_i+0xbc>
 80049a0:	682b      	ldr	r3, [r5, #0]
 80049a2:	6820      	ldr	r0, [r4, #0]
 80049a4:	1d19      	adds	r1, r3, #4
 80049a6:	6029      	str	r1, [r5, #0]
 80049a8:	0601      	lsls	r1, r0, #24
 80049aa:	d501      	bpl.n	80049b0 <_printf_i+0xec>
 80049ac:	681e      	ldr	r6, [r3, #0]
 80049ae:	e002      	b.n	80049b6 <_printf_i+0xf2>
 80049b0:	0646      	lsls	r6, r0, #25
 80049b2:	d5fb      	bpl.n	80049ac <_printf_i+0xe8>
 80049b4:	881e      	ldrh	r6, [r3, #0]
 80049b6:	4854      	ldr	r0, [pc, #336]	; (8004b08 <_printf_i+0x244>)
 80049b8:	2f6f      	cmp	r7, #111	; 0x6f
 80049ba:	bf0c      	ite	eq
 80049bc:	2308      	moveq	r3, #8
 80049be:	230a      	movne	r3, #10
 80049c0:	2100      	movs	r1, #0
 80049c2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80049c6:	6865      	ldr	r5, [r4, #4]
 80049c8:	60a5      	str	r5, [r4, #8]
 80049ca:	2d00      	cmp	r5, #0
 80049cc:	bfa2      	ittt	ge
 80049ce:	6821      	ldrge	r1, [r4, #0]
 80049d0:	f021 0104 	bicge.w	r1, r1, #4
 80049d4:	6021      	strge	r1, [r4, #0]
 80049d6:	b90e      	cbnz	r6, 80049dc <_printf_i+0x118>
 80049d8:	2d00      	cmp	r5, #0
 80049da:	d04d      	beq.n	8004a78 <_printf_i+0x1b4>
 80049dc:	4615      	mov	r5, r2
 80049de:	fbb6 f1f3 	udiv	r1, r6, r3
 80049e2:	fb03 6711 	mls	r7, r3, r1, r6
 80049e6:	5dc7      	ldrb	r7, [r0, r7]
 80049e8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80049ec:	4637      	mov	r7, r6
 80049ee:	42bb      	cmp	r3, r7
 80049f0:	460e      	mov	r6, r1
 80049f2:	d9f4      	bls.n	80049de <_printf_i+0x11a>
 80049f4:	2b08      	cmp	r3, #8
 80049f6:	d10b      	bne.n	8004a10 <_printf_i+0x14c>
 80049f8:	6823      	ldr	r3, [r4, #0]
 80049fa:	07de      	lsls	r6, r3, #31
 80049fc:	d508      	bpl.n	8004a10 <_printf_i+0x14c>
 80049fe:	6923      	ldr	r3, [r4, #16]
 8004a00:	6861      	ldr	r1, [r4, #4]
 8004a02:	4299      	cmp	r1, r3
 8004a04:	bfde      	ittt	le
 8004a06:	2330      	movle	r3, #48	; 0x30
 8004a08:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004a0c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004a10:	1b52      	subs	r2, r2, r5
 8004a12:	6122      	str	r2, [r4, #16]
 8004a14:	f8cd a000 	str.w	sl, [sp]
 8004a18:	464b      	mov	r3, r9
 8004a1a:	aa03      	add	r2, sp, #12
 8004a1c:	4621      	mov	r1, r4
 8004a1e:	4640      	mov	r0, r8
 8004a20:	f7ff fee2 	bl	80047e8 <_printf_common>
 8004a24:	3001      	adds	r0, #1
 8004a26:	d14c      	bne.n	8004ac2 <_printf_i+0x1fe>
 8004a28:	f04f 30ff 	mov.w	r0, #4294967295
 8004a2c:	b004      	add	sp, #16
 8004a2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a32:	4835      	ldr	r0, [pc, #212]	; (8004b08 <_printf_i+0x244>)
 8004a34:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004a38:	6829      	ldr	r1, [r5, #0]
 8004a3a:	6823      	ldr	r3, [r4, #0]
 8004a3c:	f851 6b04 	ldr.w	r6, [r1], #4
 8004a40:	6029      	str	r1, [r5, #0]
 8004a42:	061d      	lsls	r5, r3, #24
 8004a44:	d514      	bpl.n	8004a70 <_printf_i+0x1ac>
 8004a46:	07df      	lsls	r7, r3, #31
 8004a48:	bf44      	itt	mi
 8004a4a:	f043 0320 	orrmi.w	r3, r3, #32
 8004a4e:	6023      	strmi	r3, [r4, #0]
 8004a50:	b91e      	cbnz	r6, 8004a5a <_printf_i+0x196>
 8004a52:	6823      	ldr	r3, [r4, #0]
 8004a54:	f023 0320 	bic.w	r3, r3, #32
 8004a58:	6023      	str	r3, [r4, #0]
 8004a5a:	2310      	movs	r3, #16
 8004a5c:	e7b0      	b.n	80049c0 <_printf_i+0xfc>
 8004a5e:	6823      	ldr	r3, [r4, #0]
 8004a60:	f043 0320 	orr.w	r3, r3, #32
 8004a64:	6023      	str	r3, [r4, #0]
 8004a66:	2378      	movs	r3, #120	; 0x78
 8004a68:	4828      	ldr	r0, [pc, #160]	; (8004b0c <_printf_i+0x248>)
 8004a6a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004a6e:	e7e3      	b.n	8004a38 <_printf_i+0x174>
 8004a70:	0659      	lsls	r1, r3, #25
 8004a72:	bf48      	it	mi
 8004a74:	b2b6      	uxthmi	r6, r6
 8004a76:	e7e6      	b.n	8004a46 <_printf_i+0x182>
 8004a78:	4615      	mov	r5, r2
 8004a7a:	e7bb      	b.n	80049f4 <_printf_i+0x130>
 8004a7c:	682b      	ldr	r3, [r5, #0]
 8004a7e:	6826      	ldr	r6, [r4, #0]
 8004a80:	6961      	ldr	r1, [r4, #20]
 8004a82:	1d18      	adds	r0, r3, #4
 8004a84:	6028      	str	r0, [r5, #0]
 8004a86:	0635      	lsls	r5, r6, #24
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	d501      	bpl.n	8004a90 <_printf_i+0x1cc>
 8004a8c:	6019      	str	r1, [r3, #0]
 8004a8e:	e002      	b.n	8004a96 <_printf_i+0x1d2>
 8004a90:	0670      	lsls	r0, r6, #25
 8004a92:	d5fb      	bpl.n	8004a8c <_printf_i+0x1c8>
 8004a94:	8019      	strh	r1, [r3, #0]
 8004a96:	2300      	movs	r3, #0
 8004a98:	6123      	str	r3, [r4, #16]
 8004a9a:	4615      	mov	r5, r2
 8004a9c:	e7ba      	b.n	8004a14 <_printf_i+0x150>
 8004a9e:	682b      	ldr	r3, [r5, #0]
 8004aa0:	1d1a      	adds	r2, r3, #4
 8004aa2:	602a      	str	r2, [r5, #0]
 8004aa4:	681d      	ldr	r5, [r3, #0]
 8004aa6:	6862      	ldr	r2, [r4, #4]
 8004aa8:	2100      	movs	r1, #0
 8004aaa:	4628      	mov	r0, r5
 8004aac:	f7fb fb98 	bl	80001e0 <memchr>
 8004ab0:	b108      	cbz	r0, 8004ab6 <_printf_i+0x1f2>
 8004ab2:	1b40      	subs	r0, r0, r5
 8004ab4:	6060      	str	r0, [r4, #4]
 8004ab6:	6863      	ldr	r3, [r4, #4]
 8004ab8:	6123      	str	r3, [r4, #16]
 8004aba:	2300      	movs	r3, #0
 8004abc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ac0:	e7a8      	b.n	8004a14 <_printf_i+0x150>
 8004ac2:	6923      	ldr	r3, [r4, #16]
 8004ac4:	462a      	mov	r2, r5
 8004ac6:	4649      	mov	r1, r9
 8004ac8:	4640      	mov	r0, r8
 8004aca:	47d0      	blx	sl
 8004acc:	3001      	adds	r0, #1
 8004ace:	d0ab      	beq.n	8004a28 <_printf_i+0x164>
 8004ad0:	6823      	ldr	r3, [r4, #0]
 8004ad2:	079b      	lsls	r3, r3, #30
 8004ad4:	d413      	bmi.n	8004afe <_printf_i+0x23a>
 8004ad6:	68e0      	ldr	r0, [r4, #12]
 8004ad8:	9b03      	ldr	r3, [sp, #12]
 8004ada:	4298      	cmp	r0, r3
 8004adc:	bfb8      	it	lt
 8004ade:	4618      	movlt	r0, r3
 8004ae0:	e7a4      	b.n	8004a2c <_printf_i+0x168>
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	4632      	mov	r2, r6
 8004ae6:	4649      	mov	r1, r9
 8004ae8:	4640      	mov	r0, r8
 8004aea:	47d0      	blx	sl
 8004aec:	3001      	adds	r0, #1
 8004aee:	d09b      	beq.n	8004a28 <_printf_i+0x164>
 8004af0:	3501      	adds	r5, #1
 8004af2:	68e3      	ldr	r3, [r4, #12]
 8004af4:	9903      	ldr	r1, [sp, #12]
 8004af6:	1a5b      	subs	r3, r3, r1
 8004af8:	42ab      	cmp	r3, r5
 8004afa:	dcf2      	bgt.n	8004ae2 <_printf_i+0x21e>
 8004afc:	e7eb      	b.n	8004ad6 <_printf_i+0x212>
 8004afe:	2500      	movs	r5, #0
 8004b00:	f104 0619 	add.w	r6, r4, #25
 8004b04:	e7f5      	b.n	8004af2 <_printf_i+0x22e>
 8004b06:	bf00      	nop
 8004b08:	08007142 	.word	0x08007142
 8004b0c:	08007153 	.word	0x08007153

08004b10 <siprintf>:
 8004b10:	b40e      	push	{r1, r2, r3}
 8004b12:	b500      	push	{lr}
 8004b14:	b09c      	sub	sp, #112	; 0x70
 8004b16:	ab1d      	add	r3, sp, #116	; 0x74
 8004b18:	9002      	str	r0, [sp, #8]
 8004b1a:	9006      	str	r0, [sp, #24]
 8004b1c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004b20:	4809      	ldr	r0, [pc, #36]	; (8004b48 <siprintf+0x38>)
 8004b22:	9107      	str	r1, [sp, #28]
 8004b24:	9104      	str	r1, [sp, #16]
 8004b26:	4909      	ldr	r1, [pc, #36]	; (8004b4c <siprintf+0x3c>)
 8004b28:	f853 2b04 	ldr.w	r2, [r3], #4
 8004b2c:	9105      	str	r1, [sp, #20]
 8004b2e:	6800      	ldr	r0, [r0, #0]
 8004b30:	9301      	str	r3, [sp, #4]
 8004b32:	a902      	add	r1, sp, #8
 8004b34:	f001 fb96 	bl	8006264 <_svfiprintf_r>
 8004b38:	9b02      	ldr	r3, [sp, #8]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	701a      	strb	r2, [r3, #0]
 8004b3e:	b01c      	add	sp, #112	; 0x70
 8004b40:	f85d eb04 	ldr.w	lr, [sp], #4
 8004b44:	b003      	add	sp, #12
 8004b46:	4770      	bx	lr
 8004b48:	20000010 	.word	0x20000010
 8004b4c:	ffff0208 	.word	0xffff0208

08004b50 <_vsiprintf_r>:
 8004b50:	b500      	push	{lr}
 8004b52:	b09b      	sub	sp, #108	; 0x6c
 8004b54:	9100      	str	r1, [sp, #0]
 8004b56:	9104      	str	r1, [sp, #16]
 8004b58:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004b5c:	9105      	str	r1, [sp, #20]
 8004b5e:	9102      	str	r1, [sp, #8]
 8004b60:	4905      	ldr	r1, [pc, #20]	; (8004b78 <_vsiprintf_r+0x28>)
 8004b62:	9103      	str	r1, [sp, #12]
 8004b64:	4669      	mov	r1, sp
 8004b66:	f001 fb7d 	bl	8006264 <_svfiprintf_r>
 8004b6a:	9b00      	ldr	r3, [sp, #0]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	701a      	strb	r2, [r3, #0]
 8004b70:	b01b      	add	sp, #108	; 0x6c
 8004b72:	f85d fb04 	ldr.w	pc, [sp], #4
 8004b76:	bf00      	nop
 8004b78:	ffff0208 	.word	0xffff0208

08004b7c <vsiprintf>:
 8004b7c:	4613      	mov	r3, r2
 8004b7e:	460a      	mov	r2, r1
 8004b80:	4601      	mov	r1, r0
 8004b82:	4802      	ldr	r0, [pc, #8]	; (8004b8c <vsiprintf+0x10>)
 8004b84:	6800      	ldr	r0, [r0, #0]
 8004b86:	f7ff bfe3 	b.w	8004b50 <_vsiprintf_r>
 8004b8a:	bf00      	nop
 8004b8c:	20000010 	.word	0x20000010

08004b90 <quorem>:
 8004b90:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b94:	6903      	ldr	r3, [r0, #16]
 8004b96:	690c      	ldr	r4, [r1, #16]
 8004b98:	42a3      	cmp	r3, r4
 8004b9a:	4607      	mov	r7, r0
 8004b9c:	f2c0 8081 	blt.w	8004ca2 <quorem+0x112>
 8004ba0:	3c01      	subs	r4, #1
 8004ba2:	f101 0814 	add.w	r8, r1, #20
 8004ba6:	f100 0514 	add.w	r5, r0, #20
 8004baa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004bae:	9301      	str	r3, [sp, #4]
 8004bb0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004bb4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004bb8:	3301      	adds	r3, #1
 8004bba:	429a      	cmp	r2, r3
 8004bbc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004bc0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004bc4:	fbb2 f6f3 	udiv	r6, r2, r3
 8004bc8:	d331      	bcc.n	8004c2e <quorem+0x9e>
 8004bca:	f04f 0e00 	mov.w	lr, #0
 8004bce:	4640      	mov	r0, r8
 8004bd0:	46ac      	mov	ip, r5
 8004bd2:	46f2      	mov	sl, lr
 8004bd4:	f850 2b04 	ldr.w	r2, [r0], #4
 8004bd8:	b293      	uxth	r3, r2
 8004bda:	fb06 e303 	mla	r3, r6, r3, lr
 8004bde:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8004be2:	b29b      	uxth	r3, r3
 8004be4:	ebaa 0303 	sub.w	r3, sl, r3
 8004be8:	f8dc a000 	ldr.w	sl, [ip]
 8004bec:	0c12      	lsrs	r2, r2, #16
 8004bee:	fa13 f38a 	uxtah	r3, r3, sl
 8004bf2:	fb06 e202 	mla	r2, r6, r2, lr
 8004bf6:	9300      	str	r3, [sp, #0]
 8004bf8:	9b00      	ldr	r3, [sp, #0]
 8004bfa:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004bfe:	b292      	uxth	r2, r2
 8004c00:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004c04:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004c08:	f8bd 3000 	ldrh.w	r3, [sp]
 8004c0c:	4581      	cmp	r9, r0
 8004c0e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004c12:	f84c 3b04 	str.w	r3, [ip], #4
 8004c16:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004c1a:	d2db      	bcs.n	8004bd4 <quorem+0x44>
 8004c1c:	f855 300b 	ldr.w	r3, [r5, fp]
 8004c20:	b92b      	cbnz	r3, 8004c2e <quorem+0x9e>
 8004c22:	9b01      	ldr	r3, [sp, #4]
 8004c24:	3b04      	subs	r3, #4
 8004c26:	429d      	cmp	r5, r3
 8004c28:	461a      	mov	r2, r3
 8004c2a:	d32e      	bcc.n	8004c8a <quorem+0xfa>
 8004c2c:	613c      	str	r4, [r7, #16]
 8004c2e:	4638      	mov	r0, r7
 8004c30:	f001 f8c4 	bl	8005dbc <__mcmp>
 8004c34:	2800      	cmp	r0, #0
 8004c36:	db24      	blt.n	8004c82 <quorem+0xf2>
 8004c38:	3601      	adds	r6, #1
 8004c3a:	4628      	mov	r0, r5
 8004c3c:	f04f 0c00 	mov.w	ip, #0
 8004c40:	f858 2b04 	ldr.w	r2, [r8], #4
 8004c44:	f8d0 e000 	ldr.w	lr, [r0]
 8004c48:	b293      	uxth	r3, r2
 8004c4a:	ebac 0303 	sub.w	r3, ip, r3
 8004c4e:	0c12      	lsrs	r2, r2, #16
 8004c50:	fa13 f38e 	uxtah	r3, r3, lr
 8004c54:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004c58:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004c5c:	b29b      	uxth	r3, r3
 8004c5e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004c62:	45c1      	cmp	r9, r8
 8004c64:	f840 3b04 	str.w	r3, [r0], #4
 8004c68:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004c6c:	d2e8      	bcs.n	8004c40 <quorem+0xb0>
 8004c6e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004c72:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004c76:	b922      	cbnz	r2, 8004c82 <quorem+0xf2>
 8004c78:	3b04      	subs	r3, #4
 8004c7a:	429d      	cmp	r5, r3
 8004c7c:	461a      	mov	r2, r3
 8004c7e:	d30a      	bcc.n	8004c96 <quorem+0x106>
 8004c80:	613c      	str	r4, [r7, #16]
 8004c82:	4630      	mov	r0, r6
 8004c84:	b003      	add	sp, #12
 8004c86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c8a:	6812      	ldr	r2, [r2, #0]
 8004c8c:	3b04      	subs	r3, #4
 8004c8e:	2a00      	cmp	r2, #0
 8004c90:	d1cc      	bne.n	8004c2c <quorem+0x9c>
 8004c92:	3c01      	subs	r4, #1
 8004c94:	e7c7      	b.n	8004c26 <quorem+0x96>
 8004c96:	6812      	ldr	r2, [r2, #0]
 8004c98:	3b04      	subs	r3, #4
 8004c9a:	2a00      	cmp	r2, #0
 8004c9c:	d1f0      	bne.n	8004c80 <quorem+0xf0>
 8004c9e:	3c01      	subs	r4, #1
 8004ca0:	e7eb      	b.n	8004c7a <quorem+0xea>
 8004ca2:	2000      	movs	r0, #0
 8004ca4:	e7ee      	b.n	8004c84 <quorem+0xf4>
	...

08004ca8 <_dtoa_r>:
 8004ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cac:	ed2d 8b04 	vpush	{d8-d9}
 8004cb0:	ec57 6b10 	vmov	r6, r7, d0
 8004cb4:	b093      	sub	sp, #76	; 0x4c
 8004cb6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004cb8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8004cbc:	9106      	str	r1, [sp, #24]
 8004cbe:	ee10 aa10 	vmov	sl, s0
 8004cc2:	4604      	mov	r4, r0
 8004cc4:	9209      	str	r2, [sp, #36]	; 0x24
 8004cc6:	930c      	str	r3, [sp, #48]	; 0x30
 8004cc8:	46bb      	mov	fp, r7
 8004cca:	b975      	cbnz	r5, 8004cea <_dtoa_r+0x42>
 8004ccc:	2010      	movs	r0, #16
 8004cce:	f000 fddd 	bl	800588c <malloc>
 8004cd2:	4602      	mov	r2, r0
 8004cd4:	6260      	str	r0, [r4, #36]	; 0x24
 8004cd6:	b920      	cbnz	r0, 8004ce2 <_dtoa_r+0x3a>
 8004cd8:	4ba7      	ldr	r3, [pc, #668]	; (8004f78 <_dtoa_r+0x2d0>)
 8004cda:	21ea      	movs	r1, #234	; 0xea
 8004cdc:	48a7      	ldr	r0, [pc, #668]	; (8004f7c <_dtoa_r+0x2d4>)
 8004cde:	f001 fbd1 	bl	8006484 <__assert_func>
 8004ce2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004ce6:	6005      	str	r5, [r0, #0]
 8004ce8:	60c5      	str	r5, [r0, #12]
 8004cea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004cec:	6819      	ldr	r1, [r3, #0]
 8004cee:	b151      	cbz	r1, 8004d06 <_dtoa_r+0x5e>
 8004cf0:	685a      	ldr	r2, [r3, #4]
 8004cf2:	604a      	str	r2, [r1, #4]
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	4093      	lsls	r3, r2
 8004cf8:	608b      	str	r3, [r1, #8]
 8004cfa:	4620      	mov	r0, r4
 8004cfc:	f000 fe1c 	bl	8005938 <_Bfree>
 8004d00:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004d02:	2200      	movs	r2, #0
 8004d04:	601a      	str	r2, [r3, #0]
 8004d06:	1e3b      	subs	r3, r7, #0
 8004d08:	bfaa      	itet	ge
 8004d0a:	2300      	movge	r3, #0
 8004d0c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8004d10:	f8c8 3000 	strge.w	r3, [r8]
 8004d14:	4b9a      	ldr	r3, [pc, #616]	; (8004f80 <_dtoa_r+0x2d8>)
 8004d16:	bfbc      	itt	lt
 8004d18:	2201      	movlt	r2, #1
 8004d1a:	f8c8 2000 	strlt.w	r2, [r8]
 8004d1e:	ea33 030b 	bics.w	r3, r3, fp
 8004d22:	d11b      	bne.n	8004d5c <_dtoa_r+0xb4>
 8004d24:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004d26:	f242 730f 	movw	r3, #9999	; 0x270f
 8004d2a:	6013      	str	r3, [r2, #0]
 8004d2c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004d30:	4333      	orrs	r3, r6
 8004d32:	f000 8592 	beq.w	800585a <_dtoa_r+0xbb2>
 8004d36:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004d38:	b963      	cbnz	r3, 8004d54 <_dtoa_r+0xac>
 8004d3a:	4b92      	ldr	r3, [pc, #584]	; (8004f84 <_dtoa_r+0x2dc>)
 8004d3c:	e022      	b.n	8004d84 <_dtoa_r+0xdc>
 8004d3e:	4b92      	ldr	r3, [pc, #584]	; (8004f88 <_dtoa_r+0x2e0>)
 8004d40:	9301      	str	r3, [sp, #4]
 8004d42:	3308      	adds	r3, #8
 8004d44:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004d46:	6013      	str	r3, [r2, #0]
 8004d48:	9801      	ldr	r0, [sp, #4]
 8004d4a:	b013      	add	sp, #76	; 0x4c
 8004d4c:	ecbd 8b04 	vpop	{d8-d9}
 8004d50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d54:	4b8b      	ldr	r3, [pc, #556]	; (8004f84 <_dtoa_r+0x2dc>)
 8004d56:	9301      	str	r3, [sp, #4]
 8004d58:	3303      	adds	r3, #3
 8004d5a:	e7f3      	b.n	8004d44 <_dtoa_r+0x9c>
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	2300      	movs	r3, #0
 8004d60:	4650      	mov	r0, sl
 8004d62:	4659      	mov	r1, fp
 8004d64:	f7fb feb0 	bl	8000ac8 <__aeabi_dcmpeq>
 8004d68:	ec4b ab19 	vmov	d9, sl, fp
 8004d6c:	4680      	mov	r8, r0
 8004d6e:	b158      	cbz	r0, 8004d88 <_dtoa_r+0xe0>
 8004d70:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004d72:	2301      	movs	r3, #1
 8004d74:	6013      	str	r3, [r2, #0]
 8004d76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	f000 856b 	beq.w	8005854 <_dtoa_r+0xbac>
 8004d7e:	4883      	ldr	r0, [pc, #524]	; (8004f8c <_dtoa_r+0x2e4>)
 8004d80:	6018      	str	r0, [r3, #0]
 8004d82:	1e43      	subs	r3, r0, #1
 8004d84:	9301      	str	r3, [sp, #4]
 8004d86:	e7df      	b.n	8004d48 <_dtoa_r+0xa0>
 8004d88:	ec4b ab10 	vmov	d0, sl, fp
 8004d8c:	aa10      	add	r2, sp, #64	; 0x40
 8004d8e:	a911      	add	r1, sp, #68	; 0x44
 8004d90:	4620      	mov	r0, r4
 8004d92:	f001 f8b9 	bl	8005f08 <__d2b>
 8004d96:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8004d9a:	ee08 0a10 	vmov	s16, r0
 8004d9e:	2d00      	cmp	r5, #0
 8004da0:	f000 8084 	beq.w	8004eac <_dtoa_r+0x204>
 8004da4:	ee19 3a90 	vmov	r3, s19
 8004da8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004dac:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8004db0:	4656      	mov	r6, sl
 8004db2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8004db6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004dba:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8004dbe:	4b74      	ldr	r3, [pc, #464]	; (8004f90 <_dtoa_r+0x2e8>)
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	4630      	mov	r0, r6
 8004dc4:	4639      	mov	r1, r7
 8004dc6:	f7fb fa5f 	bl	8000288 <__aeabi_dsub>
 8004dca:	a365      	add	r3, pc, #404	; (adr r3, 8004f60 <_dtoa_r+0x2b8>)
 8004dcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dd0:	f7fb fc12 	bl	80005f8 <__aeabi_dmul>
 8004dd4:	a364      	add	r3, pc, #400	; (adr r3, 8004f68 <_dtoa_r+0x2c0>)
 8004dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dda:	f7fb fa57 	bl	800028c <__adddf3>
 8004dde:	4606      	mov	r6, r0
 8004de0:	4628      	mov	r0, r5
 8004de2:	460f      	mov	r7, r1
 8004de4:	f7fb fb9e 	bl	8000524 <__aeabi_i2d>
 8004de8:	a361      	add	r3, pc, #388	; (adr r3, 8004f70 <_dtoa_r+0x2c8>)
 8004dea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dee:	f7fb fc03 	bl	80005f8 <__aeabi_dmul>
 8004df2:	4602      	mov	r2, r0
 8004df4:	460b      	mov	r3, r1
 8004df6:	4630      	mov	r0, r6
 8004df8:	4639      	mov	r1, r7
 8004dfa:	f7fb fa47 	bl	800028c <__adddf3>
 8004dfe:	4606      	mov	r6, r0
 8004e00:	460f      	mov	r7, r1
 8004e02:	f7fb fea9 	bl	8000b58 <__aeabi_d2iz>
 8004e06:	2200      	movs	r2, #0
 8004e08:	9000      	str	r0, [sp, #0]
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	4630      	mov	r0, r6
 8004e0e:	4639      	mov	r1, r7
 8004e10:	f7fb fe64 	bl	8000adc <__aeabi_dcmplt>
 8004e14:	b150      	cbz	r0, 8004e2c <_dtoa_r+0x184>
 8004e16:	9800      	ldr	r0, [sp, #0]
 8004e18:	f7fb fb84 	bl	8000524 <__aeabi_i2d>
 8004e1c:	4632      	mov	r2, r6
 8004e1e:	463b      	mov	r3, r7
 8004e20:	f7fb fe52 	bl	8000ac8 <__aeabi_dcmpeq>
 8004e24:	b910      	cbnz	r0, 8004e2c <_dtoa_r+0x184>
 8004e26:	9b00      	ldr	r3, [sp, #0]
 8004e28:	3b01      	subs	r3, #1
 8004e2a:	9300      	str	r3, [sp, #0]
 8004e2c:	9b00      	ldr	r3, [sp, #0]
 8004e2e:	2b16      	cmp	r3, #22
 8004e30:	d85a      	bhi.n	8004ee8 <_dtoa_r+0x240>
 8004e32:	9a00      	ldr	r2, [sp, #0]
 8004e34:	4b57      	ldr	r3, [pc, #348]	; (8004f94 <_dtoa_r+0x2ec>)
 8004e36:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004e3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e3e:	ec51 0b19 	vmov	r0, r1, d9
 8004e42:	f7fb fe4b 	bl	8000adc <__aeabi_dcmplt>
 8004e46:	2800      	cmp	r0, #0
 8004e48:	d050      	beq.n	8004eec <_dtoa_r+0x244>
 8004e4a:	9b00      	ldr	r3, [sp, #0]
 8004e4c:	3b01      	subs	r3, #1
 8004e4e:	9300      	str	r3, [sp, #0]
 8004e50:	2300      	movs	r3, #0
 8004e52:	930b      	str	r3, [sp, #44]	; 0x2c
 8004e54:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004e56:	1b5d      	subs	r5, r3, r5
 8004e58:	1e6b      	subs	r3, r5, #1
 8004e5a:	9305      	str	r3, [sp, #20]
 8004e5c:	bf45      	ittet	mi
 8004e5e:	f1c5 0301 	rsbmi	r3, r5, #1
 8004e62:	9304      	strmi	r3, [sp, #16]
 8004e64:	2300      	movpl	r3, #0
 8004e66:	2300      	movmi	r3, #0
 8004e68:	bf4c      	ite	mi
 8004e6a:	9305      	strmi	r3, [sp, #20]
 8004e6c:	9304      	strpl	r3, [sp, #16]
 8004e6e:	9b00      	ldr	r3, [sp, #0]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	db3d      	blt.n	8004ef0 <_dtoa_r+0x248>
 8004e74:	9b05      	ldr	r3, [sp, #20]
 8004e76:	9a00      	ldr	r2, [sp, #0]
 8004e78:	920a      	str	r2, [sp, #40]	; 0x28
 8004e7a:	4413      	add	r3, r2
 8004e7c:	9305      	str	r3, [sp, #20]
 8004e7e:	2300      	movs	r3, #0
 8004e80:	9307      	str	r3, [sp, #28]
 8004e82:	9b06      	ldr	r3, [sp, #24]
 8004e84:	2b09      	cmp	r3, #9
 8004e86:	f200 8089 	bhi.w	8004f9c <_dtoa_r+0x2f4>
 8004e8a:	2b05      	cmp	r3, #5
 8004e8c:	bfc4      	itt	gt
 8004e8e:	3b04      	subgt	r3, #4
 8004e90:	9306      	strgt	r3, [sp, #24]
 8004e92:	9b06      	ldr	r3, [sp, #24]
 8004e94:	f1a3 0302 	sub.w	r3, r3, #2
 8004e98:	bfcc      	ite	gt
 8004e9a:	2500      	movgt	r5, #0
 8004e9c:	2501      	movle	r5, #1
 8004e9e:	2b03      	cmp	r3, #3
 8004ea0:	f200 8087 	bhi.w	8004fb2 <_dtoa_r+0x30a>
 8004ea4:	e8df f003 	tbb	[pc, r3]
 8004ea8:	59383a2d 	.word	0x59383a2d
 8004eac:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8004eb0:	441d      	add	r5, r3
 8004eb2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8004eb6:	2b20      	cmp	r3, #32
 8004eb8:	bfc1      	itttt	gt
 8004eba:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004ebe:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8004ec2:	fa0b f303 	lslgt.w	r3, fp, r3
 8004ec6:	fa26 f000 	lsrgt.w	r0, r6, r0
 8004eca:	bfda      	itte	le
 8004ecc:	f1c3 0320 	rsble	r3, r3, #32
 8004ed0:	fa06 f003 	lslle.w	r0, r6, r3
 8004ed4:	4318      	orrgt	r0, r3
 8004ed6:	f7fb fb15 	bl	8000504 <__aeabi_ui2d>
 8004eda:	2301      	movs	r3, #1
 8004edc:	4606      	mov	r6, r0
 8004ede:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8004ee2:	3d01      	subs	r5, #1
 8004ee4:	930e      	str	r3, [sp, #56]	; 0x38
 8004ee6:	e76a      	b.n	8004dbe <_dtoa_r+0x116>
 8004ee8:	2301      	movs	r3, #1
 8004eea:	e7b2      	b.n	8004e52 <_dtoa_r+0x1aa>
 8004eec:	900b      	str	r0, [sp, #44]	; 0x2c
 8004eee:	e7b1      	b.n	8004e54 <_dtoa_r+0x1ac>
 8004ef0:	9b04      	ldr	r3, [sp, #16]
 8004ef2:	9a00      	ldr	r2, [sp, #0]
 8004ef4:	1a9b      	subs	r3, r3, r2
 8004ef6:	9304      	str	r3, [sp, #16]
 8004ef8:	4253      	negs	r3, r2
 8004efa:	9307      	str	r3, [sp, #28]
 8004efc:	2300      	movs	r3, #0
 8004efe:	930a      	str	r3, [sp, #40]	; 0x28
 8004f00:	e7bf      	b.n	8004e82 <_dtoa_r+0x1da>
 8004f02:	2300      	movs	r3, #0
 8004f04:	9308      	str	r3, [sp, #32]
 8004f06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	dc55      	bgt.n	8004fb8 <_dtoa_r+0x310>
 8004f0c:	2301      	movs	r3, #1
 8004f0e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004f12:	461a      	mov	r2, r3
 8004f14:	9209      	str	r2, [sp, #36]	; 0x24
 8004f16:	e00c      	b.n	8004f32 <_dtoa_r+0x28a>
 8004f18:	2301      	movs	r3, #1
 8004f1a:	e7f3      	b.n	8004f04 <_dtoa_r+0x25c>
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004f20:	9308      	str	r3, [sp, #32]
 8004f22:	9b00      	ldr	r3, [sp, #0]
 8004f24:	4413      	add	r3, r2
 8004f26:	9302      	str	r3, [sp, #8]
 8004f28:	3301      	adds	r3, #1
 8004f2a:	2b01      	cmp	r3, #1
 8004f2c:	9303      	str	r3, [sp, #12]
 8004f2e:	bfb8      	it	lt
 8004f30:	2301      	movlt	r3, #1
 8004f32:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8004f34:	2200      	movs	r2, #0
 8004f36:	6042      	str	r2, [r0, #4]
 8004f38:	2204      	movs	r2, #4
 8004f3a:	f102 0614 	add.w	r6, r2, #20
 8004f3e:	429e      	cmp	r6, r3
 8004f40:	6841      	ldr	r1, [r0, #4]
 8004f42:	d93d      	bls.n	8004fc0 <_dtoa_r+0x318>
 8004f44:	4620      	mov	r0, r4
 8004f46:	f000 fcb7 	bl	80058b8 <_Balloc>
 8004f4a:	9001      	str	r0, [sp, #4]
 8004f4c:	2800      	cmp	r0, #0
 8004f4e:	d13b      	bne.n	8004fc8 <_dtoa_r+0x320>
 8004f50:	4b11      	ldr	r3, [pc, #68]	; (8004f98 <_dtoa_r+0x2f0>)
 8004f52:	4602      	mov	r2, r0
 8004f54:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004f58:	e6c0      	b.n	8004cdc <_dtoa_r+0x34>
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	e7df      	b.n	8004f1e <_dtoa_r+0x276>
 8004f5e:	bf00      	nop
 8004f60:	636f4361 	.word	0x636f4361
 8004f64:	3fd287a7 	.word	0x3fd287a7
 8004f68:	8b60c8b3 	.word	0x8b60c8b3
 8004f6c:	3fc68a28 	.word	0x3fc68a28
 8004f70:	509f79fb 	.word	0x509f79fb
 8004f74:	3fd34413 	.word	0x3fd34413
 8004f78:	08007171 	.word	0x08007171
 8004f7c:	08007188 	.word	0x08007188
 8004f80:	7ff00000 	.word	0x7ff00000
 8004f84:	0800716d 	.word	0x0800716d
 8004f88:	08007164 	.word	0x08007164
 8004f8c:	08007141 	.word	0x08007141
 8004f90:	3ff80000 	.word	0x3ff80000
 8004f94:	08007278 	.word	0x08007278
 8004f98:	080071e3 	.word	0x080071e3
 8004f9c:	2501      	movs	r5, #1
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	9306      	str	r3, [sp, #24]
 8004fa2:	9508      	str	r5, [sp, #32]
 8004fa4:	f04f 33ff 	mov.w	r3, #4294967295
 8004fa8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004fac:	2200      	movs	r2, #0
 8004fae:	2312      	movs	r3, #18
 8004fb0:	e7b0      	b.n	8004f14 <_dtoa_r+0x26c>
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	9308      	str	r3, [sp, #32]
 8004fb6:	e7f5      	b.n	8004fa4 <_dtoa_r+0x2fc>
 8004fb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004fba:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004fbe:	e7b8      	b.n	8004f32 <_dtoa_r+0x28a>
 8004fc0:	3101      	adds	r1, #1
 8004fc2:	6041      	str	r1, [r0, #4]
 8004fc4:	0052      	lsls	r2, r2, #1
 8004fc6:	e7b8      	b.n	8004f3a <_dtoa_r+0x292>
 8004fc8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004fca:	9a01      	ldr	r2, [sp, #4]
 8004fcc:	601a      	str	r2, [r3, #0]
 8004fce:	9b03      	ldr	r3, [sp, #12]
 8004fd0:	2b0e      	cmp	r3, #14
 8004fd2:	f200 809d 	bhi.w	8005110 <_dtoa_r+0x468>
 8004fd6:	2d00      	cmp	r5, #0
 8004fd8:	f000 809a 	beq.w	8005110 <_dtoa_r+0x468>
 8004fdc:	9b00      	ldr	r3, [sp, #0]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	dd32      	ble.n	8005048 <_dtoa_r+0x3a0>
 8004fe2:	4ab7      	ldr	r2, [pc, #732]	; (80052c0 <_dtoa_r+0x618>)
 8004fe4:	f003 030f 	and.w	r3, r3, #15
 8004fe8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004fec:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004ff0:	9b00      	ldr	r3, [sp, #0]
 8004ff2:	05d8      	lsls	r0, r3, #23
 8004ff4:	ea4f 1723 	mov.w	r7, r3, asr #4
 8004ff8:	d516      	bpl.n	8005028 <_dtoa_r+0x380>
 8004ffa:	4bb2      	ldr	r3, [pc, #712]	; (80052c4 <_dtoa_r+0x61c>)
 8004ffc:	ec51 0b19 	vmov	r0, r1, d9
 8005000:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005004:	f7fb fc22 	bl	800084c <__aeabi_ddiv>
 8005008:	f007 070f 	and.w	r7, r7, #15
 800500c:	4682      	mov	sl, r0
 800500e:	468b      	mov	fp, r1
 8005010:	2503      	movs	r5, #3
 8005012:	4eac      	ldr	r6, [pc, #688]	; (80052c4 <_dtoa_r+0x61c>)
 8005014:	b957      	cbnz	r7, 800502c <_dtoa_r+0x384>
 8005016:	4642      	mov	r2, r8
 8005018:	464b      	mov	r3, r9
 800501a:	4650      	mov	r0, sl
 800501c:	4659      	mov	r1, fp
 800501e:	f7fb fc15 	bl	800084c <__aeabi_ddiv>
 8005022:	4682      	mov	sl, r0
 8005024:	468b      	mov	fp, r1
 8005026:	e028      	b.n	800507a <_dtoa_r+0x3d2>
 8005028:	2502      	movs	r5, #2
 800502a:	e7f2      	b.n	8005012 <_dtoa_r+0x36a>
 800502c:	07f9      	lsls	r1, r7, #31
 800502e:	d508      	bpl.n	8005042 <_dtoa_r+0x39a>
 8005030:	4640      	mov	r0, r8
 8005032:	4649      	mov	r1, r9
 8005034:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005038:	f7fb fade 	bl	80005f8 <__aeabi_dmul>
 800503c:	3501      	adds	r5, #1
 800503e:	4680      	mov	r8, r0
 8005040:	4689      	mov	r9, r1
 8005042:	107f      	asrs	r7, r7, #1
 8005044:	3608      	adds	r6, #8
 8005046:	e7e5      	b.n	8005014 <_dtoa_r+0x36c>
 8005048:	f000 809b 	beq.w	8005182 <_dtoa_r+0x4da>
 800504c:	9b00      	ldr	r3, [sp, #0]
 800504e:	4f9d      	ldr	r7, [pc, #628]	; (80052c4 <_dtoa_r+0x61c>)
 8005050:	425e      	negs	r6, r3
 8005052:	4b9b      	ldr	r3, [pc, #620]	; (80052c0 <_dtoa_r+0x618>)
 8005054:	f006 020f 	and.w	r2, r6, #15
 8005058:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800505c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005060:	ec51 0b19 	vmov	r0, r1, d9
 8005064:	f7fb fac8 	bl	80005f8 <__aeabi_dmul>
 8005068:	1136      	asrs	r6, r6, #4
 800506a:	4682      	mov	sl, r0
 800506c:	468b      	mov	fp, r1
 800506e:	2300      	movs	r3, #0
 8005070:	2502      	movs	r5, #2
 8005072:	2e00      	cmp	r6, #0
 8005074:	d17a      	bne.n	800516c <_dtoa_r+0x4c4>
 8005076:	2b00      	cmp	r3, #0
 8005078:	d1d3      	bne.n	8005022 <_dtoa_r+0x37a>
 800507a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800507c:	2b00      	cmp	r3, #0
 800507e:	f000 8082 	beq.w	8005186 <_dtoa_r+0x4de>
 8005082:	4b91      	ldr	r3, [pc, #580]	; (80052c8 <_dtoa_r+0x620>)
 8005084:	2200      	movs	r2, #0
 8005086:	4650      	mov	r0, sl
 8005088:	4659      	mov	r1, fp
 800508a:	f7fb fd27 	bl	8000adc <__aeabi_dcmplt>
 800508e:	2800      	cmp	r0, #0
 8005090:	d079      	beq.n	8005186 <_dtoa_r+0x4de>
 8005092:	9b03      	ldr	r3, [sp, #12]
 8005094:	2b00      	cmp	r3, #0
 8005096:	d076      	beq.n	8005186 <_dtoa_r+0x4de>
 8005098:	9b02      	ldr	r3, [sp, #8]
 800509a:	2b00      	cmp	r3, #0
 800509c:	dd36      	ble.n	800510c <_dtoa_r+0x464>
 800509e:	9b00      	ldr	r3, [sp, #0]
 80050a0:	4650      	mov	r0, sl
 80050a2:	4659      	mov	r1, fp
 80050a4:	1e5f      	subs	r7, r3, #1
 80050a6:	2200      	movs	r2, #0
 80050a8:	4b88      	ldr	r3, [pc, #544]	; (80052cc <_dtoa_r+0x624>)
 80050aa:	f7fb faa5 	bl	80005f8 <__aeabi_dmul>
 80050ae:	9e02      	ldr	r6, [sp, #8]
 80050b0:	4682      	mov	sl, r0
 80050b2:	468b      	mov	fp, r1
 80050b4:	3501      	adds	r5, #1
 80050b6:	4628      	mov	r0, r5
 80050b8:	f7fb fa34 	bl	8000524 <__aeabi_i2d>
 80050bc:	4652      	mov	r2, sl
 80050be:	465b      	mov	r3, fp
 80050c0:	f7fb fa9a 	bl	80005f8 <__aeabi_dmul>
 80050c4:	4b82      	ldr	r3, [pc, #520]	; (80052d0 <_dtoa_r+0x628>)
 80050c6:	2200      	movs	r2, #0
 80050c8:	f7fb f8e0 	bl	800028c <__adddf3>
 80050cc:	46d0      	mov	r8, sl
 80050ce:	46d9      	mov	r9, fp
 80050d0:	4682      	mov	sl, r0
 80050d2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80050d6:	2e00      	cmp	r6, #0
 80050d8:	d158      	bne.n	800518c <_dtoa_r+0x4e4>
 80050da:	4b7e      	ldr	r3, [pc, #504]	; (80052d4 <_dtoa_r+0x62c>)
 80050dc:	2200      	movs	r2, #0
 80050de:	4640      	mov	r0, r8
 80050e0:	4649      	mov	r1, r9
 80050e2:	f7fb f8d1 	bl	8000288 <__aeabi_dsub>
 80050e6:	4652      	mov	r2, sl
 80050e8:	465b      	mov	r3, fp
 80050ea:	4680      	mov	r8, r0
 80050ec:	4689      	mov	r9, r1
 80050ee:	f7fb fd13 	bl	8000b18 <__aeabi_dcmpgt>
 80050f2:	2800      	cmp	r0, #0
 80050f4:	f040 8295 	bne.w	8005622 <_dtoa_r+0x97a>
 80050f8:	4652      	mov	r2, sl
 80050fa:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80050fe:	4640      	mov	r0, r8
 8005100:	4649      	mov	r1, r9
 8005102:	f7fb fceb 	bl	8000adc <__aeabi_dcmplt>
 8005106:	2800      	cmp	r0, #0
 8005108:	f040 8289 	bne.w	800561e <_dtoa_r+0x976>
 800510c:	ec5b ab19 	vmov	sl, fp, d9
 8005110:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005112:	2b00      	cmp	r3, #0
 8005114:	f2c0 8148 	blt.w	80053a8 <_dtoa_r+0x700>
 8005118:	9a00      	ldr	r2, [sp, #0]
 800511a:	2a0e      	cmp	r2, #14
 800511c:	f300 8144 	bgt.w	80053a8 <_dtoa_r+0x700>
 8005120:	4b67      	ldr	r3, [pc, #412]	; (80052c0 <_dtoa_r+0x618>)
 8005122:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005126:	e9d3 8900 	ldrd	r8, r9, [r3]
 800512a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800512c:	2b00      	cmp	r3, #0
 800512e:	f280 80d5 	bge.w	80052dc <_dtoa_r+0x634>
 8005132:	9b03      	ldr	r3, [sp, #12]
 8005134:	2b00      	cmp	r3, #0
 8005136:	f300 80d1 	bgt.w	80052dc <_dtoa_r+0x634>
 800513a:	f040 826f 	bne.w	800561c <_dtoa_r+0x974>
 800513e:	4b65      	ldr	r3, [pc, #404]	; (80052d4 <_dtoa_r+0x62c>)
 8005140:	2200      	movs	r2, #0
 8005142:	4640      	mov	r0, r8
 8005144:	4649      	mov	r1, r9
 8005146:	f7fb fa57 	bl	80005f8 <__aeabi_dmul>
 800514a:	4652      	mov	r2, sl
 800514c:	465b      	mov	r3, fp
 800514e:	f7fb fcd9 	bl	8000b04 <__aeabi_dcmpge>
 8005152:	9e03      	ldr	r6, [sp, #12]
 8005154:	4637      	mov	r7, r6
 8005156:	2800      	cmp	r0, #0
 8005158:	f040 8245 	bne.w	80055e6 <_dtoa_r+0x93e>
 800515c:	9d01      	ldr	r5, [sp, #4]
 800515e:	2331      	movs	r3, #49	; 0x31
 8005160:	f805 3b01 	strb.w	r3, [r5], #1
 8005164:	9b00      	ldr	r3, [sp, #0]
 8005166:	3301      	adds	r3, #1
 8005168:	9300      	str	r3, [sp, #0]
 800516a:	e240      	b.n	80055ee <_dtoa_r+0x946>
 800516c:	07f2      	lsls	r2, r6, #31
 800516e:	d505      	bpl.n	800517c <_dtoa_r+0x4d4>
 8005170:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005174:	f7fb fa40 	bl	80005f8 <__aeabi_dmul>
 8005178:	3501      	adds	r5, #1
 800517a:	2301      	movs	r3, #1
 800517c:	1076      	asrs	r6, r6, #1
 800517e:	3708      	adds	r7, #8
 8005180:	e777      	b.n	8005072 <_dtoa_r+0x3ca>
 8005182:	2502      	movs	r5, #2
 8005184:	e779      	b.n	800507a <_dtoa_r+0x3d2>
 8005186:	9f00      	ldr	r7, [sp, #0]
 8005188:	9e03      	ldr	r6, [sp, #12]
 800518a:	e794      	b.n	80050b6 <_dtoa_r+0x40e>
 800518c:	9901      	ldr	r1, [sp, #4]
 800518e:	4b4c      	ldr	r3, [pc, #304]	; (80052c0 <_dtoa_r+0x618>)
 8005190:	4431      	add	r1, r6
 8005192:	910d      	str	r1, [sp, #52]	; 0x34
 8005194:	9908      	ldr	r1, [sp, #32]
 8005196:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800519a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800519e:	2900      	cmp	r1, #0
 80051a0:	d043      	beq.n	800522a <_dtoa_r+0x582>
 80051a2:	494d      	ldr	r1, [pc, #308]	; (80052d8 <_dtoa_r+0x630>)
 80051a4:	2000      	movs	r0, #0
 80051a6:	f7fb fb51 	bl	800084c <__aeabi_ddiv>
 80051aa:	4652      	mov	r2, sl
 80051ac:	465b      	mov	r3, fp
 80051ae:	f7fb f86b 	bl	8000288 <__aeabi_dsub>
 80051b2:	9d01      	ldr	r5, [sp, #4]
 80051b4:	4682      	mov	sl, r0
 80051b6:	468b      	mov	fp, r1
 80051b8:	4649      	mov	r1, r9
 80051ba:	4640      	mov	r0, r8
 80051bc:	f7fb fccc 	bl	8000b58 <__aeabi_d2iz>
 80051c0:	4606      	mov	r6, r0
 80051c2:	f7fb f9af 	bl	8000524 <__aeabi_i2d>
 80051c6:	4602      	mov	r2, r0
 80051c8:	460b      	mov	r3, r1
 80051ca:	4640      	mov	r0, r8
 80051cc:	4649      	mov	r1, r9
 80051ce:	f7fb f85b 	bl	8000288 <__aeabi_dsub>
 80051d2:	3630      	adds	r6, #48	; 0x30
 80051d4:	f805 6b01 	strb.w	r6, [r5], #1
 80051d8:	4652      	mov	r2, sl
 80051da:	465b      	mov	r3, fp
 80051dc:	4680      	mov	r8, r0
 80051de:	4689      	mov	r9, r1
 80051e0:	f7fb fc7c 	bl	8000adc <__aeabi_dcmplt>
 80051e4:	2800      	cmp	r0, #0
 80051e6:	d163      	bne.n	80052b0 <_dtoa_r+0x608>
 80051e8:	4642      	mov	r2, r8
 80051ea:	464b      	mov	r3, r9
 80051ec:	4936      	ldr	r1, [pc, #216]	; (80052c8 <_dtoa_r+0x620>)
 80051ee:	2000      	movs	r0, #0
 80051f0:	f7fb f84a 	bl	8000288 <__aeabi_dsub>
 80051f4:	4652      	mov	r2, sl
 80051f6:	465b      	mov	r3, fp
 80051f8:	f7fb fc70 	bl	8000adc <__aeabi_dcmplt>
 80051fc:	2800      	cmp	r0, #0
 80051fe:	f040 80b5 	bne.w	800536c <_dtoa_r+0x6c4>
 8005202:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005204:	429d      	cmp	r5, r3
 8005206:	d081      	beq.n	800510c <_dtoa_r+0x464>
 8005208:	4b30      	ldr	r3, [pc, #192]	; (80052cc <_dtoa_r+0x624>)
 800520a:	2200      	movs	r2, #0
 800520c:	4650      	mov	r0, sl
 800520e:	4659      	mov	r1, fp
 8005210:	f7fb f9f2 	bl	80005f8 <__aeabi_dmul>
 8005214:	4b2d      	ldr	r3, [pc, #180]	; (80052cc <_dtoa_r+0x624>)
 8005216:	4682      	mov	sl, r0
 8005218:	468b      	mov	fp, r1
 800521a:	4640      	mov	r0, r8
 800521c:	4649      	mov	r1, r9
 800521e:	2200      	movs	r2, #0
 8005220:	f7fb f9ea 	bl	80005f8 <__aeabi_dmul>
 8005224:	4680      	mov	r8, r0
 8005226:	4689      	mov	r9, r1
 8005228:	e7c6      	b.n	80051b8 <_dtoa_r+0x510>
 800522a:	4650      	mov	r0, sl
 800522c:	4659      	mov	r1, fp
 800522e:	f7fb f9e3 	bl	80005f8 <__aeabi_dmul>
 8005232:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005234:	9d01      	ldr	r5, [sp, #4]
 8005236:	930f      	str	r3, [sp, #60]	; 0x3c
 8005238:	4682      	mov	sl, r0
 800523a:	468b      	mov	fp, r1
 800523c:	4649      	mov	r1, r9
 800523e:	4640      	mov	r0, r8
 8005240:	f7fb fc8a 	bl	8000b58 <__aeabi_d2iz>
 8005244:	4606      	mov	r6, r0
 8005246:	f7fb f96d 	bl	8000524 <__aeabi_i2d>
 800524a:	3630      	adds	r6, #48	; 0x30
 800524c:	4602      	mov	r2, r0
 800524e:	460b      	mov	r3, r1
 8005250:	4640      	mov	r0, r8
 8005252:	4649      	mov	r1, r9
 8005254:	f7fb f818 	bl	8000288 <__aeabi_dsub>
 8005258:	f805 6b01 	strb.w	r6, [r5], #1
 800525c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800525e:	429d      	cmp	r5, r3
 8005260:	4680      	mov	r8, r0
 8005262:	4689      	mov	r9, r1
 8005264:	f04f 0200 	mov.w	r2, #0
 8005268:	d124      	bne.n	80052b4 <_dtoa_r+0x60c>
 800526a:	4b1b      	ldr	r3, [pc, #108]	; (80052d8 <_dtoa_r+0x630>)
 800526c:	4650      	mov	r0, sl
 800526e:	4659      	mov	r1, fp
 8005270:	f7fb f80c 	bl	800028c <__adddf3>
 8005274:	4602      	mov	r2, r0
 8005276:	460b      	mov	r3, r1
 8005278:	4640      	mov	r0, r8
 800527a:	4649      	mov	r1, r9
 800527c:	f7fb fc4c 	bl	8000b18 <__aeabi_dcmpgt>
 8005280:	2800      	cmp	r0, #0
 8005282:	d173      	bne.n	800536c <_dtoa_r+0x6c4>
 8005284:	4652      	mov	r2, sl
 8005286:	465b      	mov	r3, fp
 8005288:	4913      	ldr	r1, [pc, #76]	; (80052d8 <_dtoa_r+0x630>)
 800528a:	2000      	movs	r0, #0
 800528c:	f7fa fffc 	bl	8000288 <__aeabi_dsub>
 8005290:	4602      	mov	r2, r0
 8005292:	460b      	mov	r3, r1
 8005294:	4640      	mov	r0, r8
 8005296:	4649      	mov	r1, r9
 8005298:	f7fb fc20 	bl	8000adc <__aeabi_dcmplt>
 800529c:	2800      	cmp	r0, #0
 800529e:	f43f af35 	beq.w	800510c <_dtoa_r+0x464>
 80052a2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80052a4:	1e6b      	subs	r3, r5, #1
 80052a6:	930f      	str	r3, [sp, #60]	; 0x3c
 80052a8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80052ac:	2b30      	cmp	r3, #48	; 0x30
 80052ae:	d0f8      	beq.n	80052a2 <_dtoa_r+0x5fa>
 80052b0:	9700      	str	r7, [sp, #0]
 80052b2:	e049      	b.n	8005348 <_dtoa_r+0x6a0>
 80052b4:	4b05      	ldr	r3, [pc, #20]	; (80052cc <_dtoa_r+0x624>)
 80052b6:	f7fb f99f 	bl	80005f8 <__aeabi_dmul>
 80052ba:	4680      	mov	r8, r0
 80052bc:	4689      	mov	r9, r1
 80052be:	e7bd      	b.n	800523c <_dtoa_r+0x594>
 80052c0:	08007278 	.word	0x08007278
 80052c4:	08007250 	.word	0x08007250
 80052c8:	3ff00000 	.word	0x3ff00000
 80052cc:	40240000 	.word	0x40240000
 80052d0:	401c0000 	.word	0x401c0000
 80052d4:	40140000 	.word	0x40140000
 80052d8:	3fe00000 	.word	0x3fe00000
 80052dc:	9d01      	ldr	r5, [sp, #4]
 80052de:	4656      	mov	r6, sl
 80052e0:	465f      	mov	r7, fp
 80052e2:	4642      	mov	r2, r8
 80052e4:	464b      	mov	r3, r9
 80052e6:	4630      	mov	r0, r6
 80052e8:	4639      	mov	r1, r7
 80052ea:	f7fb faaf 	bl	800084c <__aeabi_ddiv>
 80052ee:	f7fb fc33 	bl	8000b58 <__aeabi_d2iz>
 80052f2:	4682      	mov	sl, r0
 80052f4:	f7fb f916 	bl	8000524 <__aeabi_i2d>
 80052f8:	4642      	mov	r2, r8
 80052fa:	464b      	mov	r3, r9
 80052fc:	f7fb f97c 	bl	80005f8 <__aeabi_dmul>
 8005300:	4602      	mov	r2, r0
 8005302:	460b      	mov	r3, r1
 8005304:	4630      	mov	r0, r6
 8005306:	4639      	mov	r1, r7
 8005308:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800530c:	f7fa ffbc 	bl	8000288 <__aeabi_dsub>
 8005310:	f805 6b01 	strb.w	r6, [r5], #1
 8005314:	9e01      	ldr	r6, [sp, #4]
 8005316:	9f03      	ldr	r7, [sp, #12]
 8005318:	1bae      	subs	r6, r5, r6
 800531a:	42b7      	cmp	r7, r6
 800531c:	4602      	mov	r2, r0
 800531e:	460b      	mov	r3, r1
 8005320:	d135      	bne.n	800538e <_dtoa_r+0x6e6>
 8005322:	f7fa ffb3 	bl	800028c <__adddf3>
 8005326:	4642      	mov	r2, r8
 8005328:	464b      	mov	r3, r9
 800532a:	4606      	mov	r6, r0
 800532c:	460f      	mov	r7, r1
 800532e:	f7fb fbf3 	bl	8000b18 <__aeabi_dcmpgt>
 8005332:	b9d0      	cbnz	r0, 800536a <_dtoa_r+0x6c2>
 8005334:	4642      	mov	r2, r8
 8005336:	464b      	mov	r3, r9
 8005338:	4630      	mov	r0, r6
 800533a:	4639      	mov	r1, r7
 800533c:	f7fb fbc4 	bl	8000ac8 <__aeabi_dcmpeq>
 8005340:	b110      	cbz	r0, 8005348 <_dtoa_r+0x6a0>
 8005342:	f01a 0f01 	tst.w	sl, #1
 8005346:	d110      	bne.n	800536a <_dtoa_r+0x6c2>
 8005348:	4620      	mov	r0, r4
 800534a:	ee18 1a10 	vmov	r1, s16
 800534e:	f000 faf3 	bl	8005938 <_Bfree>
 8005352:	2300      	movs	r3, #0
 8005354:	9800      	ldr	r0, [sp, #0]
 8005356:	702b      	strb	r3, [r5, #0]
 8005358:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800535a:	3001      	adds	r0, #1
 800535c:	6018      	str	r0, [r3, #0]
 800535e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005360:	2b00      	cmp	r3, #0
 8005362:	f43f acf1 	beq.w	8004d48 <_dtoa_r+0xa0>
 8005366:	601d      	str	r5, [r3, #0]
 8005368:	e4ee      	b.n	8004d48 <_dtoa_r+0xa0>
 800536a:	9f00      	ldr	r7, [sp, #0]
 800536c:	462b      	mov	r3, r5
 800536e:	461d      	mov	r5, r3
 8005370:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005374:	2a39      	cmp	r2, #57	; 0x39
 8005376:	d106      	bne.n	8005386 <_dtoa_r+0x6de>
 8005378:	9a01      	ldr	r2, [sp, #4]
 800537a:	429a      	cmp	r2, r3
 800537c:	d1f7      	bne.n	800536e <_dtoa_r+0x6c6>
 800537e:	9901      	ldr	r1, [sp, #4]
 8005380:	2230      	movs	r2, #48	; 0x30
 8005382:	3701      	adds	r7, #1
 8005384:	700a      	strb	r2, [r1, #0]
 8005386:	781a      	ldrb	r2, [r3, #0]
 8005388:	3201      	adds	r2, #1
 800538a:	701a      	strb	r2, [r3, #0]
 800538c:	e790      	b.n	80052b0 <_dtoa_r+0x608>
 800538e:	4ba6      	ldr	r3, [pc, #664]	; (8005628 <_dtoa_r+0x980>)
 8005390:	2200      	movs	r2, #0
 8005392:	f7fb f931 	bl	80005f8 <__aeabi_dmul>
 8005396:	2200      	movs	r2, #0
 8005398:	2300      	movs	r3, #0
 800539a:	4606      	mov	r6, r0
 800539c:	460f      	mov	r7, r1
 800539e:	f7fb fb93 	bl	8000ac8 <__aeabi_dcmpeq>
 80053a2:	2800      	cmp	r0, #0
 80053a4:	d09d      	beq.n	80052e2 <_dtoa_r+0x63a>
 80053a6:	e7cf      	b.n	8005348 <_dtoa_r+0x6a0>
 80053a8:	9a08      	ldr	r2, [sp, #32]
 80053aa:	2a00      	cmp	r2, #0
 80053ac:	f000 80d7 	beq.w	800555e <_dtoa_r+0x8b6>
 80053b0:	9a06      	ldr	r2, [sp, #24]
 80053b2:	2a01      	cmp	r2, #1
 80053b4:	f300 80ba 	bgt.w	800552c <_dtoa_r+0x884>
 80053b8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80053ba:	2a00      	cmp	r2, #0
 80053bc:	f000 80b2 	beq.w	8005524 <_dtoa_r+0x87c>
 80053c0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80053c4:	9e07      	ldr	r6, [sp, #28]
 80053c6:	9d04      	ldr	r5, [sp, #16]
 80053c8:	9a04      	ldr	r2, [sp, #16]
 80053ca:	441a      	add	r2, r3
 80053cc:	9204      	str	r2, [sp, #16]
 80053ce:	9a05      	ldr	r2, [sp, #20]
 80053d0:	2101      	movs	r1, #1
 80053d2:	441a      	add	r2, r3
 80053d4:	4620      	mov	r0, r4
 80053d6:	9205      	str	r2, [sp, #20]
 80053d8:	f000 fb66 	bl	8005aa8 <__i2b>
 80053dc:	4607      	mov	r7, r0
 80053de:	2d00      	cmp	r5, #0
 80053e0:	dd0c      	ble.n	80053fc <_dtoa_r+0x754>
 80053e2:	9b05      	ldr	r3, [sp, #20]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	dd09      	ble.n	80053fc <_dtoa_r+0x754>
 80053e8:	42ab      	cmp	r3, r5
 80053ea:	9a04      	ldr	r2, [sp, #16]
 80053ec:	bfa8      	it	ge
 80053ee:	462b      	movge	r3, r5
 80053f0:	1ad2      	subs	r2, r2, r3
 80053f2:	9204      	str	r2, [sp, #16]
 80053f4:	9a05      	ldr	r2, [sp, #20]
 80053f6:	1aed      	subs	r5, r5, r3
 80053f8:	1ad3      	subs	r3, r2, r3
 80053fa:	9305      	str	r3, [sp, #20]
 80053fc:	9b07      	ldr	r3, [sp, #28]
 80053fe:	b31b      	cbz	r3, 8005448 <_dtoa_r+0x7a0>
 8005400:	9b08      	ldr	r3, [sp, #32]
 8005402:	2b00      	cmp	r3, #0
 8005404:	f000 80af 	beq.w	8005566 <_dtoa_r+0x8be>
 8005408:	2e00      	cmp	r6, #0
 800540a:	dd13      	ble.n	8005434 <_dtoa_r+0x78c>
 800540c:	4639      	mov	r1, r7
 800540e:	4632      	mov	r2, r6
 8005410:	4620      	mov	r0, r4
 8005412:	f000 fc09 	bl	8005c28 <__pow5mult>
 8005416:	ee18 2a10 	vmov	r2, s16
 800541a:	4601      	mov	r1, r0
 800541c:	4607      	mov	r7, r0
 800541e:	4620      	mov	r0, r4
 8005420:	f000 fb58 	bl	8005ad4 <__multiply>
 8005424:	ee18 1a10 	vmov	r1, s16
 8005428:	4680      	mov	r8, r0
 800542a:	4620      	mov	r0, r4
 800542c:	f000 fa84 	bl	8005938 <_Bfree>
 8005430:	ee08 8a10 	vmov	s16, r8
 8005434:	9b07      	ldr	r3, [sp, #28]
 8005436:	1b9a      	subs	r2, r3, r6
 8005438:	d006      	beq.n	8005448 <_dtoa_r+0x7a0>
 800543a:	ee18 1a10 	vmov	r1, s16
 800543e:	4620      	mov	r0, r4
 8005440:	f000 fbf2 	bl	8005c28 <__pow5mult>
 8005444:	ee08 0a10 	vmov	s16, r0
 8005448:	2101      	movs	r1, #1
 800544a:	4620      	mov	r0, r4
 800544c:	f000 fb2c 	bl	8005aa8 <__i2b>
 8005450:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005452:	2b00      	cmp	r3, #0
 8005454:	4606      	mov	r6, r0
 8005456:	f340 8088 	ble.w	800556a <_dtoa_r+0x8c2>
 800545a:	461a      	mov	r2, r3
 800545c:	4601      	mov	r1, r0
 800545e:	4620      	mov	r0, r4
 8005460:	f000 fbe2 	bl	8005c28 <__pow5mult>
 8005464:	9b06      	ldr	r3, [sp, #24]
 8005466:	2b01      	cmp	r3, #1
 8005468:	4606      	mov	r6, r0
 800546a:	f340 8081 	ble.w	8005570 <_dtoa_r+0x8c8>
 800546e:	f04f 0800 	mov.w	r8, #0
 8005472:	6933      	ldr	r3, [r6, #16]
 8005474:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005478:	6918      	ldr	r0, [r3, #16]
 800547a:	f000 fac5 	bl	8005a08 <__hi0bits>
 800547e:	f1c0 0020 	rsb	r0, r0, #32
 8005482:	9b05      	ldr	r3, [sp, #20]
 8005484:	4418      	add	r0, r3
 8005486:	f010 001f 	ands.w	r0, r0, #31
 800548a:	f000 8092 	beq.w	80055b2 <_dtoa_r+0x90a>
 800548e:	f1c0 0320 	rsb	r3, r0, #32
 8005492:	2b04      	cmp	r3, #4
 8005494:	f340 808a 	ble.w	80055ac <_dtoa_r+0x904>
 8005498:	f1c0 001c 	rsb	r0, r0, #28
 800549c:	9b04      	ldr	r3, [sp, #16]
 800549e:	4403      	add	r3, r0
 80054a0:	9304      	str	r3, [sp, #16]
 80054a2:	9b05      	ldr	r3, [sp, #20]
 80054a4:	4403      	add	r3, r0
 80054a6:	4405      	add	r5, r0
 80054a8:	9305      	str	r3, [sp, #20]
 80054aa:	9b04      	ldr	r3, [sp, #16]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	dd07      	ble.n	80054c0 <_dtoa_r+0x818>
 80054b0:	ee18 1a10 	vmov	r1, s16
 80054b4:	461a      	mov	r2, r3
 80054b6:	4620      	mov	r0, r4
 80054b8:	f000 fc10 	bl	8005cdc <__lshift>
 80054bc:	ee08 0a10 	vmov	s16, r0
 80054c0:	9b05      	ldr	r3, [sp, #20]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	dd05      	ble.n	80054d2 <_dtoa_r+0x82a>
 80054c6:	4631      	mov	r1, r6
 80054c8:	461a      	mov	r2, r3
 80054ca:	4620      	mov	r0, r4
 80054cc:	f000 fc06 	bl	8005cdc <__lshift>
 80054d0:	4606      	mov	r6, r0
 80054d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d06e      	beq.n	80055b6 <_dtoa_r+0x90e>
 80054d8:	ee18 0a10 	vmov	r0, s16
 80054dc:	4631      	mov	r1, r6
 80054de:	f000 fc6d 	bl	8005dbc <__mcmp>
 80054e2:	2800      	cmp	r0, #0
 80054e4:	da67      	bge.n	80055b6 <_dtoa_r+0x90e>
 80054e6:	9b00      	ldr	r3, [sp, #0]
 80054e8:	3b01      	subs	r3, #1
 80054ea:	ee18 1a10 	vmov	r1, s16
 80054ee:	9300      	str	r3, [sp, #0]
 80054f0:	220a      	movs	r2, #10
 80054f2:	2300      	movs	r3, #0
 80054f4:	4620      	mov	r0, r4
 80054f6:	f000 fa41 	bl	800597c <__multadd>
 80054fa:	9b08      	ldr	r3, [sp, #32]
 80054fc:	ee08 0a10 	vmov	s16, r0
 8005500:	2b00      	cmp	r3, #0
 8005502:	f000 81b1 	beq.w	8005868 <_dtoa_r+0xbc0>
 8005506:	2300      	movs	r3, #0
 8005508:	4639      	mov	r1, r7
 800550a:	220a      	movs	r2, #10
 800550c:	4620      	mov	r0, r4
 800550e:	f000 fa35 	bl	800597c <__multadd>
 8005512:	9b02      	ldr	r3, [sp, #8]
 8005514:	2b00      	cmp	r3, #0
 8005516:	4607      	mov	r7, r0
 8005518:	f300 808e 	bgt.w	8005638 <_dtoa_r+0x990>
 800551c:	9b06      	ldr	r3, [sp, #24]
 800551e:	2b02      	cmp	r3, #2
 8005520:	dc51      	bgt.n	80055c6 <_dtoa_r+0x91e>
 8005522:	e089      	b.n	8005638 <_dtoa_r+0x990>
 8005524:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005526:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800552a:	e74b      	b.n	80053c4 <_dtoa_r+0x71c>
 800552c:	9b03      	ldr	r3, [sp, #12]
 800552e:	1e5e      	subs	r6, r3, #1
 8005530:	9b07      	ldr	r3, [sp, #28]
 8005532:	42b3      	cmp	r3, r6
 8005534:	bfbf      	itttt	lt
 8005536:	9b07      	ldrlt	r3, [sp, #28]
 8005538:	9607      	strlt	r6, [sp, #28]
 800553a:	1af2      	sublt	r2, r6, r3
 800553c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800553e:	bfb6      	itet	lt
 8005540:	189b      	addlt	r3, r3, r2
 8005542:	1b9e      	subge	r6, r3, r6
 8005544:	930a      	strlt	r3, [sp, #40]	; 0x28
 8005546:	9b03      	ldr	r3, [sp, #12]
 8005548:	bfb8      	it	lt
 800554a:	2600      	movlt	r6, #0
 800554c:	2b00      	cmp	r3, #0
 800554e:	bfb7      	itett	lt
 8005550:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8005554:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8005558:	1a9d      	sublt	r5, r3, r2
 800555a:	2300      	movlt	r3, #0
 800555c:	e734      	b.n	80053c8 <_dtoa_r+0x720>
 800555e:	9e07      	ldr	r6, [sp, #28]
 8005560:	9d04      	ldr	r5, [sp, #16]
 8005562:	9f08      	ldr	r7, [sp, #32]
 8005564:	e73b      	b.n	80053de <_dtoa_r+0x736>
 8005566:	9a07      	ldr	r2, [sp, #28]
 8005568:	e767      	b.n	800543a <_dtoa_r+0x792>
 800556a:	9b06      	ldr	r3, [sp, #24]
 800556c:	2b01      	cmp	r3, #1
 800556e:	dc18      	bgt.n	80055a2 <_dtoa_r+0x8fa>
 8005570:	f1ba 0f00 	cmp.w	sl, #0
 8005574:	d115      	bne.n	80055a2 <_dtoa_r+0x8fa>
 8005576:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800557a:	b993      	cbnz	r3, 80055a2 <_dtoa_r+0x8fa>
 800557c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005580:	0d1b      	lsrs	r3, r3, #20
 8005582:	051b      	lsls	r3, r3, #20
 8005584:	b183      	cbz	r3, 80055a8 <_dtoa_r+0x900>
 8005586:	9b04      	ldr	r3, [sp, #16]
 8005588:	3301      	adds	r3, #1
 800558a:	9304      	str	r3, [sp, #16]
 800558c:	9b05      	ldr	r3, [sp, #20]
 800558e:	3301      	adds	r3, #1
 8005590:	9305      	str	r3, [sp, #20]
 8005592:	f04f 0801 	mov.w	r8, #1
 8005596:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005598:	2b00      	cmp	r3, #0
 800559a:	f47f af6a 	bne.w	8005472 <_dtoa_r+0x7ca>
 800559e:	2001      	movs	r0, #1
 80055a0:	e76f      	b.n	8005482 <_dtoa_r+0x7da>
 80055a2:	f04f 0800 	mov.w	r8, #0
 80055a6:	e7f6      	b.n	8005596 <_dtoa_r+0x8ee>
 80055a8:	4698      	mov	r8, r3
 80055aa:	e7f4      	b.n	8005596 <_dtoa_r+0x8ee>
 80055ac:	f43f af7d 	beq.w	80054aa <_dtoa_r+0x802>
 80055b0:	4618      	mov	r0, r3
 80055b2:	301c      	adds	r0, #28
 80055b4:	e772      	b.n	800549c <_dtoa_r+0x7f4>
 80055b6:	9b03      	ldr	r3, [sp, #12]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	dc37      	bgt.n	800562c <_dtoa_r+0x984>
 80055bc:	9b06      	ldr	r3, [sp, #24]
 80055be:	2b02      	cmp	r3, #2
 80055c0:	dd34      	ble.n	800562c <_dtoa_r+0x984>
 80055c2:	9b03      	ldr	r3, [sp, #12]
 80055c4:	9302      	str	r3, [sp, #8]
 80055c6:	9b02      	ldr	r3, [sp, #8]
 80055c8:	b96b      	cbnz	r3, 80055e6 <_dtoa_r+0x93e>
 80055ca:	4631      	mov	r1, r6
 80055cc:	2205      	movs	r2, #5
 80055ce:	4620      	mov	r0, r4
 80055d0:	f000 f9d4 	bl	800597c <__multadd>
 80055d4:	4601      	mov	r1, r0
 80055d6:	4606      	mov	r6, r0
 80055d8:	ee18 0a10 	vmov	r0, s16
 80055dc:	f000 fbee 	bl	8005dbc <__mcmp>
 80055e0:	2800      	cmp	r0, #0
 80055e2:	f73f adbb 	bgt.w	800515c <_dtoa_r+0x4b4>
 80055e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80055e8:	9d01      	ldr	r5, [sp, #4]
 80055ea:	43db      	mvns	r3, r3
 80055ec:	9300      	str	r3, [sp, #0]
 80055ee:	f04f 0800 	mov.w	r8, #0
 80055f2:	4631      	mov	r1, r6
 80055f4:	4620      	mov	r0, r4
 80055f6:	f000 f99f 	bl	8005938 <_Bfree>
 80055fa:	2f00      	cmp	r7, #0
 80055fc:	f43f aea4 	beq.w	8005348 <_dtoa_r+0x6a0>
 8005600:	f1b8 0f00 	cmp.w	r8, #0
 8005604:	d005      	beq.n	8005612 <_dtoa_r+0x96a>
 8005606:	45b8      	cmp	r8, r7
 8005608:	d003      	beq.n	8005612 <_dtoa_r+0x96a>
 800560a:	4641      	mov	r1, r8
 800560c:	4620      	mov	r0, r4
 800560e:	f000 f993 	bl	8005938 <_Bfree>
 8005612:	4639      	mov	r1, r7
 8005614:	4620      	mov	r0, r4
 8005616:	f000 f98f 	bl	8005938 <_Bfree>
 800561a:	e695      	b.n	8005348 <_dtoa_r+0x6a0>
 800561c:	2600      	movs	r6, #0
 800561e:	4637      	mov	r7, r6
 8005620:	e7e1      	b.n	80055e6 <_dtoa_r+0x93e>
 8005622:	9700      	str	r7, [sp, #0]
 8005624:	4637      	mov	r7, r6
 8005626:	e599      	b.n	800515c <_dtoa_r+0x4b4>
 8005628:	40240000 	.word	0x40240000
 800562c:	9b08      	ldr	r3, [sp, #32]
 800562e:	2b00      	cmp	r3, #0
 8005630:	f000 80ca 	beq.w	80057c8 <_dtoa_r+0xb20>
 8005634:	9b03      	ldr	r3, [sp, #12]
 8005636:	9302      	str	r3, [sp, #8]
 8005638:	2d00      	cmp	r5, #0
 800563a:	dd05      	ble.n	8005648 <_dtoa_r+0x9a0>
 800563c:	4639      	mov	r1, r7
 800563e:	462a      	mov	r2, r5
 8005640:	4620      	mov	r0, r4
 8005642:	f000 fb4b 	bl	8005cdc <__lshift>
 8005646:	4607      	mov	r7, r0
 8005648:	f1b8 0f00 	cmp.w	r8, #0
 800564c:	d05b      	beq.n	8005706 <_dtoa_r+0xa5e>
 800564e:	6879      	ldr	r1, [r7, #4]
 8005650:	4620      	mov	r0, r4
 8005652:	f000 f931 	bl	80058b8 <_Balloc>
 8005656:	4605      	mov	r5, r0
 8005658:	b928      	cbnz	r0, 8005666 <_dtoa_r+0x9be>
 800565a:	4b87      	ldr	r3, [pc, #540]	; (8005878 <_dtoa_r+0xbd0>)
 800565c:	4602      	mov	r2, r0
 800565e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005662:	f7ff bb3b 	b.w	8004cdc <_dtoa_r+0x34>
 8005666:	693a      	ldr	r2, [r7, #16]
 8005668:	3202      	adds	r2, #2
 800566a:	0092      	lsls	r2, r2, #2
 800566c:	f107 010c 	add.w	r1, r7, #12
 8005670:	300c      	adds	r0, #12
 8005672:	f000 f913 	bl	800589c <memcpy>
 8005676:	2201      	movs	r2, #1
 8005678:	4629      	mov	r1, r5
 800567a:	4620      	mov	r0, r4
 800567c:	f000 fb2e 	bl	8005cdc <__lshift>
 8005680:	9b01      	ldr	r3, [sp, #4]
 8005682:	f103 0901 	add.w	r9, r3, #1
 8005686:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800568a:	4413      	add	r3, r2
 800568c:	9305      	str	r3, [sp, #20]
 800568e:	f00a 0301 	and.w	r3, sl, #1
 8005692:	46b8      	mov	r8, r7
 8005694:	9304      	str	r3, [sp, #16]
 8005696:	4607      	mov	r7, r0
 8005698:	4631      	mov	r1, r6
 800569a:	ee18 0a10 	vmov	r0, s16
 800569e:	f7ff fa77 	bl	8004b90 <quorem>
 80056a2:	4641      	mov	r1, r8
 80056a4:	9002      	str	r0, [sp, #8]
 80056a6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80056aa:	ee18 0a10 	vmov	r0, s16
 80056ae:	f000 fb85 	bl	8005dbc <__mcmp>
 80056b2:	463a      	mov	r2, r7
 80056b4:	9003      	str	r0, [sp, #12]
 80056b6:	4631      	mov	r1, r6
 80056b8:	4620      	mov	r0, r4
 80056ba:	f000 fb9b 	bl	8005df4 <__mdiff>
 80056be:	68c2      	ldr	r2, [r0, #12]
 80056c0:	f109 3bff 	add.w	fp, r9, #4294967295
 80056c4:	4605      	mov	r5, r0
 80056c6:	bb02      	cbnz	r2, 800570a <_dtoa_r+0xa62>
 80056c8:	4601      	mov	r1, r0
 80056ca:	ee18 0a10 	vmov	r0, s16
 80056ce:	f000 fb75 	bl	8005dbc <__mcmp>
 80056d2:	4602      	mov	r2, r0
 80056d4:	4629      	mov	r1, r5
 80056d6:	4620      	mov	r0, r4
 80056d8:	9207      	str	r2, [sp, #28]
 80056da:	f000 f92d 	bl	8005938 <_Bfree>
 80056de:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80056e2:	ea43 0102 	orr.w	r1, r3, r2
 80056e6:	9b04      	ldr	r3, [sp, #16]
 80056e8:	430b      	orrs	r3, r1
 80056ea:	464d      	mov	r5, r9
 80056ec:	d10f      	bne.n	800570e <_dtoa_r+0xa66>
 80056ee:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80056f2:	d02a      	beq.n	800574a <_dtoa_r+0xaa2>
 80056f4:	9b03      	ldr	r3, [sp, #12]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	dd02      	ble.n	8005700 <_dtoa_r+0xa58>
 80056fa:	9b02      	ldr	r3, [sp, #8]
 80056fc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8005700:	f88b a000 	strb.w	sl, [fp]
 8005704:	e775      	b.n	80055f2 <_dtoa_r+0x94a>
 8005706:	4638      	mov	r0, r7
 8005708:	e7ba      	b.n	8005680 <_dtoa_r+0x9d8>
 800570a:	2201      	movs	r2, #1
 800570c:	e7e2      	b.n	80056d4 <_dtoa_r+0xa2c>
 800570e:	9b03      	ldr	r3, [sp, #12]
 8005710:	2b00      	cmp	r3, #0
 8005712:	db04      	blt.n	800571e <_dtoa_r+0xa76>
 8005714:	9906      	ldr	r1, [sp, #24]
 8005716:	430b      	orrs	r3, r1
 8005718:	9904      	ldr	r1, [sp, #16]
 800571a:	430b      	orrs	r3, r1
 800571c:	d122      	bne.n	8005764 <_dtoa_r+0xabc>
 800571e:	2a00      	cmp	r2, #0
 8005720:	ddee      	ble.n	8005700 <_dtoa_r+0xa58>
 8005722:	ee18 1a10 	vmov	r1, s16
 8005726:	2201      	movs	r2, #1
 8005728:	4620      	mov	r0, r4
 800572a:	f000 fad7 	bl	8005cdc <__lshift>
 800572e:	4631      	mov	r1, r6
 8005730:	ee08 0a10 	vmov	s16, r0
 8005734:	f000 fb42 	bl	8005dbc <__mcmp>
 8005738:	2800      	cmp	r0, #0
 800573a:	dc03      	bgt.n	8005744 <_dtoa_r+0xa9c>
 800573c:	d1e0      	bne.n	8005700 <_dtoa_r+0xa58>
 800573e:	f01a 0f01 	tst.w	sl, #1
 8005742:	d0dd      	beq.n	8005700 <_dtoa_r+0xa58>
 8005744:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005748:	d1d7      	bne.n	80056fa <_dtoa_r+0xa52>
 800574a:	2339      	movs	r3, #57	; 0x39
 800574c:	f88b 3000 	strb.w	r3, [fp]
 8005750:	462b      	mov	r3, r5
 8005752:	461d      	mov	r5, r3
 8005754:	3b01      	subs	r3, #1
 8005756:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800575a:	2a39      	cmp	r2, #57	; 0x39
 800575c:	d071      	beq.n	8005842 <_dtoa_r+0xb9a>
 800575e:	3201      	adds	r2, #1
 8005760:	701a      	strb	r2, [r3, #0]
 8005762:	e746      	b.n	80055f2 <_dtoa_r+0x94a>
 8005764:	2a00      	cmp	r2, #0
 8005766:	dd07      	ble.n	8005778 <_dtoa_r+0xad0>
 8005768:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800576c:	d0ed      	beq.n	800574a <_dtoa_r+0xaa2>
 800576e:	f10a 0301 	add.w	r3, sl, #1
 8005772:	f88b 3000 	strb.w	r3, [fp]
 8005776:	e73c      	b.n	80055f2 <_dtoa_r+0x94a>
 8005778:	9b05      	ldr	r3, [sp, #20]
 800577a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800577e:	4599      	cmp	r9, r3
 8005780:	d047      	beq.n	8005812 <_dtoa_r+0xb6a>
 8005782:	ee18 1a10 	vmov	r1, s16
 8005786:	2300      	movs	r3, #0
 8005788:	220a      	movs	r2, #10
 800578a:	4620      	mov	r0, r4
 800578c:	f000 f8f6 	bl	800597c <__multadd>
 8005790:	45b8      	cmp	r8, r7
 8005792:	ee08 0a10 	vmov	s16, r0
 8005796:	f04f 0300 	mov.w	r3, #0
 800579a:	f04f 020a 	mov.w	r2, #10
 800579e:	4641      	mov	r1, r8
 80057a0:	4620      	mov	r0, r4
 80057a2:	d106      	bne.n	80057b2 <_dtoa_r+0xb0a>
 80057a4:	f000 f8ea 	bl	800597c <__multadd>
 80057a8:	4680      	mov	r8, r0
 80057aa:	4607      	mov	r7, r0
 80057ac:	f109 0901 	add.w	r9, r9, #1
 80057b0:	e772      	b.n	8005698 <_dtoa_r+0x9f0>
 80057b2:	f000 f8e3 	bl	800597c <__multadd>
 80057b6:	4639      	mov	r1, r7
 80057b8:	4680      	mov	r8, r0
 80057ba:	2300      	movs	r3, #0
 80057bc:	220a      	movs	r2, #10
 80057be:	4620      	mov	r0, r4
 80057c0:	f000 f8dc 	bl	800597c <__multadd>
 80057c4:	4607      	mov	r7, r0
 80057c6:	e7f1      	b.n	80057ac <_dtoa_r+0xb04>
 80057c8:	9b03      	ldr	r3, [sp, #12]
 80057ca:	9302      	str	r3, [sp, #8]
 80057cc:	9d01      	ldr	r5, [sp, #4]
 80057ce:	ee18 0a10 	vmov	r0, s16
 80057d2:	4631      	mov	r1, r6
 80057d4:	f7ff f9dc 	bl	8004b90 <quorem>
 80057d8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80057dc:	9b01      	ldr	r3, [sp, #4]
 80057de:	f805 ab01 	strb.w	sl, [r5], #1
 80057e2:	1aea      	subs	r2, r5, r3
 80057e4:	9b02      	ldr	r3, [sp, #8]
 80057e6:	4293      	cmp	r3, r2
 80057e8:	dd09      	ble.n	80057fe <_dtoa_r+0xb56>
 80057ea:	ee18 1a10 	vmov	r1, s16
 80057ee:	2300      	movs	r3, #0
 80057f0:	220a      	movs	r2, #10
 80057f2:	4620      	mov	r0, r4
 80057f4:	f000 f8c2 	bl	800597c <__multadd>
 80057f8:	ee08 0a10 	vmov	s16, r0
 80057fc:	e7e7      	b.n	80057ce <_dtoa_r+0xb26>
 80057fe:	9b02      	ldr	r3, [sp, #8]
 8005800:	2b00      	cmp	r3, #0
 8005802:	bfc8      	it	gt
 8005804:	461d      	movgt	r5, r3
 8005806:	9b01      	ldr	r3, [sp, #4]
 8005808:	bfd8      	it	le
 800580a:	2501      	movle	r5, #1
 800580c:	441d      	add	r5, r3
 800580e:	f04f 0800 	mov.w	r8, #0
 8005812:	ee18 1a10 	vmov	r1, s16
 8005816:	2201      	movs	r2, #1
 8005818:	4620      	mov	r0, r4
 800581a:	f000 fa5f 	bl	8005cdc <__lshift>
 800581e:	4631      	mov	r1, r6
 8005820:	ee08 0a10 	vmov	s16, r0
 8005824:	f000 faca 	bl	8005dbc <__mcmp>
 8005828:	2800      	cmp	r0, #0
 800582a:	dc91      	bgt.n	8005750 <_dtoa_r+0xaa8>
 800582c:	d102      	bne.n	8005834 <_dtoa_r+0xb8c>
 800582e:	f01a 0f01 	tst.w	sl, #1
 8005832:	d18d      	bne.n	8005750 <_dtoa_r+0xaa8>
 8005834:	462b      	mov	r3, r5
 8005836:	461d      	mov	r5, r3
 8005838:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800583c:	2a30      	cmp	r2, #48	; 0x30
 800583e:	d0fa      	beq.n	8005836 <_dtoa_r+0xb8e>
 8005840:	e6d7      	b.n	80055f2 <_dtoa_r+0x94a>
 8005842:	9a01      	ldr	r2, [sp, #4]
 8005844:	429a      	cmp	r2, r3
 8005846:	d184      	bne.n	8005752 <_dtoa_r+0xaaa>
 8005848:	9b00      	ldr	r3, [sp, #0]
 800584a:	3301      	adds	r3, #1
 800584c:	9300      	str	r3, [sp, #0]
 800584e:	2331      	movs	r3, #49	; 0x31
 8005850:	7013      	strb	r3, [r2, #0]
 8005852:	e6ce      	b.n	80055f2 <_dtoa_r+0x94a>
 8005854:	4b09      	ldr	r3, [pc, #36]	; (800587c <_dtoa_r+0xbd4>)
 8005856:	f7ff ba95 	b.w	8004d84 <_dtoa_r+0xdc>
 800585a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800585c:	2b00      	cmp	r3, #0
 800585e:	f47f aa6e 	bne.w	8004d3e <_dtoa_r+0x96>
 8005862:	4b07      	ldr	r3, [pc, #28]	; (8005880 <_dtoa_r+0xbd8>)
 8005864:	f7ff ba8e 	b.w	8004d84 <_dtoa_r+0xdc>
 8005868:	9b02      	ldr	r3, [sp, #8]
 800586a:	2b00      	cmp	r3, #0
 800586c:	dcae      	bgt.n	80057cc <_dtoa_r+0xb24>
 800586e:	9b06      	ldr	r3, [sp, #24]
 8005870:	2b02      	cmp	r3, #2
 8005872:	f73f aea8 	bgt.w	80055c6 <_dtoa_r+0x91e>
 8005876:	e7a9      	b.n	80057cc <_dtoa_r+0xb24>
 8005878:	080071e3 	.word	0x080071e3
 800587c:	08007140 	.word	0x08007140
 8005880:	08007164 	.word	0x08007164

08005884 <_localeconv_r>:
 8005884:	4800      	ldr	r0, [pc, #0]	; (8005888 <_localeconv_r+0x4>)
 8005886:	4770      	bx	lr
 8005888:	20000164 	.word	0x20000164

0800588c <malloc>:
 800588c:	4b02      	ldr	r3, [pc, #8]	; (8005898 <malloc+0xc>)
 800588e:	4601      	mov	r1, r0
 8005890:	6818      	ldr	r0, [r3, #0]
 8005892:	f000 bc17 	b.w	80060c4 <_malloc_r>
 8005896:	bf00      	nop
 8005898:	20000010 	.word	0x20000010

0800589c <memcpy>:
 800589c:	440a      	add	r2, r1
 800589e:	4291      	cmp	r1, r2
 80058a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80058a4:	d100      	bne.n	80058a8 <memcpy+0xc>
 80058a6:	4770      	bx	lr
 80058a8:	b510      	push	{r4, lr}
 80058aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80058ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 80058b2:	4291      	cmp	r1, r2
 80058b4:	d1f9      	bne.n	80058aa <memcpy+0xe>
 80058b6:	bd10      	pop	{r4, pc}

080058b8 <_Balloc>:
 80058b8:	b570      	push	{r4, r5, r6, lr}
 80058ba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80058bc:	4604      	mov	r4, r0
 80058be:	460d      	mov	r5, r1
 80058c0:	b976      	cbnz	r6, 80058e0 <_Balloc+0x28>
 80058c2:	2010      	movs	r0, #16
 80058c4:	f7ff ffe2 	bl	800588c <malloc>
 80058c8:	4602      	mov	r2, r0
 80058ca:	6260      	str	r0, [r4, #36]	; 0x24
 80058cc:	b920      	cbnz	r0, 80058d8 <_Balloc+0x20>
 80058ce:	4b18      	ldr	r3, [pc, #96]	; (8005930 <_Balloc+0x78>)
 80058d0:	4818      	ldr	r0, [pc, #96]	; (8005934 <_Balloc+0x7c>)
 80058d2:	2166      	movs	r1, #102	; 0x66
 80058d4:	f000 fdd6 	bl	8006484 <__assert_func>
 80058d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80058dc:	6006      	str	r6, [r0, #0]
 80058de:	60c6      	str	r6, [r0, #12]
 80058e0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80058e2:	68f3      	ldr	r3, [r6, #12]
 80058e4:	b183      	cbz	r3, 8005908 <_Balloc+0x50>
 80058e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80058e8:	68db      	ldr	r3, [r3, #12]
 80058ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80058ee:	b9b8      	cbnz	r0, 8005920 <_Balloc+0x68>
 80058f0:	2101      	movs	r1, #1
 80058f2:	fa01 f605 	lsl.w	r6, r1, r5
 80058f6:	1d72      	adds	r2, r6, #5
 80058f8:	0092      	lsls	r2, r2, #2
 80058fa:	4620      	mov	r0, r4
 80058fc:	f000 fb60 	bl	8005fc0 <_calloc_r>
 8005900:	b160      	cbz	r0, 800591c <_Balloc+0x64>
 8005902:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005906:	e00e      	b.n	8005926 <_Balloc+0x6e>
 8005908:	2221      	movs	r2, #33	; 0x21
 800590a:	2104      	movs	r1, #4
 800590c:	4620      	mov	r0, r4
 800590e:	f000 fb57 	bl	8005fc0 <_calloc_r>
 8005912:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005914:	60f0      	str	r0, [r6, #12]
 8005916:	68db      	ldr	r3, [r3, #12]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d1e4      	bne.n	80058e6 <_Balloc+0x2e>
 800591c:	2000      	movs	r0, #0
 800591e:	bd70      	pop	{r4, r5, r6, pc}
 8005920:	6802      	ldr	r2, [r0, #0]
 8005922:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005926:	2300      	movs	r3, #0
 8005928:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800592c:	e7f7      	b.n	800591e <_Balloc+0x66>
 800592e:	bf00      	nop
 8005930:	08007171 	.word	0x08007171
 8005934:	080071f4 	.word	0x080071f4

08005938 <_Bfree>:
 8005938:	b570      	push	{r4, r5, r6, lr}
 800593a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800593c:	4605      	mov	r5, r0
 800593e:	460c      	mov	r4, r1
 8005940:	b976      	cbnz	r6, 8005960 <_Bfree+0x28>
 8005942:	2010      	movs	r0, #16
 8005944:	f7ff ffa2 	bl	800588c <malloc>
 8005948:	4602      	mov	r2, r0
 800594a:	6268      	str	r0, [r5, #36]	; 0x24
 800594c:	b920      	cbnz	r0, 8005958 <_Bfree+0x20>
 800594e:	4b09      	ldr	r3, [pc, #36]	; (8005974 <_Bfree+0x3c>)
 8005950:	4809      	ldr	r0, [pc, #36]	; (8005978 <_Bfree+0x40>)
 8005952:	218a      	movs	r1, #138	; 0x8a
 8005954:	f000 fd96 	bl	8006484 <__assert_func>
 8005958:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800595c:	6006      	str	r6, [r0, #0]
 800595e:	60c6      	str	r6, [r0, #12]
 8005960:	b13c      	cbz	r4, 8005972 <_Bfree+0x3a>
 8005962:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005964:	6862      	ldr	r2, [r4, #4]
 8005966:	68db      	ldr	r3, [r3, #12]
 8005968:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800596c:	6021      	str	r1, [r4, #0]
 800596e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005972:	bd70      	pop	{r4, r5, r6, pc}
 8005974:	08007171 	.word	0x08007171
 8005978:	080071f4 	.word	0x080071f4

0800597c <__multadd>:
 800597c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005980:	690d      	ldr	r5, [r1, #16]
 8005982:	4607      	mov	r7, r0
 8005984:	460c      	mov	r4, r1
 8005986:	461e      	mov	r6, r3
 8005988:	f101 0c14 	add.w	ip, r1, #20
 800598c:	2000      	movs	r0, #0
 800598e:	f8dc 3000 	ldr.w	r3, [ip]
 8005992:	b299      	uxth	r1, r3
 8005994:	fb02 6101 	mla	r1, r2, r1, r6
 8005998:	0c1e      	lsrs	r6, r3, #16
 800599a:	0c0b      	lsrs	r3, r1, #16
 800599c:	fb02 3306 	mla	r3, r2, r6, r3
 80059a0:	b289      	uxth	r1, r1
 80059a2:	3001      	adds	r0, #1
 80059a4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80059a8:	4285      	cmp	r5, r0
 80059aa:	f84c 1b04 	str.w	r1, [ip], #4
 80059ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80059b2:	dcec      	bgt.n	800598e <__multadd+0x12>
 80059b4:	b30e      	cbz	r6, 80059fa <__multadd+0x7e>
 80059b6:	68a3      	ldr	r3, [r4, #8]
 80059b8:	42ab      	cmp	r3, r5
 80059ba:	dc19      	bgt.n	80059f0 <__multadd+0x74>
 80059bc:	6861      	ldr	r1, [r4, #4]
 80059be:	4638      	mov	r0, r7
 80059c0:	3101      	adds	r1, #1
 80059c2:	f7ff ff79 	bl	80058b8 <_Balloc>
 80059c6:	4680      	mov	r8, r0
 80059c8:	b928      	cbnz	r0, 80059d6 <__multadd+0x5a>
 80059ca:	4602      	mov	r2, r0
 80059cc:	4b0c      	ldr	r3, [pc, #48]	; (8005a00 <__multadd+0x84>)
 80059ce:	480d      	ldr	r0, [pc, #52]	; (8005a04 <__multadd+0x88>)
 80059d0:	21b5      	movs	r1, #181	; 0xb5
 80059d2:	f000 fd57 	bl	8006484 <__assert_func>
 80059d6:	6922      	ldr	r2, [r4, #16]
 80059d8:	3202      	adds	r2, #2
 80059da:	f104 010c 	add.w	r1, r4, #12
 80059de:	0092      	lsls	r2, r2, #2
 80059e0:	300c      	adds	r0, #12
 80059e2:	f7ff ff5b 	bl	800589c <memcpy>
 80059e6:	4621      	mov	r1, r4
 80059e8:	4638      	mov	r0, r7
 80059ea:	f7ff ffa5 	bl	8005938 <_Bfree>
 80059ee:	4644      	mov	r4, r8
 80059f0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80059f4:	3501      	adds	r5, #1
 80059f6:	615e      	str	r6, [r3, #20]
 80059f8:	6125      	str	r5, [r4, #16]
 80059fa:	4620      	mov	r0, r4
 80059fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a00:	080071e3 	.word	0x080071e3
 8005a04:	080071f4 	.word	0x080071f4

08005a08 <__hi0bits>:
 8005a08:	0c03      	lsrs	r3, r0, #16
 8005a0a:	041b      	lsls	r3, r3, #16
 8005a0c:	b9d3      	cbnz	r3, 8005a44 <__hi0bits+0x3c>
 8005a0e:	0400      	lsls	r0, r0, #16
 8005a10:	2310      	movs	r3, #16
 8005a12:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8005a16:	bf04      	itt	eq
 8005a18:	0200      	lsleq	r0, r0, #8
 8005a1a:	3308      	addeq	r3, #8
 8005a1c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005a20:	bf04      	itt	eq
 8005a22:	0100      	lsleq	r0, r0, #4
 8005a24:	3304      	addeq	r3, #4
 8005a26:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8005a2a:	bf04      	itt	eq
 8005a2c:	0080      	lsleq	r0, r0, #2
 8005a2e:	3302      	addeq	r3, #2
 8005a30:	2800      	cmp	r0, #0
 8005a32:	db05      	blt.n	8005a40 <__hi0bits+0x38>
 8005a34:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005a38:	f103 0301 	add.w	r3, r3, #1
 8005a3c:	bf08      	it	eq
 8005a3e:	2320      	moveq	r3, #32
 8005a40:	4618      	mov	r0, r3
 8005a42:	4770      	bx	lr
 8005a44:	2300      	movs	r3, #0
 8005a46:	e7e4      	b.n	8005a12 <__hi0bits+0xa>

08005a48 <__lo0bits>:
 8005a48:	6803      	ldr	r3, [r0, #0]
 8005a4a:	f013 0207 	ands.w	r2, r3, #7
 8005a4e:	4601      	mov	r1, r0
 8005a50:	d00b      	beq.n	8005a6a <__lo0bits+0x22>
 8005a52:	07da      	lsls	r2, r3, #31
 8005a54:	d423      	bmi.n	8005a9e <__lo0bits+0x56>
 8005a56:	0798      	lsls	r0, r3, #30
 8005a58:	bf49      	itett	mi
 8005a5a:	085b      	lsrmi	r3, r3, #1
 8005a5c:	089b      	lsrpl	r3, r3, #2
 8005a5e:	2001      	movmi	r0, #1
 8005a60:	600b      	strmi	r3, [r1, #0]
 8005a62:	bf5c      	itt	pl
 8005a64:	600b      	strpl	r3, [r1, #0]
 8005a66:	2002      	movpl	r0, #2
 8005a68:	4770      	bx	lr
 8005a6a:	b298      	uxth	r0, r3
 8005a6c:	b9a8      	cbnz	r0, 8005a9a <__lo0bits+0x52>
 8005a6e:	0c1b      	lsrs	r3, r3, #16
 8005a70:	2010      	movs	r0, #16
 8005a72:	b2da      	uxtb	r2, r3
 8005a74:	b90a      	cbnz	r2, 8005a7a <__lo0bits+0x32>
 8005a76:	3008      	adds	r0, #8
 8005a78:	0a1b      	lsrs	r3, r3, #8
 8005a7a:	071a      	lsls	r2, r3, #28
 8005a7c:	bf04      	itt	eq
 8005a7e:	091b      	lsreq	r3, r3, #4
 8005a80:	3004      	addeq	r0, #4
 8005a82:	079a      	lsls	r2, r3, #30
 8005a84:	bf04      	itt	eq
 8005a86:	089b      	lsreq	r3, r3, #2
 8005a88:	3002      	addeq	r0, #2
 8005a8a:	07da      	lsls	r2, r3, #31
 8005a8c:	d403      	bmi.n	8005a96 <__lo0bits+0x4e>
 8005a8e:	085b      	lsrs	r3, r3, #1
 8005a90:	f100 0001 	add.w	r0, r0, #1
 8005a94:	d005      	beq.n	8005aa2 <__lo0bits+0x5a>
 8005a96:	600b      	str	r3, [r1, #0]
 8005a98:	4770      	bx	lr
 8005a9a:	4610      	mov	r0, r2
 8005a9c:	e7e9      	b.n	8005a72 <__lo0bits+0x2a>
 8005a9e:	2000      	movs	r0, #0
 8005aa0:	4770      	bx	lr
 8005aa2:	2020      	movs	r0, #32
 8005aa4:	4770      	bx	lr
	...

08005aa8 <__i2b>:
 8005aa8:	b510      	push	{r4, lr}
 8005aaa:	460c      	mov	r4, r1
 8005aac:	2101      	movs	r1, #1
 8005aae:	f7ff ff03 	bl	80058b8 <_Balloc>
 8005ab2:	4602      	mov	r2, r0
 8005ab4:	b928      	cbnz	r0, 8005ac2 <__i2b+0x1a>
 8005ab6:	4b05      	ldr	r3, [pc, #20]	; (8005acc <__i2b+0x24>)
 8005ab8:	4805      	ldr	r0, [pc, #20]	; (8005ad0 <__i2b+0x28>)
 8005aba:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8005abe:	f000 fce1 	bl	8006484 <__assert_func>
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	6144      	str	r4, [r0, #20]
 8005ac6:	6103      	str	r3, [r0, #16]
 8005ac8:	bd10      	pop	{r4, pc}
 8005aca:	bf00      	nop
 8005acc:	080071e3 	.word	0x080071e3
 8005ad0:	080071f4 	.word	0x080071f4

08005ad4 <__multiply>:
 8005ad4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ad8:	4691      	mov	r9, r2
 8005ada:	690a      	ldr	r2, [r1, #16]
 8005adc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005ae0:	429a      	cmp	r2, r3
 8005ae2:	bfb8      	it	lt
 8005ae4:	460b      	movlt	r3, r1
 8005ae6:	460c      	mov	r4, r1
 8005ae8:	bfbc      	itt	lt
 8005aea:	464c      	movlt	r4, r9
 8005aec:	4699      	movlt	r9, r3
 8005aee:	6927      	ldr	r7, [r4, #16]
 8005af0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005af4:	68a3      	ldr	r3, [r4, #8]
 8005af6:	6861      	ldr	r1, [r4, #4]
 8005af8:	eb07 060a 	add.w	r6, r7, sl
 8005afc:	42b3      	cmp	r3, r6
 8005afe:	b085      	sub	sp, #20
 8005b00:	bfb8      	it	lt
 8005b02:	3101      	addlt	r1, #1
 8005b04:	f7ff fed8 	bl	80058b8 <_Balloc>
 8005b08:	b930      	cbnz	r0, 8005b18 <__multiply+0x44>
 8005b0a:	4602      	mov	r2, r0
 8005b0c:	4b44      	ldr	r3, [pc, #272]	; (8005c20 <__multiply+0x14c>)
 8005b0e:	4845      	ldr	r0, [pc, #276]	; (8005c24 <__multiply+0x150>)
 8005b10:	f240 115d 	movw	r1, #349	; 0x15d
 8005b14:	f000 fcb6 	bl	8006484 <__assert_func>
 8005b18:	f100 0514 	add.w	r5, r0, #20
 8005b1c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005b20:	462b      	mov	r3, r5
 8005b22:	2200      	movs	r2, #0
 8005b24:	4543      	cmp	r3, r8
 8005b26:	d321      	bcc.n	8005b6c <__multiply+0x98>
 8005b28:	f104 0314 	add.w	r3, r4, #20
 8005b2c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005b30:	f109 0314 	add.w	r3, r9, #20
 8005b34:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005b38:	9202      	str	r2, [sp, #8]
 8005b3a:	1b3a      	subs	r2, r7, r4
 8005b3c:	3a15      	subs	r2, #21
 8005b3e:	f022 0203 	bic.w	r2, r2, #3
 8005b42:	3204      	adds	r2, #4
 8005b44:	f104 0115 	add.w	r1, r4, #21
 8005b48:	428f      	cmp	r7, r1
 8005b4a:	bf38      	it	cc
 8005b4c:	2204      	movcc	r2, #4
 8005b4e:	9201      	str	r2, [sp, #4]
 8005b50:	9a02      	ldr	r2, [sp, #8]
 8005b52:	9303      	str	r3, [sp, #12]
 8005b54:	429a      	cmp	r2, r3
 8005b56:	d80c      	bhi.n	8005b72 <__multiply+0x9e>
 8005b58:	2e00      	cmp	r6, #0
 8005b5a:	dd03      	ble.n	8005b64 <__multiply+0x90>
 8005b5c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d05a      	beq.n	8005c1a <__multiply+0x146>
 8005b64:	6106      	str	r6, [r0, #16]
 8005b66:	b005      	add	sp, #20
 8005b68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b6c:	f843 2b04 	str.w	r2, [r3], #4
 8005b70:	e7d8      	b.n	8005b24 <__multiply+0x50>
 8005b72:	f8b3 a000 	ldrh.w	sl, [r3]
 8005b76:	f1ba 0f00 	cmp.w	sl, #0
 8005b7a:	d024      	beq.n	8005bc6 <__multiply+0xf2>
 8005b7c:	f104 0e14 	add.w	lr, r4, #20
 8005b80:	46a9      	mov	r9, r5
 8005b82:	f04f 0c00 	mov.w	ip, #0
 8005b86:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005b8a:	f8d9 1000 	ldr.w	r1, [r9]
 8005b8e:	fa1f fb82 	uxth.w	fp, r2
 8005b92:	b289      	uxth	r1, r1
 8005b94:	fb0a 110b 	mla	r1, sl, fp, r1
 8005b98:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8005b9c:	f8d9 2000 	ldr.w	r2, [r9]
 8005ba0:	4461      	add	r1, ip
 8005ba2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005ba6:	fb0a c20b 	mla	r2, sl, fp, ip
 8005baa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005bae:	b289      	uxth	r1, r1
 8005bb0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005bb4:	4577      	cmp	r7, lr
 8005bb6:	f849 1b04 	str.w	r1, [r9], #4
 8005bba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005bbe:	d8e2      	bhi.n	8005b86 <__multiply+0xb2>
 8005bc0:	9a01      	ldr	r2, [sp, #4]
 8005bc2:	f845 c002 	str.w	ip, [r5, r2]
 8005bc6:	9a03      	ldr	r2, [sp, #12]
 8005bc8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005bcc:	3304      	adds	r3, #4
 8005bce:	f1b9 0f00 	cmp.w	r9, #0
 8005bd2:	d020      	beq.n	8005c16 <__multiply+0x142>
 8005bd4:	6829      	ldr	r1, [r5, #0]
 8005bd6:	f104 0c14 	add.w	ip, r4, #20
 8005bda:	46ae      	mov	lr, r5
 8005bdc:	f04f 0a00 	mov.w	sl, #0
 8005be0:	f8bc b000 	ldrh.w	fp, [ip]
 8005be4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8005be8:	fb09 220b 	mla	r2, r9, fp, r2
 8005bec:	4492      	add	sl, r2
 8005bee:	b289      	uxth	r1, r1
 8005bf0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8005bf4:	f84e 1b04 	str.w	r1, [lr], #4
 8005bf8:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005bfc:	f8be 1000 	ldrh.w	r1, [lr]
 8005c00:	0c12      	lsrs	r2, r2, #16
 8005c02:	fb09 1102 	mla	r1, r9, r2, r1
 8005c06:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8005c0a:	4567      	cmp	r7, ip
 8005c0c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005c10:	d8e6      	bhi.n	8005be0 <__multiply+0x10c>
 8005c12:	9a01      	ldr	r2, [sp, #4]
 8005c14:	50a9      	str	r1, [r5, r2]
 8005c16:	3504      	adds	r5, #4
 8005c18:	e79a      	b.n	8005b50 <__multiply+0x7c>
 8005c1a:	3e01      	subs	r6, #1
 8005c1c:	e79c      	b.n	8005b58 <__multiply+0x84>
 8005c1e:	bf00      	nop
 8005c20:	080071e3 	.word	0x080071e3
 8005c24:	080071f4 	.word	0x080071f4

08005c28 <__pow5mult>:
 8005c28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c2c:	4615      	mov	r5, r2
 8005c2e:	f012 0203 	ands.w	r2, r2, #3
 8005c32:	4606      	mov	r6, r0
 8005c34:	460f      	mov	r7, r1
 8005c36:	d007      	beq.n	8005c48 <__pow5mult+0x20>
 8005c38:	4c25      	ldr	r4, [pc, #148]	; (8005cd0 <__pow5mult+0xa8>)
 8005c3a:	3a01      	subs	r2, #1
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005c42:	f7ff fe9b 	bl	800597c <__multadd>
 8005c46:	4607      	mov	r7, r0
 8005c48:	10ad      	asrs	r5, r5, #2
 8005c4a:	d03d      	beq.n	8005cc8 <__pow5mult+0xa0>
 8005c4c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005c4e:	b97c      	cbnz	r4, 8005c70 <__pow5mult+0x48>
 8005c50:	2010      	movs	r0, #16
 8005c52:	f7ff fe1b 	bl	800588c <malloc>
 8005c56:	4602      	mov	r2, r0
 8005c58:	6270      	str	r0, [r6, #36]	; 0x24
 8005c5a:	b928      	cbnz	r0, 8005c68 <__pow5mult+0x40>
 8005c5c:	4b1d      	ldr	r3, [pc, #116]	; (8005cd4 <__pow5mult+0xac>)
 8005c5e:	481e      	ldr	r0, [pc, #120]	; (8005cd8 <__pow5mult+0xb0>)
 8005c60:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005c64:	f000 fc0e 	bl	8006484 <__assert_func>
 8005c68:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005c6c:	6004      	str	r4, [r0, #0]
 8005c6e:	60c4      	str	r4, [r0, #12]
 8005c70:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005c74:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005c78:	b94c      	cbnz	r4, 8005c8e <__pow5mult+0x66>
 8005c7a:	f240 2171 	movw	r1, #625	; 0x271
 8005c7e:	4630      	mov	r0, r6
 8005c80:	f7ff ff12 	bl	8005aa8 <__i2b>
 8005c84:	2300      	movs	r3, #0
 8005c86:	f8c8 0008 	str.w	r0, [r8, #8]
 8005c8a:	4604      	mov	r4, r0
 8005c8c:	6003      	str	r3, [r0, #0]
 8005c8e:	f04f 0900 	mov.w	r9, #0
 8005c92:	07eb      	lsls	r3, r5, #31
 8005c94:	d50a      	bpl.n	8005cac <__pow5mult+0x84>
 8005c96:	4639      	mov	r1, r7
 8005c98:	4622      	mov	r2, r4
 8005c9a:	4630      	mov	r0, r6
 8005c9c:	f7ff ff1a 	bl	8005ad4 <__multiply>
 8005ca0:	4639      	mov	r1, r7
 8005ca2:	4680      	mov	r8, r0
 8005ca4:	4630      	mov	r0, r6
 8005ca6:	f7ff fe47 	bl	8005938 <_Bfree>
 8005caa:	4647      	mov	r7, r8
 8005cac:	106d      	asrs	r5, r5, #1
 8005cae:	d00b      	beq.n	8005cc8 <__pow5mult+0xa0>
 8005cb0:	6820      	ldr	r0, [r4, #0]
 8005cb2:	b938      	cbnz	r0, 8005cc4 <__pow5mult+0x9c>
 8005cb4:	4622      	mov	r2, r4
 8005cb6:	4621      	mov	r1, r4
 8005cb8:	4630      	mov	r0, r6
 8005cba:	f7ff ff0b 	bl	8005ad4 <__multiply>
 8005cbe:	6020      	str	r0, [r4, #0]
 8005cc0:	f8c0 9000 	str.w	r9, [r0]
 8005cc4:	4604      	mov	r4, r0
 8005cc6:	e7e4      	b.n	8005c92 <__pow5mult+0x6a>
 8005cc8:	4638      	mov	r0, r7
 8005cca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005cce:	bf00      	nop
 8005cd0:	08007340 	.word	0x08007340
 8005cd4:	08007171 	.word	0x08007171
 8005cd8:	080071f4 	.word	0x080071f4

08005cdc <__lshift>:
 8005cdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ce0:	460c      	mov	r4, r1
 8005ce2:	6849      	ldr	r1, [r1, #4]
 8005ce4:	6923      	ldr	r3, [r4, #16]
 8005ce6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005cea:	68a3      	ldr	r3, [r4, #8]
 8005cec:	4607      	mov	r7, r0
 8005cee:	4691      	mov	r9, r2
 8005cf0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005cf4:	f108 0601 	add.w	r6, r8, #1
 8005cf8:	42b3      	cmp	r3, r6
 8005cfa:	db0b      	blt.n	8005d14 <__lshift+0x38>
 8005cfc:	4638      	mov	r0, r7
 8005cfe:	f7ff fddb 	bl	80058b8 <_Balloc>
 8005d02:	4605      	mov	r5, r0
 8005d04:	b948      	cbnz	r0, 8005d1a <__lshift+0x3e>
 8005d06:	4602      	mov	r2, r0
 8005d08:	4b2a      	ldr	r3, [pc, #168]	; (8005db4 <__lshift+0xd8>)
 8005d0a:	482b      	ldr	r0, [pc, #172]	; (8005db8 <__lshift+0xdc>)
 8005d0c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005d10:	f000 fbb8 	bl	8006484 <__assert_func>
 8005d14:	3101      	adds	r1, #1
 8005d16:	005b      	lsls	r3, r3, #1
 8005d18:	e7ee      	b.n	8005cf8 <__lshift+0x1c>
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	f100 0114 	add.w	r1, r0, #20
 8005d20:	f100 0210 	add.w	r2, r0, #16
 8005d24:	4618      	mov	r0, r3
 8005d26:	4553      	cmp	r3, sl
 8005d28:	db37      	blt.n	8005d9a <__lshift+0xbe>
 8005d2a:	6920      	ldr	r0, [r4, #16]
 8005d2c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005d30:	f104 0314 	add.w	r3, r4, #20
 8005d34:	f019 091f 	ands.w	r9, r9, #31
 8005d38:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005d3c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8005d40:	d02f      	beq.n	8005da2 <__lshift+0xc6>
 8005d42:	f1c9 0e20 	rsb	lr, r9, #32
 8005d46:	468a      	mov	sl, r1
 8005d48:	f04f 0c00 	mov.w	ip, #0
 8005d4c:	681a      	ldr	r2, [r3, #0]
 8005d4e:	fa02 f209 	lsl.w	r2, r2, r9
 8005d52:	ea42 020c 	orr.w	r2, r2, ip
 8005d56:	f84a 2b04 	str.w	r2, [sl], #4
 8005d5a:	f853 2b04 	ldr.w	r2, [r3], #4
 8005d5e:	4298      	cmp	r0, r3
 8005d60:	fa22 fc0e 	lsr.w	ip, r2, lr
 8005d64:	d8f2      	bhi.n	8005d4c <__lshift+0x70>
 8005d66:	1b03      	subs	r3, r0, r4
 8005d68:	3b15      	subs	r3, #21
 8005d6a:	f023 0303 	bic.w	r3, r3, #3
 8005d6e:	3304      	adds	r3, #4
 8005d70:	f104 0215 	add.w	r2, r4, #21
 8005d74:	4290      	cmp	r0, r2
 8005d76:	bf38      	it	cc
 8005d78:	2304      	movcc	r3, #4
 8005d7a:	f841 c003 	str.w	ip, [r1, r3]
 8005d7e:	f1bc 0f00 	cmp.w	ip, #0
 8005d82:	d001      	beq.n	8005d88 <__lshift+0xac>
 8005d84:	f108 0602 	add.w	r6, r8, #2
 8005d88:	3e01      	subs	r6, #1
 8005d8a:	4638      	mov	r0, r7
 8005d8c:	612e      	str	r6, [r5, #16]
 8005d8e:	4621      	mov	r1, r4
 8005d90:	f7ff fdd2 	bl	8005938 <_Bfree>
 8005d94:	4628      	mov	r0, r5
 8005d96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d9a:	f842 0f04 	str.w	r0, [r2, #4]!
 8005d9e:	3301      	adds	r3, #1
 8005da0:	e7c1      	b.n	8005d26 <__lshift+0x4a>
 8005da2:	3904      	subs	r1, #4
 8005da4:	f853 2b04 	ldr.w	r2, [r3], #4
 8005da8:	f841 2f04 	str.w	r2, [r1, #4]!
 8005dac:	4298      	cmp	r0, r3
 8005dae:	d8f9      	bhi.n	8005da4 <__lshift+0xc8>
 8005db0:	e7ea      	b.n	8005d88 <__lshift+0xac>
 8005db2:	bf00      	nop
 8005db4:	080071e3 	.word	0x080071e3
 8005db8:	080071f4 	.word	0x080071f4

08005dbc <__mcmp>:
 8005dbc:	b530      	push	{r4, r5, lr}
 8005dbe:	6902      	ldr	r2, [r0, #16]
 8005dc0:	690c      	ldr	r4, [r1, #16]
 8005dc2:	1b12      	subs	r2, r2, r4
 8005dc4:	d10e      	bne.n	8005de4 <__mcmp+0x28>
 8005dc6:	f100 0314 	add.w	r3, r0, #20
 8005dca:	3114      	adds	r1, #20
 8005dcc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8005dd0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8005dd4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8005dd8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8005ddc:	42a5      	cmp	r5, r4
 8005dde:	d003      	beq.n	8005de8 <__mcmp+0x2c>
 8005de0:	d305      	bcc.n	8005dee <__mcmp+0x32>
 8005de2:	2201      	movs	r2, #1
 8005de4:	4610      	mov	r0, r2
 8005de6:	bd30      	pop	{r4, r5, pc}
 8005de8:	4283      	cmp	r3, r0
 8005dea:	d3f3      	bcc.n	8005dd4 <__mcmp+0x18>
 8005dec:	e7fa      	b.n	8005de4 <__mcmp+0x28>
 8005dee:	f04f 32ff 	mov.w	r2, #4294967295
 8005df2:	e7f7      	b.n	8005de4 <__mcmp+0x28>

08005df4 <__mdiff>:
 8005df4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005df8:	460c      	mov	r4, r1
 8005dfa:	4606      	mov	r6, r0
 8005dfc:	4611      	mov	r1, r2
 8005dfe:	4620      	mov	r0, r4
 8005e00:	4690      	mov	r8, r2
 8005e02:	f7ff ffdb 	bl	8005dbc <__mcmp>
 8005e06:	1e05      	subs	r5, r0, #0
 8005e08:	d110      	bne.n	8005e2c <__mdiff+0x38>
 8005e0a:	4629      	mov	r1, r5
 8005e0c:	4630      	mov	r0, r6
 8005e0e:	f7ff fd53 	bl	80058b8 <_Balloc>
 8005e12:	b930      	cbnz	r0, 8005e22 <__mdiff+0x2e>
 8005e14:	4b3a      	ldr	r3, [pc, #232]	; (8005f00 <__mdiff+0x10c>)
 8005e16:	4602      	mov	r2, r0
 8005e18:	f240 2132 	movw	r1, #562	; 0x232
 8005e1c:	4839      	ldr	r0, [pc, #228]	; (8005f04 <__mdiff+0x110>)
 8005e1e:	f000 fb31 	bl	8006484 <__assert_func>
 8005e22:	2301      	movs	r3, #1
 8005e24:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005e28:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e2c:	bfa4      	itt	ge
 8005e2e:	4643      	movge	r3, r8
 8005e30:	46a0      	movge	r8, r4
 8005e32:	4630      	mov	r0, r6
 8005e34:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8005e38:	bfa6      	itte	ge
 8005e3a:	461c      	movge	r4, r3
 8005e3c:	2500      	movge	r5, #0
 8005e3e:	2501      	movlt	r5, #1
 8005e40:	f7ff fd3a 	bl	80058b8 <_Balloc>
 8005e44:	b920      	cbnz	r0, 8005e50 <__mdiff+0x5c>
 8005e46:	4b2e      	ldr	r3, [pc, #184]	; (8005f00 <__mdiff+0x10c>)
 8005e48:	4602      	mov	r2, r0
 8005e4a:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005e4e:	e7e5      	b.n	8005e1c <__mdiff+0x28>
 8005e50:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8005e54:	6926      	ldr	r6, [r4, #16]
 8005e56:	60c5      	str	r5, [r0, #12]
 8005e58:	f104 0914 	add.w	r9, r4, #20
 8005e5c:	f108 0514 	add.w	r5, r8, #20
 8005e60:	f100 0e14 	add.w	lr, r0, #20
 8005e64:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8005e68:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005e6c:	f108 0210 	add.w	r2, r8, #16
 8005e70:	46f2      	mov	sl, lr
 8005e72:	2100      	movs	r1, #0
 8005e74:	f859 3b04 	ldr.w	r3, [r9], #4
 8005e78:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8005e7c:	fa1f f883 	uxth.w	r8, r3
 8005e80:	fa11 f18b 	uxtah	r1, r1, fp
 8005e84:	0c1b      	lsrs	r3, r3, #16
 8005e86:	eba1 0808 	sub.w	r8, r1, r8
 8005e8a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005e8e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8005e92:	fa1f f888 	uxth.w	r8, r8
 8005e96:	1419      	asrs	r1, r3, #16
 8005e98:	454e      	cmp	r6, r9
 8005e9a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8005e9e:	f84a 3b04 	str.w	r3, [sl], #4
 8005ea2:	d8e7      	bhi.n	8005e74 <__mdiff+0x80>
 8005ea4:	1b33      	subs	r3, r6, r4
 8005ea6:	3b15      	subs	r3, #21
 8005ea8:	f023 0303 	bic.w	r3, r3, #3
 8005eac:	3304      	adds	r3, #4
 8005eae:	3415      	adds	r4, #21
 8005eb0:	42a6      	cmp	r6, r4
 8005eb2:	bf38      	it	cc
 8005eb4:	2304      	movcc	r3, #4
 8005eb6:	441d      	add	r5, r3
 8005eb8:	4473      	add	r3, lr
 8005eba:	469e      	mov	lr, r3
 8005ebc:	462e      	mov	r6, r5
 8005ebe:	4566      	cmp	r6, ip
 8005ec0:	d30e      	bcc.n	8005ee0 <__mdiff+0xec>
 8005ec2:	f10c 0203 	add.w	r2, ip, #3
 8005ec6:	1b52      	subs	r2, r2, r5
 8005ec8:	f022 0203 	bic.w	r2, r2, #3
 8005ecc:	3d03      	subs	r5, #3
 8005ece:	45ac      	cmp	ip, r5
 8005ed0:	bf38      	it	cc
 8005ed2:	2200      	movcc	r2, #0
 8005ed4:	441a      	add	r2, r3
 8005ed6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8005eda:	b17b      	cbz	r3, 8005efc <__mdiff+0x108>
 8005edc:	6107      	str	r7, [r0, #16]
 8005ede:	e7a3      	b.n	8005e28 <__mdiff+0x34>
 8005ee0:	f856 8b04 	ldr.w	r8, [r6], #4
 8005ee4:	fa11 f288 	uxtah	r2, r1, r8
 8005ee8:	1414      	asrs	r4, r2, #16
 8005eea:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8005eee:	b292      	uxth	r2, r2
 8005ef0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8005ef4:	f84e 2b04 	str.w	r2, [lr], #4
 8005ef8:	1421      	asrs	r1, r4, #16
 8005efa:	e7e0      	b.n	8005ebe <__mdiff+0xca>
 8005efc:	3f01      	subs	r7, #1
 8005efe:	e7ea      	b.n	8005ed6 <__mdiff+0xe2>
 8005f00:	080071e3 	.word	0x080071e3
 8005f04:	080071f4 	.word	0x080071f4

08005f08 <__d2b>:
 8005f08:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005f0c:	4689      	mov	r9, r1
 8005f0e:	2101      	movs	r1, #1
 8005f10:	ec57 6b10 	vmov	r6, r7, d0
 8005f14:	4690      	mov	r8, r2
 8005f16:	f7ff fccf 	bl	80058b8 <_Balloc>
 8005f1a:	4604      	mov	r4, r0
 8005f1c:	b930      	cbnz	r0, 8005f2c <__d2b+0x24>
 8005f1e:	4602      	mov	r2, r0
 8005f20:	4b25      	ldr	r3, [pc, #148]	; (8005fb8 <__d2b+0xb0>)
 8005f22:	4826      	ldr	r0, [pc, #152]	; (8005fbc <__d2b+0xb4>)
 8005f24:	f240 310a 	movw	r1, #778	; 0x30a
 8005f28:	f000 faac 	bl	8006484 <__assert_func>
 8005f2c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8005f30:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005f34:	bb35      	cbnz	r5, 8005f84 <__d2b+0x7c>
 8005f36:	2e00      	cmp	r6, #0
 8005f38:	9301      	str	r3, [sp, #4]
 8005f3a:	d028      	beq.n	8005f8e <__d2b+0x86>
 8005f3c:	4668      	mov	r0, sp
 8005f3e:	9600      	str	r6, [sp, #0]
 8005f40:	f7ff fd82 	bl	8005a48 <__lo0bits>
 8005f44:	9900      	ldr	r1, [sp, #0]
 8005f46:	b300      	cbz	r0, 8005f8a <__d2b+0x82>
 8005f48:	9a01      	ldr	r2, [sp, #4]
 8005f4a:	f1c0 0320 	rsb	r3, r0, #32
 8005f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f52:	430b      	orrs	r3, r1
 8005f54:	40c2      	lsrs	r2, r0
 8005f56:	6163      	str	r3, [r4, #20]
 8005f58:	9201      	str	r2, [sp, #4]
 8005f5a:	9b01      	ldr	r3, [sp, #4]
 8005f5c:	61a3      	str	r3, [r4, #24]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	bf14      	ite	ne
 8005f62:	2202      	movne	r2, #2
 8005f64:	2201      	moveq	r2, #1
 8005f66:	6122      	str	r2, [r4, #16]
 8005f68:	b1d5      	cbz	r5, 8005fa0 <__d2b+0x98>
 8005f6a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005f6e:	4405      	add	r5, r0
 8005f70:	f8c9 5000 	str.w	r5, [r9]
 8005f74:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005f78:	f8c8 0000 	str.w	r0, [r8]
 8005f7c:	4620      	mov	r0, r4
 8005f7e:	b003      	add	sp, #12
 8005f80:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005f84:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005f88:	e7d5      	b.n	8005f36 <__d2b+0x2e>
 8005f8a:	6161      	str	r1, [r4, #20]
 8005f8c:	e7e5      	b.n	8005f5a <__d2b+0x52>
 8005f8e:	a801      	add	r0, sp, #4
 8005f90:	f7ff fd5a 	bl	8005a48 <__lo0bits>
 8005f94:	9b01      	ldr	r3, [sp, #4]
 8005f96:	6163      	str	r3, [r4, #20]
 8005f98:	2201      	movs	r2, #1
 8005f9a:	6122      	str	r2, [r4, #16]
 8005f9c:	3020      	adds	r0, #32
 8005f9e:	e7e3      	b.n	8005f68 <__d2b+0x60>
 8005fa0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005fa4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005fa8:	f8c9 0000 	str.w	r0, [r9]
 8005fac:	6918      	ldr	r0, [r3, #16]
 8005fae:	f7ff fd2b 	bl	8005a08 <__hi0bits>
 8005fb2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005fb6:	e7df      	b.n	8005f78 <__d2b+0x70>
 8005fb8:	080071e3 	.word	0x080071e3
 8005fbc:	080071f4 	.word	0x080071f4

08005fc0 <_calloc_r>:
 8005fc0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005fc2:	fba1 2402 	umull	r2, r4, r1, r2
 8005fc6:	b94c      	cbnz	r4, 8005fdc <_calloc_r+0x1c>
 8005fc8:	4611      	mov	r1, r2
 8005fca:	9201      	str	r2, [sp, #4]
 8005fcc:	f000 f87a 	bl	80060c4 <_malloc_r>
 8005fd0:	9a01      	ldr	r2, [sp, #4]
 8005fd2:	4605      	mov	r5, r0
 8005fd4:	b930      	cbnz	r0, 8005fe4 <_calloc_r+0x24>
 8005fd6:	4628      	mov	r0, r5
 8005fd8:	b003      	add	sp, #12
 8005fda:	bd30      	pop	{r4, r5, pc}
 8005fdc:	220c      	movs	r2, #12
 8005fde:	6002      	str	r2, [r0, #0]
 8005fe0:	2500      	movs	r5, #0
 8005fe2:	e7f8      	b.n	8005fd6 <_calloc_r+0x16>
 8005fe4:	4621      	mov	r1, r4
 8005fe6:	f7fe f921 	bl	800422c <memset>
 8005fea:	e7f4      	b.n	8005fd6 <_calloc_r+0x16>

08005fec <_free_r>:
 8005fec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005fee:	2900      	cmp	r1, #0
 8005ff0:	d044      	beq.n	800607c <_free_r+0x90>
 8005ff2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ff6:	9001      	str	r0, [sp, #4]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	f1a1 0404 	sub.w	r4, r1, #4
 8005ffe:	bfb8      	it	lt
 8006000:	18e4      	addlt	r4, r4, r3
 8006002:	f000 fa9b 	bl	800653c <__malloc_lock>
 8006006:	4a1e      	ldr	r2, [pc, #120]	; (8006080 <_free_r+0x94>)
 8006008:	9801      	ldr	r0, [sp, #4]
 800600a:	6813      	ldr	r3, [r2, #0]
 800600c:	b933      	cbnz	r3, 800601c <_free_r+0x30>
 800600e:	6063      	str	r3, [r4, #4]
 8006010:	6014      	str	r4, [r2, #0]
 8006012:	b003      	add	sp, #12
 8006014:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006018:	f000 ba96 	b.w	8006548 <__malloc_unlock>
 800601c:	42a3      	cmp	r3, r4
 800601e:	d908      	bls.n	8006032 <_free_r+0x46>
 8006020:	6825      	ldr	r5, [r4, #0]
 8006022:	1961      	adds	r1, r4, r5
 8006024:	428b      	cmp	r3, r1
 8006026:	bf01      	itttt	eq
 8006028:	6819      	ldreq	r1, [r3, #0]
 800602a:	685b      	ldreq	r3, [r3, #4]
 800602c:	1949      	addeq	r1, r1, r5
 800602e:	6021      	streq	r1, [r4, #0]
 8006030:	e7ed      	b.n	800600e <_free_r+0x22>
 8006032:	461a      	mov	r2, r3
 8006034:	685b      	ldr	r3, [r3, #4]
 8006036:	b10b      	cbz	r3, 800603c <_free_r+0x50>
 8006038:	42a3      	cmp	r3, r4
 800603a:	d9fa      	bls.n	8006032 <_free_r+0x46>
 800603c:	6811      	ldr	r1, [r2, #0]
 800603e:	1855      	adds	r5, r2, r1
 8006040:	42a5      	cmp	r5, r4
 8006042:	d10b      	bne.n	800605c <_free_r+0x70>
 8006044:	6824      	ldr	r4, [r4, #0]
 8006046:	4421      	add	r1, r4
 8006048:	1854      	adds	r4, r2, r1
 800604a:	42a3      	cmp	r3, r4
 800604c:	6011      	str	r1, [r2, #0]
 800604e:	d1e0      	bne.n	8006012 <_free_r+0x26>
 8006050:	681c      	ldr	r4, [r3, #0]
 8006052:	685b      	ldr	r3, [r3, #4]
 8006054:	6053      	str	r3, [r2, #4]
 8006056:	4421      	add	r1, r4
 8006058:	6011      	str	r1, [r2, #0]
 800605a:	e7da      	b.n	8006012 <_free_r+0x26>
 800605c:	d902      	bls.n	8006064 <_free_r+0x78>
 800605e:	230c      	movs	r3, #12
 8006060:	6003      	str	r3, [r0, #0]
 8006062:	e7d6      	b.n	8006012 <_free_r+0x26>
 8006064:	6825      	ldr	r5, [r4, #0]
 8006066:	1961      	adds	r1, r4, r5
 8006068:	428b      	cmp	r3, r1
 800606a:	bf04      	itt	eq
 800606c:	6819      	ldreq	r1, [r3, #0]
 800606e:	685b      	ldreq	r3, [r3, #4]
 8006070:	6063      	str	r3, [r4, #4]
 8006072:	bf04      	itt	eq
 8006074:	1949      	addeq	r1, r1, r5
 8006076:	6021      	streq	r1, [r4, #0]
 8006078:	6054      	str	r4, [r2, #4]
 800607a:	e7ca      	b.n	8006012 <_free_r+0x26>
 800607c:	b003      	add	sp, #12
 800607e:	bd30      	pop	{r4, r5, pc}
 8006080:	200002b0 	.word	0x200002b0

08006084 <sbrk_aligned>:
 8006084:	b570      	push	{r4, r5, r6, lr}
 8006086:	4e0e      	ldr	r6, [pc, #56]	; (80060c0 <sbrk_aligned+0x3c>)
 8006088:	460c      	mov	r4, r1
 800608a:	6831      	ldr	r1, [r6, #0]
 800608c:	4605      	mov	r5, r0
 800608e:	b911      	cbnz	r1, 8006096 <sbrk_aligned+0x12>
 8006090:	f000 f9e8 	bl	8006464 <_sbrk_r>
 8006094:	6030      	str	r0, [r6, #0]
 8006096:	4621      	mov	r1, r4
 8006098:	4628      	mov	r0, r5
 800609a:	f000 f9e3 	bl	8006464 <_sbrk_r>
 800609e:	1c43      	adds	r3, r0, #1
 80060a0:	d00a      	beq.n	80060b8 <sbrk_aligned+0x34>
 80060a2:	1cc4      	adds	r4, r0, #3
 80060a4:	f024 0403 	bic.w	r4, r4, #3
 80060a8:	42a0      	cmp	r0, r4
 80060aa:	d007      	beq.n	80060bc <sbrk_aligned+0x38>
 80060ac:	1a21      	subs	r1, r4, r0
 80060ae:	4628      	mov	r0, r5
 80060b0:	f000 f9d8 	bl	8006464 <_sbrk_r>
 80060b4:	3001      	adds	r0, #1
 80060b6:	d101      	bne.n	80060bc <sbrk_aligned+0x38>
 80060b8:	f04f 34ff 	mov.w	r4, #4294967295
 80060bc:	4620      	mov	r0, r4
 80060be:	bd70      	pop	{r4, r5, r6, pc}
 80060c0:	200002b4 	.word	0x200002b4

080060c4 <_malloc_r>:
 80060c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060c8:	1ccd      	adds	r5, r1, #3
 80060ca:	f025 0503 	bic.w	r5, r5, #3
 80060ce:	3508      	adds	r5, #8
 80060d0:	2d0c      	cmp	r5, #12
 80060d2:	bf38      	it	cc
 80060d4:	250c      	movcc	r5, #12
 80060d6:	2d00      	cmp	r5, #0
 80060d8:	4607      	mov	r7, r0
 80060da:	db01      	blt.n	80060e0 <_malloc_r+0x1c>
 80060dc:	42a9      	cmp	r1, r5
 80060de:	d905      	bls.n	80060ec <_malloc_r+0x28>
 80060e0:	230c      	movs	r3, #12
 80060e2:	603b      	str	r3, [r7, #0]
 80060e4:	2600      	movs	r6, #0
 80060e6:	4630      	mov	r0, r6
 80060e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060ec:	4e2e      	ldr	r6, [pc, #184]	; (80061a8 <_malloc_r+0xe4>)
 80060ee:	f000 fa25 	bl	800653c <__malloc_lock>
 80060f2:	6833      	ldr	r3, [r6, #0]
 80060f4:	461c      	mov	r4, r3
 80060f6:	bb34      	cbnz	r4, 8006146 <_malloc_r+0x82>
 80060f8:	4629      	mov	r1, r5
 80060fa:	4638      	mov	r0, r7
 80060fc:	f7ff ffc2 	bl	8006084 <sbrk_aligned>
 8006100:	1c43      	adds	r3, r0, #1
 8006102:	4604      	mov	r4, r0
 8006104:	d14d      	bne.n	80061a2 <_malloc_r+0xde>
 8006106:	6834      	ldr	r4, [r6, #0]
 8006108:	4626      	mov	r6, r4
 800610a:	2e00      	cmp	r6, #0
 800610c:	d140      	bne.n	8006190 <_malloc_r+0xcc>
 800610e:	6823      	ldr	r3, [r4, #0]
 8006110:	4631      	mov	r1, r6
 8006112:	4638      	mov	r0, r7
 8006114:	eb04 0803 	add.w	r8, r4, r3
 8006118:	f000 f9a4 	bl	8006464 <_sbrk_r>
 800611c:	4580      	cmp	r8, r0
 800611e:	d13a      	bne.n	8006196 <_malloc_r+0xd2>
 8006120:	6821      	ldr	r1, [r4, #0]
 8006122:	3503      	adds	r5, #3
 8006124:	1a6d      	subs	r5, r5, r1
 8006126:	f025 0503 	bic.w	r5, r5, #3
 800612a:	3508      	adds	r5, #8
 800612c:	2d0c      	cmp	r5, #12
 800612e:	bf38      	it	cc
 8006130:	250c      	movcc	r5, #12
 8006132:	4629      	mov	r1, r5
 8006134:	4638      	mov	r0, r7
 8006136:	f7ff ffa5 	bl	8006084 <sbrk_aligned>
 800613a:	3001      	adds	r0, #1
 800613c:	d02b      	beq.n	8006196 <_malloc_r+0xd2>
 800613e:	6823      	ldr	r3, [r4, #0]
 8006140:	442b      	add	r3, r5
 8006142:	6023      	str	r3, [r4, #0]
 8006144:	e00e      	b.n	8006164 <_malloc_r+0xa0>
 8006146:	6822      	ldr	r2, [r4, #0]
 8006148:	1b52      	subs	r2, r2, r5
 800614a:	d41e      	bmi.n	800618a <_malloc_r+0xc6>
 800614c:	2a0b      	cmp	r2, #11
 800614e:	d916      	bls.n	800617e <_malloc_r+0xba>
 8006150:	1961      	adds	r1, r4, r5
 8006152:	42a3      	cmp	r3, r4
 8006154:	6025      	str	r5, [r4, #0]
 8006156:	bf18      	it	ne
 8006158:	6059      	strne	r1, [r3, #4]
 800615a:	6863      	ldr	r3, [r4, #4]
 800615c:	bf08      	it	eq
 800615e:	6031      	streq	r1, [r6, #0]
 8006160:	5162      	str	r2, [r4, r5]
 8006162:	604b      	str	r3, [r1, #4]
 8006164:	4638      	mov	r0, r7
 8006166:	f104 060b 	add.w	r6, r4, #11
 800616a:	f000 f9ed 	bl	8006548 <__malloc_unlock>
 800616e:	f026 0607 	bic.w	r6, r6, #7
 8006172:	1d23      	adds	r3, r4, #4
 8006174:	1af2      	subs	r2, r6, r3
 8006176:	d0b6      	beq.n	80060e6 <_malloc_r+0x22>
 8006178:	1b9b      	subs	r3, r3, r6
 800617a:	50a3      	str	r3, [r4, r2]
 800617c:	e7b3      	b.n	80060e6 <_malloc_r+0x22>
 800617e:	6862      	ldr	r2, [r4, #4]
 8006180:	42a3      	cmp	r3, r4
 8006182:	bf0c      	ite	eq
 8006184:	6032      	streq	r2, [r6, #0]
 8006186:	605a      	strne	r2, [r3, #4]
 8006188:	e7ec      	b.n	8006164 <_malloc_r+0xa0>
 800618a:	4623      	mov	r3, r4
 800618c:	6864      	ldr	r4, [r4, #4]
 800618e:	e7b2      	b.n	80060f6 <_malloc_r+0x32>
 8006190:	4634      	mov	r4, r6
 8006192:	6876      	ldr	r6, [r6, #4]
 8006194:	e7b9      	b.n	800610a <_malloc_r+0x46>
 8006196:	230c      	movs	r3, #12
 8006198:	603b      	str	r3, [r7, #0]
 800619a:	4638      	mov	r0, r7
 800619c:	f000 f9d4 	bl	8006548 <__malloc_unlock>
 80061a0:	e7a1      	b.n	80060e6 <_malloc_r+0x22>
 80061a2:	6025      	str	r5, [r4, #0]
 80061a4:	e7de      	b.n	8006164 <_malloc_r+0xa0>
 80061a6:	bf00      	nop
 80061a8:	200002b0 	.word	0x200002b0

080061ac <__ssputs_r>:
 80061ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061b0:	688e      	ldr	r6, [r1, #8]
 80061b2:	429e      	cmp	r6, r3
 80061b4:	4682      	mov	sl, r0
 80061b6:	460c      	mov	r4, r1
 80061b8:	4690      	mov	r8, r2
 80061ba:	461f      	mov	r7, r3
 80061bc:	d838      	bhi.n	8006230 <__ssputs_r+0x84>
 80061be:	898a      	ldrh	r2, [r1, #12]
 80061c0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80061c4:	d032      	beq.n	800622c <__ssputs_r+0x80>
 80061c6:	6825      	ldr	r5, [r4, #0]
 80061c8:	6909      	ldr	r1, [r1, #16]
 80061ca:	eba5 0901 	sub.w	r9, r5, r1
 80061ce:	6965      	ldr	r5, [r4, #20]
 80061d0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80061d4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80061d8:	3301      	adds	r3, #1
 80061da:	444b      	add	r3, r9
 80061dc:	106d      	asrs	r5, r5, #1
 80061de:	429d      	cmp	r5, r3
 80061e0:	bf38      	it	cc
 80061e2:	461d      	movcc	r5, r3
 80061e4:	0553      	lsls	r3, r2, #21
 80061e6:	d531      	bpl.n	800624c <__ssputs_r+0xa0>
 80061e8:	4629      	mov	r1, r5
 80061ea:	f7ff ff6b 	bl	80060c4 <_malloc_r>
 80061ee:	4606      	mov	r6, r0
 80061f0:	b950      	cbnz	r0, 8006208 <__ssputs_r+0x5c>
 80061f2:	230c      	movs	r3, #12
 80061f4:	f8ca 3000 	str.w	r3, [sl]
 80061f8:	89a3      	ldrh	r3, [r4, #12]
 80061fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80061fe:	81a3      	strh	r3, [r4, #12]
 8006200:	f04f 30ff 	mov.w	r0, #4294967295
 8006204:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006208:	6921      	ldr	r1, [r4, #16]
 800620a:	464a      	mov	r2, r9
 800620c:	f7ff fb46 	bl	800589c <memcpy>
 8006210:	89a3      	ldrh	r3, [r4, #12]
 8006212:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006216:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800621a:	81a3      	strh	r3, [r4, #12]
 800621c:	6126      	str	r6, [r4, #16]
 800621e:	6165      	str	r5, [r4, #20]
 8006220:	444e      	add	r6, r9
 8006222:	eba5 0509 	sub.w	r5, r5, r9
 8006226:	6026      	str	r6, [r4, #0]
 8006228:	60a5      	str	r5, [r4, #8]
 800622a:	463e      	mov	r6, r7
 800622c:	42be      	cmp	r6, r7
 800622e:	d900      	bls.n	8006232 <__ssputs_r+0x86>
 8006230:	463e      	mov	r6, r7
 8006232:	6820      	ldr	r0, [r4, #0]
 8006234:	4632      	mov	r2, r6
 8006236:	4641      	mov	r1, r8
 8006238:	f000 f966 	bl	8006508 <memmove>
 800623c:	68a3      	ldr	r3, [r4, #8]
 800623e:	1b9b      	subs	r3, r3, r6
 8006240:	60a3      	str	r3, [r4, #8]
 8006242:	6823      	ldr	r3, [r4, #0]
 8006244:	4433      	add	r3, r6
 8006246:	6023      	str	r3, [r4, #0]
 8006248:	2000      	movs	r0, #0
 800624a:	e7db      	b.n	8006204 <__ssputs_r+0x58>
 800624c:	462a      	mov	r2, r5
 800624e:	f000 f981 	bl	8006554 <_realloc_r>
 8006252:	4606      	mov	r6, r0
 8006254:	2800      	cmp	r0, #0
 8006256:	d1e1      	bne.n	800621c <__ssputs_r+0x70>
 8006258:	6921      	ldr	r1, [r4, #16]
 800625a:	4650      	mov	r0, sl
 800625c:	f7ff fec6 	bl	8005fec <_free_r>
 8006260:	e7c7      	b.n	80061f2 <__ssputs_r+0x46>
	...

08006264 <_svfiprintf_r>:
 8006264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006268:	4698      	mov	r8, r3
 800626a:	898b      	ldrh	r3, [r1, #12]
 800626c:	061b      	lsls	r3, r3, #24
 800626e:	b09d      	sub	sp, #116	; 0x74
 8006270:	4607      	mov	r7, r0
 8006272:	460d      	mov	r5, r1
 8006274:	4614      	mov	r4, r2
 8006276:	d50e      	bpl.n	8006296 <_svfiprintf_r+0x32>
 8006278:	690b      	ldr	r3, [r1, #16]
 800627a:	b963      	cbnz	r3, 8006296 <_svfiprintf_r+0x32>
 800627c:	2140      	movs	r1, #64	; 0x40
 800627e:	f7ff ff21 	bl	80060c4 <_malloc_r>
 8006282:	6028      	str	r0, [r5, #0]
 8006284:	6128      	str	r0, [r5, #16]
 8006286:	b920      	cbnz	r0, 8006292 <_svfiprintf_r+0x2e>
 8006288:	230c      	movs	r3, #12
 800628a:	603b      	str	r3, [r7, #0]
 800628c:	f04f 30ff 	mov.w	r0, #4294967295
 8006290:	e0d1      	b.n	8006436 <_svfiprintf_r+0x1d2>
 8006292:	2340      	movs	r3, #64	; 0x40
 8006294:	616b      	str	r3, [r5, #20]
 8006296:	2300      	movs	r3, #0
 8006298:	9309      	str	r3, [sp, #36]	; 0x24
 800629a:	2320      	movs	r3, #32
 800629c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80062a0:	f8cd 800c 	str.w	r8, [sp, #12]
 80062a4:	2330      	movs	r3, #48	; 0x30
 80062a6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006450 <_svfiprintf_r+0x1ec>
 80062aa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80062ae:	f04f 0901 	mov.w	r9, #1
 80062b2:	4623      	mov	r3, r4
 80062b4:	469a      	mov	sl, r3
 80062b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80062ba:	b10a      	cbz	r2, 80062c0 <_svfiprintf_r+0x5c>
 80062bc:	2a25      	cmp	r2, #37	; 0x25
 80062be:	d1f9      	bne.n	80062b4 <_svfiprintf_r+0x50>
 80062c0:	ebba 0b04 	subs.w	fp, sl, r4
 80062c4:	d00b      	beq.n	80062de <_svfiprintf_r+0x7a>
 80062c6:	465b      	mov	r3, fp
 80062c8:	4622      	mov	r2, r4
 80062ca:	4629      	mov	r1, r5
 80062cc:	4638      	mov	r0, r7
 80062ce:	f7ff ff6d 	bl	80061ac <__ssputs_r>
 80062d2:	3001      	adds	r0, #1
 80062d4:	f000 80aa 	beq.w	800642c <_svfiprintf_r+0x1c8>
 80062d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80062da:	445a      	add	r2, fp
 80062dc:	9209      	str	r2, [sp, #36]	; 0x24
 80062de:	f89a 3000 	ldrb.w	r3, [sl]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	f000 80a2 	beq.w	800642c <_svfiprintf_r+0x1c8>
 80062e8:	2300      	movs	r3, #0
 80062ea:	f04f 32ff 	mov.w	r2, #4294967295
 80062ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80062f2:	f10a 0a01 	add.w	sl, sl, #1
 80062f6:	9304      	str	r3, [sp, #16]
 80062f8:	9307      	str	r3, [sp, #28]
 80062fa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80062fe:	931a      	str	r3, [sp, #104]	; 0x68
 8006300:	4654      	mov	r4, sl
 8006302:	2205      	movs	r2, #5
 8006304:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006308:	4851      	ldr	r0, [pc, #324]	; (8006450 <_svfiprintf_r+0x1ec>)
 800630a:	f7f9 ff69 	bl	80001e0 <memchr>
 800630e:	9a04      	ldr	r2, [sp, #16]
 8006310:	b9d8      	cbnz	r0, 800634a <_svfiprintf_r+0xe6>
 8006312:	06d0      	lsls	r0, r2, #27
 8006314:	bf44      	itt	mi
 8006316:	2320      	movmi	r3, #32
 8006318:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800631c:	0711      	lsls	r1, r2, #28
 800631e:	bf44      	itt	mi
 8006320:	232b      	movmi	r3, #43	; 0x2b
 8006322:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006326:	f89a 3000 	ldrb.w	r3, [sl]
 800632a:	2b2a      	cmp	r3, #42	; 0x2a
 800632c:	d015      	beq.n	800635a <_svfiprintf_r+0xf6>
 800632e:	9a07      	ldr	r2, [sp, #28]
 8006330:	4654      	mov	r4, sl
 8006332:	2000      	movs	r0, #0
 8006334:	f04f 0c0a 	mov.w	ip, #10
 8006338:	4621      	mov	r1, r4
 800633a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800633e:	3b30      	subs	r3, #48	; 0x30
 8006340:	2b09      	cmp	r3, #9
 8006342:	d94e      	bls.n	80063e2 <_svfiprintf_r+0x17e>
 8006344:	b1b0      	cbz	r0, 8006374 <_svfiprintf_r+0x110>
 8006346:	9207      	str	r2, [sp, #28]
 8006348:	e014      	b.n	8006374 <_svfiprintf_r+0x110>
 800634a:	eba0 0308 	sub.w	r3, r0, r8
 800634e:	fa09 f303 	lsl.w	r3, r9, r3
 8006352:	4313      	orrs	r3, r2
 8006354:	9304      	str	r3, [sp, #16]
 8006356:	46a2      	mov	sl, r4
 8006358:	e7d2      	b.n	8006300 <_svfiprintf_r+0x9c>
 800635a:	9b03      	ldr	r3, [sp, #12]
 800635c:	1d19      	adds	r1, r3, #4
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	9103      	str	r1, [sp, #12]
 8006362:	2b00      	cmp	r3, #0
 8006364:	bfbb      	ittet	lt
 8006366:	425b      	neglt	r3, r3
 8006368:	f042 0202 	orrlt.w	r2, r2, #2
 800636c:	9307      	strge	r3, [sp, #28]
 800636e:	9307      	strlt	r3, [sp, #28]
 8006370:	bfb8      	it	lt
 8006372:	9204      	strlt	r2, [sp, #16]
 8006374:	7823      	ldrb	r3, [r4, #0]
 8006376:	2b2e      	cmp	r3, #46	; 0x2e
 8006378:	d10c      	bne.n	8006394 <_svfiprintf_r+0x130>
 800637a:	7863      	ldrb	r3, [r4, #1]
 800637c:	2b2a      	cmp	r3, #42	; 0x2a
 800637e:	d135      	bne.n	80063ec <_svfiprintf_r+0x188>
 8006380:	9b03      	ldr	r3, [sp, #12]
 8006382:	1d1a      	adds	r2, r3, #4
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	9203      	str	r2, [sp, #12]
 8006388:	2b00      	cmp	r3, #0
 800638a:	bfb8      	it	lt
 800638c:	f04f 33ff 	movlt.w	r3, #4294967295
 8006390:	3402      	adds	r4, #2
 8006392:	9305      	str	r3, [sp, #20]
 8006394:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006460 <_svfiprintf_r+0x1fc>
 8006398:	7821      	ldrb	r1, [r4, #0]
 800639a:	2203      	movs	r2, #3
 800639c:	4650      	mov	r0, sl
 800639e:	f7f9 ff1f 	bl	80001e0 <memchr>
 80063a2:	b140      	cbz	r0, 80063b6 <_svfiprintf_r+0x152>
 80063a4:	2340      	movs	r3, #64	; 0x40
 80063a6:	eba0 000a 	sub.w	r0, r0, sl
 80063aa:	fa03 f000 	lsl.w	r0, r3, r0
 80063ae:	9b04      	ldr	r3, [sp, #16]
 80063b0:	4303      	orrs	r3, r0
 80063b2:	3401      	adds	r4, #1
 80063b4:	9304      	str	r3, [sp, #16]
 80063b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063ba:	4826      	ldr	r0, [pc, #152]	; (8006454 <_svfiprintf_r+0x1f0>)
 80063bc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80063c0:	2206      	movs	r2, #6
 80063c2:	f7f9 ff0d 	bl	80001e0 <memchr>
 80063c6:	2800      	cmp	r0, #0
 80063c8:	d038      	beq.n	800643c <_svfiprintf_r+0x1d8>
 80063ca:	4b23      	ldr	r3, [pc, #140]	; (8006458 <_svfiprintf_r+0x1f4>)
 80063cc:	bb1b      	cbnz	r3, 8006416 <_svfiprintf_r+0x1b2>
 80063ce:	9b03      	ldr	r3, [sp, #12]
 80063d0:	3307      	adds	r3, #7
 80063d2:	f023 0307 	bic.w	r3, r3, #7
 80063d6:	3308      	adds	r3, #8
 80063d8:	9303      	str	r3, [sp, #12]
 80063da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063dc:	4433      	add	r3, r6
 80063de:	9309      	str	r3, [sp, #36]	; 0x24
 80063e0:	e767      	b.n	80062b2 <_svfiprintf_r+0x4e>
 80063e2:	fb0c 3202 	mla	r2, ip, r2, r3
 80063e6:	460c      	mov	r4, r1
 80063e8:	2001      	movs	r0, #1
 80063ea:	e7a5      	b.n	8006338 <_svfiprintf_r+0xd4>
 80063ec:	2300      	movs	r3, #0
 80063ee:	3401      	adds	r4, #1
 80063f0:	9305      	str	r3, [sp, #20]
 80063f2:	4619      	mov	r1, r3
 80063f4:	f04f 0c0a 	mov.w	ip, #10
 80063f8:	4620      	mov	r0, r4
 80063fa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80063fe:	3a30      	subs	r2, #48	; 0x30
 8006400:	2a09      	cmp	r2, #9
 8006402:	d903      	bls.n	800640c <_svfiprintf_r+0x1a8>
 8006404:	2b00      	cmp	r3, #0
 8006406:	d0c5      	beq.n	8006394 <_svfiprintf_r+0x130>
 8006408:	9105      	str	r1, [sp, #20]
 800640a:	e7c3      	b.n	8006394 <_svfiprintf_r+0x130>
 800640c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006410:	4604      	mov	r4, r0
 8006412:	2301      	movs	r3, #1
 8006414:	e7f0      	b.n	80063f8 <_svfiprintf_r+0x194>
 8006416:	ab03      	add	r3, sp, #12
 8006418:	9300      	str	r3, [sp, #0]
 800641a:	462a      	mov	r2, r5
 800641c:	4b0f      	ldr	r3, [pc, #60]	; (800645c <_svfiprintf_r+0x1f8>)
 800641e:	a904      	add	r1, sp, #16
 8006420:	4638      	mov	r0, r7
 8006422:	f7fd ffab 	bl	800437c <_printf_float>
 8006426:	1c42      	adds	r2, r0, #1
 8006428:	4606      	mov	r6, r0
 800642a:	d1d6      	bne.n	80063da <_svfiprintf_r+0x176>
 800642c:	89ab      	ldrh	r3, [r5, #12]
 800642e:	065b      	lsls	r3, r3, #25
 8006430:	f53f af2c 	bmi.w	800628c <_svfiprintf_r+0x28>
 8006434:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006436:	b01d      	add	sp, #116	; 0x74
 8006438:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800643c:	ab03      	add	r3, sp, #12
 800643e:	9300      	str	r3, [sp, #0]
 8006440:	462a      	mov	r2, r5
 8006442:	4b06      	ldr	r3, [pc, #24]	; (800645c <_svfiprintf_r+0x1f8>)
 8006444:	a904      	add	r1, sp, #16
 8006446:	4638      	mov	r0, r7
 8006448:	f7fe fa3c 	bl	80048c4 <_printf_i>
 800644c:	e7eb      	b.n	8006426 <_svfiprintf_r+0x1c2>
 800644e:	bf00      	nop
 8006450:	0800734c 	.word	0x0800734c
 8006454:	08007356 	.word	0x08007356
 8006458:	0800437d 	.word	0x0800437d
 800645c:	080061ad 	.word	0x080061ad
 8006460:	08007352 	.word	0x08007352

08006464 <_sbrk_r>:
 8006464:	b538      	push	{r3, r4, r5, lr}
 8006466:	4d06      	ldr	r5, [pc, #24]	; (8006480 <_sbrk_r+0x1c>)
 8006468:	2300      	movs	r3, #0
 800646a:	4604      	mov	r4, r0
 800646c:	4608      	mov	r0, r1
 800646e:	602b      	str	r3, [r5, #0]
 8006470:	f7fb fe90 	bl	8002194 <_sbrk>
 8006474:	1c43      	adds	r3, r0, #1
 8006476:	d102      	bne.n	800647e <_sbrk_r+0x1a>
 8006478:	682b      	ldr	r3, [r5, #0]
 800647a:	b103      	cbz	r3, 800647e <_sbrk_r+0x1a>
 800647c:	6023      	str	r3, [r4, #0]
 800647e:	bd38      	pop	{r3, r4, r5, pc}
 8006480:	200002b8 	.word	0x200002b8

08006484 <__assert_func>:
 8006484:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006486:	4614      	mov	r4, r2
 8006488:	461a      	mov	r2, r3
 800648a:	4b09      	ldr	r3, [pc, #36]	; (80064b0 <__assert_func+0x2c>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	4605      	mov	r5, r0
 8006490:	68d8      	ldr	r0, [r3, #12]
 8006492:	b14c      	cbz	r4, 80064a8 <__assert_func+0x24>
 8006494:	4b07      	ldr	r3, [pc, #28]	; (80064b4 <__assert_func+0x30>)
 8006496:	9100      	str	r1, [sp, #0]
 8006498:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800649c:	4906      	ldr	r1, [pc, #24]	; (80064b8 <__assert_func+0x34>)
 800649e:	462b      	mov	r3, r5
 80064a0:	f000 f80e 	bl	80064c0 <fiprintf>
 80064a4:	f000 faac 	bl	8006a00 <abort>
 80064a8:	4b04      	ldr	r3, [pc, #16]	; (80064bc <__assert_func+0x38>)
 80064aa:	461c      	mov	r4, r3
 80064ac:	e7f3      	b.n	8006496 <__assert_func+0x12>
 80064ae:	bf00      	nop
 80064b0:	20000010 	.word	0x20000010
 80064b4:	0800735d 	.word	0x0800735d
 80064b8:	0800736a 	.word	0x0800736a
 80064bc:	08007398 	.word	0x08007398

080064c0 <fiprintf>:
 80064c0:	b40e      	push	{r1, r2, r3}
 80064c2:	b503      	push	{r0, r1, lr}
 80064c4:	4601      	mov	r1, r0
 80064c6:	ab03      	add	r3, sp, #12
 80064c8:	4805      	ldr	r0, [pc, #20]	; (80064e0 <fiprintf+0x20>)
 80064ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80064ce:	6800      	ldr	r0, [r0, #0]
 80064d0:	9301      	str	r3, [sp, #4]
 80064d2:	f000 f897 	bl	8006604 <_vfiprintf_r>
 80064d6:	b002      	add	sp, #8
 80064d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80064dc:	b003      	add	sp, #12
 80064de:	4770      	bx	lr
 80064e0:	20000010 	.word	0x20000010

080064e4 <__ascii_mbtowc>:
 80064e4:	b082      	sub	sp, #8
 80064e6:	b901      	cbnz	r1, 80064ea <__ascii_mbtowc+0x6>
 80064e8:	a901      	add	r1, sp, #4
 80064ea:	b142      	cbz	r2, 80064fe <__ascii_mbtowc+0x1a>
 80064ec:	b14b      	cbz	r3, 8006502 <__ascii_mbtowc+0x1e>
 80064ee:	7813      	ldrb	r3, [r2, #0]
 80064f0:	600b      	str	r3, [r1, #0]
 80064f2:	7812      	ldrb	r2, [r2, #0]
 80064f4:	1e10      	subs	r0, r2, #0
 80064f6:	bf18      	it	ne
 80064f8:	2001      	movne	r0, #1
 80064fa:	b002      	add	sp, #8
 80064fc:	4770      	bx	lr
 80064fe:	4610      	mov	r0, r2
 8006500:	e7fb      	b.n	80064fa <__ascii_mbtowc+0x16>
 8006502:	f06f 0001 	mvn.w	r0, #1
 8006506:	e7f8      	b.n	80064fa <__ascii_mbtowc+0x16>

08006508 <memmove>:
 8006508:	4288      	cmp	r0, r1
 800650a:	b510      	push	{r4, lr}
 800650c:	eb01 0402 	add.w	r4, r1, r2
 8006510:	d902      	bls.n	8006518 <memmove+0x10>
 8006512:	4284      	cmp	r4, r0
 8006514:	4623      	mov	r3, r4
 8006516:	d807      	bhi.n	8006528 <memmove+0x20>
 8006518:	1e43      	subs	r3, r0, #1
 800651a:	42a1      	cmp	r1, r4
 800651c:	d008      	beq.n	8006530 <memmove+0x28>
 800651e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006522:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006526:	e7f8      	b.n	800651a <memmove+0x12>
 8006528:	4402      	add	r2, r0
 800652a:	4601      	mov	r1, r0
 800652c:	428a      	cmp	r2, r1
 800652e:	d100      	bne.n	8006532 <memmove+0x2a>
 8006530:	bd10      	pop	{r4, pc}
 8006532:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006536:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800653a:	e7f7      	b.n	800652c <memmove+0x24>

0800653c <__malloc_lock>:
 800653c:	4801      	ldr	r0, [pc, #4]	; (8006544 <__malloc_lock+0x8>)
 800653e:	f000 bc1f 	b.w	8006d80 <__retarget_lock_acquire_recursive>
 8006542:	bf00      	nop
 8006544:	200002bc 	.word	0x200002bc

08006548 <__malloc_unlock>:
 8006548:	4801      	ldr	r0, [pc, #4]	; (8006550 <__malloc_unlock+0x8>)
 800654a:	f000 bc1a 	b.w	8006d82 <__retarget_lock_release_recursive>
 800654e:	bf00      	nop
 8006550:	200002bc 	.word	0x200002bc

08006554 <_realloc_r>:
 8006554:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006558:	4680      	mov	r8, r0
 800655a:	4614      	mov	r4, r2
 800655c:	460e      	mov	r6, r1
 800655e:	b921      	cbnz	r1, 800656a <_realloc_r+0x16>
 8006560:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006564:	4611      	mov	r1, r2
 8006566:	f7ff bdad 	b.w	80060c4 <_malloc_r>
 800656a:	b92a      	cbnz	r2, 8006578 <_realloc_r+0x24>
 800656c:	f7ff fd3e 	bl	8005fec <_free_r>
 8006570:	4625      	mov	r5, r4
 8006572:	4628      	mov	r0, r5
 8006574:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006578:	f000 fc6a 	bl	8006e50 <_malloc_usable_size_r>
 800657c:	4284      	cmp	r4, r0
 800657e:	4607      	mov	r7, r0
 8006580:	d802      	bhi.n	8006588 <_realloc_r+0x34>
 8006582:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006586:	d812      	bhi.n	80065ae <_realloc_r+0x5a>
 8006588:	4621      	mov	r1, r4
 800658a:	4640      	mov	r0, r8
 800658c:	f7ff fd9a 	bl	80060c4 <_malloc_r>
 8006590:	4605      	mov	r5, r0
 8006592:	2800      	cmp	r0, #0
 8006594:	d0ed      	beq.n	8006572 <_realloc_r+0x1e>
 8006596:	42bc      	cmp	r4, r7
 8006598:	4622      	mov	r2, r4
 800659a:	4631      	mov	r1, r6
 800659c:	bf28      	it	cs
 800659e:	463a      	movcs	r2, r7
 80065a0:	f7ff f97c 	bl	800589c <memcpy>
 80065a4:	4631      	mov	r1, r6
 80065a6:	4640      	mov	r0, r8
 80065a8:	f7ff fd20 	bl	8005fec <_free_r>
 80065ac:	e7e1      	b.n	8006572 <_realloc_r+0x1e>
 80065ae:	4635      	mov	r5, r6
 80065b0:	e7df      	b.n	8006572 <_realloc_r+0x1e>

080065b2 <__sfputc_r>:
 80065b2:	6893      	ldr	r3, [r2, #8]
 80065b4:	3b01      	subs	r3, #1
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	b410      	push	{r4}
 80065ba:	6093      	str	r3, [r2, #8]
 80065bc:	da08      	bge.n	80065d0 <__sfputc_r+0x1e>
 80065be:	6994      	ldr	r4, [r2, #24]
 80065c0:	42a3      	cmp	r3, r4
 80065c2:	db01      	blt.n	80065c8 <__sfputc_r+0x16>
 80065c4:	290a      	cmp	r1, #10
 80065c6:	d103      	bne.n	80065d0 <__sfputc_r+0x1e>
 80065c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80065cc:	f000 b94a 	b.w	8006864 <__swbuf_r>
 80065d0:	6813      	ldr	r3, [r2, #0]
 80065d2:	1c58      	adds	r0, r3, #1
 80065d4:	6010      	str	r0, [r2, #0]
 80065d6:	7019      	strb	r1, [r3, #0]
 80065d8:	4608      	mov	r0, r1
 80065da:	f85d 4b04 	ldr.w	r4, [sp], #4
 80065de:	4770      	bx	lr

080065e0 <__sfputs_r>:
 80065e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065e2:	4606      	mov	r6, r0
 80065e4:	460f      	mov	r7, r1
 80065e6:	4614      	mov	r4, r2
 80065e8:	18d5      	adds	r5, r2, r3
 80065ea:	42ac      	cmp	r4, r5
 80065ec:	d101      	bne.n	80065f2 <__sfputs_r+0x12>
 80065ee:	2000      	movs	r0, #0
 80065f0:	e007      	b.n	8006602 <__sfputs_r+0x22>
 80065f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80065f6:	463a      	mov	r2, r7
 80065f8:	4630      	mov	r0, r6
 80065fa:	f7ff ffda 	bl	80065b2 <__sfputc_r>
 80065fe:	1c43      	adds	r3, r0, #1
 8006600:	d1f3      	bne.n	80065ea <__sfputs_r+0xa>
 8006602:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006604 <_vfiprintf_r>:
 8006604:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006608:	460d      	mov	r5, r1
 800660a:	b09d      	sub	sp, #116	; 0x74
 800660c:	4614      	mov	r4, r2
 800660e:	4698      	mov	r8, r3
 8006610:	4606      	mov	r6, r0
 8006612:	b118      	cbz	r0, 800661c <_vfiprintf_r+0x18>
 8006614:	6983      	ldr	r3, [r0, #24]
 8006616:	b90b      	cbnz	r3, 800661c <_vfiprintf_r+0x18>
 8006618:	f000 fb14 	bl	8006c44 <__sinit>
 800661c:	4b89      	ldr	r3, [pc, #548]	; (8006844 <_vfiprintf_r+0x240>)
 800661e:	429d      	cmp	r5, r3
 8006620:	d11b      	bne.n	800665a <_vfiprintf_r+0x56>
 8006622:	6875      	ldr	r5, [r6, #4]
 8006624:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006626:	07d9      	lsls	r1, r3, #31
 8006628:	d405      	bmi.n	8006636 <_vfiprintf_r+0x32>
 800662a:	89ab      	ldrh	r3, [r5, #12]
 800662c:	059a      	lsls	r2, r3, #22
 800662e:	d402      	bmi.n	8006636 <_vfiprintf_r+0x32>
 8006630:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006632:	f000 fba5 	bl	8006d80 <__retarget_lock_acquire_recursive>
 8006636:	89ab      	ldrh	r3, [r5, #12]
 8006638:	071b      	lsls	r3, r3, #28
 800663a:	d501      	bpl.n	8006640 <_vfiprintf_r+0x3c>
 800663c:	692b      	ldr	r3, [r5, #16]
 800663e:	b9eb      	cbnz	r3, 800667c <_vfiprintf_r+0x78>
 8006640:	4629      	mov	r1, r5
 8006642:	4630      	mov	r0, r6
 8006644:	f000 f96e 	bl	8006924 <__swsetup_r>
 8006648:	b1c0      	cbz	r0, 800667c <_vfiprintf_r+0x78>
 800664a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800664c:	07dc      	lsls	r4, r3, #31
 800664e:	d50e      	bpl.n	800666e <_vfiprintf_r+0x6a>
 8006650:	f04f 30ff 	mov.w	r0, #4294967295
 8006654:	b01d      	add	sp, #116	; 0x74
 8006656:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800665a:	4b7b      	ldr	r3, [pc, #492]	; (8006848 <_vfiprintf_r+0x244>)
 800665c:	429d      	cmp	r5, r3
 800665e:	d101      	bne.n	8006664 <_vfiprintf_r+0x60>
 8006660:	68b5      	ldr	r5, [r6, #8]
 8006662:	e7df      	b.n	8006624 <_vfiprintf_r+0x20>
 8006664:	4b79      	ldr	r3, [pc, #484]	; (800684c <_vfiprintf_r+0x248>)
 8006666:	429d      	cmp	r5, r3
 8006668:	bf08      	it	eq
 800666a:	68f5      	ldreq	r5, [r6, #12]
 800666c:	e7da      	b.n	8006624 <_vfiprintf_r+0x20>
 800666e:	89ab      	ldrh	r3, [r5, #12]
 8006670:	0598      	lsls	r0, r3, #22
 8006672:	d4ed      	bmi.n	8006650 <_vfiprintf_r+0x4c>
 8006674:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006676:	f000 fb84 	bl	8006d82 <__retarget_lock_release_recursive>
 800667a:	e7e9      	b.n	8006650 <_vfiprintf_r+0x4c>
 800667c:	2300      	movs	r3, #0
 800667e:	9309      	str	r3, [sp, #36]	; 0x24
 8006680:	2320      	movs	r3, #32
 8006682:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006686:	f8cd 800c 	str.w	r8, [sp, #12]
 800668a:	2330      	movs	r3, #48	; 0x30
 800668c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006850 <_vfiprintf_r+0x24c>
 8006690:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006694:	f04f 0901 	mov.w	r9, #1
 8006698:	4623      	mov	r3, r4
 800669a:	469a      	mov	sl, r3
 800669c:	f813 2b01 	ldrb.w	r2, [r3], #1
 80066a0:	b10a      	cbz	r2, 80066a6 <_vfiprintf_r+0xa2>
 80066a2:	2a25      	cmp	r2, #37	; 0x25
 80066a4:	d1f9      	bne.n	800669a <_vfiprintf_r+0x96>
 80066a6:	ebba 0b04 	subs.w	fp, sl, r4
 80066aa:	d00b      	beq.n	80066c4 <_vfiprintf_r+0xc0>
 80066ac:	465b      	mov	r3, fp
 80066ae:	4622      	mov	r2, r4
 80066b0:	4629      	mov	r1, r5
 80066b2:	4630      	mov	r0, r6
 80066b4:	f7ff ff94 	bl	80065e0 <__sfputs_r>
 80066b8:	3001      	adds	r0, #1
 80066ba:	f000 80aa 	beq.w	8006812 <_vfiprintf_r+0x20e>
 80066be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80066c0:	445a      	add	r2, fp
 80066c2:	9209      	str	r2, [sp, #36]	; 0x24
 80066c4:	f89a 3000 	ldrb.w	r3, [sl]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	f000 80a2 	beq.w	8006812 <_vfiprintf_r+0x20e>
 80066ce:	2300      	movs	r3, #0
 80066d0:	f04f 32ff 	mov.w	r2, #4294967295
 80066d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80066d8:	f10a 0a01 	add.w	sl, sl, #1
 80066dc:	9304      	str	r3, [sp, #16]
 80066de:	9307      	str	r3, [sp, #28]
 80066e0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80066e4:	931a      	str	r3, [sp, #104]	; 0x68
 80066e6:	4654      	mov	r4, sl
 80066e8:	2205      	movs	r2, #5
 80066ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066ee:	4858      	ldr	r0, [pc, #352]	; (8006850 <_vfiprintf_r+0x24c>)
 80066f0:	f7f9 fd76 	bl	80001e0 <memchr>
 80066f4:	9a04      	ldr	r2, [sp, #16]
 80066f6:	b9d8      	cbnz	r0, 8006730 <_vfiprintf_r+0x12c>
 80066f8:	06d1      	lsls	r1, r2, #27
 80066fa:	bf44      	itt	mi
 80066fc:	2320      	movmi	r3, #32
 80066fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006702:	0713      	lsls	r3, r2, #28
 8006704:	bf44      	itt	mi
 8006706:	232b      	movmi	r3, #43	; 0x2b
 8006708:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800670c:	f89a 3000 	ldrb.w	r3, [sl]
 8006710:	2b2a      	cmp	r3, #42	; 0x2a
 8006712:	d015      	beq.n	8006740 <_vfiprintf_r+0x13c>
 8006714:	9a07      	ldr	r2, [sp, #28]
 8006716:	4654      	mov	r4, sl
 8006718:	2000      	movs	r0, #0
 800671a:	f04f 0c0a 	mov.w	ip, #10
 800671e:	4621      	mov	r1, r4
 8006720:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006724:	3b30      	subs	r3, #48	; 0x30
 8006726:	2b09      	cmp	r3, #9
 8006728:	d94e      	bls.n	80067c8 <_vfiprintf_r+0x1c4>
 800672a:	b1b0      	cbz	r0, 800675a <_vfiprintf_r+0x156>
 800672c:	9207      	str	r2, [sp, #28]
 800672e:	e014      	b.n	800675a <_vfiprintf_r+0x156>
 8006730:	eba0 0308 	sub.w	r3, r0, r8
 8006734:	fa09 f303 	lsl.w	r3, r9, r3
 8006738:	4313      	orrs	r3, r2
 800673a:	9304      	str	r3, [sp, #16]
 800673c:	46a2      	mov	sl, r4
 800673e:	e7d2      	b.n	80066e6 <_vfiprintf_r+0xe2>
 8006740:	9b03      	ldr	r3, [sp, #12]
 8006742:	1d19      	adds	r1, r3, #4
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	9103      	str	r1, [sp, #12]
 8006748:	2b00      	cmp	r3, #0
 800674a:	bfbb      	ittet	lt
 800674c:	425b      	neglt	r3, r3
 800674e:	f042 0202 	orrlt.w	r2, r2, #2
 8006752:	9307      	strge	r3, [sp, #28]
 8006754:	9307      	strlt	r3, [sp, #28]
 8006756:	bfb8      	it	lt
 8006758:	9204      	strlt	r2, [sp, #16]
 800675a:	7823      	ldrb	r3, [r4, #0]
 800675c:	2b2e      	cmp	r3, #46	; 0x2e
 800675e:	d10c      	bne.n	800677a <_vfiprintf_r+0x176>
 8006760:	7863      	ldrb	r3, [r4, #1]
 8006762:	2b2a      	cmp	r3, #42	; 0x2a
 8006764:	d135      	bne.n	80067d2 <_vfiprintf_r+0x1ce>
 8006766:	9b03      	ldr	r3, [sp, #12]
 8006768:	1d1a      	adds	r2, r3, #4
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	9203      	str	r2, [sp, #12]
 800676e:	2b00      	cmp	r3, #0
 8006770:	bfb8      	it	lt
 8006772:	f04f 33ff 	movlt.w	r3, #4294967295
 8006776:	3402      	adds	r4, #2
 8006778:	9305      	str	r3, [sp, #20]
 800677a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006860 <_vfiprintf_r+0x25c>
 800677e:	7821      	ldrb	r1, [r4, #0]
 8006780:	2203      	movs	r2, #3
 8006782:	4650      	mov	r0, sl
 8006784:	f7f9 fd2c 	bl	80001e0 <memchr>
 8006788:	b140      	cbz	r0, 800679c <_vfiprintf_r+0x198>
 800678a:	2340      	movs	r3, #64	; 0x40
 800678c:	eba0 000a 	sub.w	r0, r0, sl
 8006790:	fa03 f000 	lsl.w	r0, r3, r0
 8006794:	9b04      	ldr	r3, [sp, #16]
 8006796:	4303      	orrs	r3, r0
 8006798:	3401      	adds	r4, #1
 800679a:	9304      	str	r3, [sp, #16]
 800679c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067a0:	482c      	ldr	r0, [pc, #176]	; (8006854 <_vfiprintf_r+0x250>)
 80067a2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80067a6:	2206      	movs	r2, #6
 80067a8:	f7f9 fd1a 	bl	80001e0 <memchr>
 80067ac:	2800      	cmp	r0, #0
 80067ae:	d03f      	beq.n	8006830 <_vfiprintf_r+0x22c>
 80067b0:	4b29      	ldr	r3, [pc, #164]	; (8006858 <_vfiprintf_r+0x254>)
 80067b2:	bb1b      	cbnz	r3, 80067fc <_vfiprintf_r+0x1f8>
 80067b4:	9b03      	ldr	r3, [sp, #12]
 80067b6:	3307      	adds	r3, #7
 80067b8:	f023 0307 	bic.w	r3, r3, #7
 80067bc:	3308      	adds	r3, #8
 80067be:	9303      	str	r3, [sp, #12]
 80067c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067c2:	443b      	add	r3, r7
 80067c4:	9309      	str	r3, [sp, #36]	; 0x24
 80067c6:	e767      	b.n	8006698 <_vfiprintf_r+0x94>
 80067c8:	fb0c 3202 	mla	r2, ip, r2, r3
 80067cc:	460c      	mov	r4, r1
 80067ce:	2001      	movs	r0, #1
 80067d0:	e7a5      	b.n	800671e <_vfiprintf_r+0x11a>
 80067d2:	2300      	movs	r3, #0
 80067d4:	3401      	adds	r4, #1
 80067d6:	9305      	str	r3, [sp, #20]
 80067d8:	4619      	mov	r1, r3
 80067da:	f04f 0c0a 	mov.w	ip, #10
 80067de:	4620      	mov	r0, r4
 80067e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80067e4:	3a30      	subs	r2, #48	; 0x30
 80067e6:	2a09      	cmp	r2, #9
 80067e8:	d903      	bls.n	80067f2 <_vfiprintf_r+0x1ee>
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d0c5      	beq.n	800677a <_vfiprintf_r+0x176>
 80067ee:	9105      	str	r1, [sp, #20]
 80067f0:	e7c3      	b.n	800677a <_vfiprintf_r+0x176>
 80067f2:	fb0c 2101 	mla	r1, ip, r1, r2
 80067f6:	4604      	mov	r4, r0
 80067f8:	2301      	movs	r3, #1
 80067fa:	e7f0      	b.n	80067de <_vfiprintf_r+0x1da>
 80067fc:	ab03      	add	r3, sp, #12
 80067fe:	9300      	str	r3, [sp, #0]
 8006800:	462a      	mov	r2, r5
 8006802:	4b16      	ldr	r3, [pc, #88]	; (800685c <_vfiprintf_r+0x258>)
 8006804:	a904      	add	r1, sp, #16
 8006806:	4630      	mov	r0, r6
 8006808:	f7fd fdb8 	bl	800437c <_printf_float>
 800680c:	4607      	mov	r7, r0
 800680e:	1c78      	adds	r0, r7, #1
 8006810:	d1d6      	bne.n	80067c0 <_vfiprintf_r+0x1bc>
 8006812:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006814:	07d9      	lsls	r1, r3, #31
 8006816:	d405      	bmi.n	8006824 <_vfiprintf_r+0x220>
 8006818:	89ab      	ldrh	r3, [r5, #12]
 800681a:	059a      	lsls	r2, r3, #22
 800681c:	d402      	bmi.n	8006824 <_vfiprintf_r+0x220>
 800681e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006820:	f000 faaf 	bl	8006d82 <__retarget_lock_release_recursive>
 8006824:	89ab      	ldrh	r3, [r5, #12]
 8006826:	065b      	lsls	r3, r3, #25
 8006828:	f53f af12 	bmi.w	8006650 <_vfiprintf_r+0x4c>
 800682c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800682e:	e711      	b.n	8006654 <_vfiprintf_r+0x50>
 8006830:	ab03      	add	r3, sp, #12
 8006832:	9300      	str	r3, [sp, #0]
 8006834:	462a      	mov	r2, r5
 8006836:	4b09      	ldr	r3, [pc, #36]	; (800685c <_vfiprintf_r+0x258>)
 8006838:	a904      	add	r1, sp, #16
 800683a:	4630      	mov	r0, r6
 800683c:	f7fe f842 	bl	80048c4 <_printf_i>
 8006840:	e7e4      	b.n	800680c <_vfiprintf_r+0x208>
 8006842:	bf00      	nop
 8006844:	080074c4 	.word	0x080074c4
 8006848:	080074e4 	.word	0x080074e4
 800684c:	080074a4 	.word	0x080074a4
 8006850:	0800734c 	.word	0x0800734c
 8006854:	08007356 	.word	0x08007356
 8006858:	0800437d 	.word	0x0800437d
 800685c:	080065e1 	.word	0x080065e1
 8006860:	08007352 	.word	0x08007352

08006864 <__swbuf_r>:
 8006864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006866:	460e      	mov	r6, r1
 8006868:	4614      	mov	r4, r2
 800686a:	4605      	mov	r5, r0
 800686c:	b118      	cbz	r0, 8006876 <__swbuf_r+0x12>
 800686e:	6983      	ldr	r3, [r0, #24]
 8006870:	b90b      	cbnz	r3, 8006876 <__swbuf_r+0x12>
 8006872:	f000 f9e7 	bl	8006c44 <__sinit>
 8006876:	4b21      	ldr	r3, [pc, #132]	; (80068fc <__swbuf_r+0x98>)
 8006878:	429c      	cmp	r4, r3
 800687a:	d12b      	bne.n	80068d4 <__swbuf_r+0x70>
 800687c:	686c      	ldr	r4, [r5, #4]
 800687e:	69a3      	ldr	r3, [r4, #24]
 8006880:	60a3      	str	r3, [r4, #8]
 8006882:	89a3      	ldrh	r3, [r4, #12]
 8006884:	071a      	lsls	r2, r3, #28
 8006886:	d52f      	bpl.n	80068e8 <__swbuf_r+0x84>
 8006888:	6923      	ldr	r3, [r4, #16]
 800688a:	b36b      	cbz	r3, 80068e8 <__swbuf_r+0x84>
 800688c:	6923      	ldr	r3, [r4, #16]
 800688e:	6820      	ldr	r0, [r4, #0]
 8006890:	1ac0      	subs	r0, r0, r3
 8006892:	6963      	ldr	r3, [r4, #20]
 8006894:	b2f6      	uxtb	r6, r6
 8006896:	4283      	cmp	r3, r0
 8006898:	4637      	mov	r7, r6
 800689a:	dc04      	bgt.n	80068a6 <__swbuf_r+0x42>
 800689c:	4621      	mov	r1, r4
 800689e:	4628      	mov	r0, r5
 80068a0:	f000 f93c 	bl	8006b1c <_fflush_r>
 80068a4:	bb30      	cbnz	r0, 80068f4 <__swbuf_r+0x90>
 80068a6:	68a3      	ldr	r3, [r4, #8]
 80068a8:	3b01      	subs	r3, #1
 80068aa:	60a3      	str	r3, [r4, #8]
 80068ac:	6823      	ldr	r3, [r4, #0]
 80068ae:	1c5a      	adds	r2, r3, #1
 80068b0:	6022      	str	r2, [r4, #0]
 80068b2:	701e      	strb	r6, [r3, #0]
 80068b4:	6963      	ldr	r3, [r4, #20]
 80068b6:	3001      	adds	r0, #1
 80068b8:	4283      	cmp	r3, r0
 80068ba:	d004      	beq.n	80068c6 <__swbuf_r+0x62>
 80068bc:	89a3      	ldrh	r3, [r4, #12]
 80068be:	07db      	lsls	r3, r3, #31
 80068c0:	d506      	bpl.n	80068d0 <__swbuf_r+0x6c>
 80068c2:	2e0a      	cmp	r6, #10
 80068c4:	d104      	bne.n	80068d0 <__swbuf_r+0x6c>
 80068c6:	4621      	mov	r1, r4
 80068c8:	4628      	mov	r0, r5
 80068ca:	f000 f927 	bl	8006b1c <_fflush_r>
 80068ce:	b988      	cbnz	r0, 80068f4 <__swbuf_r+0x90>
 80068d0:	4638      	mov	r0, r7
 80068d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80068d4:	4b0a      	ldr	r3, [pc, #40]	; (8006900 <__swbuf_r+0x9c>)
 80068d6:	429c      	cmp	r4, r3
 80068d8:	d101      	bne.n	80068de <__swbuf_r+0x7a>
 80068da:	68ac      	ldr	r4, [r5, #8]
 80068dc:	e7cf      	b.n	800687e <__swbuf_r+0x1a>
 80068de:	4b09      	ldr	r3, [pc, #36]	; (8006904 <__swbuf_r+0xa0>)
 80068e0:	429c      	cmp	r4, r3
 80068e2:	bf08      	it	eq
 80068e4:	68ec      	ldreq	r4, [r5, #12]
 80068e6:	e7ca      	b.n	800687e <__swbuf_r+0x1a>
 80068e8:	4621      	mov	r1, r4
 80068ea:	4628      	mov	r0, r5
 80068ec:	f000 f81a 	bl	8006924 <__swsetup_r>
 80068f0:	2800      	cmp	r0, #0
 80068f2:	d0cb      	beq.n	800688c <__swbuf_r+0x28>
 80068f4:	f04f 37ff 	mov.w	r7, #4294967295
 80068f8:	e7ea      	b.n	80068d0 <__swbuf_r+0x6c>
 80068fa:	bf00      	nop
 80068fc:	080074c4 	.word	0x080074c4
 8006900:	080074e4 	.word	0x080074e4
 8006904:	080074a4 	.word	0x080074a4

08006908 <__ascii_wctomb>:
 8006908:	b149      	cbz	r1, 800691e <__ascii_wctomb+0x16>
 800690a:	2aff      	cmp	r2, #255	; 0xff
 800690c:	bf85      	ittet	hi
 800690e:	238a      	movhi	r3, #138	; 0x8a
 8006910:	6003      	strhi	r3, [r0, #0]
 8006912:	700a      	strbls	r2, [r1, #0]
 8006914:	f04f 30ff 	movhi.w	r0, #4294967295
 8006918:	bf98      	it	ls
 800691a:	2001      	movls	r0, #1
 800691c:	4770      	bx	lr
 800691e:	4608      	mov	r0, r1
 8006920:	4770      	bx	lr
	...

08006924 <__swsetup_r>:
 8006924:	4b32      	ldr	r3, [pc, #200]	; (80069f0 <__swsetup_r+0xcc>)
 8006926:	b570      	push	{r4, r5, r6, lr}
 8006928:	681d      	ldr	r5, [r3, #0]
 800692a:	4606      	mov	r6, r0
 800692c:	460c      	mov	r4, r1
 800692e:	b125      	cbz	r5, 800693a <__swsetup_r+0x16>
 8006930:	69ab      	ldr	r3, [r5, #24]
 8006932:	b913      	cbnz	r3, 800693a <__swsetup_r+0x16>
 8006934:	4628      	mov	r0, r5
 8006936:	f000 f985 	bl	8006c44 <__sinit>
 800693a:	4b2e      	ldr	r3, [pc, #184]	; (80069f4 <__swsetup_r+0xd0>)
 800693c:	429c      	cmp	r4, r3
 800693e:	d10f      	bne.n	8006960 <__swsetup_r+0x3c>
 8006940:	686c      	ldr	r4, [r5, #4]
 8006942:	89a3      	ldrh	r3, [r4, #12]
 8006944:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006948:	0719      	lsls	r1, r3, #28
 800694a:	d42c      	bmi.n	80069a6 <__swsetup_r+0x82>
 800694c:	06dd      	lsls	r5, r3, #27
 800694e:	d411      	bmi.n	8006974 <__swsetup_r+0x50>
 8006950:	2309      	movs	r3, #9
 8006952:	6033      	str	r3, [r6, #0]
 8006954:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006958:	81a3      	strh	r3, [r4, #12]
 800695a:	f04f 30ff 	mov.w	r0, #4294967295
 800695e:	e03e      	b.n	80069de <__swsetup_r+0xba>
 8006960:	4b25      	ldr	r3, [pc, #148]	; (80069f8 <__swsetup_r+0xd4>)
 8006962:	429c      	cmp	r4, r3
 8006964:	d101      	bne.n	800696a <__swsetup_r+0x46>
 8006966:	68ac      	ldr	r4, [r5, #8]
 8006968:	e7eb      	b.n	8006942 <__swsetup_r+0x1e>
 800696a:	4b24      	ldr	r3, [pc, #144]	; (80069fc <__swsetup_r+0xd8>)
 800696c:	429c      	cmp	r4, r3
 800696e:	bf08      	it	eq
 8006970:	68ec      	ldreq	r4, [r5, #12]
 8006972:	e7e6      	b.n	8006942 <__swsetup_r+0x1e>
 8006974:	0758      	lsls	r0, r3, #29
 8006976:	d512      	bpl.n	800699e <__swsetup_r+0x7a>
 8006978:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800697a:	b141      	cbz	r1, 800698e <__swsetup_r+0x6a>
 800697c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006980:	4299      	cmp	r1, r3
 8006982:	d002      	beq.n	800698a <__swsetup_r+0x66>
 8006984:	4630      	mov	r0, r6
 8006986:	f7ff fb31 	bl	8005fec <_free_r>
 800698a:	2300      	movs	r3, #0
 800698c:	6363      	str	r3, [r4, #52]	; 0x34
 800698e:	89a3      	ldrh	r3, [r4, #12]
 8006990:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006994:	81a3      	strh	r3, [r4, #12]
 8006996:	2300      	movs	r3, #0
 8006998:	6063      	str	r3, [r4, #4]
 800699a:	6923      	ldr	r3, [r4, #16]
 800699c:	6023      	str	r3, [r4, #0]
 800699e:	89a3      	ldrh	r3, [r4, #12]
 80069a0:	f043 0308 	orr.w	r3, r3, #8
 80069a4:	81a3      	strh	r3, [r4, #12]
 80069a6:	6923      	ldr	r3, [r4, #16]
 80069a8:	b94b      	cbnz	r3, 80069be <__swsetup_r+0x9a>
 80069aa:	89a3      	ldrh	r3, [r4, #12]
 80069ac:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80069b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80069b4:	d003      	beq.n	80069be <__swsetup_r+0x9a>
 80069b6:	4621      	mov	r1, r4
 80069b8:	4630      	mov	r0, r6
 80069ba:	f000 fa09 	bl	8006dd0 <__smakebuf_r>
 80069be:	89a0      	ldrh	r0, [r4, #12]
 80069c0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80069c4:	f010 0301 	ands.w	r3, r0, #1
 80069c8:	d00a      	beq.n	80069e0 <__swsetup_r+0xbc>
 80069ca:	2300      	movs	r3, #0
 80069cc:	60a3      	str	r3, [r4, #8]
 80069ce:	6963      	ldr	r3, [r4, #20]
 80069d0:	425b      	negs	r3, r3
 80069d2:	61a3      	str	r3, [r4, #24]
 80069d4:	6923      	ldr	r3, [r4, #16]
 80069d6:	b943      	cbnz	r3, 80069ea <__swsetup_r+0xc6>
 80069d8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80069dc:	d1ba      	bne.n	8006954 <__swsetup_r+0x30>
 80069de:	bd70      	pop	{r4, r5, r6, pc}
 80069e0:	0781      	lsls	r1, r0, #30
 80069e2:	bf58      	it	pl
 80069e4:	6963      	ldrpl	r3, [r4, #20]
 80069e6:	60a3      	str	r3, [r4, #8]
 80069e8:	e7f4      	b.n	80069d4 <__swsetup_r+0xb0>
 80069ea:	2000      	movs	r0, #0
 80069ec:	e7f7      	b.n	80069de <__swsetup_r+0xba>
 80069ee:	bf00      	nop
 80069f0:	20000010 	.word	0x20000010
 80069f4:	080074c4 	.word	0x080074c4
 80069f8:	080074e4 	.word	0x080074e4
 80069fc:	080074a4 	.word	0x080074a4

08006a00 <abort>:
 8006a00:	b508      	push	{r3, lr}
 8006a02:	2006      	movs	r0, #6
 8006a04:	f000 fa54 	bl	8006eb0 <raise>
 8006a08:	2001      	movs	r0, #1
 8006a0a:	f7fb fb4b 	bl	80020a4 <_exit>
	...

08006a10 <__sflush_r>:
 8006a10:	898a      	ldrh	r2, [r1, #12]
 8006a12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a16:	4605      	mov	r5, r0
 8006a18:	0710      	lsls	r0, r2, #28
 8006a1a:	460c      	mov	r4, r1
 8006a1c:	d458      	bmi.n	8006ad0 <__sflush_r+0xc0>
 8006a1e:	684b      	ldr	r3, [r1, #4]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	dc05      	bgt.n	8006a30 <__sflush_r+0x20>
 8006a24:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	dc02      	bgt.n	8006a30 <__sflush_r+0x20>
 8006a2a:	2000      	movs	r0, #0
 8006a2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a30:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006a32:	2e00      	cmp	r6, #0
 8006a34:	d0f9      	beq.n	8006a2a <__sflush_r+0x1a>
 8006a36:	2300      	movs	r3, #0
 8006a38:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006a3c:	682f      	ldr	r7, [r5, #0]
 8006a3e:	602b      	str	r3, [r5, #0]
 8006a40:	d032      	beq.n	8006aa8 <__sflush_r+0x98>
 8006a42:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006a44:	89a3      	ldrh	r3, [r4, #12]
 8006a46:	075a      	lsls	r2, r3, #29
 8006a48:	d505      	bpl.n	8006a56 <__sflush_r+0x46>
 8006a4a:	6863      	ldr	r3, [r4, #4]
 8006a4c:	1ac0      	subs	r0, r0, r3
 8006a4e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006a50:	b10b      	cbz	r3, 8006a56 <__sflush_r+0x46>
 8006a52:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006a54:	1ac0      	subs	r0, r0, r3
 8006a56:	2300      	movs	r3, #0
 8006a58:	4602      	mov	r2, r0
 8006a5a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006a5c:	6a21      	ldr	r1, [r4, #32]
 8006a5e:	4628      	mov	r0, r5
 8006a60:	47b0      	blx	r6
 8006a62:	1c43      	adds	r3, r0, #1
 8006a64:	89a3      	ldrh	r3, [r4, #12]
 8006a66:	d106      	bne.n	8006a76 <__sflush_r+0x66>
 8006a68:	6829      	ldr	r1, [r5, #0]
 8006a6a:	291d      	cmp	r1, #29
 8006a6c:	d82c      	bhi.n	8006ac8 <__sflush_r+0xb8>
 8006a6e:	4a2a      	ldr	r2, [pc, #168]	; (8006b18 <__sflush_r+0x108>)
 8006a70:	40ca      	lsrs	r2, r1
 8006a72:	07d6      	lsls	r6, r2, #31
 8006a74:	d528      	bpl.n	8006ac8 <__sflush_r+0xb8>
 8006a76:	2200      	movs	r2, #0
 8006a78:	6062      	str	r2, [r4, #4]
 8006a7a:	04d9      	lsls	r1, r3, #19
 8006a7c:	6922      	ldr	r2, [r4, #16]
 8006a7e:	6022      	str	r2, [r4, #0]
 8006a80:	d504      	bpl.n	8006a8c <__sflush_r+0x7c>
 8006a82:	1c42      	adds	r2, r0, #1
 8006a84:	d101      	bne.n	8006a8a <__sflush_r+0x7a>
 8006a86:	682b      	ldr	r3, [r5, #0]
 8006a88:	b903      	cbnz	r3, 8006a8c <__sflush_r+0x7c>
 8006a8a:	6560      	str	r0, [r4, #84]	; 0x54
 8006a8c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006a8e:	602f      	str	r7, [r5, #0]
 8006a90:	2900      	cmp	r1, #0
 8006a92:	d0ca      	beq.n	8006a2a <__sflush_r+0x1a>
 8006a94:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006a98:	4299      	cmp	r1, r3
 8006a9a:	d002      	beq.n	8006aa2 <__sflush_r+0x92>
 8006a9c:	4628      	mov	r0, r5
 8006a9e:	f7ff faa5 	bl	8005fec <_free_r>
 8006aa2:	2000      	movs	r0, #0
 8006aa4:	6360      	str	r0, [r4, #52]	; 0x34
 8006aa6:	e7c1      	b.n	8006a2c <__sflush_r+0x1c>
 8006aa8:	6a21      	ldr	r1, [r4, #32]
 8006aaa:	2301      	movs	r3, #1
 8006aac:	4628      	mov	r0, r5
 8006aae:	47b0      	blx	r6
 8006ab0:	1c41      	adds	r1, r0, #1
 8006ab2:	d1c7      	bne.n	8006a44 <__sflush_r+0x34>
 8006ab4:	682b      	ldr	r3, [r5, #0]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d0c4      	beq.n	8006a44 <__sflush_r+0x34>
 8006aba:	2b1d      	cmp	r3, #29
 8006abc:	d001      	beq.n	8006ac2 <__sflush_r+0xb2>
 8006abe:	2b16      	cmp	r3, #22
 8006ac0:	d101      	bne.n	8006ac6 <__sflush_r+0xb6>
 8006ac2:	602f      	str	r7, [r5, #0]
 8006ac4:	e7b1      	b.n	8006a2a <__sflush_r+0x1a>
 8006ac6:	89a3      	ldrh	r3, [r4, #12]
 8006ac8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006acc:	81a3      	strh	r3, [r4, #12]
 8006ace:	e7ad      	b.n	8006a2c <__sflush_r+0x1c>
 8006ad0:	690f      	ldr	r7, [r1, #16]
 8006ad2:	2f00      	cmp	r7, #0
 8006ad4:	d0a9      	beq.n	8006a2a <__sflush_r+0x1a>
 8006ad6:	0793      	lsls	r3, r2, #30
 8006ad8:	680e      	ldr	r6, [r1, #0]
 8006ada:	bf08      	it	eq
 8006adc:	694b      	ldreq	r3, [r1, #20]
 8006ade:	600f      	str	r7, [r1, #0]
 8006ae0:	bf18      	it	ne
 8006ae2:	2300      	movne	r3, #0
 8006ae4:	eba6 0807 	sub.w	r8, r6, r7
 8006ae8:	608b      	str	r3, [r1, #8]
 8006aea:	f1b8 0f00 	cmp.w	r8, #0
 8006aee:	dd9c      	ble.n	8006a2a <__sflush_r+0x1a>
 8006af0:	6a21      	ldr	r1, [r4, #32]
 8006af2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006af4:	4643      	mov	r3, r8
 8006af6:	463a      	mov	r2, r7
 8006af8:	4628      	mov	r0, r5
 8006afa:	47b0      	blx	r6
 8006afc:	2800      	cmp	r0, #0
 8006afe:	dc06      	bgt.n	8006b0e <__sflush_r+0xfe>
 8006b00:	89a3      	ldrh	r3, [r4, #12]
 8006b02:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b06:	81a3      	strh	r3, [r4, #12]
 8006b08:	f04f 30ff 	mov.w	r0, #4294967295
 8006b0c:	e78e      	b.n	8006a2c <__sflush_r+0x1c>
 8006b0e:	4407      	add	r7, r0
 8006b10:	eba8 0800 	sub.w	r8, r8, r0
 8006b14:	e7e9      	b.n	8006aea <__sflush_r+0xda>
 8006b16:	bf00      	nop
 8006b18:	20400001 	.word	0x20400001

08006b1c <_fflush_r>:
 8006b1c:	b538      	push	{r3, r4, r5, lr}
 8006b1e:	690b      	ldr	r3, [r1, #16]
 8006b20:	4605      	mov	r5, r0
 8006b22:	460c      	mov	r4, r1
 8006b24:	b913      	cbnz	r3, 8006b2c <_fflush_r+0x10>
 8006b26:	2500      	movs	r5, #0
 8006b28:	4628      	mov	r0, r5
 8006b2a:	bd38      	pop	{r3, r4, r5, pc}
 8006b2c:	b118      	cbz	r0, 8006b36 <_fflush_r+0x1a>
 8006b2e:	6983      	ldr	r3, [r0, #24]
 8006b30:	b90b      	cbnz	r3, 8006b36 <_fflush_r+0x1a>
 8006b32:	f000 f887 	bl	8006c44 <__sinit>
 8006b36:	4b14      	ldr	r3, [pc, #80]	; (8006b88 <_fflush_r+0x6c>)
 8006b38:	429c      	cmp	r4, r3
 8006b3a:	d11b      	bne.n	8006b74 <_fflush_r+0x58>
 8006b3c:	686c      	ldr	r4, [r5, #4]
 8006b3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d0ef      	beq.n	8006b26 <_fflush_r+0xa>
 8006b46:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006b48:	07d0      	lsls	r0, r2, #31
 8006b4a:	d404      	bmi.n	8006b56 <_fflush_r+0x3a>
 8006b4c:	0599      	lsls	r1, r3, #22
 8006b4e:	d402      	bmi.n	8006b56 <_fflush_r+0x3a>
 8006b50:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006b52:	f000 f915 	bl	8006d80 <__retarget_lock_acquire_recursive>
 8006b56:	4628      	mov	r0, r5
 8006b58:	4621      	mov	r1, r4
 8006b5a:	f7ff ff59 	bl	8006a10 <__sflush_r>
 8006b5e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006b60:	07da      	lsls	r2, r3, #31
 8006b62:	4605      	mov	r5, r0
 8006b64:	d4e0      	bmi.n	8006b28 <_fflush_r+0xc>
 8006b66:	89a3      	ldrh	r3, [r4, #12]
 8006b68:	059b      	lsls	r3, r3, #22
 8006b6a:	d4dd      	bmi.n	8006b28 <_fflush_r+0xc>
 8006b6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006b6e:	f000 f908 	bl	8006d82 <__retarget_lock_release_recursive>
 8006b72:	e7d9      	b.n	8006b28 <_fflush_r+0xc>
 8006b74:	4b05      	ldr	r3, [pc, #20]	; (8006b8c <_fflush_r+0x70>)
 8006b76:	429c      	cmp	r4, r3
 8006b78:	d101      	bne.n	8006b7e <_fflush_r+0x62>
 8006b7a:	68ac      	ldr	r4, [r5, #8]
 8006b7c:	e7df      	b.n	8006b3e <_fflush_r+0x22>
 8006b7e:	4b04      	ldr	r3, [pc, #16]	; (8006b90 <_fflush_r+0x74>)
 8006b80:	429c      	cmp	r4, r3
 8006b82:	bf08      	it	eq
 8006b84:	68ec      	ldreq	r4, [r5, #12]
 8006b86:	e7da      	b.n	8006b3e <_fflush_r+0x22>
 8006b88:	080074c4 	.word	0x080074c4
 8006b8c:	080074e4 	.word	0x080074e4
 8006b90:	080074a4 	.word	0x080074a4

08006b94 <std>:
 8006b94:	2300      	movs	r3, #0
 8006b96:	b510      	push	{r4, lr}
 8006b98:	4604      	mov	r4, r0
 8006b9a:	e9c0 3300 	strd	r3, r3, [r0]
 8006b9e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006ba2:	6083      	str	r3, [r0, #8]
 8006ba4:	8181      	strh	r1, [r0, #12]
 8006ba6:	6643      	str	r3, [r0, #100]	; 0x64
 8006ba8:	81c2      	strh	r2, [r0, #14]
 8006baa:	6183      	str	r3, [r0, #24]
 8006bac:	4619      	mov	r1, r3
 8006bae:	2208      	movs	r2, #8
 8006bb0:	305c      	adds	r0, #92	; 0x5c
 8006bb2:	f7fd fb3b 	bl	800422c <memset>
 8006bb6:	4b05      	ldr	r3, [pc, #20]	; (8006bcc <std+0x38>)
 8006bb8:	6263      	str	r3, [r4, #36]	; 0x24
 8006bba:	4b05      	ldr	r3, [pc, #20]	; (8006bd0 <std+0x3c>)
 8006bbc:	62a3      	str	r3, [r4, #40]	; 0x28
 8006bbe:	4b05      	ldr	r3, [pc, #20]	; (8006bd4 <std+0x40>)
 8006bc0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006bc2:	4b05      	ldr	r3, [pc, #20]	; (8006bd8 <std+0x44>)
 8006bc4:	6224      	str	r4, [r4, #32]
 8006bc6:	6323      	str	r3, [r4, #48]	; 0x30
 8006bc8:	bd10      	pop	{r4, pc}
 8006bca:	bf00      	nop
 8006bcc:	08006ee9 	.word	0x08006ee9
 8006bd0:	08006f0b 	.word	0x08006f0b
 8006bd4:	08006f43 	.word	0x08006f43
 8006bd8:	08006f67 	.word	0x08006f67

08006bdc <_cleanup_r>:
 8006bdc:	4901      	ldr	r1, [pc, #4]	; (8006be4 <_cleanup_r+0x8>)
 8006bde:	f000 b8af 	b.w	8006d40 <_fwalk_reent>
 8006be2:	bf00      	nop
 8006be4:	08006b1d 	.word	0x08006b1d

08006be8 <__sfmoreglue>:
 8006be8:	b570      	push	{r4, r5, r6, lr}
 8006bea:	2268      	movs	r2, #104	; 0x68
 8006bec:	1e4d      	subs	r5, r1, #1
 8006bee:	4355      	muls	r5, r2
 8006bf0:	460e      	mov	r6, r1
 8006bf2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006bf6:	f7ff fa65 	bl	80060c4 <_malloc_r>
 8006bfa:	4604      	mov	r4, r0
 8006bfc:	b140      	cbz	r0, 8006c10 <__sfmoreglue+0x28>
 8006bfe:	2100      	movs	r1, #0
 8006c00:	e9c0 1600 	strd	r1, r6, [r0]
 8006c04:	300c      	adds	r0, #12
 8006c06:	60a0      	str	r0, [r4, #8]
 8006c08:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006c0c:	f7fd fb0e 	bl	800422c <memset>
 8006c10:	4620      	mov	r0, r4
 8006c12:	bd70      	pop	{r4, r5, r6, pc}

08006c14 <__sfp_lock_acquire>:
 8006c14:	4801      	ldr	r0, [pc, #4]	; (8006c1c <__sfp_lock_acquire+0x8>)
 8006c16:	f000 b8b3 	b.w	8006d80 <__retarget_lock_acquire_recursive>
 8006c1a:	bf00      	nop
 8006c1c:	200002bd 	.word	0x200002bd

08006c20 <__sfp_lock_release>:
 8006c20:	4801      	ldr	r0, [pc, #4]	; (8006c28 <__sfp_lock_release+0x8>)
 8006c22:	f000 b8ae 	b.w	8006d82 <__retarget_lock_release_recursive>
 8006c26:	bf00      	nop
 8006c28:	200002bd 	.word	0x200002bd

08006c2c <__sinit_lock_acquire>:
 8006c2c:	4801      	ldr	r0, [pc, #4]	; (8006c34 <__sinit_lock_acquire+0x8>)
 8006c2e:	f000 b8a7 	b.w	8006d80 <__retarget_lock_acquire_recursive>
 8006c32:	bf00      	nop
 8006c34:	200002be 	.word	0x200002be

08006c38 <__sinit_lock_release>:
 8006c38:	4801      	ldr	r0, [pc, #4]	; (8006c40 <__sinit_lock_release+0x8>)
 8006c3a:	f000 b8a2 	b.w	8006d82 <__retarget_lock_release_recursive>
 8006c3e:	bf00      	nop
 8006c40:	200002be 	.word	0x200002be

08006c44 <__sinit>:
 8006c44:	b510      	push	{r4, lr}
 8006c46:	4604      	mov	r4, r0
 8006c48:	f7ff fff0 	bl	8006c2c <__sinit_lock_acquire>
 8006c4c:	69a3      	ldr	r3, [r4, #24]
 8006c4e:	b11b      	cbz	r3, 8006c58 <__sinit+0x14>
 8006c50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c54:	f7ff bff0 	b.w	8006c38 <__sinit_lock_release>
 8006c58:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006c5c:	6523      	str	r3, [r4, #80]	; 0x50
 8006c5e:	4b13      	ldr	r3, [pc, #76]	; (8006cac <__sinit+0x68>)
 8006c60:	4a13      	ldr	r2, [pc, #76]	; (8006cb0 <__sinit+0x6c>)
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	62a2      	str	r2, [r4, #40]	; 0x28
 8006c66:	42a3      	cmp	r3, r4
 8006c68:	bf04      	itt	eq
 8006c6a:	2301      	moveq	r3, #1
 8006c6c:	61a3      	streq	r3, [r4, #24]
 8006c6e:	4620      	mov	r0, r4
 8006c70:	f000 f820 	bl	8006cb4 <__sfp>
 8006c74:	6060      	str	r0, [r4, #4]
 8006c76:	4620      	mov	r0, r4
 8006c78:	f000 f81c 	bl	8006cb4 <__sfp>
 8006c7c:	60a0      	str	r0, [r4, #8]
 8006c7e:	4620      	mov	r0, r4
 8006c80:	f000 f818 	bl	8006cb4 <__sfp>
 8006c84:	2200      	movs	r2, #0
 8006c86:	60e0      	str	r0, [r4, #12]
 8006c88:	2104      	movs	r1, #4
 8006c8a:	6860      	ldr	r0, [r4, #4]
 8006c8c:	f7ff ff82 	bl	8006b94 <std>
 8006c90:	68a0      	ldr	r0, [r4, #8]
 8006c92:	2201      	movs	r2, #1
 8006c94:	2109      	movs	r1, #9
 8006c96:	f7ff ff7d 	bl	8006b94 <std>
 8006c9a:	68e0      	ldr	r0, [r4, #12]
 8006c9c:	2202      	movs	r2, #2
 8006c9e:	2112      	movs	r1, #18
 8006ca0:	f7ff ff78 	bl	8006b94 <std>
 8006ca4:	2301      	movs	r3, #1
 8006ca6:	61a3      	str	r3, [r4, #24]
 8006ca8:	e7d2      	b.n	8006c50 <__sinit+0xc>
 8006caa:	bf00      	nop
 8006cac:	0800712c 	.word	0x0800712c
 8006cb0:	08006bdd 	.word	0x08006bdd

08006cb4 <__sfp>:
 8006cb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cb6:	4607      	mov	r7, r0
 8006cb8:	f7ff ffac 	bl	8006c14 <__sfp_lock_acquire>
 8006cbc:	4b1e      	ldr	r3, [pc, #120]	; (8006d38 <__sfp+0x84>)
 8006cbe:	681e      	ldr	r6, [r3, #0]
 8006cc0:	69b3      	ldr	r3, [r6, #24]
 8006cc2:	b913      	cbnz	r3, 8006cca <__sfp+0x16>
 8006cc4:	4630      	mov	r0, r6
 8006cc6:	f7ff ffbd 	bl	8006c44 <__sinit>
 8006cca:	3648      	adds	r6, #72	; 0x48
 8006ccc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006cd0:	3b01      	subs	r3, #1
 8006cd2:	d503      	bpl.n	8006cdc <__sfp+0x28>
 8006cd4:	6833      	ldr	r3, [r6, #0]
 8006cd6:	b30b      	cbz	r3, 8006d1c <__sfp+0x68>
 8006cd8:	6836      	ldr	r6, [r6, #0]
 8006cda:	e7f7      	b.n	8006ccc <__sfp+0x18>
 8006cdc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006ce0:	b9d5      	cbnz	r5, 8006d18 <__sfp+0x64>
 8006ce2:	4b16      	ldr	r3, [pc, #88]	; (8006d3c <__sfp+0x88>)
 8006ce4:	60e3      	str	r3, [r4, #12]
 8006ce6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006cea:	6665      	str	r5, [r4, #100]	; 0x64
 8006cec:	f000 f847 	bl	8006d7e <__retarget_lock_init_recursive>
 8006cf0:	f7ff ff96 	bl	8006c20 <__sfp_lock_release>
 8006cf4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006cf8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006cfc:	6025      	str	r5, [r4, #0]
 8006cfe:	61a5      	str	r5, [r4, #24]
 8006d00:	2208      	movs	r2, #8
 8006d02:	4629      	mov	r1, r5
 8006d04:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006d08:	f7fd fa90 	bl	800422c <memset>
 8006d0c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006d10:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006d14:	4620      	mov	r0, r4
 8006d16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d18:	3468      	adds	r4, #104	; 0x68
 8006d1a:	e7d9      	b.n	8006cd0 <__sfp+0x1c>
 8006d1c:	2104      	movs	r1, #4
 8006d1e:	4638      	mov	r0, r7
 8006d20:	f7ff ff62 	bl	8006be8 <__sfmoreglue>
 8006d24:	4604      	mov	r4, r0
 8006d26:	6030      	str	r0, [r6, #0]
 8006d28:	2800      	cmp	r0, #0
 8006d2a:	d1d5      	bne.n	8006cd8 <__sfp+0x24>
 8006d2c:	f7ff ff78 	bl	8006c20 <__sfp_lock_release>
 8006d30:	230c      	movs	r3, #12
 8006d32:	603b      	str	r3, [r7, #0]
 8006d34:	e7ee      	b.n	8006d14 <__sfp+0x60>
 8006d36:	bf00      	nop
 8006d38:	0800712c 	.word	0x0800712c
 8006d3c:	ffff0001 	.word	0xffff0001

08006d40 <_fwalk_reent>:
 8006d40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d44:	4606      	mov	r6, r0
 8006d46:	4688      	mov	r8, r1
 8006d48:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006d4c:	2700      	movs	r7, #0
 8006d4e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006d52:	f1b9 0901 	subs.w	r9, r9, #1
 8006d56:	d505      	bpl.n	8006d64 <_fwalk_reent+0x24>
 8006d58:	6824      	ldr	r4, [r4, #0]
 8006d5a:	2c00      	cmp	r4, #0
 8006d5c:	d1f7      	bne.n	8006d4e <_fwalk_reent+0xe>
 8006d5e:	4638      	mov	r0, r7
 8006d60:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d64:	89ab      	ldrh	r3, [r5, #12]
 8006d66:	2b01      	cmp	r3, #1
 8006d68:	d907      	bls.n	8006d7a <_fwalk_reent+0x3a>
 8006d6a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006d6e:	3301      	adds	r3, #1
 8006d70:	d003      	beq.n	8006d7a <_fwalk_reent+0x3a>
 8006d72:	4629      	mov	r1, r5
 8006d74:	4630      	mov	r0, r6
 8006d76:	47c0      	blx	r8
 8006d78:	4307      	orrs	r7, r0
 8006d7a:	3568      	adds	r5, #104	; 0x68
 8006d7c:	e7e9      	b.n	8006d52 <_fwalk_reent+0x12>

08006d7e <__retarget_lock_init_recursive>:
 8006d7e:	4770      	bx	lr

08006d80 <__retarget_lock_acquire_recursive>:
 8006d80:	4770      	bx	lr

08006d82 <__retarget_lock_release_recursive>:
 8006d82:	4770      	bx	lr

08006d84 <__swhatbuf_r>:
 8006d84:	b570      	push	{r4, r5, r6, lr}
 8006d86:	460e      	mov	r6, r1
 8006d88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d8c:	2900      	cmp	r1, #0
 8006d8e:	b096      	sub	sp, #88	; 0x58
 8006d90:	4614      	mov	r4, r2
 8006d92:	461d      	mov	r5, r3
 8006d94:	da08      	bge.n	8006da8 <__swhatbuf_r+0x24>
 8006d96:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	602a      	str	r2, [r5, #0]
 8006d9e:	061a      	lsls	r2, r3, #24
 8006da0:	d410      	bmi.n	8006dc4 <__swhatbuf_r+0x40>
 8006da2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006da6:	e00e      	b.n	8006dc6 <__swhatbuf_r+0x42>
 8006da8:	466a      	mov	r2, sp
 8006daa:	f000 f903 	bl	8006fb4 <_fstat_r>
 8006dae:	2800      	cmp	r0, #0
 8006db0:	dbf1      	blt.n	8006d96 <__swhatbuf_r+0x12>
 8006db2:	9a01      	ldr	r2, [sp, #4]
 8006db4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006db8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006dbc:	425a      	negs	r2, r3
 8006dbe:	415a      	adcs	r2, r3
 8006dc0:	602a      	str	r2, [r5, #0]
 8006dc2:	e7ee      	b.n	8006da2 <__swhatbuf_r+0x1e>
 8006dc4:	2340      	movs	r3, #64	; 0x40
 8006dc6:	2000      	movs	r0, #0
 8006dc8:	6023      	str	r3, [r4, #0]
 8006dca:	b016      	add	sp, #88	; 0x58
 8006dcc:	bd70      	pop	{r4, r5, r6, pc}
	...

08006dd0 <__smakebuf_r>:
 8006dd0:	898b      	ldrh	r3, [r1, #12]
 8006dd2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006dd4:	079d      	lsls	r5, r3, #30
 8006dd6:	4606      	mov	r6, r0
 8006dd8:	460c      	mov	r4, r1
 8006dda:	d507      	bpl.n	8006dec <__smakebuf_r+0x1c>
 8006ddc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006de0:	6023      	str	r3, [r4, #0]
 8006de2:	6123      	str	r3, [r4, #16]
 8006de4:	2301      	movs	r3, #1
 8006de6:	6163      	str	r3, [r4, #20]
 8006de8:	b002      	add	sp, #8
 8006dea:	bd70      	pop	{r4, r5, r6, pc}
 8006dec:	ab01      	add	r3, sp, #4
 8006dee:	466a      	mov	r2, sp
 8006df0:	f7ff ffc8 	bl	8006d84 <__swhatbuf_r>
 8006df4:	9900      	ldr	r1, [sp, #0]
 8006df6:	4605      	mov	r5, r0
 8006df8:	4630      	mov	r0, r6
 8006dfa:	f7ff f963 	bl	80060c4 <_malloc_r>
 8006dfe:	b948      	cbnz	r0, 8006e14 <__smakebuf_r+0x44>
 8006e00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e04:	059a      	lsls	r2, r3, #22
 8006e06:	d4ef      	bmi.n	8006de8 <__smakebuf_r+0x18>
 8006e08:	f023 0303 	bic.w	r3, r3, #3
 8006e0c:	f043 0302 	orr.w	r3, r3, #2
 8006e10:	81a3      	strh	r3, [r4, #12]
 8006e12:	e7e3      	b.n	8006ddc <__smakebuf_r+0xc>
 8006e14:	4b0d      	ldr	r3, [pc, #52]	; (8006e4c <__smakebuf_r+0x7c>)
 8006e16:	62b3      	str	r3, [r6, #40]	; 0x28
 8006e18:	89a3      	ldrh	r3, [r4, #12]
 8006e1a:	6020      	str	r0, [r4, #0]
 8006e1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006e20:	81a3      	strh	r3, [r4, #12]
 8006e22:	9b00      	ldr	r3, [sp, #0]
 8006e24:	6163      	str	r3, [r4, #20]
 8006e26:	9b01      	ldr	r3, [sp, #4]
 8006e28:	6120      	str	r0, [r4, #16]
 8006e2a:	b15b      	cbz	r3, 8006e44 <__smakebuf_r+0x74>
 8006e2c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006e30:	4630      	mov	r0, r6
 8006e32:	f000 f8d1 	bl	8006fd8 <_isatty_r>
 8006e36:	b128      	cbz	r0, 8006e44 <__smakebuf_r+0x74>
 8006e38:	89a3      	ldrh	r3, [r4, #12]
 8006e3a:	f023 0303 	bic.w	r3, r3, #3
 8006e3e:	f043 0301 	orr.w	r3, r3, #1
 8006e42:	81a3      	strh	r3, [r4, #12]
 8006e44:	89a0      	ldrh	r0, [r4, #12]
 8006e46:	4305      	orrs	r5, r0
 8006e48:	81a5      	strh	r5, [r4, #12]
 8006e4a:	e7cd      	b.n	8006de8 <__smakebuf_r+0x18>
 8006e4c:	08006bdd 	.word	0x08006bdd

08006e50 <_malloc_usable_size_r>:
 8006e50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e54:	1f18      	subs	r0, r3, #4
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	bfbc      	itt	lt
 8006e5a:	580b      	ldrlt	r3, [r1, r0]
 8006e5c:	18c0      	addlt	r0, r0, r3
 8006e5e:	4770      	bx	lr

08006e60 <_raise_r>:
 8006e60:	291f      	cmp	r1, #31
 8006e62:	b538      	push	{r3, r4, r5, lr}
 8006e64:	4604      	mov	r4, r0
 8006e66:	460d      	mov	r5, r1
 8006e68:	d904      	bls.n	8006e74 <_raise_r+0x14>
 8006e6a:	2316      	movs	r3, #22
 8006e6c:	6003      	str	r3, [r0, #0]
 8006e6e:	f04f 30ff 	mov.w	r0, #4294967295
 8006e72:	bd38      	pop	{r3, r4, r5, pc}
 8006e74:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006e76:	b112      	cbz	r2, 8006e7e <_raise_r+0x1e>
 8006e78:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006e7c:	b94b      	cbnz	r3, 8006e92 <_raise_r+0x32>
 8006e7e:	4620      	mov	r0, r4
 8006e80:	f000 f830 	bl	8006ee4 <_getpid_r>
 8006e84:	462a      	mov	r2, r5
 8006e86:	4601      	mov	r1, r0
 8006e88:	4620      	mov	r0, r4
 8006e8a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e8e:	f000 b817 	b.w	8006ec0 <_kill_r>
 8006e92:	2b01      	cmp	r3, #1
 8006e94:	d00a      	beq.n	8006eac <_raise_r+0x4c>
 8006e96:	1c59      	adds	r1, r3, #1
 8006e98:	d103      	bne.n	8006ea2 <_raise_r+0x42>
 8006e9a:	2316      	movs	r3, #22
 8006e9c:	6003      	str	r3, [r0, #0]
 8006e9e:	2001      	movs	r0, #1
 8006ea0:	e7e7      	b.n	8006e72 <_raise_r+0x12>
 8006ea2:	2400      	movs	r4, #0
 8006ea4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006ea8:	4628      	mov	r0, r5
 8006eaa:	4798      	blx	r3
 8006eac:	2000      	movs	r0, #0
 8006eae:	e7e0      	b.n	8006e72 <_raise_r+0x12>

08006eb0 <raise>:
 8006eb0:	4b02      	ldr	r3, [pc, #8]	; (8006ebc <raise+0xc>)
 8006eb2:	4601      	mov	r1, r0
 8006eb4:	6818      	ldr	r0, [r3, #0]
 8006eb6:	f7ff bfd3 	b.w	8006e60 <_raise_r>
 8006eba:	bf00      	nop
 8006ebc:	20000010 	.word	0x20000010

08006ec0 <_kill_r>:
 8006ec0:	b538      	push	{r3, r4, r5, lr}
 8006ec2:	4d07      	ldr	r5, [pc, #28]	; (8006ee0 <_kill_r+0x20>)
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	4604      	mov	r4, r0
 8006ec8:	4608      	mov	r0, r1
 8006eca:	4611      	mov	r1, r2
 8006ecc:	602b      	str	r3, [r5, #0]
 8006ece:	f7fb f8d9 	bl	8002084 <_kill>
 8006ed2:	1c43      	adds	r3, r0, #1
 8006ed4:	d102      	bne.n	8006edc <_kill_r+0x1c>
 8006ed6:	682b      	ldr	r3, [r5, #0]
 8006ed8:	b103      	cbz	r3, 8006edc <_kill_r+0x1c>
 8006eda:	6023      	str	r3, [r4, #0]
 8006edc:	bd38      	pop	{r3, r4, r5, pc}
 8006ede:	bf00      	nop
 8006ee0:	200002b8 	.word	0x200002b8

08006ee4 <_getpid_r>:
 8006ee4:	f7fb b8c6 	b.w	8002074 <_getpid>

08006ee8 <__sread>:
 8006ee8:	b510      	push	{r4, lr}
 8006eea:	460c      	mov	r4, r1
 8006eec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ef0:	f000 f894 	bl	800701c <_read_r>
 8006ef4:	2800      	cmp	r0, #0
 8006ef6:	bfab      	itete	ge
 8006ef8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006efa:	89a3      	ldrhlt	r3, [r4, #12]
 8006efc:	181b      	addge	r3, r3, r0
 8006efe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006f02:	bfac      	ite	ge
 8006f04:	6563      	strge	r3, [r4, #84]	; 0x54
 8006f06:	81a3      	strhlt	r3, [r4, #12]
 8006f08:	bd10      	pop	{r4, pc}

08006f0a <__swrite>:
 8006f0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f0e:	461f      	mov	r7, r3
 8006f10:	898b      	ldrh	r3, [r1, #12]
 8006f12:	05db      	lsls	r3, r3, #23
 8006f14:	4605      	mov	r5, r0
 8006f16:	460c      	mov	r4, r1
 8006f18:	4616      	mov	r6, r2
 8006f1a:	d505      	bpl.n	8006f28 <__swrite+0x1e>
 8006f1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f20:	2302      	movs	r3, #2
 8006f22:	2200      	movs	r2, #0
 8006f24:	f000 f868 	bl	8006ff8 <_lseek_r>
 8006f28:	89a3      	ldrh	r3, [r4, #12]
 8006f2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f2e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006f32:	81a3      	strh	r3, [r4, #12]
 8006f34:	4632      	mov	r2, r6
 8006f36:	463b      	mov	r3, r7
 8006f38:	4628      	mov	r0, r5
 8006f3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f3e:	f000 b817 	b.w	8006f70 <_write_r>

08006f42 <__sseek>:
 8006f42:	b510      	push	{r4, lr}
 8006f44:	460c      	mov	r4, r1
 8006f46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f4a:	f000 f855 	bl	8006ff8 <_lseek_r>
 8006f4e:	1c43      	adds	r3, r0, #1
 8006f50:	89a3      	ldrh	r3, [r4, #12]
 8006f52:	bf15      	itete	ne
 8006f54:	6560      	strne	r0, [r4, #84]	; 0x54
 8006f56:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006f5a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006f5e:	81a3      	strheq	r3, [r4, #12]
 8006f60:	bf18      	it	ne
 8006f62:	81a3      	strhne	r3, [r4, #12]
 8006f64:	bd10      	pop	{r4, pc}

08006f66 <__sclose>:
 8006f66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f6a:	f000 b813 	b.w	8006f94 <_close_r>
	...

08006f70 <_write_r>:
 8006f70:	b538      	push	{r3, r4, r5, lr}
 8006f72:	4d07      	ldr	r5, [pc, #28]	; (8006f90 <_write_r+0x20>)
 8006f74:	4604      	mov	r4, r0
 8006f76:	4608      	mov	r0, r1
 8006f78:	4611      	mov	r1, r2
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	602a      	str	r2, [r5, #0]
 8006f7e:	461a      	mov	r2, r3
 8006f80:	f7fb f8b7 	bl	80020f2 <_write>
 8006f84:	1c43      	adds	r3, r0, #1
 8006f86:	d102      	bne.n	8006f8e <_write_r+0x1e>
 8006f88:	682b      	ldr	r3, [r5, #0]
 8006f8a:	b103      	cbz	r3, 8006f8e <_write_r+0x1e>
 8006f8c:	6023      	str	r3, [r4, #0]
 8006f8e:	bd38      	pop	{r3, r4, r5, pc}
 8006f90:	200002b8 	.word	0x200002b8

08006f94 <_close_r>:
 8006f94:	b538      	push	{r3, r4, r5, lr}
 8006f96:	4d06      	ldr	r5, [pc, #24]	; (8006fb0 <_close_r+0x1c>)
 8006f98:	2300      	movs	r3, #0
 8006f9a:	4604      	mov	r4, r0
 8006f9c:	4608      	mov	r0, r1
 8006f9e:	602b      	str	r3, [r5, #0]
 8006fa0:	f7fb f8c3 	bl	800212a <_close>
 8006fa4:	1c43      	adds	r3, r0, #1
 8006fa6:	d102      	bne.n	8006fae <_close_r+0x1a>
 8006fa8:	682b      	ldr	r3, [r5, #0]
 8006faa:	b103      	cbz	r3, 8006fae <_close_r+0x1a>
 8006fac:	6023      	str	r3, [r4, #0]
 8006fae:	bd38      	pop	{r3, r4, r5, pc}
 8006fb0:	200002b8 	.word	0x200002b8

08006fb4 <_fstat_r>:
 8006fb4:	b538      	push	{r3, r4, r5, lr}
 8006fb6:	4d07      	ldr	r5, [pc, #28]	; (8006fd4 <_fstat_r+0x20>)
 8006fb8:	2300      	movs	r3, #0
 8006fba:	4604      	mov	r4, r0
 8006fbc:	4608      	mov	r0, r1
 8006fbe:	4611      	mov	r1, r2
 8006fc0:	602b      	str	r3, [r5, #0]
 8006fc2:	f7fb f8be 	bl	8002142 <_fstat>
 8006fc6:	1c43      	adds	r3, r0, #1
 8006fc8:	d102      	bne.n	8006fd0 <_fstat_r+0x1c>
 8006fca:	682b      	ldr	r3, [r5, #0]
 8006fcc:	b103      	cbz	r3, 8006fd0 <_fstat_r+0x1c>
 8006fce:	6023      	str	r3, [r4, #0]
 8006fd0:	bd38      	pop	{r3, r4, r5, pc}
 8006fd2:	bf00      	nop
 8006fd4:	200002b8 	.word	0x200002b8

08006fd8 <_isatty_r>:
 8006fd8:	b538      	push	{r3, r4, r5, lr}
 8006fda:	4d06      	ldr	r5, [pc, #24]	; (8006ff4 <_isatty_r+0x1c>)
 8006fdc:	2300      	movs	r3, #0
 8006fde:	4604      	mov	r4, r0
 8006fe0:	4608      	mov	r0, r1
 8006fe2:	602b      	str	r3, [r5, #0]
 8006fe4:	f7fb f8bd 	bl	8002162 <_isatty>
 8006fe8:	1c43      	adds	r3, r0, #1
 8006fea:	d102      	bne.n	8006ff2 <_isatty_r+0x1a>
 8006fec:	682b      	ldr	r3, [r5, #0]
 8006fee:	b103      	cbz	r3, 8006ff2 <_isatty_r+0x1a>
 8006ff0:	6023      	str	r3, [r4, #0]
 8006ff2:	bd38      	pop	{r3, r4, r5, pc}
 8006ff4:	200002b8 	.word	0x200002b8

08006ff8 <_lseek_r>:
 8006ff8:	b538      	push	{r3, r4, r5, lr}
 8006ffa:	4d07      	ldr	r5, [pc, #28]	; (8007018 <_lseek_r+0x20>)
 8006ffc:	4604      	mov	r4, r0
 8006ffe:	4608      	mov	r0, r1
 8007000:	4611      	mov	r1, r2
 8007002:	2200      	movs	r2, #0
 8007004:	602a      	str	r2, [r5, #0]
 8007006:	461a      	mov	r2, r3
 8007008:	f7fb f8b6 	bl	8002178 <_lseek>
 800700c:	1c43      	adds	r3, r0, #1
 800700e:	d102      	bne.n	8007016 <_lseek_r+0x1e>
 8007010:	682b      	ldr	r3, [r5, #0]
 8007012:	b103      	cbz	r3, 8007016 <_lseek_r+0x1e>
 8007014:	6023      	str	r3, [r4, #0]
 8007016:	bd38      	pop	{r3, r4, r5, pc}
 8007018:	200002b8 	.word	0x200002b8

0800701c <_read_r>:
 800701c:	b538      	push	{r3, r4, r5, lr}
 800701e:	4d07      	ldr	r5, [pc, #28]	; (800703c <_read_r+0x20>)
 8007020:	4604      	mov	r4, r0
 8007022:	4608      	mov	r0, r1
 8007024:	4611      	mov	r1, r2
 8007026:	2200      	movs	r2, #0
 8007028:	602a      	str	r2, [r5, #0]
 800702a:	461a      	mov	r2, r3
 800702c:	f7fb f844 	bl	80020b8 <_read>
 8007030:	1c43      	adds	r3, r0, #1
 8007032:	d102      	bne.n	800703a <_read_r+0x1e>
 8007034:	682b      	ldr	r3, [r5, #0]
 8007036:	b103      	cbz	r3, 800703a <_read_r+0x1e>
 8007038:	6023      	str	r3, [r4, #0]
 800703a:	bd38      	pop	{r3, r4, r5, pc}
 800703c:	200002b8 	.word	0x200002b8

08007040 <_init>:
 8007040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007042:	bf00      	nop
 8007044:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007046:	bc08      	pop	{r3}
 8007048:	469e      	mov	lr, r3
 800704a:	4770      	bx	lr

0800704c <_fini>:
 800704c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800704e:	bf00      	nop
 8007050:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007052:	bc08      	pop	{r3}
 8007054:	469e      	mov	lr, r3
 8007056:	4770      	bx	lr
