Release 14.3 - xst P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: SigGenTop.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SigGenTop.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SigGenTop"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : SigGenTop
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Microsoft/Documents/ise projekter-filer/oscilloscope/ipcore_dir/SinusLUT.vhd" in Library work.
Architecture sinuslut_a of Entity sinuslut is up to date.
Compiling vhdl file "C:/Users/Microsoft/Documents/ise projekter-filer/oscilloscope/DivClk.vhd" in Library work.
Architecture divclk_arch of Entity divclk is up to date.
Compiling vhdl file "C:/Users/Microsoft/Documents/ise projekter-filer/oscilloscope/SigGenControl.vhd" in Library work.
Entity <siggencontrol> compiled.
Entity <siggencontrol> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Microsoft/Documents/ise projekter-filer/oscilloscope/SigGenDatapath.vhd" in Library work.
Architecture behavioral of Entity siggendatapath is up to date.
Compiling vhdl file "C:/Users/Microsoft/Documents/ise projekter-filer/oscilloscope/SevenSeg5.vhd" in Library work.
Architecture sevenseg_arch of Entity sevenseg5 is up to date.
Compiling vhdl file "C:/Users/Microsoft/Documents/ise projekter-filer/oscilloscope/SigGenTop.vhd" in Library work.
Entity <siggentop> compiled.
Entity <siggentop> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <SigGenTop> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DivClk> in library <work> (architecture <DivClk_arch>).

Analyzing hierarchy for entity <SigGenControl> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <SigGenDatapath> in library <work> (architecture <Behavioral>) with generics.
	PWMinc = "0000001"

Analyzing hierarchy for entity <SevenSeg5> in library <work> (architecture <SevenSeg_arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <SigGenTop> in library <work> (Architecture <behavioral>).
Entity <SigGenTop> analyzed. Unit <SigGenTop> generated.

Analyzing Entity <DivClk> in library <work> (Architecture <DivClk_arch>).
Entity <DivClk> analyzed. Unit <DivClk> generated.

Analyzing Entity <SigGenControl> in library <work> (Architecture <Behavioral>).
WARNING:Xst:819 - "C:/Users/Microsoft/Documents/ise projekter-filer/oscilloscope/SigGenControl.vhd" line 134: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <SPIdat>, <Addr>, <Data>
INFO:Xst:2679 - Register <SigEn> in unit <SigGenControl> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <SigGenControl> analyzed. Unit <SigGenControl> generated.

Analyzing generic Entity <SigGenDatapath> in library <work> (Architecture <Behavioral>).
	PWMinc = "0000001"
WARNING:Xst:2211 - "C:/Users/Microsoft/Documents/ise projekter-filer/oscilloscope/SigGenDatapath.vhd" line 61: Instantiating black box module <SinusLUT>.
Entity <SigGenDatapath> analyzed. Unit <SigGenDatapath> generated.

Analyzing Entity <SevenSeg5> in library <work> (Architecture <SevenSeg_arch>).
Entity <SevenSeg5> analyzed. Unit <SevenSeg5> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <DivClk>.
    Related source file is "C:/Users/Microsoft/Documents/ise projekter-filer/oscilloscope/DivClk.vhd".
    Found 32-bit adder for signal <$add0000>.
    Found 32-bit comparator equal for signal <Clear1$cmp_eq0000> created at line 36.
    Found 1-bit register for signal <Clk1_D>.
    Found 25-bit up counter for signal <Cnt1>.
    Found 32-bit adder for signal <mux0000$addsub0000>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <DivClk> synthesized.


Synthesizing Unit <SigGenControl>.
    Related source file is "C:/Users/Microsoft/Documents/ise projekter-filer/oscilloscope/SigGenControl.vhd".
WARNING:Xst:1780 - Signal <sync> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RESET                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idles                                          |
    | Power Up State     | idles                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <RegVal>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit register for signal <Freq>.
    Found 8-bit register for signal <Shape>.
    Found 8-bit register for signal <Ampl>.
    Found 8-bit register for signal <Byte>.
    Found 8-bit register for signal <Addr>.
    Found 8-bit register for signal <Data>.
    Found 1-bit xor2 for signal <RegVal$xor0000> created at line 193.
    Found 1-bit xor2 for signal <RegVal$xor0002> created at line 193.
    Found 1-bit xor2 for signal <RegVal$xor0004> created at line 193.
    Found 1-bit xor2 for signal <RegVal$xor0006> created at line 193.
    Found 1-bit xor2 for signal <RegVal$xor0008> created at line 193.
    Found 1-bit xor2 for signal <RegVal$xor0009> created at line 193.
    Found 1-bit xor2 for signal <RegVal$xor0010> created at line 193.
    Found 1-bit xor2 for signal <RegVal$xor0011> created at line 193.
    Found 8-bit register for signal <SPIdat>.
    Found 1-bit register for signal <SSold>.
    Found 8-bit comparator equal for signal <State$cmp_eq0001> created at line 196.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  57 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <SigGenControl> synthesized.


Synthesizing Unit <SevenSeg5>.
    Related source file is "C:/Users/Microsoft/Documents/ise projekter-filer/oscilloscope/SevenSeg5.vhd".
    Found 16x16-bit ROM for signal <DataN$rom0000>.
    Found 4-bit register for signal <an>.
    Found 8-bit register for signal <cat>.
    Found 1-of-4 decoder for signal <AnInt>.
    Found 1-bit 4-to-1 multiplexer for signal <Data$mux0000> created at line 90.
    Found 4-bit 4-to-1 multiplexer for signal <DataN>.
    Found 2-bit up counter for signal <DispCount>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <SevenSeg5> synthesized.


Synthesizing Unit <SigGenDatapath>.
    Related source file is "C:/Users/Microsoft/Documents/ise projekter-filer/oscilloscope/SigGenDatapath.vhd".
    Found 16-bit adder for signal <MulC$addsub0000> created at line 97.
    Found 16-bit adder for signal <MulC$addsub0001> created at line 97.
    Found 16-bit adder for signal <MulC$addsub0002> created at line 97.
    Found 16-bit adder for signal <MulC$addsub0003> created at line 97.
    Found 16-bit adder for signal <MulC$addsub0004> created at line 97.
    Found 16-bit adder for signal <MulC$addsub0005> created at line 97.
    Found 16-bit adder for signal <MulC$addsub0006> created at line 97.
    Found 7-bit comparator lessequal for signal <PWM$cmp_le0000> created at line 107.
    Found 8-bit adder for signal <PWMcntvar$addsub0000> created at line 68.
    Found 8-bit comparator greater for signal <PWMcntvar$cmp_gt0000> created at line 69.
    Found 8-bit register for signal <PWMcntvar$mux0001> created at line 66.
    Found 8-bit 4-to-1 multiplexer for signal <Sig>.
    Found 12-bit up accumulator for signal <SigCnt>.
    Found 12-bit comparator less for signal <SigSquare$cmp_lt0000> created at line 78.
    Summary:
	inferred   1 Accumulator(s).
	inferred   8 D-type flip-flop(s).
	inferred   8 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <SigGenDatapath> synthesized.


Synthesizing Unit <SigGenTop>.
    Related source file is "C:/Users/Microsoft/Documents/ise projekter-filer/oscilloscope/SigGenTop.vhd".
Unit <SigGenTop> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x16-bit ROM                                         : 1
# Adders/Subtractors                                   : 12
 16-bit adder                                          : 7
 32-bit adder                                          : 4
 8-bit adder                                           : 1
# Counters                                             : 3
 2-bit up counter                                      : 1
 25-bit up counter                                     : 2
# Accumulators                                         : 1
 12-bit up accumulator                                 : 1
# Registers                                            : 13
 1-bit register                                        : 3
 4-bit register                                        : 1
 8-bit register                                        : 9
# Latches                                              : 1
 8-bit latch                                           : 1
# Comparators                                          : 6
 12-bit comparator less                                : 1
 32-bit comparator equal                               : 2
 7-bit comparator lessequal                            : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 3
 1-bit 4-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <U1/State/FSM> on signal <State[1:2]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 idles   | 00
 addrs   | 01
 datas   | 11
 chksums | 10
---------------------
Reading core <ipcore_dir/SinusLUT.ngc>.
Loading core <SinusLUT> for timing and area information for instance <SinusDec>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x16-bit ROM                                         : 1
# Adders/Subtractors                                   : 12
 16-bit adder                                          : 7
 32-bit adder                                          : 4
 8-bit adder                                           : 1
# Counters                                             : 3
 2-bit up counter                                      : 1
 25-bit up counter                                     : 2
# Accumulators                                         : 1
 12-bit up accumulator                                 : 1
# Registers                                            : 79
 Flip-Flops                                            : 79
# Latches                                              : 1
 8-bit latch                                           : 1
# Comparators                                          : 6
 12-bit comparator less                                : 1
 32-bit comparator equal                               : 2
 7-bit comparator lessequal                            : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 3
 1-bit 4-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <SigGenTop> ...

Optimizing unit <SevenSeg5> ...

Optimizing unit <SigGenDatapath> ...

Optimizing unit <SigGenControl> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SigGenTop, actual ratio is 18.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 145
 Flip-Flops                                            : 145

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : SigGenTop.ngr
Top Level Output File Name         : SigGenTop
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 27

Cell Usage :
# BELS                             : 575
#      GND                         : 2
#      INV                         : 6
#      LUT1                        : 5
#      LUT2                        : 50
#      LUT3                        : 113
#      LUT3_L                      : 1
#      LUT4                        : 113
#      LUT4_D                      : 1
#      LUT4_L                      : 1
#      MULT_AND                    : 9
#      MUXCY                       : 135
#      MUXF5                       : 21
#      VCC                         : 2
#      XORCY                       : 116
# FlipFlops/Latches                : 153
#      FD                          : 1
#      FDC                         : 72
#      FDC_1                       : 8
#      FDCE                        : 54
#      FDE                         : 8
#      FDP                         : 2
#      LDE                         : 8
# RAMS                             : 2
#      RAMB16_S4_S4                : 2
# Clock Buffers                    : 3
#      BUFG                        : 1
#      BUFGP                       : 2
# IO Buffers                       : 25
#      IBUF                        : 3
#      OBUF                        : 22
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      158  out of    960    16%  
 Number of Slice Flip Flops:            152  out of   1920     7%  
 Number of 4 input LUTs:                290  out of   1920    15%  
 Number of IOs:                          27
 Number of bonded IOBs:                  27  out of     83    32%  
    IOB Flip Flops:                       1
 Number of BRAMs:                         2  out of      4    50%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                             | Clock buffer(FF name)                                                                                                           | Load  |
-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+
Clk                                      | BUFGP                                                                                                                           | 52    |
U4/Clk1_D                                | NONE(U3/DispCount_1)                                                                                                            | 14    |
U0/Clk1_D1                               | BUFG                                                                                                                            | 73    |
U2/SinusDec/N1                           | NONE(U2/SinusDec/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp4x4.ram)| 2     |
U1/State_cmp_eq0002(U1/State_FSM_Out01:O)| NONE(*)(U1/RegVal_7)                                                                                                            | 8     |
SCK                                      | BUFGP                                                                                                                           | 8     |
-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
BTN3                               | IBUF                   | 136   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.940ns (Maximum Frequency: 125.950MHz)
   Minimum input arrival time before clock: 10.252ns
   Maximum output required time after clock: 39.006ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 7.940ns (frequency: 125.950MHz)
  Total number of paths / destination ports: 18202 / 54
-------------------------------------------------------------------------
Delay:               7.940ns (Levels of Logic = 34)
  Source:            U4/Cnt1_5 (FF)
  Destination:       U4/Cnt1_24 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: U4/Cnt1_5 to U4/Cnt1_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  U4/Cnt1_5 (U4/Cnt1_5)
     LUT1:I0->O            1   0.704   0.000  U4/Clear1_wg_cy<0>_rt (U4/Clear1_wg_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  U4/Clear1_wg_cy<0> (U4/Clear1_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  U4/Clear1_wg_cy<1> (U4/Clear1_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  U4/Clear1_wg_cy<2> (U4/Clear1_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  U4/Clear1_wg_cy<3> (U4/Clear1_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  U4/Clear1_wg_cy<4> (U4/Clear1_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  U4/Clear1_wg_cy<5> (U4/Clear1_wg_cy<5>)
     MUXCY:CI->O          27   0.331   1.296  U4/Clear1_wg_cy<6> (U4/Clear1)
     LUT3:I2->O            1   0.704   0.000  U4/Mcount_Cnt1_lut<0> (U4/Mcount_Cnt1_lut<0>)
     MUXCY:S->O            1   0.464   0.000  U4/Mcount_Cnt1_cy<0> (U4/Mcount_Cnt1_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<1> (U4/Mcount_Cnt1_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<2> (U4/Mcount_Cnt1_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<3> (U4/Mcount_Cnt1_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<4> (U4/Mcount_Cnt1_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<5> (U4/Mcount_Cnt1_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<6> (U4/Mcount_Cnt1_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<7> (U4/Mcount_Cnt1_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<8> (U4/Mcount_Cnt1_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<9> (U4/Mcount_Cnt1_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<10> (U4/Mcount_Cnt1_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<11> (U4/Mcount_Cnt1_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<12> (U4/Mcount_Cnt1_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<13> (U4/Mcount_Cnt1_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<14> (U4/Mcount_Cnt1_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<15> (U4/Mcount_Cnt1_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<16> (U4/Mcount_Cnt1_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<17> (U4/Mcount_Cnt1_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<18> (U4/Mcount_Cnt1_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<19> (U4/Mcount_Cnt1_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<20> (U4/Mcount_Cnt1_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<21> (U4/Mcount_Cnt1_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  U4/Mcount_Cnt1_cy<22> (U4/Mcount_Cnt1_cy<22>)
     MUXCY:CI->O           0   0.059   0.000  U4/Mcount_Cnt1_cy<23> (U4/Mcount_Cnt1_cy<23>)
     XORCY:CI->O           1   0.804   0.000  U4/Mcount_Cnt1_xor<24> (U4/Mcount_Cnt124)
     FDC:D                     0.308          U4/Cnt1_24
    ----------------------------------------
    Total                      7.940ns (6.022ns logic, 1.918ns route)
                                       (75.8% logic, 24.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U4/Clk1_D'
  Clock period: 5.316ns (frequency: 188.111MHz)
  Total number of paths / destination ports: 178 / 13
-------------------------------------------------------------------------
Delay:               5.316ns (Levels of Logic = 4)
  Source:            U3/DispCount_0 (FF)
  Destination:       U3/cat_6 (FF)
  Source Clock:      U4/Clk1_D rising
  Destination Clock: U4/Clk1_D rising

  Data Path: U3/DispCount_0 to U3/cat_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             15   0.591   1.192  U3/DispCount_0 (U3/DispCount_0)
     LUT3:I0->O            1   0.704   0.000  U3/Mmux_DataN_4 (U3/Mmux_DataN_4)
     MUXF5:I0->O          14   0.321   1.175  U3/Mmux_DataN_2_f5 (U3/DataN<0>)
     LUT4:I0->O            1   0.704   0.000  U3/CatInt<2>_F (N69)
     MUXF5:I0->O           1   0.321   0.000  U3/CatInt<2> (U3/CatInt<2>)
     FDC:D                     0.308          U3/cat_2
    ----------------------------------------
    Total                      5.316ns (2.949ns logic, 2.367ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U0/Clk1_D1'
  Clock period: 7.063ns (frequency: 141.583MHz)
  Total number of paths / destination ports: 585 / 138
-------------------------------------------------------------------------
Delay:               7.063ns (Levels of Logic = 4)
  Source:            U1/SSold (FF)
  Destination:       U1/Byte_7 (FF)
  Source Clock:      U0/Clk1_D1 rising
  Destination Clock: U0/Clk1_D1 rising

  Data Path: U1/SSold to U1/Byte_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.591   0.668  U1/SSold (U1/SSold)
     LUT3_L:I2->LO         1   0.704   0.104  U1/DispSel<0>1151_SW0 (N65)
     LUT4:I3->O            6   0.704   0.673  U1/DispSel<0>1151 (U1/N0)
     LUT4:I3->O            9   0.704   0.899  U1/ShapeEn1 (U1/ShapeEn)
     LUT2:I1->O            8   0.704   0.757  U1/Byte_and00001 (U1/Byte_and0000)
     FDE:CE                    0.555          U1/Byte_0
    ----------------------------------------
    Total                      7.063ns (3.962ns logic, 3.101ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SCK'
  Clock period: 1.532ns (frequency: 652.742MHz)
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               1.532ns (Levels of Logic = 0)
  Source:            U1/SPIdat_7 (FF)
  Destination:       U1/SPIdat_6 (FF)
  Source Clock:      SCK falling
  Destination Clock: SCK falling

  Data Path: U1/SPIdat_7 to U1/SPIdat_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            5   0.591   0.633  U1/SPIdat_7 (U1/SPIdat_7)
     FDC_1:D                   0.308          U1/SPIdat_6
    ----------------------------------------
    Total                      1.532ns (0.899ns logic, 0.633ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U4/Clk1_D'
  Total number of paths / destination ports: 365 / 7
-------------------------------------------------------------------------
Offset:              10.252ns (Levels of Logic = 9)
  Source:            SS (PAD)
  Destination:       U3/cat_6 (FF)
  Destination Clock: U4/Clk1_D rising

  Data Path: SS to U3/cat_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.704  SS_IBUF (SS_IBUF)
     LUT4:I2->O            6   0.704   0.673  U1/DispSel<0>1151 (U1/N0)
     LUT4:I3->O           15   0.704   1.192  U1/DispSel<0>2 (Disp<14>)
     LUT4:I0->O            1   0.704   0.000  U1/Disp<0>1 (U1/Disp<0>)
     MUXF5:I1->O           1   0.321   0.499  U1/Disp<0>_f5 (Disp<0>)
     LUT3:I1->O            1   0.704   0.000  U3/Mmux_DataN_4 (U3/Mmux_DataN_4)
     MUXF5:I0->O          14   0.321   1.175  U3/Mmux_DataN_2_f5 (U3/DataN<0>)
     LUT4:I0->O            1   0.704   0.000  U3/CatInt<2>_F (N69)
     MUXF5:I0->O           1   0.321   0.000  U3/CatInt<2> (U3/CatInt<2>)
     FDC:D                     0.308          U3/cat_2
    ----------------------------------------
    Total                     10.252ns (6.009ns logic, 4.243ns route)
                                       (58.6% logic, 41.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1/State_cmp_eq0002'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.141ns (Levels of Logic = 2)
  Source:            SS (PAD)
  Destination:       U1/RegVal_7 (LATCH)
  Destination Clock: U1/State_cmp_eq0002 falling

  Data Path: SS to U1/RegVal_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.844  SS_IBUF (SS_IBUF)
     LUT2:I0->O            9   0.704   0.820  U1/SSpuls1 (U1/SSpuls)
     LDE:GE                    0.555          U1/RegVal_7
    ----------------------------------------
    Total                      4.141ns (2.477ns logic, 1.664ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U0/Clk1_D1'
  Total number of paths / destination ports: 60 / 51
-------------------------------------------------------------------------
Offset:              6.918ns (Levels of Logic = 4)
  Source:            SS (PAD)
  Destination:       U1/Byte_7 (FF)
  Destination Clock: U0/Clk1_D1 rising

  Data Path: SS to U1/Byte_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.704  SS_IBUF (SS_IBUF)
     LUT4:I2->O            6   0.704   0.673  U1/DispSel<0>1151 (U1/N0)
     LUT4:I3->O            9   0.704   0.899  U1/ShapeEn1 (U1/ShapeEn)
     LUT2:I1->O            8   0.704   0.757  U1/Byte_and00001 (U1/Byte_and0000)
     FDE:CE                    0.555          U1/Byte_0
    ----------------------------------------
    Total                      6.918ns (3.885ns logic, 3.033ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SCK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 1)
  Source:            MOSI (PAD)
  Destination:       U1/SPIdat_7 (FF)
  Destination Clock: SCK falling

  Data Path: MOSI to U1/SPIdat_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  MOSI_IBUF (MOSI_IBUF)
     FDC_1:D                   0.308          U1/SPIdat_7
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U0/Clk1_D1'
  Total number of paths / destination ports: 1183772314 / 10
-------------------------------------------------------------------------
Offset:              39.006ns (Levels of Logic = 39)
  Source:            U2/SinusDec/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp4x4.ram (RAM)
  Destination:       PWMOut (PAD)
  Source Clock:      U0/Clk1_D1 rising

  Data Path: U2/SinusDec/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp4x4.ram to PWMOut
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S4_S4:CLKA->DOA2    1   2.800   0.420  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp4x4.ram (douta<2>)
     end scope: 'U2/SinusDec'
     MUXF5:S->O            9   0.739   0.820  U2/Mmux_Sig6_f5 (U2/MulC_mux0000<2>_mand)
     MULT_AND:I1->LO       0   0.741   0.000  U2/MulC_mux0000<2>_mand (U2/MulC_mux0000<2>_mand1)
     MUXCY:DI->O           1   0.888   0.000  U2/Madd_MulC_addsub0000_cy<2> (U2/Madd_MulC_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  U2/Madd_MulC_addsub0000_cy<3> (U2/Madd_MulC_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  U2/Madd_MulC_addsub0000_cy<4> (U2/Madd_MulC_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  U2/Madd_MulC_addsub0000_cy<5> (U2/Madd_MulC_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  U2/Madd_MulC_addsub0000_cy<6> (U2/Madd_MulC_addsub0000_cy<6>)
     XORCY:CI->O           1   0.804   0.499  U2/Madd_MulC_addsub0000_xor<7> (U2/MulC_addsub0000<7>)
     LUT4:I1->O            3   0.704   0.706  U2/MulC_mux0001<7>1 (U2/MulC_mux0001<7>)
     LUT2:I0->O            1   0.704   0.000  U2/Madd_MulC_addsub0001_lut<7> (U2/Madd_MulC_addsub0001_lut<7>)
     MUXCY:S->O            1   0.464   0.000  U2/Madd_MulC_addsub0001_cy<7> (U2/Madd_MulC_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  U2/Madd_MulC_addsub0001_cy<8> (U2/Madd_MulC_addsub0001_cy<8>)
     XORCY:CI->O           1   0.804   0.499  U2/Madd_MulC_addsub0001_xor<9> (U2/MulC_addsub0001<9>)
     LUT4:I1->O            3   0.704   0.706  U2/MulC_mux0002<9>1 (U2/MulC_mux0002<9>)
     LUT2:I0->O            1   0.704   0.000  U2/Madd_MulC_addsub0002_lut<9> (U2/Madd_MulC_addsub0002_lut<9>)
     MUXCY:S->O            1   0.464   0.000  U2/Madd_MulC_addsub0002_cy<9> (U2/Madd_MulC_addsub0002_cy<9>)
     XORCY:CI->O           1   0.804   0.499  U2/Madd_MulC_addsub0002_xor<10> (U2/MulC_addsub0002<10>)
     LUT4:I1->O            3   0.704   0.706  U2/MulC_mux0003<10>1 (U2/MulC_mux0003<10>)
     LUT2:I0->O            1   0.704   0.000  U2/Madd_MulC_addsub0003_lut<10> (U2/Madd_MulC_addsub0003_lut<10>)
     MUXCY:S->O            1   0.464   0.000  U2/Madd_MulC_addsub0003_cy<10> (U2/Madd_MulC_addsub0003_cy<10>)
     XORCY:CI->O           1   0.804   0.499  U2/Madd_MulC_addsub0003_xor<11> (U2/MulC_addsub0003<11>)
     LUT4:I1->O            3   0.704   0.706  U2/MulC_mux0004<11>1 (U2/MulC_mux0004<11>)
     LUT2:I0->O            1   0.704   0.000  U2/Madd_MulC_addsub0004_lut<11> (U2/Madd_MulC_addsub0004_lut<11>)
     MUXCY:S->O            1   0.464   0.000  U2/Madd_MulC_addsub0004_cy<11> (U2/Madd_MulC_addsub0004_cy<11>)
     XORCY:CI->O           1   0.804   0.499  U2/Madd_MulC_addsub0004_xor<12> (U2/MulC_addsub0004<12>)
     LUT4:I1->O            3   0.704   0.706  U2/MulC_mux0005<12>1 (U2/MulC_mux0005<12>)
     LUT2:I0->O            1   0.704   0.000  U2/Madd_MulC_addsub0005_lut<12> (U2/Madd_MulC_addsub0005_lut<12>)
     MUXCY:S->O            1   0.464   0.000  U2/Madd_MulC_addsub0005_cy<12> (U2/Madd_MulC_addsub0005_cy<12>)
     XORCY:CI->O           1   0.804   0.499  U2/Madd_MulC_addsub0005_xor<13> (U2/MulC_addsub0005<13>)
     LUT4:I1->O            3   0.704   0.706  U2/MulC_mux0006<13>1 (U2/MulC_mux0006<13>)
     LUT2:I0->O            1   0.704   0.000  U2/Madd_MulC_addsub0006_lut<13> (U2/Madd_MulC_addsub0006_lut<13>)
     MUXCY:S->O            1   0.464   0.000  U2/Madd_MulC_addsub0006_cy<13> (U2/Madd_MulC_addsub0006_cy<13>)
     XORCY:CI->O           1   0.804   0.499  U2/Madd_MulC_addsub0006_xor<14> (U2/MulC_addsub0006<14>)
     LUT4:I1->O            1   0.704   0.595  U2/MulC_mux0007<14>1 (U2/SigAmpl<5>)
     LUT2:I0->O            1   0.704   0.000  U2/Mcompar_PWM_cmp_le0000_lut<5> (U2/Mcompar_PWM_cmp_le0000_lut<5>)
     MUXCY:S->O            1   0.864   0.424  U2/Mcompar_PWM_cmp_le0000_cy<5> (U2/Mcompar_PWM_cmp_le0000_cy<5>)
     LUT4:I3->O            2   0.704   0.447  U2/Mcompar_PWM_cmp_le0000_cy<6> (LD_OBUF)
     OBUF:I->O                 3.272          PWMOut_OBUF (PWMOut)
    ----------------------------------------
    Total                     39.006ns (28.571ns logic, 10.435ns route)
                                       (73.2% logic, 26.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U4/Clk1_D'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            U3/an_3 (FF)
  Destination:       An<3> (PAD)
  Source Clock:      U4/Clk1_D rising

  Data Path: U3/an_3 to An<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.591   0.420  U3/an_3 (U3/an_3)
     OBUF:I->O                 3.272          An_3_OBUF (An<3>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.13 secs
 
--> 

Total memory usage is 4526128 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    2 (   0 filtered)

