$date
	Sat Nov  9 23:15:11 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module cache_fill_fsm_tb $end
$scope module idut $end
$var wire 1 ! clk $end
$var wire 16 " memory_data [15:0] $end
$var wire 1 # memory_data_valid $end
$var wire 16 $ miss_address [15:0] $end
$var wire 1 % miss_detected $end
$var wire 1 & rst $end
$var wire 1 ' state $end
$var wire 4 ( counter_out [3:0] $end
$var wire 4 ) counter_in [3:0] $end
$var reg 1 * clear_counter $end
$var reg 1 + enable_counter $end
$var reg 1 , fsm_busy $end
$var reg 16 - memory_address [15:0] $end
$var reg 1 . next_state $end
$var reg 1 / write_data_array $end
$var reg 1 0 write_tag_array $end
$scope module cla $end
$var wire 4 1 b_in [3:0] $end
$var wire 1 2 c1 $end
$var wire 1 3 c2 $end
$var wire 1 4 c3 $end
$var wire 1 5 carry_in $end
$var wire 1 6 carry_out $end
$var wire 1 7 g0 $end
$var wire 1 8 g1 $end
$var wire 1 9 g2 $end
$var wire 1 : g3 $end
$var wire 1 ; ovfl $end
$var wire 1 < p0 $end
$var wire 1 = p1 $end
$var wire 1 > p2 $end
$var wire 1 ? p3 $end
$var wire 4 @ adder_out [3:0] $end
$var wire 4 A a_in [3:0] $end
$upscope $end
$scope module counter_4 $end
$var wire 1 ! clk $end
$var wire 4 B d [3:0] $end
$var wire 1 C rst $end
$var wire 1 + wen $end
$var reg 4 D q [3:0] $end
$upscope $end
$scope module ff0 $end
$var wire 1 ! clk $end
$var wire 1 . d $end
$var wire 1 & rst $end
$var wire 1 E wen $end
$var reg 1 ' q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1E
bx D
1C
bx B
bx A
bx @
x?
x>
x=
x<
x;
0:
09
08
x7
x6
05
x4
x3
x2
b1 1
00
0/
x.
b0 -
0,
0+
0*
bx )
bx (
x'
1&
x%
bx $
0#
bx "
0!
$end
#15
0;
04
06
03
02
b1 )
b1 @
b1 B
07
0?
0>
0=
1<
0'
b0 (
b0 A
b0 D
1!
#30
0!
#45
1.
0C
1%
b100000000000 $
0&
1!
#60
0!
#75
b100000000000 -
1,
1'
1.
0%
1!
#90
0!
#105
1!
#120
0!
#135
1!
#150
0!
#165
1!
#180
0!
#195
1+
1/
b100000000000 -
1,
1#
1!
#210
0!
#225
12
b10 )
b10 @
b10 B
17
0<
b1 (
b1 A
b1 D
b100000000010 -
0/
0+
1,
0#
1!
#240
0!
#255
1!
#270
0!
#285
1!
#300
0!
#315
1!
#330
1+
1/
b100000000010 -
1,
1#
0!
#345
02
b11 )
b11 @
b11 B
07
1=
1<
b100000000100 -
1/
1+
1,
b10 (
b10 A
b10 D
1!
#360
b100000000100 -
0/
0+
1,
0#
0!
#375
1!
#390
0!
#405
1!
#420
0!
#435
1!
#450
0!
#465
1!
#480
1+
1/
b100000000100 -
1,
1#
0!
#495
13
12
b100 )
b100 @
b100 B
17
0<
b100000000110 -
1/
1+
1,
b11 (
b11 A
b11 D
1!
#510
b100000000110 -
0/
0+
1,
0#
0!
#525
1!
#540
0!
#555
1!
#570
0!
#585
1!
#600
0!
#615
1!
#630
1+
1/
b100000000110 -
1,
1#
0!
#645
03
02
b101 )
b101 @
b101 B
07
1>
0=
1<
b100000001000 -
1/
1+
1,
b100 (
b100 A
b100 D
1!
#660
b100000001000 -
0/
0+
1,
0#
0!
#675
1!
#690
0!
#705
1!
#720
0!
#735
1!
#750
0!
#765
1!
#780
1+
1/
b100000001000 -
1,
1#
0!
#795
12
b110 )
b110 @
b110 B
17
0<
b100000001010 -
1/
1+
1,
b101 (
b101 A
b101 D
1!
#810
b100000001010 -
0/
0+
1,
0#
0!
#825
1!
#840
0!
#855
1!
#870
0!
#885
1!
#900
0!
#915
1!
#930
1+
1/
b100000001010 -
1,
1#
0!
#945
02
b111 )
b111 @
b111 B
07
1=
1<
b100000001100 -
1/
1+
1,
b110 (
b110 A
b110 D
1!
#960
b100000001100 -
0/
0+
1,
0#
0!
#975
1!
#990
0!
#1005
1!
#1020
0!
#1035
1!
#1050
0!
#1065
1!
#1080
1+
1/
b100000001100 -
1,
1#
0!
#1095
1;
13
14
12
b1000 )
b1000 @
b1000 B
17
0<
b100000001110 -
1/
1+
1,
b111 (
b111 A
b111 D
1!
#1110
b100000001110 -
0/
0+
1,
0#
0!
#1125
1!
#1140
0!
#1155
1!
#1170
0!
#1185
1!
#1200
0!
#1215
1!
#1230
1+
1/
b100000001110 -
1,
1#
0!
#1245
0;
04
03
02
b1001 )
b1001 @
b1001 B
07
1?
0>
0=
1<
1C
1*
10
0.
b100000000000 -
0/
0+
1,
b1000 (
b1000 A
b1000 D
1!
#1260
b100000000000 -
10
1*
1,
0#
0!
#1275
b1 )
b1 @
b1 B
0?
0C
b0 -
00
0*
0,
0'
b0 (
b0 A
b0 D
1!
#1290
0!
#1305
1!
#1320
0!
#1335
1!
#1350
0!
#1365
1!
#1380
1#
0!
#1395
1!
#1410
0#
0!
#1425
1!
#1440
0!
