INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcus Vinicius/Desktop/Estudar/Embarcados/controle/controle.srcs/sim_1/new/simulate_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_file
