<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.2 Trace  (lin)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3
-fastpaths -xml example_top example_top.ncd -o example_top.twr example_top.pcf

</twCmdLine><twDesign>example_top.ncd</twDesign><twDesignPath>example_top.ncd</twDesignPath><twPCF>example_top.pcf</twPCF><twPcfPath>example_top.pcf</twPcfPath><twDevInfo arch="virtex6" pkg="ff1156"><twDevName>xc6vlx240t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.15 2011-06-20, STEPPING level 0</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PATHDELAY" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.772</twMaxDel></twConstHead><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathFromToDelay"><twSlack>12.228</twSlack><twSrc BELType="FF">gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">gen_dbg_enable.u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twDest><twTotPathDel>2.737</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>gen_dbg_enable.u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising">gen_dbg_enable.u_icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X63Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y91.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y88.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.860</twLogDel><twRouteDel>1.877</twRouteDel><twTotDel>2.737</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ddr3_cs0_control&lt;0&gt;</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathFromToDelay"><twSlack>12.228</twSlack><twSrc BELType="FF">gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">gen_dbg_enable.u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twTotPathDel>2.737</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>gen_dbg_enable.u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising">gen_dbg_enable.u_icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X63Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y91.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y88.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.860</twLogDel><twRouteDel>1.877</twRouteDel><twTotDel>2.737</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ddr3_cs0_control&lt;0&gt;</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathFromToDelay"><twSlack>12.228</twSlack><twSrc BELType="FF">gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">gen_dbg_enable.u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR</twDest><twTotPathDel>2.737</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>gen_dbg_enable.u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising">gen_dbg_enable.u_icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X63Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y91.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y88.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.860</twLogDel><twRouteDel>1.877</twRouteDel><twTotDel>2.737</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ddr3_cs0_control&lt;0&gt;</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="12"><twSlack>0.798</twSlack><twSrc BELType="FF">gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising">gen_dbg_enable.u_icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X63Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y91.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y88.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y88.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.131</twLogDel><twRouteDel>0.702</twRouteDel><twTotDel>0.833</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ddr3_cs0_control&lt;0&gt;</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="13"><twSlack>0.798</twSlack><twSrc BELType="FF">gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising">gen_dbg_enable.u_icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X63Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y91.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y88.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y88.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.131</twLogDel><twRouteDel>0.702</twRouteDel><twTotDel>0.833</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ddr3_cs0_control&lt;0&gt;</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="14"><twSlack>0.798</twSlack><twSrc BELType="FF">gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising">gen_dbg_enable.u_icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X63Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y91.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y88.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y88.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.131</twLogDel><twRouteDel>0.702</twRouteDel><twTotDel>0.833</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ddr3_cs0_control&lt;0&gt;</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="15" twConstType="PATHDELAY" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.718</twMaxDel></twConstHead><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathFromToDelay"><twSlack>14.282</twSlack><twSrc BELType="FF">gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>0.683</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising">gen_dbg_enable.u_icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X63Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y91.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y91.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.407</twLogDel><twRouteDel>0.276</twRouteDel><twTotDel>0.683</twTotDel><twDestClk twEdge ="twRising">gen_dbg_enable.u_icon/U0/iUPDATE_OUT</twDestClk><twPctLog>59.6</twPctLog><twPctRoute>40.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="18"><twSlack>0.137</twSlack><twSrc BELType="FF">gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising">gen_dbg_enable.u_icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X63Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y91.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X63Y91.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.057</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.096</twRouteDel><twTotDel>0.137</twTotDel><twDestClk twEdge ="twRising">gen_dbg_enable.u_icon/U0/iUPDATE_OUT</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="19" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>573</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>141</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="20"><twUnconstPath anchorID="21" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.650</twTotDel><twSrc BELType="FF">gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType="FF">gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>5.578</twDel><twSUTime>0.037</twSUTime><twTotPathDel>5.615</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X31Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr3_cs0_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X31Y87.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y87.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y112.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.949</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/iCOMMAND_SEL&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>gen_dbg_enable.u_cs2/U0/I_VIO/reset_f_edge/iDOUT&lt;1&gt;</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y113.D4</twSite><twDelType>net</twDelType><twFanCnt>385</twFanCnt><twDelInfo twEdge="twRising">2.306</twDelInfo><twComp>ddr3_cs2_control&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y113.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.037</twDelInfo><twComp>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd2_out</twComp><twBEL>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>5.105</twRouteDel><twTotDel>5.615</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ddr3_cs0_control&lt;0&gt;</twDestClk><twPctLog>9.1</twPctLog><twPctRoute>90.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="22"><twUnconstPath anchorID="23" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.438</twTotDel><twSrc BELType="FF">gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="FF">gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>5.366</twDel><twSUTime>0.037</twSUTime><twTotPathDel>5.403</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X33Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr3_cs0_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X33Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y87.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>gen_dbg_enable.u_cs4/U0/I_VIO/reset_f_edge/iDOUT&lt;0&gt;</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y112.A6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.996</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>gen_dbg_enable.u_cs2/U0/I_VIO/reset_f_edge/iDOUT&lt;1&gt;</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y113.D4</twSite><twDelType>net</twDelType><twFanCnt>385</twFanCnt><twDelInfo twEdge="twRising">2.306</twDelInfo><twComp>ddr3_cs2_control&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y113.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.037</twDelInfo><twComp>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd2_out</twComp><twBEL>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>4.893</twRouteDel><twTotDel>5.403</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ddr3_cs0_control&lt;0&gt;</twDestClk><twPctLog>9.4</twPctLog><twPctRoute>90.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="24"><twUnconstPath anchorID="25" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.413</twTotDel><twSrc BELType="FF">gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="FF">gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>5.341</twDel><twSUTime>0.037</twSUTime><twTotPathDel>5.378</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X31Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr3_cs0_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X31Y87.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y87.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y112.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.949</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/iCOMMAND_SEL&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>gen_dbg_enable.u_cs2/U0/I_VIO/reset_f_edge/iDOUT&lt;1&gt;</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y113.D4</twSite><twDelType>net</twDelType><twFanCnt>385</twFanCnt><twDelInfo twEdge="twRising">2.306</twDelInfo><twComp>ddr3_cs2_control&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y113.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.037</twDelInfo><twComp>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd2_out</twComp><twBEL>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>4.868</twRouteDel><twTotDel>5.378</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ddr3_cs0_control&lt;0&gt;</twDestClk><twPctLog>9.5</twPctLog><twPctRoute>90.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRpt anchorID="26"><twUnconstPath anchorID="27" twDataPathType="twDataPathMinDelay" ><twTotDel>0.080</twTotDel><twSrc BELType="FF">gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE</twSrc><twDest BELType="FF">gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twDest><twDel>0.191</twDel><twSUTime>0.076</twSUTime><twTotPathDel>0.115</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE</twSrc><twDest BELType='FF'>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising">ddr3_cs0_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X21Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y83.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y83.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN&lt;1&gt;</twComp><twBEL>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.093</twRouteDel><twTotDel>0.115</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="28"><twUnconstPath anchorID="29" twDataPathType="twDataPathMinDelay" ><twTotDel>0.083</twTotDel><twSrc BELType="FF">gen_dbg_enable.u_cs4/U0/I_VIO/GEN_UPDATE_OUT[36].UPDATE_CELL/SHIFT_REG</twSrc><twDest BELType="FF">gen_dbg_enable.u_cs4/U0/I_VIO/GEN_UPDATE_OUT[36].UPDATE_CELL/GEN_CLK.USER_REG</twDest><twDel>0.194</twDel><twSUTime>0.076</twSUTime><twTotPathDel>0.118</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>gen_dbg_enable.u_cs4/U0/I_VIO/GEN_UPDATE_OUT[36].UPDATE_CELL/SHIFT_REG</twSrc><twDest BELType='FF'>gen_dbg_enable.u_cs4/U0/I_VIO/GEN_UPDATE_OUT[36].UPDATE_CELL/GEN_CLK.USER_REG</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X79Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising">ddr3_cs0_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X79Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>gen_dbg_enable.u_cs4/U0/I_VIO/OUTPUT_SHIFT&lt;40&gt;</twComp><twBEL>gen_dbg_enable.u_cs4/U0/I_VIO/GEN_UPDATE_OUT[36].UPDATE_CELL/SHIFT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y75.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>gen_dbg_enable.u_cs4/U0/I_VIO/OUTPUT_SHIFT&lt;37&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y75.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>gen_dbg_enable.u_cs4/U0/I_VIO/UPDATE&lt;5&gt;</twComp><twBEL>gen_dbg_enable.u_cs4/U0/I_VIO/GEN_UPDATE_OUT[36].UPDATE_CELL/GEN_CLK.USER_REG</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.096</twRouteDel><twTotDel>0.118</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="30"><twUnconstPath anchorID="31" twDataPathType="twDataPathMinDelay" ><twTotDel>0.083</twTotDel><twSrc BELType="FF">gen_dbg_enable.u_cs4/U0/I_VIO/GEN_UPDATE_OUT[40].UPDATE_CELL/SHIFT_REG</twSrc><twDest BELType="FF">gen_dbg_enable.u_cs4/U0/I_VIO/GEN_UPDATE_OUT[40].UPDATE_CELL/GEN_CLK.USER_REG</twDest><twDel>0.194</twDel><twSUTime>0.076</twSUTime><twTotPathDel>0.118</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>gen_dbg_enable.u_cs4/U0/I_VIO/GEN_UPDATE_OUT[40].UPDATE_CELL/SHIFT_REG</twSrc><twDest BELType='FF'>gen_dbg_enable.u_cs4/U0/I_VIO/GEN_UPDATE_OUT[40].UPDATE_CELL/GEN_CLK.USER_REG</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X71Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising">ddr3_cs0_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X71Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>gen_dbg_enable.u_cs4/U0/I_VIO/OUTPUT_SHIFT&lt;44&gt;</twComp><twBEL>gen_dbg_enable.u_cs4/U0/I_VIO/GEN_UPDATE_OUT[40].UPDATE_CELL/SHIFT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y80.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>gen_dbg_enable.u_cs4/U0/I_VIO/OUTPUT_SHIFT&lt;41&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X70Y80.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>gen_dbg_enable.u_cs4/U0/I_VIO/UPDATE&lt;9&gt;</twComp><twBEL>gen_dbg_enable.u_cs4/U0/I_VIO/GEN_UPDATE_OUT[40].UPDATE_CELL/GEN_CLK.USER_REG</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.096</twRouteDel><twTotDel>0.118</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="32" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>558</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>542</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="33"><twUnconstPath anchorID="34" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.152</twTotDel><twSrc BELType="FF">u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_14</twSrc><twDest BELType="FF">gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[194].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>6.047</twDel><twSUTime>0.070</twSUTime><twTotPathDel>6.117</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_14</twSrc><twDest BELType='FF'>gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[194].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X25Y133.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt&lt;15&gt;</twComp><twBEL>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y75.B3</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">5.710</twDelInfo><twComp>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[193].ASYNC_IN_CELL/fd3_out</twComp><twBEL>gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[194].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[194].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>0.407</twLogDel><twRouteDel>5.710</twRouteDel><twTotDel>6.117</twTotDel><twDestClk twEdge ="twRising">ddr3_cs0_control&lt;0&gt;</twDestClk><twPctLog>6.7</twPctLog><twPctRoute>93.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="35"><twUnconstPath anchorID="36" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.769</twTotDel><twSrc BELType="FF">u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_0</twSrc><twDest BELType="FF">gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[180].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>5.723</twDel><twSUTime>0.011</twSUTime><twTotPathDel>5.734</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_0</twSrc><twDest BELType='FF'>gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[180].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X59Y129.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt&lt;3&gt;</twComp><twBEL>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y77.B5</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">5.386</twDelInfo><twComp>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[181].ASYNC_IN_CELL/fd1_out</twComp><twBEL>gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[180].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[180].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>0.348</twLogDel><twRouteDel>5.386</twRouteDel><twTotDel>5.734</twTotDel><twDestClk twEdge ="twRising">ddr3_cs0_control&lt;0&gt;</twDestClk><twPctLog>6.1</twPctLog><twPctRoute>93.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="37"><twUnconstPath anchorID="38" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.584</twTotDel><twSrc BELType="FF">u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_3</twSrc><twDest BELType="FF">gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[183].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>5.479</twDel><twSUTime>0.070</twSUTime><twTotPathDel>5.549</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_3</twSrc><twDest BELType='FF'>gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[183].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X54Y149.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0&lt;3&gt;</twComp><twBEL>u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y198.D1</twSite><twDelType>net</twDelType><twFanCnt>80</twFanCnt><twDelInfo twEdge="twRising">5.098</twDelInfo><twComp>u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y198.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[183].ASYNC_IN_CELL/fd1_out</twComp><twBEL>gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[183].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[183].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>0.451</twLogDel><twRouteDel>5.098</twRouteDel><twTotDel>5.549</twTotDel><twDestClk twEdge ="twRising">ddr3_cs0_control&lt;0&gt;</twDestClk><twPctLog>8.1</twPctLog><twPctRoute>91.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D_TO_J_path&quot; TIG;
</twPathRptBanner><twPathRpt anchorID="39"><twUnconstPath anchorID="40" twDataPathType="twDataPathMinDelay" ><twTotDel>0.096</twTotDel><twSrc BELType="FF">u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps&lt;0&gt;_3</twSrc><twDest BELType="FF">gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[91].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>0.213</twDel><twSUTime>0.082</twSUTime><twTotPathDel>0.131</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps&lt;0&gt;_3</twSrc><twDest BELType='FF'>gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[91].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X66Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X66Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps&lt;0&gt;&lt;3&gt;</twComp><twBEL>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps&lt;0&gt;_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps&lt;0&gt;&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X67Y45.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.082</twDelInfo><twComp>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[68].ASYNC_IN_CELL/fd3_out</twComp><twBEL>gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[91].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[91].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>0.016</twLogDel><twRouteDel>0.115</twRouteDel><twTotDel>0.131</twTotDel><twDestClk twEdge ="twRising">ddr3_cs0_control&lt;0&gt;</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="41"><twUnconstPath anchorID="42" twDataPathType="twDataPathMinDelay" ><twTotDel>0.131</twTotDel><twSrc BELType="FF">gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING</twSrc><twDest BELType="FF">gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_R_REG</twDest><twDel>0.242</twDel><twSUTime>0.076</twSUTime><twTotPathDel>0.166</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING</twSrc><twDest BELType='FF'>gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_R_REG</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising">u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps&lt;0&gt;_0</twSrcClk><twPathDel><twSite>SLICE_X33Y65.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/rising_out</twComp><twBEL>gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y65.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/rising_out</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y65.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd2_out</twComp><twBEL>gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/ASYNC_R_MUX</twBEL><twBEL>gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_R_REG</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.144</twRouteDel><twTotDel>0.166</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ddr3_cs0_control&lt;0&gt;</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="43" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>33540</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6314</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>14.872</twMinPer></twConstHead><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.128</twSlack><twSrc BELType="FF">gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType="FF">gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[166].ASYNC_IN_CELL/S_ASYNC_F_REG</twDest><twTotPathDel>14.837</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[166].ASYNC_IN_CELL/S_ASYNC_F_REG</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X31Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr3_cs0_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X31Y87.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y87.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y112.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.949</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/iCOMMAND_SEL&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>gen_dbg_enable.u_cs2/U0/I_VIO/reset_f_edge/iDOUT&lt;1&gt;</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y215.A1</twSite><twDelType>net</twDelType><twFanCnt>385</twFanCnt><twDelInfo twEdge="twRising">11.492</twDelInfo><twComp>ddr3_cs2_control&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y215.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[166].ASYNC_IN_CELL/fd3_out</twComp><twBEL>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[166].ASYNC_IN_CELL/ASYNC_F_MUX</twBEL><twBEL>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[166].ASYNC_IN_CELL/S_ASYNC_F_REG</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>14.291</twRouteDel><twTotDel>14.837</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ddr3_cs0_control&lt;0&gt;</twDestClk><twPctLog>3.7</twPctLog><twPctRoute>96.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.156</twSlack><twSrc BELType="FF">gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType="FF">gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[166].ASYNC_IN_CELL/S_ASYNC_R_REG</twDest><twTotPathDel>14.809</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[166].ASYNC_IN_CELL/S_ASYNC_R_REG</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X31Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr3_cs0_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X31Y87.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y87.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y112.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.949</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/iCOMMAND_SEL&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>gen_dbg_enable.u_cs2/U0/I_VIO/reset_f_edge/iDOUT&lt;1&gt;</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y215.A1</twSite><twDelType>net</twDelType><twFanCnt>385</twFanCnt><twDelInfo twEdge="twRising">11.492</twDelInfo><twComp>ddr3_cs2_control&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y215.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[166].ASYNC_IN_CELL/fd3_out</twComp><twBEL>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[166].ASYNC_IN_CELL/ASYNC_R_MUX</twBEL><twBEL>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[166].ASYNC_IN_CELL/S_ASYNC_R_REG</twBEL></twPathDel><twLogDel>0.518</twLogDel><twRouteDel>14.291</twRouteDel><twTotDel>14.809</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ddr3_cs0_control&lt;0&gt;</twDestClk><twPctLog>3.5</twPctLog><twPctRoute>96.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.245</twSlack><twSrc BELType="FF">gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType="FF">gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[166].ASYNC_IN_CELL/S_USER_REG</twDest><twTotPathDel>14.720</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[166].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X31Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr3_cs0_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X31Y87.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y87.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y112.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.949</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/iCOMMAND_SEL&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>gen_dbg_enable.u_cs2/U0/I_VIO/reset_f_edge/iDOUT&lt;1&gt;</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y215.D2</twSite><twDelType>net</twDelType><twFanCnt>385</twFanCnt><twDelInfo twEdge="twRising">11.378</twDelInfo><twComp>ddr3_cs2_control&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y215.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[166].ASYNC_IN_CELL/fd1_out</twComp><twBEL>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[166].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[166].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>0.543</twLogDel><twRouteDel>14.177</twRouteDel><twTotDel>14.720</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ddr3_cs0_control&lt;0&gt;</twDestClk><twPctLog>3.7</twPctLog><twPctRoute>96.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.083</twSlack><twSrc BELType="FF">gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[230].ASYNC_IN_CELL/S_USER_REG</twSrc><twDest BELType="FF">gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[230].ASYNC_IN_CELL/S_ASYNC_R_REG</twDest><twTotPathDel>0.083</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[230].ASYNC_IN_CELL/S_USER_REG</twSrc><twDest BELType='FF'>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[230].ASYNC_IN_CELL/S_ASYNC_R_REG</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">ddr3_cs0_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X63Y196.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[230].ASYNC_IN_CELL/fd3_out</twComp><twBEL>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[230].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y196.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.068</twDelInfo><twComp>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[230].ASYNC_IN_CELL/fd1_out</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X63Y196.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.083</twDelInfo><twComp>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[230].ASYNC_IN_CELL/fd3_out</twComp><twBEL>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[230].ASYNC_IN_CELL/ASYNC_R_MUX</twBEL><twBEL>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[230].ASYNC_IN_CELL/S_ASYNC_R_REG</twBEL></twPathDel><twLogDel>0.015</twLogDel><twRouteDel>0.068</twRouteDel><twTotDel>0.083</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ddr3_cs0_control&lt;0&gt;</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.083</twSlack><twSrc BELType="FF">gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[142].ASYNC_IN_CELL/S_USER_REG</twSrc><twDest BELType="FF">gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[142].ASYNC_IN_CELL/S_ASYNC_R_REG</twDest><twTotPathDel>0.083</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[142].ASYNC_IN_CELL/S_USER_REG</twSrc><twDest BELType='FF'>gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[142].ASYNC_IN_CELL/S_ASYNC_R_REG</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">ddr3_cs0_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X47Y196.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[142].ASYNC_IN_CELL/fd3_out</twComp><twBEL>gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[142].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y196.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.068</twDelInfo><twComp>gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[142].ASYNC_IN_CELL/fd1_out</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y196.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.083</twDelInfo><twComp>gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[142].ASYNC_IN_CELL/fd3_out</twComp><twBEL>gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[142].ASYNC_IN_CELL/ASYNC_R_MUX</twBEL><twBEL>gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[142].ASYNC_IN_CELL/S_ASYNC_R_REG</twBEL></twPathDel><twLogDel>0.015</twLogDel><twRouteDel>0.068</twRouteDel><twTotDel>0.083</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ddr3_cs0_control&lt;0&gt;</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.083</twSlack><twSrc BELType="FF">gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[210].ASYNC_IN_CELL/S_USER_REG</twSrc><twDest BELType="FF">gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[210].ASYNC_IN_CELL/S_ASYNC_R_REG</twDest><twTotPathDel>0.083</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[210].ASYNC_IN_CELL/S_USER_REG</twSrc><twDest BELType='FF'>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[210].ASYNC_IN_CELL/S_ASYNC_R_REG</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">ddr3_cs0_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X67Y196.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[210].ASYNC_IN_CELL/fd3_out</twComp><twBEL>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[210].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y196.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.068</twDelInfo><twComp>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[210].ASYNC_IN_CELL/fd1_out</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X67Y196.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.083</twDelInfo><twComp>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[210].ASYNC_IN_CELL/fd3_out</twComp><twBEL>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[210].ASYNC_IN_CELL/ASYNC_R_MUX</twBEL><twBEL>gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[210].ASYNC_IN_CELL/S_ASYNC_R_REG</twBEL></twPathDel><twLogDel>0.015</twLogDel><twRouteDel>0.068</twRouteDel><twTotDel>0.083</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ddr3_cs0_control&lt;0&gt;</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="56"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="57" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL" logResource="gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL" locationPin="RAMB36_X1Y27.CLKARDCLKL" clockNet="ddr3_cs0_control&lt;0&gt;"/><twPinLimit anchorID="58" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/CLKARDCLKL" logResource="gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/CLKARDCLKL" locationPin="RAMB36_X0Y27.CLKARDCLKL" clockNet="ddr3_cs0_control&lt;0&gt;"/><twPinLimit anchorID="59" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/CLKARDCLKL" logResource="gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/CLKARDCLKL" locationPin="RAMB36_X1Y22.CLKARDCLKL" clockNet="ddr3_cs0_control&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="60" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_clk_ref = PERIOD TIMEGRP &quot;TNM_clk_ref&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>14</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>14</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.462</twSlack><twSrc BELType="FF">u_iodelay_ctrl/rst_ref_sync_r_11</twSrc><twDest BELType="FF">u_iodelay_ctrl/rst_ref_sync_r_12</twDest><twTotPathDel>1.423</twTotPathDel><twClkSkew dest = "1.541" src = "1.621">0.080</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_iodelay_ctrl/rst_ref_sync_r_11</twSrc><twDest BELType='FF'>u_iodelay_ctrl/rst_ref_sync_r_12</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X68Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200</twSrcClk><twPathDel><twSite>SLICE_X68Y133.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>u_iodelay_ctrl/rst_ref_sync_r&lt;11&gt;</twComp><twBEL>u_iodelay_ctrl/rst_ref_sync_r_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y143.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.008</twDelInfo><twComp>u_iodelay_ctrl/rst_ref_sync_r&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y143.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>u_iodelay_ctrl/rst_ref_sync_r&lt;14&gt;</twComp><twBEL>u_iodelay_ctrl/rst_ref_sync_r_12</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>1.008</twRouteDel><twTotDel>1.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.650</twSlack><twSrc BELType="FF">u_iodelay_ctrl/rst_ref_sync_r_7</twSrc><twDest BELType="FF">u_iodelay_ctrl/rst_ref_sync_r_8</twDest><twTotPathDel>1.204</twTotPathDel><twClkSkew dest = "1.531" src = "1.642">0.111</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_iodelay_ctrl/rst_ref_sync_r_7</twSrc><twDest BELType='FF'>u_iodelay_ctrl/rst_ref_sync_r_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X86Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200</twSrcClk><twPathDel><twSite>SLICE_X86Y129.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u_iodelay_ctrl/rst_ref_sync_r&lt;7&gt;</twComp><twBEL>u_iodelay_ctrl/rst_ref_sync_r_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y133.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>u_iodelay_ctrl/rst_ref_sync_r&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y133.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>u_iodelay_ctrl/rst_ref_sync_r&lt;11&gt;</twComp><twBEL>u_iodelay_ctrl/rst_ref_sync_r_8</twBEL></twPathDel><twLogDel>0.352</twLogDel><twRouteDel>0.852</twRouteDel><twTotDel>1.204</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.042</twSlack><twSrc BELType="FF">u_iodelay_ctrl/rst_ref_sync_r_4</twSrc><twDest BELType="FF">u_iodelay_ctrl/rst_ref_sync_r_5</twDest><twTotPathDel>0.923</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_iodelay_ctrl/rst_ref_sync_r_4</twSrc><twDest BELType='FF'>u_iodelay_ctrl/rst_ref_sync_r_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X86Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200</twSrcClk><twPathDel><twSite>SLICE_X86Y129.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u_iodelay_ctrl/rst_ref_sync_r&lt;7&gt;</twComp><twBEL>u_iodelay_ctrl/rst_ref_sync_r_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y129.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>u_iodelay_ctrl/rst_ref_sync_r&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y129.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>u_iodelay_ctrl/rst_ref_sync_r&lt;7&gt;</twComp><twBEL>u_iodelay_ctrl/rst_ref_sync_r_5</twBEL></twPathDel><twLogDel>0.371</twLogDel><twRouteDel>0.552</twRouteDel><twTotDel>0.923</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_ref = PERIOD TIMEGRP &quot;TNM_clk_ref&quot; 5 ns HIGH 50%;
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.154</twSlack><twSrc BELType="FF">u_iodelay_ctrl/rst_ref_sync_r_3</twSrc><twDest BELType="FF">u_iodelay_ctrl/rst_ref_sync_r_4</twDest><twTotPathDel>0.164</twTotPathDel><twClkSkew dest = "0.063" src = "0.053">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_iodelay_ctrl/rst_ref_sync_r_3</twSrc><twDest BELType='FF'>u_iodelay_ctrl/rst_ref_sync_r_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X87Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk_200</twSrcClk><twPathDel><twSite>SLICE_X87Y128.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>u_iodelay_ctrl/rst_ref_sync_r&lt;3&gt;</twComp><twBEL>u_iodelay_ctrl/rst_ref_sync_r_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y129.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>u_iodelay_ctrl/rst_ref_sync_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X86Y129.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>u_iodelay_ctrl/rst_ref_sync_r&lt;7&gt;</twComp><twBEL>u_iodelay_ctrl/rst_ref_sync_r_4</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.142</twRouteDel><twTotDel>0.164</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.163</twSlack><twSrc BELType="FF">u_iodelay_ctrl/rst_ref_sync_r_1</twSrc><twDest BELType="FF">u_iodelay_ctrl/rst_ref_sync_r_2</twDest><twTotPathDel>0.163</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_iodelay_ctrl/rst_ref_sync_r_1</twSrc><twDest BELType='FF'>u_iodelay_ctrl/rst_ref_sync_r_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X87Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk_200</twSrcClk><twPathDel><twSite>SLICE_X87Y128.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>u_iodelay_ctrl/rst_ref_sync_r&lt;3&gt;</twComp><twBEL>u_iodelay_ctrl/rst_ref_sync_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y128.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>u_iodelay_ctrl/rst_ref_sync_r&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X87Y128.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>u_iodelay_ctrl/rst_ref_sync_r&lt;3&gt;</twComp><twBEL>u_iodelay_ctrl/rst_ref_sync_r_2</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.141</twRouteDel><twTotDel>0.163</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.163</twSlack><twSrc BELType="FF">u_iodelay_ctrl/rst_ref_sync_r_0</twSrc><twDest BELType="FF">u_iodelay_ctrl/rst_ref_sync_r_1</twDest><twTotPathDel>0.163</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_iodelay_ctrl/rst_ref_sync_r_0</twSrc><twDest BELType='FF'>u_iodelay_ctrl/rst_ref_sync_r_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X87Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk_200</twSrcClk><twPathDel><twSite>SLICE_X87Y128.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>u_iodelay_ctrl/rst_ref_sync_r&lt;3&gt;</twComp><twBEL>u_iodelay_ctrl/rst_ref_sync_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y128.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>u_iodelay_ctrl/rst_ref_sync_r&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X87Y128.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>u_iodelay_ctrl/rst_ref_sync_r&lt;3&gt;</twComp><twBEL>u_iodelay_ctrl/rst_ref_sync_r_1</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.141</twRouteDel><twTotDel>0.163</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="73"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_ref = PERIOD TIMEGRP &quot;TNM_clk_ref&quot; 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="74" type="MINPERIOD" name="Tdlycper_REFCLK" slack="0.000" period="5.000" constraintValue="5.000" deviceLimit="5.000" freqLimit="200.000" physResource="u_iodelay_ctrl/u_idelayctrl_MapLib_replicate8/REFCLK" logResource="u_iodelay_ctrl/u_idelayctrl_MapLib_replicate8/REFCLK" locationPin="IDELAYCTRL_X1Y3.REFCLK" clockNet="clk_200"/><twPinLimit anchorID="75" type="MINPERIOD" name="Tdlycper_REFCLK" slack="0.000" period="5.000" constraintValue="5.000" deviceLimit="5.000" freqLimit="200.000" physResource="u_iodelay_ctrl/u_idelayctrl_MapLib_replicate9/REFCLK" logResource="u_iodelay_ctrl/u_idelayctrl_MapLib_replicate9/REFCLK" locationPin="IDELAYCTRL_X1Y4.REFCLK" clockNet="clk_200"/><twPinLimit anchorID="76" type="MINPERIOD" name="Tdlycper_REFCLK" slack="0.000" period="5.000" constraintValue="5.000" deviceLimit="5.000" freqLimit="200.000" physResource="u_iodelay_ctrl/u_idelayctrl_MapLib_replicate14/REFCLK" logResource="u_iodelay_ctrl/u_idelayctrl_MapLib_replicate14/REFCLK" locationPin="IDELAYCTRL_X2Y3.REFCLK" clockNet="clk_200"/></twPinLimitRpt></twConst><twConst anchorID="77" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_clk_rsync = PERIOD TIMEGRP &quot;TNM_clk_rsync&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>8768</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5609</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.802</twMinPer></twConstHead><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.099</twSlack><twSrc BELType="FF">u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq</twSrc><twDest BELType="FF">u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/iserdes_q_neg_r_5</twDest><twTotPathDel>2.366</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>2.500</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq</twSrc><twDest BELType='FF'>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/iserdes_q_neg_r_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>ILOGIC_X2Y144.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X2Y144.Q6</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq</twComp><twBEL>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y132.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.573</twDelInfo><twComp>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/iserdes_q&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y132.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[11].u_iob_dq/iserdes_q_neg_r&lt;5&gt;</twComp><twBEL>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/iserdes_q&lt;5&gt;_rt</twBEL><twBEL>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/iserdes_q_neg_r_5</twBEL></twPathDel><twLogDel>0.793</twLogDel><twRouteDel>1.573</twRouteDel><twTotDel>2.366</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.500">u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync&lt;0&gt;</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.166</twSlack><twSrc BELType="FF">u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/u_iserdes_dq</twSrc><twDest BELType="FF">u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/iserdes_q_neg_r_3</twDest><twTotPathDel>2.299</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>2.500</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/u_iserdes_dq</twSrc><twDest BELType='FF'>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/iserdes_q_neg_r_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y127.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X2Y127.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/u_iserdes_dq</twComp><twBEL>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/u_iserdes_dq</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y115.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/iserdes_q&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y115.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.036</twDelInfo><twComp>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/iserdes_q_neg_r&lt;3&gt;</twComp><twBEL>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[3].u_iob_dq/iserdes_q_neg_r_3</twBEL></twPathDel><twLogDel>0.783</twLogDel><twRouteDel>1.516</twRouteDel><twTotDel>2.299</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.500">u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync&lt;0&gt;</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.314</twSlack><twSrc BELType="FF">u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_iserdes_dq</twSrc><twDest BELType="FF">u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/iserdes_q_neg_r_4</twDest><twTotPathDel>2.151</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>2.500</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_iserdes_dq</twSrc><twDest BELType='FF'>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/iserdes_q_neg_r_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>ILOGIC_X2Y138.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X2Y138.Q5</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_iserdes_dq</twComp><twBEL>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/u_iserdes_dq</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y130.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.403</twDelInfo><twComp>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/iserdes_q&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y130.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/iserdes_q_neg_r&lt;3&gt;</twComp><twBEL>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/iserdes_q&lt;4&gt;_rt</twBEL><twBEL>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/iserdes_q_neg_r_4</twBEL></twPathDel><twLogDel>0.748</twLogDel><twRouteDel>1.403</twRouteDel><twTotDel>2.151</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.500">u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync&lt;0&gt;</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_rsync = PERIOD TIMEGRP &quot;TNM_clk_rsync&quot; 5 ns HIGH 50%;
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.045</twSlack><twSrc BELType="FF">u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/u_rd_bitslip/slip_out_r_0</twSrc><twDest BELType="FF">u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/u_rd_bitslip/slip_out_r2_0</twDest><twTotPathDel>0.045</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/u_rd_bitslip/slip_out_r_0</twSrc><twDest BELType='FF'>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/u_rd_bitslip/slip_out_r2_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X87Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X87Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/u_rd_bitslip/qout&lt;1&gt;</twComp><twBEL>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/u_rd_bitslip/slip_out_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y111.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.049</twDelInfo><twComp>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/u_rd_bitslip/slip_out_r&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X87Y111.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/u_rd_bitslip/qout&lt;1&gt;</twComp><twBEL>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[9].u_iob_dq/u_rd_bitslip/slip_out_r2_0</twBEL></twPathDel><twLogDel>-0.004</twLogDel><twRouteDel>0.049</twRouteDel><twTotDel>0.045</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync&lt;0&gt;</twDestClk><twPctLog>-8.9</twPctLog><twPctRoute>108.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.045</twSlack><twSrc BELType="FF">u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].u_iob_dq/u_rd_bitslip/slip_out_r_0</twSrc><twDest BELType="FF">u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].u_iob_dq/u_rd_bitslip/slip_out_r2_0</twDest><twTotPathDel>0.045</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].u_iob_dq/u_rd_bitslip/slip_out_r_0</twSrc><twDest BELType='FF'>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].u_iob_dq/u_rd_bitslip/slip_out_r2_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X43Y179.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].u_iob_dq/u_rd_bitslip/qout&lt;1&gt;</twComp><twBEL>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].u_iob_dq/u_rd_bitslip/slip_out_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y179.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.049</twDelInfo><twComp>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].u_iob_dq/u_rd_bitslip/slip_out_r&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y179.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].u_iob_dq/u_rd_bitslip/qout&lt;1&gt;</twComp><twBEL>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].u_iob_dq/u_rd_bitslip/slip_out_r2_0</twBEL></twPathDel><twLogDel>-0.004</twLogDel><twRouteDel>0.049</twRouteDel><twTotDel>0.045</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync&lt;1&gt;</twDestClk><twPctLog>-8.9</twPctLog><twPctRoute>108.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.049</twSlack><twSrc BELType="FF">u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/slip_out_r_0</twSrc><twDest BELType="FF">u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/slip_out_r2_0</twDest><twTotPathDel>0.049</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/slip_out_r_0</twSrc><twDest BELType='FF'>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/slip_out_r2_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X85Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X85Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/qout&lt;1&gt;</twComp><twBEL>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/slip_out_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y103.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.053</twDelInfo><twComp>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/slip_out_r&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X85Y103.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/qout&lt;1&gt;</twComp><twBEL>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/u_rd_bitslip/slip_out_r2_0</twBEL></twPathDel><twLogDel>-0.004</twLogDel><twRouteDel>0.053</twRouteDel><twTotDel>0.049</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync&lt;0&gt;</twDestClk><twPctLog>-8.2</twPctLog><twPctRoute>108.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="90"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_rsync = PERIOD TIMEGRP &quot;TNM_clk_rsync&quot; 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="91" type="MINLOWPULSE" name="Tmpw" slack="3.000" period="5.000" constraintValue="2.500" deviceLimit="1.000" physResource="u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591&lt;114&gt;/CLK" logResource="u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[117].u_RAM64X1D/SP/CLK" locationPin="SLICE_X24Y135.CLK" clockNet="u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync&lt;1&gt;"/><twPinLimit anchorID="92" type="MINHIGHPULSE" name="Tmpw" slack="3.000" period="5.000" constraintValue="2.500" deviceLimit="1.000" physResource="u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591&lt;114&gt;/CLK" logResource="u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[117].u_RAM64X1D/SP/CLK" locationPin="SLICE_X24Y135.CLK" clockNet="u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync&lt;1&gt;"/><twPinLimit anchorID="93" type="MINLOWPULSE" name="Tmpw" slack="3.000" period="5.000" constraintValue="2.500" deviceLimit="1.000" physResource="u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591&lt;114&gt;/CLK" logResource="u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[116].u_RAM64X1D/SP/CLK" locationPin="SLICE_X24Y135.CLK" clockNet="u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync&lt;1&gt;"/></twPinLimitRpt></twConst><twConst anchorID="94" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_u_infrastructure_clk_pll = PERIOD TIMEGRP &quot;u_infrastructure_clk_pll&quot;         TS_clk_ref HIGH 50%;</twConstName><twItemCnt>64418</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>22786</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.993</twMinPer></twConstHead><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.007</twSlack><twSrc BELType="FF">u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0</twSrc><twDest BELType="FF">u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[7].u_phy_dm_iob/out_d4</twDest><twTotPathDel>4.690</twTotPathDel><twClkSkew dest = "1.512" src = "1.757">0.245</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.092" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.058</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0</twSrc><twDest BELType='FF'>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[7].u_phy_dm_iob/out_d4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X74Y164.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X74Y164.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r&lt;3&gt;</twComp><twBEL>u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y168.A1</twSite><twDelType>net</twDelType><twFanCnt>144</twFanCnt><twDelInfo twEdge="twRising">1.503</twDelInfo><twComp>u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y168.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>u_memc_ui_top/wr_data_mask&lt;3&gt;</twComp><twBEL>u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[43].RAM32M0_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y143.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.650</twDelInfo><twComp>u_memc_ui_top/wr_data_mask&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y143.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[6].u_phy_dm_iob/mask_data_rise1_r1</twComp><twBEL>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_n043681</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y134.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>u_memc_ui_top/u_mem_intfc/phy_top0/mask_data_rise0&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y134.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[7].u_phy_dm_iob/out_d4</twComp><twBEL>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[7].u_phy_dm_iob/Mmux_wr_calib_dly[1]_mask_data_fall0_r2_Mux_5_o_4</twBEL><twBEL>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[7].u_phy_dm_iob/Mmux_wr_calib_dly[1]_mask_data_fall0_r2_Mux_5_o_2_f7</twBEL><twBEL>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[7].u_phy_dm_iob/out_d4</twBEL></twPathDel><twLogDel>0.805</twLogDel><twRouteDel>3.885</twRouteDel><twTotDel>4.690</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.024</twSlack><twSrc BELType="FF">u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_cnt_cpt_r_2</twSrc><twDest BELType="FF">u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_23</twDest><twTotPathDel>4.933</twTotPathDel><twClkSkew dest = "1.625" src = "1.610">-0.015</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.092" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.058</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_cnt_cpt_r_2</twSrc><twDest BELType='FF'>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_23</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X63Y87.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_cnt_cpt_r&lt;2&gt;</twComp><twBEL>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_cnt_cpt_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y164.D2</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">4.568</twDelInfo><twComp>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_cnt_cpt_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y164.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_23</twComp><twBEL>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux8923</twBEL><twBEL>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_23</twBEL></twPathDel><twLogDel>0.365</twLogDel><twRouteDel>4.568</twRouteDel><twTotDel>4.933</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>7.4</twPctLog><twPctRoute>92.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.031</twSlack><twSrc BELType="FF">u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_cnt_cpt_r_2</twSrc><twDest BELType="FF">u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_20</twDest><twTotPathDel>4.926</twTotPathDel><twClkSkew dest = "1.625" src = "1.610">-0.015</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.092" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.058</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_cnt_cpt_r_2</twSrc><twDest BELType='FF'>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_20</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X63Y87.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_cnt_cpt_r&lt;2&gt;</twComp><twBEL>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_cnt_cpt_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y164.A2</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">4.559</twDelInfo><twComp>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal1_cnt_cpt_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y164.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_23</twComp><twBEL>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/mux10423</twBEL><twBEL>u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dlyval_dq_reg_r_20</twBEL></twPathDel><twLogDel>0.367</twLogDel><twRouteDel>4.559</twRouteDel><twTotDel>4.926</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>7.5</twPctLog><twPctRoute>92.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_infrastructure_clk_pll = PERIOD TIMEGRP &quot;u_infrastructure_clk_pll&quot;
        TS_clk_ref HIGH 50%;
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.003</twSlack><twSrc BELType="FF">gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[199].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.160</twTotPathDel><twClkSkew dest = "0.797" src = "0.640">-0.157</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[199].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk</twSrcClk><twPathDel><twSite>SLICE_X40Y119.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/iDATA&lt;200&gt;</twComp><twBEL>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[199].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y24.DIBDI18</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.212</twDelInfo><twComp>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/iDATA&lt;199&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y24.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.052</twLogDel><twRouteDel>0.212</twRouteDel><twTotDel>0.160</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>-32.5</twPctLog><twPctRoute>132.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.003</twSlack><twSrc BELType="FF">gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.177</twTotPathDel><twClkSkew dest = "0.807" src = "0.633">-0.174</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk</twSrcClk><twPathDel><twSite>SLICE_X24Y119.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/iDATA&lt;93&gt;</twComp><twBEL>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y24.DIBDI0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.229</twDelInfo><twComp>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/iDATA&lt;89&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y24.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twComp><twBEL>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.052</twLogDel><twRouteDel>0.229</twRouteDel><twTotDel>0.177</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>-29.4</twPctLog><twPctRoute>129.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.005</twSlack><twSrc BELType="FF">gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[90].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.179</twTotPathDel><twClkSkew dest = "0.807" src = "0.633">-0.174</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[90].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk</twSrcClk><twPathDel><twSite>SLICE_X24Y119.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.147</twDelInfo><twComp>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/iDATA&lt;93&gt;</twComp><twBEL>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[90].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y24.DIBDI1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.230</twDelInfo><twComp>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/iDATA&lt;90&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y24.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twComp><twBEL>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.051</twLogDel><twRouteDel>0.230</twRouteDel><twTotDel>0.179</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk</twDestClk><twPctLog>-28.5</twPctLog><twPctRoute>128.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="107"><twPinLimitBanner>Component Switching Limit Checks: TS_u_infrastructure_clk_pll = PERIOD TIMEGRP &quot;u_infrastructure_clk_pll&quot;
        TS_clk_ref HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="108" type="MINHIGHPULSE" name="Tospwh" slack="2.600" period="5.000" constraintValue="2.500" deviceLimit="1.200" physResource="ddr3_reset_n_OBUF/SR" logResource="u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_reset_n/SR" locationPin="OLOGIC_X2Y197.SR" clockNet="u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/rst_r"/><twPinLimit anchorID="109" type="MINHIGHPULSE" name="Tospwh" slack="2.600" period="5.000" constraintValue="2.500" deviceLimit="1.200" physResource="led_counter_27_1/SR" logResource="led_counter_27_1/SR" locationPin="OLOGIC_X1Y82.SR" clockNet="u_infrastructure/rstdiv0_sync_r_7_71"/><twPinLimit anchorID="110" type="MINHIGHPULSE" name="Tospwh" slack="2.600" period="5.000" constraintValue="2.500" deviceLimit="1.200" physResource="m_traffic_gen/tg_status/error_set_1/SR" logResource="m_traffic_gen/tg_status/error_set_1/SR" locationPin="OLOGIC_X1Y84.SR" clockNet="m_traffic_gen/RD_PATH.read_data_path/rst_i[1]_manual_clear_error_OR_2617_o"/></twPinLimitRpt></twConst><twConst anchorID="111" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_u_infrastructure_clk_mem_pll = PERIOD TIMEGRP         &quot;u_infrastructure_clk_mem_pll&quot; TS_clk_ref / 2 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.429</twMinPer></twConstHead><twPinLimitRpt anchorID="112"><twPinLimitBanner>Component Switching Limit Checks: TS_u_infrastructure_clk_mem_pll = PERIOD TIMEGRP
        &quot;u_infrastructure_clk_mem_pll&quot; TS_clk_ref / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="113" type="MINPERIOD" name="Tbcper_I" slack="1.071" period="2.500" constraintValue="2.500" deviceLimit="1.429" freqLimit="699.790" physResource="u_infrastructure/u_bufg_clk0/I0" logResource="u_infrastructure/u_bufg_clk0/I0" locationPin="BUFGCTRL_X0Y31.I0" clockNet="u_infrastructure/clk_mem_pll"/><twPinLimit anchorID="114" type="MAXPERIOD" name="Tbcper_I" slack="997.500" period="2.500" constraintValue="2.500" deviceLimit="1000.000" freqLimit="1.000" physResource="u_infrastructure/u_bufg_clk0/I0" logResource="u_infrastructure/u_bufg_clk0/I0" locationPin="BUFGCTRL_X0Y31.I0" clockNet="u_infrastructure/clk_mem_pll"/></twPinLimitRpt></twConst><twConst anchorID="115" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_clk_rd_base = PERIOD TIMEGRP &quot;clk_rd_base&quot; TS_clk_ref / 2 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="116"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_rd_base = PERIOD TIMEGRP &quot;clk_rd_base&quot; TS_clk_ref / 2 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="117" twConstType="PATHDELAY" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_TO_gen_dbg_enableu_cs0U0I_YES_DU_ILAU_STATU_DIRTY_LDC = MAXDELAY TO TIMEGRP         &quot;TO_gen_dbg_enableu_cs0U0I_YES_DU_ILAU_STATU_DIRTY_LDC&quot; TS_J_CLK         DATAPATHONLY;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.723</twMaxDel></twConstHead><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathFromToDelay"><twSlack>26.277</twSlack><twSrc BELType="FF">gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="LATCH">gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.723</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='LATCH'>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X34Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr3_cs0_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y89.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>gen_dbg_enable.u_cs3/U0/I_VIO/INPUT_SHIFT&lt;56&gt;</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y82.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.950</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y82.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>ddr3_cs0_control&lt;13&gt;</twComp></twPathDel><twLogDel>0.517</twLogDel><twRouteDel>3.206</twRouteDel><twTotDel>3.723</twTotDel><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathFromToDelay"><twSlack>26.423</twSlack><twSrc BELType="FF">gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.577</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X34Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr3_cs0_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y89.B3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>gen_dbg_enable.u_cs3/U0/I_VIO/INPUT_SHIFT&lt;56&gt;</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y82.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.950</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y82.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>ddr3_cs0_control&lt;13&gt;</twComp></twPathDel><twLogDel>0.517</twLogDel><twRouteDel>3.060</twRouteDel><twTotDel>3.577</twTotDel><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathFromToDelay"><twSlack>26.496</twSlack><twSrc BELType="FF">gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.504</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr3_cs0_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X33Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y87.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>gen_dbg_enable.u_cs4/U0/I_VIO/reset_f_edge/iDOUT&lt;0&gt;</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y82.C4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.929</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y82.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>ddr3_cs0_control&lt;13&gt;</twComp></twPathDel><twLogDel>0.473</twLogDel><twRouteDel>3.031</twRouteDel><twTotDel>3.504</twTotDel><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_gen_dbg_enableu_cs0U0I_YES_DU_ILAU_STATU_DIRTY_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_gen_dbg_enableu_cs0U0I_YES_DU_ILAU_STATU_DIRTY_LDC&quot; TS_J_CLK
        DATAPATHONLY;
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="124"><twSlack>0.596</twSlack><twSrc BELType="FF">gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X22Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/iARM</twComp><twBEL>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y82.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/iARM</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y82.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.190</twLogDel><twRouteDel>0.406</twRouteDel><twTotDel>0.596</twTotDel><twDestClk twEdge ="twFalling">ddr3_cs0_control&lt;13&gt;</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="125"><twSlack>0.976</twSlack><twSrc BELType="FF">gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr3_cs0_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X31Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y87.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.170</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/iCOMMAND_SEL&lt;5&gt;</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y82.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y82.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.233</twDelInfo><twComp>ddr3_cs0_control&lt;13&gt;</twComp></twPathDel><twLogDel>0.166</twLogDel><twRouteDel>0.810</twRouteDel><twTotDel>0.976</twTotDel><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="126"><twSlack>0.991</twSlack><twSrc BELType="FF">gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr3_cs0_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X31Y87.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y87.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.185</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/iCOMMAND_SEL&lt;5&gt;</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y82.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>gen_dbg_enable.u_icon/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>gen_dbg_enable.u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y82.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.233</twDelInfo><twComp>ddr3_cs0_control&lt;13&gt;</twComp></twPathDel><twLogDel>0.166</twLogDel><twRouteDel>0.825</twRouteDel><twTotDel>0.991</twTotDel><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConstRollupTable uID="5" anchorID="127"><twConstRollup name="TS_J_CLK" fullName="TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;" type="origin" depth="0" requirement="30.000" prefType="period" actual="14.872" actualRollup="3.723" errors="0" errorRollup="0" items="33540" itemsRollup="12"/><twConstRollup name="TS_TO_gen_dbg_enableu_cs0U0I_YES_DU_ILAU_STATU_DIRTY_LDC" fullName="TS_TO_gen_dbg_enableu_cs0U0I_YES_DU_ILAU_STATU_DIRTY_LDC = MAXDELAY TO TIMEGRP         &quot;TO_gen_dbg_enableu_cs0U0I_YES_DU_ILAU_STATU_DIRTY_LDC&quot; TS_J_CLK         DATAPATHONLY;" type="child" depth="1" requirement="30.000" prefType="maxdelay" actual="3.723" actualRollup="N/A" errors="0" errorRollup="0" items="12" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="6" anchorID="128"><twConstRollup name="TS_clk_ref" fullName="TS_clk_ref = PERIOD TIMEGRP &quot;TNM_clk_ref&quot; 5 ns HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="5.000" actualRollup="4.993" errors="0" errorRollup="0" items="14" itemsRollup="64418"/><twConstRollup name="TS_u_infrastructure_clk_pll" fullName="TS_u_infrastructure_clk_pll = PERIOD TIMEGRP &quot;u_infrastructure_clk_pll&quot;         TS_clk_ref HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="4.993" actualRollup="N/A" errors="0" errorRollup="0" items="64418" itemsRollup="0"/><twConstRollup name="TS_u_infrastructure_clk_mem_pll" fullName="TS_u_infrastructure_clk_mem_pll = PERIOD TIMEGRP         &quot;u_infrastructure_clk_mem_pll&quot; TS_clk_ref / 2 HIGH 50%;" type="child" depth="1" requirement="2.500" prefType="period" actual="1.429" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_clk_rd_base" fullName="TS_clk_rd_base = PERIOD TIMEGRP &quot;clk_rd_base&quot; TS_clk_ref / 2 HIGH 50%;" type="child" depth="1" requirement="2.500" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="129">0</twUnmetConstCnt><twDataSheet anchorID="130" twNameLen="15"><twClk2SUList anchorID="131" twDestWidth="9"><twDest>clk_ref_n</twDest><twClk2SU><twSrc>clk_ref_n</twSrc><twRiseRise>4.993</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_ref_p</twSrc><twRiseRise>4.993</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="132" twDestWidth="9"><twDest>clk_ref_p</twDest><twClk2SU><twSrc>clk_ref_n</twSrc><twRiseRise>4.993</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_ref_p</twSrc><twRiseRise>4.993</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="133"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>107902</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>37920</twConnCnt></twConstCov><twStats anchorID="134"><twMinPer>14.872</twMinPer><twFootnote number="1" /><twMaxFreq>67.240</twMaxFreq><twMaxFromToDel>3.723</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue May  9 13:29:47 2017 </twTimestamp></twFoot><twClientInfo anchorID="135"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 565 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
