

================================================================
== Vitis HLS Report for 'hmacDataflow_32_64_256_32_64_sha256_wrapper_s'
================================================================
* Date:           Sat Nov  1 16:09:42 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.00 ns|  7.656 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%eKipadStrm = alloca i64 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:267]   --->   Operation 7 'alloca' 'eKipadStrm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 79 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%kipadStrm = alloca i64 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:271]   --->   Operation 8 'alloca' 'kipadStrm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 79 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 4> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%kopadStrm = alloca i64 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:274]   --->   Operation 9 'alloca' 'kopadStrm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 79 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 4> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%kopad2Strm = alloca i64 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:277]   --->   Operation 10 'alloca' 'kopad2Strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 79 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 4> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%msgHashStrm = alloca i64 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:281]   --->   Operation 11 'alloca' 'msgHashStrm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 79 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%eMsgHashStrm = alloca i64 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:284]   --->   Operation 12 'alloca' 'eMsgHashStrm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 79 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln288 = call void @kpad<32, 64, 256, 32, 64, sha256_wrapper>, i32 %keyStrm, i1 %eLenStrm, i512 %kipadStrm, i512 %kopadStrm, i1 %eKipadStrm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:288]   --->   Operation 13 'call' 'call_ln288' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 3.47>
ST_2 : Operation 14 [1/2] (3.47ns)   --->   "%call_ln288 = call void @kpad<32, 64, 256, 32, 64, sha256_wrapper>, i32 %keyStrm, i1 %eLenStrm, i512 %kipadStrm, i512 %kopadStrm, i1 %eKipadStrm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:288]   --->   Operation 14 'call' 'call_ln288' <Predicate = true> <Delay = 3.47> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln290 = call void @msgHash<32, 64, 256, 32, 64, sha256_wrapper>, i512 %kipadStrm, i512 %kopadStrm, i32 %msgStrm, i64 %lenStrm, i1 %eKipadStrm, i512 %kopad2Strm, i256 %msgHashStrm, i1 %eMsgHashStrm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:290]   --->   Operation 15 'call' 'call_ln290' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln290 = call void @msgHash<32, 64, 256, 32, 64, sha256_wrapper>, i512 %kipadStrm, i512 %kopadStrm, i32 %msgStrm, i64 %lenStrm, i1 %eKipadStrm, i512 %kopad2Strm, i256 %msgHashStrm, i1 %eMsgHashStrm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:290]   --->   Operation 16 'call' 'call_ln290' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln293 = call void @resHash<32, 64, 256, 32, 64, sha256_wrapper>, i512 %kopad2Strm, i256 %msgHashStrm, i1 %eMsgHashStrm, i256 %hshStrm, i1 %eHshStrm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:293]   --->   Operation 17 'call' 'call_ln293' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln266 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_13" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:266]   --->   Operation 18 'specdataflowpipeline' 'specdataflowpipeline_ln266' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %eHshStrm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %hshStrm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %eHshStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %hshStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %eLenStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %lenStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %msgStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %keyStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @eKipadStrm_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i1 %eKipadStrm, i1 %eKipadStrm"   --->   Operation 27 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %eKipadStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%empty_80 = specchannel i32 @_ssdm_op_SpecChannel, void @kipadStrm_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i512 %kipadStrm, i512 %kipadStrm"   --->   Operation 29 'specchannel' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %kipadStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%empty_81 = specchannel i32 @_ssdm_op_SpecChannel, void @kopadStrm_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i512 %kopadStrm, i512 %kopadStrm"   --->   Operation 31 'specchannel' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %kopadStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%empty_82 = specchannel i32 @_ssdm_op_SpecChannel, void @kopad2Strm_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i512 %kopad2Strm, i512 %kopad2Strm"   --->   Operation 33 'specchannel' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %kopad2Strm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%empty_83 = specchannel i32 @_ssdm_op_SpecChannel, void @msgHashStrm_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i256 %msgHashStrm, i256 %msgHashStrm"   --->   Operation 35 'specchannel' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %msgHashStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%empty_84 = specchannel i32 @_ssdm_op_SpecChannel, void @eMsgHashStrm_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i1 %eMsgHashStrm, i1 %eMsgHashStrm"   --->   Operation 37 'specchannel' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %eMsgHashStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln269 = specmemcore void @_ssdm_op_SpecMemCore, i1 %eKipadStrm, i64 666, i64 9, i64 18446744073709551615" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:269]   --->   Operation 39 'specmemcore' 'specmemcore_ln269' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln273 = specmemcore void @_ssdm_op_SpecMemCore, i512 %kipadStrm, i64 666, i64 9, i64 18446744073709551615" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:273]   --->   Operation 40 'specmemcore' 'specmemcore_ln273' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln276 = specmemcore void @_ssdm_op_SpecMemCore, i512 %kopadStrm, i64 666, i64 9, i64 18446744073709551615" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:276]   --->   Operation 41 'specmemcore' 'specmemcore_ln276' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln279 = specmemcore void @_ssdm_op_SpecMemCore, i512 %kopad2Strm, i64 666, i64 9, i64 18446744073709551615" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:279]   --->   Operation 42 'specmemcore' 'specmemcore_ln279' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln283 = specmemcore void @_ssdm_op_SpecMemCore, i256 %msgHashStrm, i64 666, i64 9, i64 18446744073709551615" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:283]   --->   Operation 43 'specmemcore' 'specmemcore_ln283' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln286 = specmemcore void @_ssdm_op_SpecMemCore, i1 %eMsgHashStrm, i64 666, i64 9, i64 18446744073709551615" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:286]   --->   Operation 44 'specmemcore' 'specmemcore_ln286' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln293 = call void @resHash<32, 64, 256, 32, 64, sha256_wrapper>, i512 %kopad2Strm, i256 %msgHashStrm, i1 %eMsgHashStrm, i256 %hshStrm, i1 %eHshStrm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:293]   --->   Operation 45 'call' 'call_ln293' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln294 = ret" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:294]   --->   Operation 46 'ret' 'ret_ln294' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 9.000ns, clock uncertainty: 0.900ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 3.477ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln288', /home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:288) to 'kpad<32, 64, 256, 32, 64, sha256_wrapper>' [40]  (3.477 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
