Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sun Dec 31 08:12:21 2017
| Host         : travis-job-timvideos-hdmi2usb-litex-323510312.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: netsoc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 72 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.181        0.000                      0                15247        0.011        0.000                      0                15247        0.264        0.000                       0                  5014  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk100                  {0.000 5.000}        10.000          100.000         
  netsoc_eth_clk        {0.000 20.000}       40.000          25.000          
  netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk              {0.000 20.000}       40.000          25.000          
eth_tx_clk              {0.000 20.000}       40.000          25.000          
sys_clk                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                    3.000        0.000                       0                     2  
  netsoc_eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  netsoc_pll_clk200           1.223        0.000                      0                   14        0.160        0.000                      0                   14        0.264        0.000                       0                    10  
  netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk                    1.272        0.000                      0                  411        0.104        0.000                      0                  411       18.750        0.000                       0                   163  
eth_tx_clk                    1.262        0.000                      0                  224        0.122        0.000                      0                  224       19.500        0.000                       0                   103  
sys_clk                       0.181        0.000                      0                14598        0.011        0.000                      0                14598        3.750        0.000                       0                  4650  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_eth_clk
  To Clock:  netsoc_eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_clk200
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        1.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.848ns
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.616     6.197    clk200_clk
    SLICE_X64Y66         FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDPE (Prop_fdpe_C_Q)         0.518     6.715 r  FDPE_2/Q
                         net (fo=1, routed)           0.190     6.905    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y66         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     4.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     4.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     6.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.349 r  BUFG_3/O
                         net (fo=8, routed)           1.499     7.848    clk200_clk
    SLICE_X64Y66         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.349     8.197    
                         clock uncertainty           -0.053     8.145    
    SLICE_X64Y66         FDPE (Setup_fdpe_C_D)       -0.016     8.129    FDPE_3
  -------------------------------------------------------------------
                         required time                          8.129    
                         arrival time                          -6.905    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.621ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 0.478ns (18.926%)  route 2.048ns (81.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.616     6.197    clk200_clk
    SLICE_X64Y66         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDPE (Prop_fdpe_C_Q)         0.478     6.675 r  FDPE_3/Q
                         net (fo=5, routed)           2.048     8.723    clk200_rst
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.232    11.092    
                         clock uncertainty           -0.053    11.039    
    SLICE_X64Y28         FDSE (Setup_fdse_C_S)       -0.695    10.344    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.344    
                         arrival time                          -8.723    
  -------------------------------------------------------------------
                         slack                                  1.621    

Slack (MET) :             1.621ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 0.478ns (18.926%)  route 2.048ns (81.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.616     6.197    clk200_clk
    SLICE_X64Y66         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDPE (Prop_fdpe_C_Q)         0.478     6.675 r  FDPE_3/Q
                         net (fo=5, routed)           2.048     8.723    clk200_rst
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.232    11.092    
                         clock uncertainty           -0.053    11.039    
    SLICE_X64Y28         FDSE (Setup_fdse_C_S)       -0.695    10.344    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.344    
                         arrival time                          -8.723    
  -------------------------------------------------------------------
                         slack                                  1.621    

Slack (MET) :             1.621ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 0.478ns (18.926%)  route 2.048ns (81.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.616     6.197    clk200_clk
    SLICE_X64Y66         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDPE (Prop_fdpe_C_Q)         0.478     6.675 r  FDPE_3/Q
                         net (fo=5, routed)           2.048     8.723    clk200_rst
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.232    11.092    
                         clock uncertainty           -0.053    11.039    
    SLICE_X64Y28         FDSE (Setup_fdse_C_S)       -0.695    10.344    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.344    
                         arrival time                          -8.723    
  -------------------------------------------------------------------
                         slack                                  1.621    

Slack (MET) :             1.621ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 0.478ns (18.926%)  route 2.048ns (81.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.616     6.197    clk200_clk
    SLICE_X64Y66         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDPE (Prop_fdpe_C_Q)         0.478     6.675 r  FDPE_3/Q
                         net (fo=5, routed)           2.048     8.723    clk200_rst
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.232    11.092    
                         clock uncertainty           -0.053    11.039    
    SLICE_X64Y28         FDSE (Setup_fdse_C_S)       -0.695    10.344    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.344    
                         arrival time                          -8.723    
  -------------------------------------------------------------------
                         slack                                  1.621    

Slack (MET) :             2.238ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.773ns (29.358%)  route 1.860ns (70.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.616     6.197    clk200_clk
    SLICE_X64Y66         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDPE (Prop_fdpe_C_Q)         0.478     6.675 r  FDPE_3/Q
                         net (fo=5, routed)           1.860     8.535    clk200_rst
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.295     8.830 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.830    netsoc_ic_reset_i_1_n_0
    SLICE_X65Y28         FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X65Y28         FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism              0.232    11.092    
                         clock uncertainty           -0.053    11.039    
    SLICE_X65Y28         FDRE (Setup_fdre_C_D)        0.029    11.068    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.068    
                         arrival time                          -8.830    
  -------------------------------------------------------------------
                         slack                                  2.238    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.208    clk200_clk
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.518     6.726 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.608    netsoc_reset_counter[2]
    SLICE_X64Y28         LUT4 (Prop_lut4_I2_O)        0.124     7.732 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.921    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.348    11.208    
                         clock uncertainty           -0.053    11.155    
    SLICE_X64Y28         FDSE (Setup_fdse_C_CE)      -0.169    10.986    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.986    
                         arrival time                          -7.921    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.208    clk200_clk
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.518     6.726 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.608    netsoc_reset_counter[2]
    SLICE_X64Y28         LUT4 (Prop_lut4_I2_O)        0.124     7.732 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.921    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.348    11.208    
                         clock uncertainty           -0.053    11.155    
    SLICE_X64Y28         FDSE (Setup_fdse_C_CE)      -0.169    10.986    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.986    
                         arrival time                          -7.921    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.208    clk200_clk
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.518     6.726 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.608    netsoc_reset_counter[2]
    SLICE_X64Y28         LUT4 (Prop_lut4_I2_O)        0.124     7.732 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.921    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.348    11.208    
                         clock uncertainty           -0.053    11.155    
    SLICE_X64Y28         FDSE (Setup_fdse_C_CE)      -0.169    10.986    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.986    
                         arrival time                          -7.921    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 10.860 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.208    clk200_clk
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.518     6.726 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.608    netsoc_reset_counter[2]
    SLICE_X64Y28         LUT4 (Prop_lut4_I2_O)        0.124     7.732 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.921    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.510    10.860    clk200_clk
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.348    11.208    
                         clock uncertainty           -0.053    11.155    
    SLICE_X64Y28         FDSE (Setup_fdse_C_CE)      -0.169    10.986    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.986    
                         arrival time                          -7.921    
  -------------------------------------------------------------------
                         slack                                  3.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.586     1.859    clk200_clk
    SLICE_X64Y66         FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDPE (Prop_fdpe_C_Q)         0.164     2.023 r  FDPE_2/Q
                         net (fo=1, routed)           0.056     2.079    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y66         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X64Y66         FDPE                                         r  FDPE_3/C
                         clock pessimism             -0.548     1.859    
    SLICE_X64Y66         FDPE (Hold_fdpe_C_D)         0.060     1.919    FDPE_3
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.164     2.024 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.116     2.141    netsoc_reset_counter[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I1_O)        0.045     2.186 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.186    netsoc_ic_reset_i_1_n_0
    SLICE_X65Y28         FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X65Y28         FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism             -0.536     1.873    
    SLICE_X65Y28         FDRE (Hold_fdre_C_D)         0.091     1.964    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.164     2.024 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.198    netsoc_reset_counter[2]
    SLICE_X64Y28         LUT4 (Prop_lut4_I0_O)        0.048     2.246 r  netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.246    netsoc_reset_counter[3]_i_2_n_0
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X64Y28         FDSE (Hold_fdse_C_D)         0.131     1.991    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.164     2.024 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.198    netsoc_reset_counter[2]
    SLICE_X64Y28         LUT3 (Prop_lut3_I2_O)        0.045     2.243 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.243    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X64Y28         FDSE (Hold_fdse_C_D)         0.121     1.981    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.164     2.024 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.222    netsoc_reset_counter[0]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.043     2.265 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.265    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X64Y28         FDSE (Hold_fdse_C_D)         0.131     1.991    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.164     2.024 f  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.222    netsoc_reset_counter[0]
    SLICE_X64Y28         LUT1 (Prop_lut1_I0_O)        0.045     2.267 r  netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.267    netsoc_reset_counter0[0]
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X64Y28         FDSE (Hold_fdse_C_D)         0.120     1.980    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.148     2.008 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.130    netsoc_reset_counter[3]
    SLICE_X64Y28         LUT4 (Prop_lut4_I3_O)        0.099     2.229 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.285    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X64Y28         FDSE (Hold_fdse_C_CE)       -0.016     1.844    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.148     2.008 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.130    netsoc_reset_counter[3]
    SLICE_X64Y28         LUT4 (Prop_lut4_I3_O)        0.099     2.229 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.285    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X64Y28         FDSE (Hold_fdse_C_CE)       -0.016     1.844    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.148     2.008 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.130    netsoc_reset_counter[3]
    SLICE_X64Y28         LUT4 (Prop_lut4_I3_O)        0.099     2.229 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.285    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X64Y28         FDSE (Hold_fdse_C_CE)       -0.016     1.844    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.148     2.008 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.130    netsoc_reset_counter[3]
    SLICE_X64Y28         LUT4 (Prop_lut4_I3_O)        0.099     2.229 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.285    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.856     2.409    clk200_clk
    SLICE_X64Y28         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X64Y28         FDSE (Hold_fdse_C_CE)       -0.016     1.844    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.441    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y66     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y66     FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y28     netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y28     netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y28     netsoc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y28     netsoc_reset_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y28     netsoc_ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y66     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y66     FDPE_3/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     netsoc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     netsoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     netsoc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     netsoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     netsoc_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     netsoc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     netsoc_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     netsoc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y66     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y66     FDPE_3/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     netsoc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y28     netsoc_ic_reset_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y66     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y66     FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     netsoc_reset_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_fb
  To Clock:  netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys
  To Clock:  netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x
  To Clock:  netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x_dqs
  To Clock:  netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.555     1.555    eth_rx_clk
    SLICE_X29Y29         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDPE (Prop_fdpe_C_Q)         0.456     2.011 r  FDPE_8/Q
                         net (fo=1, routed)           0.190     2.201    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X29Y29         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.439     3.439    eth_rx_clk
    SLICE_X29Y29         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.116     3.555    
                         clock uncertainty           -0.035     3.520    
    SLICE_X29Y29         FDPE (Setup_fdpe_C_D)       -0.047     3.473    FDPE_9
  -------------------------------------------------------------------
                         required time                          3.473    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             30.342ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        9.383ns  (logic 1.784ns (19.013%)  route 7.599ns (80.987%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.559     1.559    eth_rx_clk
    SLICE_X32Y16         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456     2.015 r  ethmac_rx_cdc_graycounter0_q_reg[6]/Q
                         net (fo=2, routed)           0.946     2.962    ethmac_rx_cdc_graycounter0_q[6]
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124     3.086 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.949     4.035    storage_12_reg_i_8_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124     4.159 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           1.144     5.303    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X32Y14         LUT2 (Prop_lut2_I1_O)        0.152     5.455 f  storage_10_reg_0_7_0_5_i_10/O
                         net (fo=1, routed)           1.407     6.862    storage_10_reg_0_7_0_5_i_10_n_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I5_O)        0.326     7.188 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=8, routed)           0.979     8.167    ethmac_crc32_checker_sink_sink_ready
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.124     8.291 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=4, routed)           0.957     9.247    ethmac_rx_gap_checker_sink_ready
    SLICE_X13Y19         LUT3 (Prop_lut3_I1_O)        0.152     9.399 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.516     9.915    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X12Y19         LUT2 (Prop_lut2_I1_O)        0.326    10.241 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_1/O
                         net (fo=4, routed)           0.701    10.942    ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_1_n_0
    SLICE_X9Y17          FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.445    41.445    eth_rx_clk
    SLICE_X9Y17          FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/C
                         clock pessimism              0.079    41.524    
                         clock uncertainty           -0.035    41.489    
    SLICE_X9Y17          FDRE (Setup_fdre_C_CE)      -0.205    41.284    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]
  -------------------------------------------------------------------
                         required time                         41.284    
                         arrival time                         -10.942    
  -------------------------------------------------------------------
                         slack                                 30.342    

Slack (MET) :             30.342ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        9.383ns  (logic 1.784ns (19.013%)  route 7.599ns (80.987%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.559     1.559    eth_rx_clk
    SLICE_X32Y16         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456     2.015 r  ethmac_rx_cdc_graycounter0_q_reg[6]/Q
                         net (fo=2, routed)           0.946     2.962    ethmac_rx_cdc_graycounter0_q[6]
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124     3.086 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.949     4.035    storage_12_reg_i_8_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124     4.159 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           1.144     5.303    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X32Y14         LUT2 (Prop_lut2_I1_O)        0.152     5.455 f  storage_10_reg_0_7_0_5_i_10/O
                         net (fo=1, routed)           1.407     6.862    storage_10_reg_0_7_0_5_i_10_n_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I5_O)        0.326     7.188 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=8, routed)           0.979     8.167    ethmac_crc32_checker_sink_sink_ready
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.124     8.291 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=4, routed)           0.957     9.247    ethmac_rx_gap_checker_sink_ready
    SLICE_X13Y19         LUT3 (Prop_lut3_I1_O)        0.152     9.399 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.516     9.915    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X12Y19         LUT2 (Prop_lut2_I1_O)        0.326    10.241 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_1/O
                         net (fo=4, routed)           0.701    10.942    ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_1_n_0
    SLICE_X9Y17          FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.445    41.445    eth_rx_clk
    SLICE_X9Y17          FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
                         clock pessimism              0.079    41.524    
                         clock uncertainty           -0.035    41.489    
    SLICE_X9Y17          FDRE (Setup_fdre_C_CE)      -0.205    41.284    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]
  -------------------------------------------------------------------
                         required time                         41.284    
                         arrival time                         -10.942    
  -------------------------------------------------------------------
                         slack                                 30.342    

Slack (MET) :             30.342ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        9.383ns  (logic 1.784ns (19.013%)  route 7.599ns (80.987%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.559     1.559    eth_rx_clk
    SLICE_X32Y16         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456     2.015 r  ethmac_rx_cdc_graycounter0_q_reg[6]/Q
                         net (fo=2, routed)           0.946     2.962    ethmac_rx_cdc_graycounter0_q[6]
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124     3.086 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.949     4.035    storage_12_reg_i_8_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124     4.159 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           1.144     5.303    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X32Y14         LUT2 (Prop_lut2_I1_O)        0.152     5.455 f  storage_10_reg_0_7_0_5_i_10/O
                         net (fo=1, routed)           1.407     6.862    storage_10_reg_0_7_0_5_i_10_n_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I5_O)        0.326     7.188 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=8, routed)           0.979     8.167    ethmac_crc32_checker_sink_sink_ready
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.124     8.291 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=4, routed)           0.957     9.247    ethmac_rx_gap_checker_sink_ready
    SLICE_X13Y19         LUT3 (Prop_lut3_I1_O)        0.152     9.399 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.516     9.915    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X12Y19         LUT2 (Prop_lut2_I1_O)        0.326    10.241 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_1/O
                         net (fo=4, routed)           0.701    10.942    ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_1_n_0
    SLICE_X9Y17          FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.445    41.445    eth_rx_clk
    SLICE_X9Y17          FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/C
                         clock pessimism              0.079    41.524    
                         clock uncertainty           -0.035    41.489    
    SLICE_X9Y17          FDRE (Setup_fdre_C_CE)      -0.205    41.284    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]
  -------------------------------------------------------------------
                         required time                         41.284    
                         arrival time                         -10.942    
  -------------------------------------------------------------------
                         slack                                 30.342    

Slack (MET) :             30.342ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        9.383ns  (logic 1.784ns (19.013%)  route 7.599ns (80.987%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.559     1.559    eth_rx_clk
    SLICE_X32Y16         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456     2.015 r  ethmac_rx_cdc_graycounter0_q_reg[6]/Q
                         net (fo=2, routed)           0.946     2.962    ethmac_rx_cdc_graycounter0_q[6]
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124     3.086 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.949     4.035    storage_12_reg_i_8_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124     4.159 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           1.144     5.303    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X32Y14         LUT2 (Prop_lut2_I1_O)        0.152     5.455 f  storage_10_reg_0_7_0_5_i_10/O
                         net (fo=1, routed)           1.407     6.862    storage_10_reg_0_7_0_5_i_10_n_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I5_O)        0.326     7.188 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=8, routed)           0.979     8.167    ethmac_crc32_checker_sink_sink_ready
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.124     8.291 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=4, routed)           0.957     9.247    ethmac_rx_gap_checker_sink_ready
    SLICE_X13Y19         LUT3 (Prop_lut3_I1_O)        0.152     9.399 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.516     9.915    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X12Y19         LUT2 (Prop_lut2_I1_O)        0.326    10.241 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_1/O
                         net (fo=4, routed)           0.701    10.942    ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_1_n_0
    SLICE_X9Y17          FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.445    41.445    eth_rx_clk
    SLICE_X9Y17          FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]/C
                         clock pessimism              0.079    41.524    
                         clock uncertainty           -0.035    41.489    
    SLICE_X9Y17          FDRE (Setup_fdre_C_CE)      -0.205    41.284    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]
  -------------------------------------------------------------------
                         required time                         41.284    
                         arrival time                         -10.942    
  -------------------------------------------------------------------
                         slack                                 30.342    

Slack (MET) :             30.522ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        9.239ns  (logic 1.784ns (19.309%)  route 7.455ns (80.691%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.559     1.559    eth_rx_clk
    SLICE_X32Y16         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456     2.015 r  ethmac_rx_cdc_graycounter0_q_reg[6]/Q
                         net (fo=2, routed)           0.946     2.962    ethmac_rx_cdc_graycounter0_q[6]
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124     3.086 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.949     4.035    storage_12_reg_i_8_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124     4.159 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           1.144     5.303    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X32Y14         LUT2 (Prop_lut2_I1_O)        0.152     5.455 f  storage_10_reg_0_7_0_5_i_10/O
                         net (fo=1, routed)           1.407     6.862    storage_10_reg_0_7_0_5_i_10_n_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I5_O)        0.326     7.188 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=8, routed)           0.979     8.167    ethmac_crc32_checker_sink_sink_ready
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.124     8.291 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=4, routed)           0.957     9.247    ethmac_rx_gap_checker_sink_ready
    SLICE_X13Y19         LUT3 (Prop_lut3_I1_O)        0.152     9.399 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.451     9.850    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X13Y19         LUT2 (Prop_lut2_I0_O)        0.326    10.176 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.623    10.799    ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X10Y17         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.446    41.446    eth_rx_clk
    SLICE_X10Y17         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/C
                         clock pessimism              0.079    41.525    
                         clock uncertainty           -0.035    41.490    
    SLICE_X10Y17         FDRE (Setup_fdre_C_CE)      -0.169    41.321    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]
  -------------------------------------------------------------------
                         required time                         41.321    
                         arrival time                         -10.799    
  -------------------------------------------------------------------
                         slack                                 30.522    

Slack (MET) :             30.522ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        9.239ns  (logic 1.784ns (19.309%)  route 7.455ns (80.691%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.559     1.559    eth_rx_clk
    SLICE_X32Y16         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456     2.015 r  ethmac_rx_cdc_graycounter0_q_reg[6]/Q
                         net (fo=2, routed)           0.946     2.962    ethmac_rx_cdc_graycounter0_q[6]
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124     3.086 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.949     4.035    storage_12_reg_i_8_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124     4.159 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           1.144     5.303    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X32Y14         LUT2 (Prop_lut2_I1_O)        0.152     5.455 f  storage_10_reg_0_7_0_5_i_10/O
                         net (fo=1, routed)           1.407     6.862    storage_10_reg_0_7_0_5_i_10_n_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I5_O)        0.326     7.188 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=8, routed)           0.979     8.167    ethmac_crc32_checker_sink_sink_ready
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.124     8.291 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=4, routed)           0.957     9.247    ethmac_rx_gap_checker_sink_ready
    SLICE_X13Y19         LUT3 (Prop_lut3_I1_O)        0.152     9.399 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.451     9.850    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X13Y19         LUT2 (Prop_lut2_I0_O)        0.326    10.176 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.623    10.799    ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X10Y17         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.446    41.446    eth_rx_clk
    SLICE_X10Y17         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]/C
                         clock pessimism              0.079    41.525    
                         clock uncertainty           -0.035    41.490    
    SLICE_X10Y17         FDRE (Setup_fdre_C_CE)      -0.169    41.321    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]
  -------------------------------------------------------------------
                         required time                         41.321    
                         arrival time                         -10.799    
  -------------------------------------------------------------------
                         slack                                 30.522    

Slack (MET) :             30.522ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        9.239ns  (logic 1.784ns (19.309%)  route 7.455ns (80.691%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.559     1.559    eth_rx_clk
    SLICE_X32Y16         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456     2.015 r  ethmac_rx_cdc_graycounter0_q_reg[6]/Q
                         net (fo=2, routed)           0.946     2.962    ethmac_rx_cdc_graycounter0_q[6]
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124     3.086 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.949     4.035    storage_12_reg_i_8_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124     4.159 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           1.144     5.303    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X32Y14         LUT2 (Prop_lut2_I1_O)        0.152     5.455 f  storage_10_reg_0_7_0_5_i_10/O
                         net (fo=1, routed)           1.407     6.862    storage_10_reg_0_7_0_5_i_10_n_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I5_O)        0.326     7.188 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=8, routed)           0.979     8.167    ethmac_crc32_checker_sink_sink_ready
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.124     8.291 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=4, routed)           0.957     9.247    ethmac_rx_gap_checker_sink_ready
    SLICE_X13Y19         LUT3 (Prop_lut3_I1_O)        0.152     9.399 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.451     9.850    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X13Y19         LUT2 (Prop_lut2_I0_O)        0.326    10.176 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.623    10.799    ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X10Y17         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.446    41.446    eth_rx_clk
    SLICE_X10Y17         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                         clock pessimism              0.079    41.525    
                         clock uncertainty           -0.035    41.490    
    SLICE_X10Y17         FDRE (Setup_fdre_C_CE)      -0.169    41.321    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]
  -------------------------------------------------------------------
                         required time                         41.321    
                         arrival time                         -10.799    
  -------------------------------------------------------------------
                         slack                                 30.522    

Slack (MET) :             30.522ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        9.239ns  (logic 1.784ns (19.309%)  route 7.455ns (80.691%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.559     1.559    eth_rx_clk
    SLICE_X32Y16         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456     2.015 r  ethmac_rx_cdc_graycounter0_q_reg[6]/Q
                         net (fo=2, routed)           0.946     2.962    ethmac_rx_cdc_graycounter0_q[6]
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124     3.086 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.949     4.035    storage_12_reg_i_8_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124     4.159 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           1.144     5.303    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X32Y14         LUT2 (Prop_lut2_I1_O)        0.152     5.455 f  storage_10_reg_0_7_0_5_i_10/O
                         net (fo=1, routed)           1.407     6.862    storage_10_reg_0_7_0_5_i_10_n_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I5_O)        0.326     7.188 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=8, routed)           0.979     8.167    ethmac_crc32_checker_sink_sink_ready
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.124     8.291 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=4, routed)           0.957     9.247    ethmac_rx_gap_checker_sink_ready
    SLICE_X13Y19         LUT3 (Prop_lut3_I1_O)        0.152     9.399 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.451     9.850    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X13Y19         LUT2 (Prop_lut2_I0_O)        0.326    10.176 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.623    10.799    ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X10Y17         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.446    41.446    eth_rx_clk
    SLICE_X10Y17         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/C
                         clock pessimism              0.079    41.525    
                         clock uncertainty           -0.035    41.490    
    SLICE_X10Y17         FDRE (Setup_fdre_C_CE)      -0.169    41.321    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]
  -------------------------------------------------------------------
                         required time                         41.321    
                         arrival time                         -10.799    
  -------------------------------------------------------------------
                         slack                                 30.522    

Slack (MET) :             30.928ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_demux_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        9.076ns  (logic 1.784ns (19.656%)  route 7.292ns (80.344%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.559     1.559    eth_rx_clk
    SLICE_X32Y16         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456     2.015 r  ethmac_rx_cdc_graycounter0_q_reg[6]/Q
                         net (fo=2, routed)           0.946     2.962    ethmac_rx_cdc_graycounter0_q[6]
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124     3.086 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.949     4.035    storage_12_reg_i_8_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124     4.159 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           1.144     5.303    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X32Y14         LUT2 (Prop_lut2_I1_O)        0.152     5.455 f  storage_10_reg_0_7_0_5_i_10/O
                         net (fo=1, routed)           1.407     6.862    storage_10_reg_0_7_0_5_i_10_n_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I5_O)        0.326     7.188 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=8, routed)           0.979     8.167    ethmac_crc32_checker_sink_sink_ready
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.124     8.291 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=4, routed)           0.957     9.247    ethmac_rx_gap_checker_sink_ready
    SLICE_X13Y19         LUT3 (Prop_lut3_I1_O)        0.152     9.399 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.910    10.309    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X12Y19         LUT5 (Prop_lut5_I4_O)        0.326    10.635 r  ethphy_liteethphymiirx_converter_converter_demux_i_1/O
                         net (fo=1, routed)           0.000    10.635    ethphy_liteethphymiirx_converter_converter_demux_i_1_n_0
    SLICE_X12Y19         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_demux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.442    41.442    eth_rx_clk
    SLICE_X12Y19         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_demux_reg/C
                         clock pessimism              0.079    41.521    
                         clock uncertainty           -0.035    41.486    
    SLICE_X12Y19         FDRE (Setup_fdre_C_D)        0.077    41.563    ethphy_liteethphymiirx_converter_converter_demux_reg
  -------------------------------------------------------------------
                         required time                         41.563    
                         arrival time                         -10.635    
  -------------------------------------------------------------------
                         slack                                 30.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.564     0.564    eth_rx_clk
    SLICE_X15Y15         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.990    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X14Y15         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.832     0.832    storage_10_reg_0_7_0_5/WCLK
    SLICE_X14Y15         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.255     0.577    
    SLICE_X14Y15         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.564     0.564    eth_rx_clk
    SLICE_X15Y15         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.990    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X14Y15         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.832     0.832    storage_10_reg_0_7_0_5/WCLK
    SLICE_X14Y15         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.255     0.577    
    SLICE_X14Y15         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_10_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.564     0.564    eth_rx_clk
    SLICE_X15Y15         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.990    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X14Y15         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.832     0.832    storage_10_reg_0_7_0_5/WCLK
    SLICE_X14Y15         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.255     0.577    
    SLICE_X14Y15         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_10_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.564     0.564    eth_rx_clk
    SLICE_X15Y15         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.990    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X14Y15         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.832     0.832    storage_10_reg_0_7_0_5/WCLK
    SLICE_X14Y15         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.255     0.577    
    SLICE_X14Y15         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_10_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.564     0.564    eth_rx_clk
    SLICE_X15Y15         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.990    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X14Y15         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.832     0.832    storage_10_reg_0_7_0_5/WCLK
    SLICE_X14Y15         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.255     0.577    
    SLICE_X14Y15         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_10_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.564     0.564    eth_rx_clk
    SLICE_X15Y15         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.990    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X14Y15         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.832     0.832    storage_10_reg_0_7_0_5/WCLK
    SLICE_X14Y15         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.255     0.577    
    SLICE_X14Y15         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_10_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.564     0.564    eth_rx_clk
    SLICE_X15Y15         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.990    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X14Y15         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.832     0.832    storage_10_reg_0_7_0_5/WCLK
    SLICE_X14Y15         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.255     0.577    
    SLICE_X14Y15         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.887    storage_10_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.564     0.564    eth_rx_clk
    SLICE_X15Y15         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.990    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X14Y15         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.832     0.832    storage_10_reg_0_7_0_5/WCLK
    SLICE_X14Y15         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.255     0.577    
    SLICE_X14Y15         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.887    storage_10_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.862%)  route 0.348ns (71.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.560     0.560    eth_rx_clk
    SLICE_X37Y16         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ethmac_rx_converter_converter_source_payload_data_reg[32]/Q
                         net (fo=1, routed)           0.348     1.048    ethmac_rx_converter_converter_source_payload_data[32]
    RAMB36_X1Y2          RAMB36E1                                     r  storage_12_reg/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.878     0.878    eth_rx_clk
    RAMB36_X1Y2          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.644    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[26])
                                                      0.296     0.940    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.128ns (28.710%)  route 0.318ns (71.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.560     0.560    eth_rx_clk
    SLICE_X37Y16         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.128     0.688 r  ethmac_rx_converter_converter_source_payload_data_reg[37]/Q
                         net (fo=1, routed)           0.318     1.005    ethmac_rx_converter_converter_source_payload_data[37]
    RAMB36_X1Y2          RAMB36E1                                     r  storage_12_reg/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.878     0.878    eth_rx_clk
    RAMB36_X1Y2          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.644    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[31])
                                                      0.243     0.887    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y2   storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X29Y29  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X29Y29  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y18  clockdomainsrenamer1_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y16  clockdomainsrenamer3_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y16  clockdomainsrenamer3_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y14  clockdomainsrenamer5_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y14  clockdomainsrenamer5_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y17  xilinxmultiregimpl6_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y16  xilinxmultiregimpl6_regs0_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y16  storage_10_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y16  storage_10_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y16  storage_10_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y16  storage_10_reg_0_7_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y16  storage_10_reg_0_7_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y16  storage_10_reg_0_7_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y16  storage_10_reg_0_7_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y16  storage_10_reg_0_7_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y15  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y15  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y15  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y15  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y15  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y15  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y15  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y15  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y15  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y15  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y15  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y15  storage_10_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.555     1.555    eth_tx_clk
    SLICE_X28Y29         FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDPE (Prop_fdpe_C_Q)         0.456     2.011 r  FDPE_6/Q
                         net (fo=1, routed)           0.199     2.211    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X28Y29         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.439     3.439    eth_tx_clk
    SLICE_X28Y29         FDPE                                         r  FDPE_7/C
                         clock pessimism              0.116     3.555    
                         clock uncertainty           -0.035     3.520    
    SLICE_X28Y29         FDPE (Setup_fdpe_C_D)       -0.047     3.473    FDPE_7
  -------------------------------------------------------------------
                         required time                          3.473    
                         arrival time                          -2.211    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             29.867ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.533ns  (logic 1.871ns (19.627%)  route 7.662ns (80.373%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 41.481 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.558     1.558    eth_tx_clk
    SLICE_X14Y20         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDRE (Prop_fdre_C_Q)         0.478     2.036 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.091     3.127    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X14Y20         LUT4 (Prop_lut4_I0_O)        0.295     3.422 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.799     4.221    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X15Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.345 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.304     4.649    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X15Y24         LUT3 (Prop_lut3_I0_O)        0.124     4.773 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.134     5.907    ethmac_padding_inserter_source_valid
    SLICE_X29Y26         LUT3 (Prop_lut3_I0_O)        0.152     6.059 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           0.473     6.532    ethmac_crc32_inserter_source_valid
    SLICE_X29Y26         LUT5 (Prop_lut5_I2_O)        0.326     6.858 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.154     8.012    ethmac_preamble_inserter_sink_ready
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.136 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.843     8.979    ethmac_tx_converter_converter_mux0
    SLICE_X14Y22         LUT3 (Prop_lut3_I2_O)        0.124     9.103 r  storage_11_reg_i_48/O
                         net (fo=9, routed)           0.963    10.066    ethmac_tx_converter_converter_mux__0
    SLICE_X14Y20         LUT4 (Prop_lut4_I0_O)        0.124    10.190 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.901    11.091    ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y4          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.481    41.481    eth_tx_clk
    RAMB36_X0Y4          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.560    
                         clock uncertainty           -0.035    41.525    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.959    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.959    
                         arrival time                         -11.091    
  -------------------------------------------------------------------
                         slack                                 29.867    

Slack (MET) :             29.908ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.492ns  (logic 1.871ns (19.711%)  route 7.621ns (80.289%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 41.481 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.558     1.558    eth_tx_clk
    SLICE_X14Y20         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDRE (Prop_fdre_C_Q)         0.478     2.036 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.091     3.127    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X14Y20         LUT4 (Prop_lut4_I0_O)        0.295     3.422 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.799     4.221    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X15Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.345 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.304     4.649    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X15Y24         LUT3 (Prop_lut3_I0_O)        0.124     4.773 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.134     5.907    ethmac_padding_inserter_source_valid
    SLICE_X29Y26         LUT3 (Prop_lut3_I0_O)        0.152     6.059 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           0.473     6.532    ethmac_crc32_inserter_source_valid
    SLICE_X29Y26         LUT5 (Prop_lut5_I2_O)        0.326     6.858 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.154     8.012    ethmac_preamble_inserter_sink_ready
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.136 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.843     8.979    ethmac_tx_converter_converter_mux0
    SLICE_X14Y22         LUT3 (Prop_lut3_I2_O)        0.124     9.103 r  storage_11_reg_i_48/O
                         net (fo=9, routed)           0.771     9.874    ethmac_tx_converter_converter_mux__0
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.124     9.998 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           1.053    11.050    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y4          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.481    41.481    eth_tx_clk
    RAMB36_X0Y4          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.560    
                         clock uncertainty           -0.035    41.525    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.959    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.959    
                         arrival time                         -11.050    
  -------------------------------------------------------------------
                         slack                                 29.908    

Slack (MET) :             30.022ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.378ns  (logic 1.871ns (19.951%)  route 7.507ns (80.049%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 41.481 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.558     1.558    eth_tx_clk
    SLICE_X14Y20         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDRE (Prop_fdre_C_Q)         0.478     2.036 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.091     3.127    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X14Y20         LUT4 (Prop_lut4_I0_O)        0.295     3.422 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.799     4.221    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X15Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.345 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.304     4.649    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X15Y24         LUT3 (Prop_lut3_I0_O)        0.124     4.773 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.134     5.907    ethmac_padding_inserter_source_valid
    SLICE_X29Y26         LUT3 (Prop_lut3_I0_O)        0.152     6.059 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           0.473     6.532    ethmac_crc32_inserter_source_valid
    SLICE_X29Y26         LUT5 (Prop_lut5_I2_O)        0.326     6.858 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.154     8.012    ethmac_preamble_inserter_sink_ready
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.136 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.843     8.979    ethmac_tx_converter_converter_mux0
    SLICE_X14Y22         LUT3 (Prop_lut3_I2_O)        0.124     9.103 r  storage_11_reg_i_48/O
                         net (fo=9, routed)           1.044    10.147    ethmac_tx_converter_converter_mux__0
    SLICE_X14Y21         LUT6 (Prop_lut6_I1_O)        0.124    10.271 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.665    10.936    ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y4          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.481    41.481    eth_tx_clk
    RAMB36_X0Y4          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.560    
                         clock uncertainty           -0.035    41.525    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.959    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.959    
                         arrival time                         -10.936    
  -------------------------------------------------------------------
                         slack                                 30.022    

Slack (MET) :             30.171ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.229ns  (logic 1.871ns (20.273%)  route 7.358ns (79.727%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 41.481 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.558     1.558    eth_tx_clk
    SLICE_X14Y20         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDRE (Prop_fdre_C_Q)         0.478     2.036 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.091     3.127    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X14Y20         LUT4 (Prop_lut4_I0_O)        0.295     3.422 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.799     4.221    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X15Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.345 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.304     4.649    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X15Y24         LUT3 (Prop_lut3_I0_O)        0.124     4.773 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.134     5.907    ethmac_padding_inserter_source_valid
    SLICE_X29Y26         LUT3 (Prop_lut3_I0_O)        0.152     6.059 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           0.473     6.532    ethmac_crc32_inserter_source_valid
    SLICE_X29Y26         LUT5 (Prop_lut5_I2_O)        0.326     6.858 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.154     8.012    ethmac_preamble_inserter_sink_ready
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.136 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.843     8.979    ethmac_tx_converter_converter_mux0
    SLICE_X14Y22         LUT3 (Prop_lut3_I2_O)        0.124     9.103 r  storage_11_reg_i_48/O
                         net (fo=9, routed)           0.769     9.872    ethmac_tx_converter_converter_mux__0
    SLICE_X15Y21         LUT2 (Prop_lut2_I1_O)        0.124     9.996 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.791    10.787    ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y4          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.481    41.481    eth_tx_clk
    RAMB36_X0Y4          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.560    
                         clock uncertainty           -0.035    41.525    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.959    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.959    
                         arrival time                         -10.787    
  -------------------------------------------------------------------
                         slack                                 30.171    

Slack (MET) :             30.277ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.123ns  (logic 1.871ns (20.508%)  route 7.252ns (79.492%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 41.481 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.558     1.558    eth_tx_clk
    SLICE_X14Y20         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDRE (Prop_fdre_C_Q)         0.478     2.036 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.091     3.127    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X14Y20         LUT4 (Prop_lut4_I0_O)        0.295     3.422 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.799     4.221    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X15Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.345 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.304     4.649    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X15Y24         LUT3 (Prop_lut3_I0_O)        0.124     4.773 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.134     5.907    ethmac_padding_inserter_source_valid
    SLICE_X29Y26         LUT3 (Prop_lut3_I0_O)        0.152     6.059 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           0.473     6.532    ethmac_crc32_inserter_source_valid
    SLICE_X29Y26         LUT5 (Prop_lut5_I2_O)        0.326     6.858 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.154     8.012    ethmac_preamble_inserter_sink_ready
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.136 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.843     8.979    ethmac_tx_converter_converter_mux0
    SLICE_X14Y22         LUT3 (Prop_lut3_I2_O)        0.124     9.103 r  storage_11_reg_i_48/O
                         net (fo=9, routed)           0.659     9.762    ethmac_tx_converter_converter_mux__0
    SLICE_X14Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.886 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.796    10.682    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y4          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.481    41.481    eth_tx_clk
    RAMB36_X0Y4          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.560    
                         clock uncertainty           -0.035    41.525    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.959    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.959    
                         arrival time                         -10.682    
  -------------------------------------------------------------------
                         slack                                 30.277    

Slack (MET) :             30.549ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.851ns  (logic 1.871ns (21.139%)  route 6.980ns (78.861%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 41.481 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.558     1.558    eth_tx_clk
    SLICE_X14Y20         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDRE (Prop_fdre_C_Q)         0.478     2.036 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.091     3.127    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X14Y20         LUT4 (Prop_lut4_I0_O)        0.295     3.422 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.799     4.221    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X15Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.345 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.304     4.649    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X15Y24         LUT3 (Prop_lut3_I0_O)        0.124     4.773 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.134     5.907    ethmac_padding_inserter_source_valid
    SLICE_X29Y26         LUT3 (Prop_lut3_I0_O)        0.152     6.059 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           0.473     6.532    ethmac_crc32_inserter_source_valid
    SLICE_X29Y26         LUT5 (Prop_lut5_I2_O)        0.326     6.858 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.154     8.012    ethmac_preamble_inserter_sink_ready
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.136 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.031     9.168    ethmac_tx_converter_converter_mux0
    SLICE_X14Y21         LUT6 (Prop_lut6_I1_O)        0.124     9.292 r  storage_11_reg_i_47/O
                         net (fo=4, routed)           0.330     9.622    storage_11_reg_i_47_n_0
    SLICE_X14Y22         LUT4 (Prop_lut4_I1_O)        0.124     9.746 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.663    10.409    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y4          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.481    41.481    eth_tx_clk
    RAMB36_X0Y4          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.560    
                         clock uncertainty           -0.035    41.525    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.959    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.959    
                         arrival time                         -10.409    
  -------------------------------------------------------------------
                         slack                                 30.549    

Slack (MET) :             30.578ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.108ns  (logic 1.897ns (20.827%)  route 7.211ns (79.173%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.558     1.558    eth_tx_clk
    SLICE_X14Y20         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDRE (Prop_fdre_C_Q)         0.478     2.036 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.091     3.127    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X14Y20         LUT4 (Prop_lut4_I0_O)        0.295     3.422 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.799     4.221    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X15Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.345 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.304     4.649    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X15Y24         LUT3 (Prop_lut3_I0_O)        0.124     4.773 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.134     5.907    ethmac_padding_inserter_source_valid
    SLICE_X29Y26         LUT3 (Prop_lut3_I0_O)        0.152     6.059 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           0.473     6.532    ethmac_crc32_inserter_source_valid
    SLICE_X29Y26         LUT5 (Prop_lut5_I2_O)        0.326     6.858 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.154     8.012    ethmac_preamble_inserter_sink_ready
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.136 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.031     9.168    ethmac_tx_converter_converter_mux0
    SLICE_X14Y21         LUT6 (Prop_lut6_I1_O)        0.124     9.292 r  storage_11_reg_i_47/O
                         net (fo=4, routed)           0.608     9.900    storage_11_reg_i_47_n_0
    SLICE_X14Y22         LUT5 (Prop_lut5_I1_O)        0.150    10.050 r  ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.617    10.667    ethmac_tx_cdc_rdport_adr[6]
    SLICE_X14Y22         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.439    41.439    eth_tx_clk
    SLICE_X14Y22         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.093    41.532    
                         clock uncertainty           -0.035    41.497    
    SLICE_X14Y22         FDRE (Setup_fdre_C_D)       -0.252    41.245    ethmac_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.245    
                         arrival time                         -10.667    
  -------------------------------------------------------------------
                         slack                                 30.578    

Slack (MET) :             30.630ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.294ns  (logic 1.871ns (20.130%)  route 7.423ns (79.870%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.558     1.558    eth_tx_clk
    SLICE_X14Y20         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDRE (Prop_fdre_C_Q)         0.478     2.036 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.091     3.127    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X14Y20         LUT4 (Prop_lut4_I0_O)        0.295     3.422 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.799     4.221    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X15Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.345 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.304     4.649    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X15Y24         LUT3 (Prop_lut3_I0_O)        0.124     4.773 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.134     5.907    ethmac_padding_inserter_source_valid
    SLICE_X29Y26         LUT3 (Prop_lut3_I0_O)        0.152     6.059 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           0.473     6.532    ethmac_crc32_inserter_source_valid
    SLICE_X29Y26         LUT5 (Prop_lut5_I2_O)        0.326     6.858 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.154     8.012    ethmac_preamble_inserter_sink_ready
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.136 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.843     8.979    ethmac_tx_converter_converter_mux0
    SLICE_X14Y22         LUT3 (Prop_lut3_I2_O)        0.124     9.103 r  storage_11_reg_i_48/O
                         net (fo=9, routed)           1.044    10.147    ethmac_tx_converter_converter_mux__0
    SLICE_X14Y21         LUT6 (Prop_lut6_I1_O)        0.124    10.271 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.582    10.853    ethmac_tx_cdc_graycounter1_q_next_binary[4]
    SLICE_X14Y21         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.441    41.441    eth_tx_clk
    SLICE_X14Y21         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[4]/C
                         clock pessimism              0.093    41.534    
                         clock uncertainty           -0.035    41.499    
    SLICE_X14Y21         FDRE (Setup_fdre_C_D)       -0.016    41.483    ethmac_tx_cdc_graycounter1_q_binary_reg[4]
  -------------------------------------------------------------------
                         required time                         41.483    
                         arrival time                         -10.853    
  -------------------------------------------------------------------
                         slack                                 30.630    

Slack (MET) :             30.891ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.969ns  (logic 1.871ns (20.861%)  route 7.098ns (79.139%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.558     1.558    eth_tx_clk
    SLICE_X14Y20         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDRE (Prop_fdre_C_Q)         0.478     2.036 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.091     3.127    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X14Y20         LUT4 (Prop_lut4_I0_O)        0.295     3.422 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.799     4.221    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X15Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.345 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.304     4.649    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X15Y24         LUT3 (Prop_lut3_I0_O)        0.124     4.773 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.134     5.907    ethmac_padding_inserter_source_valid
    SLICE_X29Y26         LUT3 (Prop_lut3_I0_O)        0.152     6.059 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           0.473     6.532    ethmac_crc32_inserter_source_valid
    SLICE_X29Y26         LUT5 (Prop_lut5_I2_O)        0.326     6.858 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.154     8.012    ethmac_preamble_inserter_sink_ready
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.136 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.843     8.979    ethmac_tx_converter_converter_mux0
    SLICE_X14Y22         LUT3 (Prop_lut3_I2_O)        0.124     9.103 r  storage_11_reg_i_48/O
                         net (fo=9, routed)           0.771     9.874    ethmac_tx_converter_converter_mux__0
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.124     9.998 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.529    10.527    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    SLICE_X15Y21         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.441    41.441    eth_tx_clk
    SLICE_X15Y21         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[1]/C
                         clock pessimism              0.093    41.534    
                         clock uncertainty           -0.035    41.499    
    SLICE_X15Y21         FDRE (Setup_fdre_C_D)       -0.081    41.418    ethmac_tx_cdc_graycounter1_q_binary_reg[1]
  -------------------------------------------------------------------
                         required time                         41.418    
                         arrival time                         -10.527    
  -------------------------------------------------------------------
                         slack                                 30.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl3_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl3_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.559     0.559    eth_tx_clk
    SLICE_X13Y20         FDRE                                         r  xilinxmultiregimpl3_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  xilinxmultiregimpl3_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.755    xilinxmultiregimpl3_regs0[1]
    SLICE_X13Y20         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.827     0.827    eth_tx_clk
    SLICE_X13Y20         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[1]/C
                         clock pessimism             -0.268     0.559    
    SLICE_X13Y20         FDRE (Hold_fdre_C_D)         0.075     0.634    xilinxmultiregimpl3_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl3_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl3_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     0.558    eth_tx_clk
    SLICE_X15Y22         FDRE                                         r  xilinxmultiregimpl3_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  xilinxmultiregimpl3_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.754    xilinxmultiregimpl3_regs0[3]
    SLICE_X15Y22         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.825     0.825    eth_tx_clk
    SLICE_X15Y22         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[3]/C
                         clock pessimism             -0.267     0.558    
    SLICE_X15Y22         FDRE (Hold_fdre_C_D)         0.075     0.633    xilinxmultiregimpl3_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl3_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl3_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     0.558    eth_tx_clk
    SLICE_X13Y22         FDRE                                         r  xilinxmultiregimpl3_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  xilinxmultiregimpl3_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.754    xilinxmultiregimpl3_regs0[6]
    SLICE_X13Y22         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.825     0.825    eth_tx_clk
    SLICE_X13Y22         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[6]/C
                         clock pessimism             -0.267     0.558    
    SLICE_X13Y22         FDRE (Hold_fdre_C_D)         0.075     0.633    xilinxmultiregimpl3_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl3_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl3_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.559     0.559    eth_tx_clk
    SLICE_X13Y20         FDRE                                         r  xilinxmultiregimpl3_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  xilinxmultiregimpl3_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.755    xilinxmultiregimpl3_regs0[2]
    SLICE_X13Y20         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.827     0.827    eth_tx_clk
    SLICE_X13Y20         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[2]/C
                         clock pessimism             -0.268     0.559    
    SLICE_X13Y20         FDRE (Hold_fdre_C_D)         0.071     0.630    xilinxmultiregimpl3_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl3_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl3_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     0.558    eth_tx_clk
    SLICE_X15Y22         FDRE                                         r  xilinxmultiregimpl3_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  xilinxmultiregimpl3_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.754    xilinxmultiregimpl3_regs0[4]
    SLICE_X15Y22         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.825     0.825    eth_tx_clk
    SLICE_X15Y22         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[4]/C
                         clock pessimism             -0.267     0.558    
    SLICE_X15Y22         FDRE (Hold_fdre_C_D)         0.071     0.629    xilinxmultiregimpl3_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.556     0.556    eth_tx_clk
    SLICE_X28Y29         FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDPE (Prop_fdpe_C_Q)         0.141     0.697 r  FDPE_6/Q
                         net (fo=1, routed)           0.065     0.762    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X28Y29         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.824     0.824    eth_tx_clk
    SLICE_X28Y29         FDPE                                         r  FDPE_7/C
                         clock pessimism             -0.268     0.556    
    SLICE_X28Y29         FDPE (Hold_fdpe_C_D)         0.075     0.631    FDPE_7
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.556%)  route 0.099ns (34.444%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.553     0.553    eth_tx_clk
    SLICE_X31Y26         FDSE                                         r  ethmac_crc32_inserter_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDSE (Prop_fdse_C_Q)         0.141     0.694 r  ethmac_crc32_inserter_reg_reg[21]/Q
                         net (fo=2, routed)           0.099     0.793    p_36_in
    SLICE_X30Y26         LUT4 (Prop_lut4_I3_O)        0.048     0.841 r  ethmac_crc32_inserter_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     0.841    ethmac_crc32_inserter_next_reg[29]
    SLICE_X30Y26         FDSE                                         r  ethmac_crc32_inserter_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.819     0.819    eth_tx_clk
    SLICE_X30Y26         FDSE                                         r  ethmac_crc32_inserter_reg_reg[29]/C
                         clock pessimism             -0.253     0.566    
    SLICE_X30Y26         FDSE (Hold_fdse_C_D)         0.131     0.697    ethmac_crc32_inserter_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl3_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl3_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     0.558    eth_tx_clk
    SLICE_X12Y22         FDRE                                         r  xilinxmultiregimpl3_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  xilinxmultiregimpl3_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.777    xilinxmultiregimpl3_regs0[0]
    SLICE_X12Y22         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.825     0.825    eth_tx_clk
    SLICE_X12Y22         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[0]/C
                         clock pessimism             -0.267     0.558    
    SLICE_X12Y22         FDRE (Hold_fdre_C_D)         0.060     0.618    xilinxmultiregimpl3_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.618    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl3_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl3_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     0.558    eth_tx_clk
    SLICE_X12Y22         FDRE                                         r  xilinxmultiregimpl3_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  xilinxmultiregimpl3_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.777    xilinxmultiregimpl3_regs0[5]
    SLICE_X12Y22         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.825     0.825    eth_tx_clk
    SLICE_X12Y22         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[5]/C
                         clock pessimism             -0.267     0.558    
    SLICE_X12Y22         FDRE (Hold_fdre_C_D)         0.053     0.611    xilinxmultiregimpl3_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.611    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.904%)  route 0.105ns (36.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.553     0.553    eth_tx_clk
    SLICE_X32Y26         FDSE                                         r  ethmac_crc32_inserter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDSE (Prop_fdse_C_Q)         0.141     0.694 r  ethmac_crc32_inserter_reg_reg[12]/Q
                         net (fo=2, routed)           0.105     0.799    p_27_in
    SLICE_X31Y26         LUT2 (Prop_lut2_I1_O)        0.045     0.844 r  ethmac_crc32_inserter_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     0.844    ethmac_crc32_inserter_next_reg[20]
    SLICE_X31Y26         FDSE                                         r  ethmac_crc32_inserter_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.819     0.819    eth_tx_clk
    SLICE_X31Y26         FDSE                                         r  ethmac_crc32_inserter_reg_reg[20]/C
                         clock pessimism             -0.253     0.566    
    SLICE_X31Y26         FDSE (Hold_fdse_C_D)         0.092     0.658    ethmac_crc32_inserter_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y4   storage_11_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X28Y29  FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X28Y29  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y27  clockdomainsrenamer0_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y27  clockdomainsrenamer2_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y27  clockdomainsrenamer2_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y26  clockdomainsrenamer4_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y24  clockdomainsrenamer4_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y23  clockdomainsrenamer6_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y22  xilinxmultiregimpl3_regs0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y24  clockdomainsrenamer4_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y22  xilinxmultiregimpl3_regs0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y20  xilinxmultiregimpl3_regs0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y20  xilinxmultiregimpl3_regs0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y22  xilinxmultiregimpl3_regs0_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y22  xilinxmultiregimpl3_regs0_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y22  xilinxmultiregimpl3_regs0_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y22  xilinxmultiregimpl3_regs0_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y22  xilinxmultiregimpl3_regs1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y20  xilinxmultiregimpl3_regs1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y21  ethmac_tx_cdc_graycounter1_q_binary_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y21  ethmac_tx_cdc_graycounter1_q_binary_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y21  ethmac_tx_cdc_graycounter1_q_binary_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y21  ethmac_tx_cdc_graycounter1_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y21  ethmac_tx_cdc_graycounter1_q_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y29  FDPE_6/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y29  FDPE_6/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y29  FDPE_7/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y29  FDPE_7/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y27  clockdomainsrenamer0_state_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 netsoc_controllerinjector_bankmachine0_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_controllerinjector_bankmachine6_consume_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.666ns  (logic 3.274ns (33.870%)  route 6.392ns (66.130%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 11.454 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        1.562     1.562    sys_clk
    SLICE_X54Y18         FDRE                                         r  netsoc_controllerinjector_bankmachine0_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.518     2.080 r  netsoc_controllerinjector_bankmachine0_consume_reg[0]/Q
                         net (fo=27, routed)          0.893     2.973    storage_2_reg_0_7_12_17/ADDRA0
    SLICE_X56Y17         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.123 r  storage_2_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           1.120     4.243    p_0_in6_in[4]
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.328     4.571 r  netsoc_controllerinjector_bankmachine0_count[2]_i_10/O
                         net (fo=1, routed)           0.000     4.571    netsoc_controllerinjector_bankmachine0_count[2]_i_10_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.121 r  netsoc_controllerinjector_bankmachine0_count_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.121    netsoc_controllerinjector_bankmachine0_count_reg[2]_i_6_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.392 f  netsoc_controllerinjector_bankmachine0_count_reg[2]_i_5/CO[0]
                         net (fo=4, routed)           0.737     6.129    netsoc_controllerinjector_bankmachine0_hit
    SLICE_X61Y15         LUT6 (Prop_lut6_I2_O)        0.373     6.502 r  netsoc_controllerinjector_choose_req_grant[0]_i_13/O
                         net (fo=1, routed)           0.539     7.041    netsoc_controllerinjector_choose_req_grant[0]_i_13_n_0
    SLICE_X59Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.165 r  netsoc_controllerinjector_choose_req_grant[0]_i_7/O
                         net (fo=7, routed)           0.781     7.946    netsoc_controllerinjector_choose_req_grant[0]_i_7_n_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.070 r  new_master_wdata_ready0_i_3/O
                         net (fo=1, routed)           0.000     8.070    new_master_wdata_ready0_i_3_n_0
    SLICE_X55Y7          MUXF7 (Prop_muxf7_I0_O)      0.212     8.282 r  new_master_wdata_ready0_reg_i_2/O
                         net (fo=19, routed)          0.790     9.072    new_master_wdata_ready0_reg_i_2_n_0
    SLICE_X55Y10         LUT5 (Prop_lut5_I0_O)        0.292     9.364 r  netsoc_controllerinjector_bankmachine5_consume[2]_i_3/O
                         net (fo=34, routed)          1.062    10.426    netsoc_controllerinjector_bankmachine5_consume[2]_i_3_n_0
    SLICE_X55Y6          LUT5 (Prop_lut5_I3_O)        0.332    10.758 r  netsoc_controllerinjector_bankmachine6_consume[0]_i_1/O
                         net (fo=1, routed)           0.471    11.229    netsoc_controllerinjector_bankmachine6_consume[0]_i_1_n_0
    SLICE_X55Y7          FDRE                                         r  netsoc_controllerinjector_bankmachine6_consume_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4651, routed)        1.454    11.454    sys_clk
    SLICE_X55Y7          FDRE                                         r  netsoc_controllerinjector_bankmachine6_consume_reg[0]/C
                         clock pessimism              0.093    11.547    
                         clock uncertainty           -0.057    11.491    
    SLICE_X55Y7          FDRE (Setup_fdre_C_D)       -0.081    11.410    netsoc_controllerinjector_bankmachine6_consume_reg[0]
  -------------------------------------------------------------------
                         required time                         11.410    
                         arrival time                         -11.229    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 netsoc_controllerinjector_bankmachine0_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_controllerinjector_bankmachine4_consume_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.673ns  (logic 3.274ns (33.846%)  route 6.399ns (66.154%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        1.562     1.562    sys_clk
    SLICE_X54Y18         FDRE                                         r  netsoc_controllerinjector_bankmachine0_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.518     2.080 r  netsoc_controllerinjector_bankmachine0_consume_reg[0]/Q
                         net (fo=27, routed)          0.893     2.973    storage_2_reg_0_7_12_17/ADDRA0
    SLICE_X56Y17         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.123 r  storage_2_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           1.120     4.243    p_0_in6_in[4]
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.328     4.571 r  netsoc_controllerinjector_bankmachine0_count[2]_i_10/O
                         net (fo=1, routed)           0.000     4.571    netsoc_controllerinjector_bankmachine0_count[2]_i_10_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.121 r  netsoc_controllerinjector_bankmachine0_count_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.121    netsoc_controllerinjector_bankmachine0_count_reg[2]_i_6_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.392 f  netsoc_controllerinjector_bankmachine0_count_reg[2]_i_5/CO[0]
                         net (fo=4, routed)           0.737     6.129    netsoc_controllerinjector_bankmachine0_hit
    SLICE_X61Y15         LUT6 (Prop_lut6_I2_O)        0.373     6.502 r  netsoc_controllerinjector_choose_req_grant[0]_i_13/O
                         net (fo=1, routed)           0.539     7.041    netsoc_controllerinjector_choose_req_grant[0]_i_13_n_0
    SLICE_X59Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.165 r  netsoc_controllerinjector_choose_req_grant[0]_i_7/O
                         net (fo=7, routed)           0.781     7.946    netsoc_controllerinjector_choose_req_grant[0]_i_7_n_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.070 r  new_master_wdata_ready0_i_3/O
                         net (fo=1, routed)           0.000     8.070    new_master_wdata_ready0_i_3_n_0
    SLICE_X55Y7          MUXF7 (Prop_muxf7_I0_O)      0.212     8.282 r  new_master_wdata_ready0_reg_i_2/O
                         net (fo=19, routed)          0.790     9.072    new_master_wdata_ready0_reg_i_2_n_0
    SLICE_X55Y10         LUT5 (Prop_lut5_I0_O)        0.292     9.364 r  netsoc_controllerinjector_bankmachine5_consume[2]_i_3/O
                         net (fo=34, routed)          0.928    10.292    netsoc_controllerinjector_bankmachine5_consume[2]_i_3_n_0
    SLICE_X52Y13         LUT5 (Prop_lut5_I0_O)        0.332    10.624 r  netsoc_controllerinjector_bankmachine4_consume[0]_i_1/O
                         net (fo=1, routed)           0.612    11.236    netsoc_controllerinjector_bankmachine4_consume[0]_i_1_n_0
    SLICE_X52Y13         FDRE                                         r  netsoc_controllerinjector_bankmachine4_consume_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4651, routed)        1.450    11.450    sys_clk
    SLICE_X52Y13         FDRE                                         r  netsoc_controllerinjector_bankmachine4_consume_reg[0]/C
                         clock pessimism              0.079    11.529    
                         clock uncertainty           -0.057    11.473    
    SLICE_X52Y13         FDRE (Setup_fdre_C_D)       -0.016    11.457    netsoc_controllerinjector_bankmachine4_consume_reg[0]
  -------------------------------------------------------------------
                         required time                         11.457    
                         arrival time                         -11.236    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 netsoc_controllerinjector_bankmachine0_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_controllerinjector_bankmachine3_consume_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.651ns  (logic 3.274ns (33.925%)  route 6.377ns (66.075%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        1.562     1.562    sys_clk
    SLICE_X54Y18         FDRE                                         r  netsoc_controllerinjector_bankmachine0_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.518     2.080 r  netsoc_controllerinjector_bankmachine0_consume_reg[0]/Q
                         net (fo=27, routed)          0.893     2.973    storage_2_reg_0_7_12_17/ADDRA0
    SLICE_X56Y17         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.123 r  storage_2_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           1.120     4.243    p_0_in6_in[4]
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.328     4.571 r  netsoc_controllerinjector_bankmachine0_count[2]_i_10/O
                         net (fo=1, routed)           0.000     4.571    netsoc_controllerinjector_bankmachine0_count[2]_i_10_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.121 r  netsoc_controllerinjector_bankmachine0_count_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.121    netsoc_controllerinjector_bankmachine0_count_reg[2]_i_6_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.392 f  netsoc_controllerinjector_bankmachine0_count_reg[2]_i_5/CO[0]
                         net (fo=4, routed)           0.737     6.129    netsoc_controllerinjector_bankmachine0_hit
    SLICE_X61Y15         LUT6 (Prop_lut6_I2_O)        0.373     6.502 r  netsoc_controllerinjector_choose_req_grant[0]_i_13/O
                         net (fo=1, routed)           0.539     7.041    netsoc_controllerinjector_choose_req_grant[0]_i_13_n_0
    SLICE_X59Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.165 r  netsoc_controllerinjector_choose_req_grant[0]_i_7/O
                         net (fo=7, routed)           0.781     7.946    netsoc_controllerinjector_choose_req_grant[0]_i_7_n_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.070 r  new_master_wdata_ready0_i_3/O
                         net (fo=1, routed)           0.000     8.070    new_master_wdata_ready0_i_3_n_0
    SLICE_X55Y7          MUXF7 (Prop_muxf7_I0_O)      0.212     8.282 r  new_master_wdata_ready0_reg_i_2/O
                         net (fo=19, routed)          0.790     9.072    new_master_wdata_ready0_reg_i_2_n_0
    SLICE_X55Y10         LUT5 (Prop_lut5_I0_O)        0.292     9.364 r  netsoc_controllerinjector_bankmachine5_consume[2]_i_3/O
                         net (fo=34, routed)          1.186    10.550    netsoc_controllerinjector_bankmachine5_consume[2]_i_3_n_0
    SLICE_X61Y8          LUT5 (Prop_lut5_I0_O)        0.332    10.882 r  netsoc_controllerinjector_bankmachine3_consume[0]_i_1/O
                         net (fo=1, routed)           0.331    11.213    netsoc_controllerinjector_bankmachine3_consume[0]_i_1_n_0
    SLICE_X61Y9          FDRE                                         r  netsoc_controllerinjector_bankmachine3_consume_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4651, routed)        1.519    11.519    sys_clk
    SLICE_X61Y9          FDRE                                         r  netsoc_controllerinjector_bankmachine3_consume_reg[0]/C
                         clock pessimism              0.079    11.598    
                         clock uncertainty           -0.057    11.542    
    SLICE_X61Y9          FDRE (Setup_fdre_C_D)       -0.047    11.495    netsoc_controllerinjector_bankmachine3_consume_reg[0]
  -------------------------------------------------------------------
                         required time                         11.495    
                         arrival time                         -11.213    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 netsoc_controllerinjector_bankmachine0_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_controllerinjector_bankmachine0_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.420ns  (logic 3.274ns (34.754%)  route 6.146ns (65.246%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        1.562     1.562    sys_clk
    SLICE_X54Y18         FDRE                                         r  netsoc_controllerinjector_bankmachine0_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.518     2.080 r  netsoc_controllerinjector_bankmachine0_consume_reg[0]/Q
                         net (fo=27, routed)          0.893     2.973    storage_2_reg_0_7_12_17/ADDRA0
    SLICE_X56Y17         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.123 r  storage_2_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           1.120     4.243    p_0_in6_in[4]
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.328     4.571 r  netsoc_controllerinjector_bankmachine0_count[2]_i_10/O
                         net (fo=1, routed)           0.000     4.571    netsoc_controllerinjector_bankmachine0_count[2]_i_10_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.121 r  netsoc_controllerinjector_bankmachine0_count_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.121    netsoc_controllerinjector_bankmachine0_count_reg[2]_i_6_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.392 f  netsoc_controllerinjector_bankmachine0_count_reg[2]_i_5/CO[0]
                         net (fo=4, routed)           0.737     6.129    netsoc_controllerinjector_bankmachine0_hit
    SLICE_X61Y15         LUT6 (Prop_lut6_I2_O)        0.373     6.502 r  netsoc_controllerinjector_choose_req_grant[0]_i_13/O
                         net (fo=1, routed)           0.539     7.041    netsoc_controllerinjector_choose_req_grant[0]_i_13_n_0
    SLICE_X59Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.165 r  netsoc_controllerinjector_choose_req_grant[0]_i_7/O
                         net (fo=7, routed)           0.781     7.946    netsoc_controllerinjector_choose_req_grant[0]_i_7_n_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.070 r  new_master_wdata_ready0_i_3/O
                         net (fo=1, routed)           0.000     8.070    new_master_wdata_ready0_i_3_n_0
    SLICE_X55Y7          MUXF7 (Prop_muxf7_I0_O)      0.212     8.282 r  new_master_wdata_ready0_reg_i_2/O
                         net (fo=19, routed)          0.790     9.072    new_master_wdata_ready0_reg_i_2_n_0
    SLICE_X55Y10         LUT5 (Prop_lut5_I0_O)        0.292     9.364 r  netsoc_controllerinjector_bankmachine5_consume[2]_i_3/O
                         net (fo=34, routed)          0.718    10.082    lm32_cpu/load_store_unit/multiplexer_state_reg[3]
    SLICE_X53Y16         LUT5 (Prop_lut5_I1_O)        0.332    10.414 r  lm32_cpu/load_store_unit/netsoc_controllerinjector_bankmachine0_level[3]_i_1/O
                         net (fo=4, routed)           0.569    10.983    lm32_cpu_n_140
    SLICE_X53Y16         FDRE                                         r  netsoc_controllerinjector_bankmachine0_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4651, routed)        1.448    11.448    sys_clk
    SLICE_X53Y16         FDRE                                         r  netsoc_controllerinjector_bankmachine0_level_reg[0]/C
                         clock pessimism              0.079    11.527    
                         clock uncertainty           -0.057    11.471    
    SLICE_X53Y16         FDRE (Setup_fdre_C_CE)      -0.205    11.266    netsoc_controllerinjector_bankmachine0_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.266    
                         arrival time                         -10.983    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 netsoc_controllerinjector_bankmachine0_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_controllerinjector_bankmachine0_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.420ns  (logic 3.274ns (34.754%)  route 6.146ns (65.246%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        1.562     1.562    sys_clk
    SLICE_X54Y18         FDRE                                         r  netsoc_controllerinjector_bankmachine0_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.518     2.080 r  netsoc_controllerinjector_bankmachine0_consume_reg[0]/Q
                         net (fo=27, routed)          0.893     2.973    storage_2_reg_0_7_12_17/ADDRA0
    SLICE_X56Y17         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.123 r  storage_2_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           1.120     4.243    p_0_in6_in[4]
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.328     4.571 r  netsoc_controllerinjector_bankmachine0_count[2]_i_10/O
                         net (fo=1, routed)           0.000     4.571    netsoc_controllerinjector_bankmachine0_count[2]_i_10_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.121 r  netsoc_controllerinjector_bankmachine0_count_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.121    netsoc_controllerinjector_bankmachine0_count_reg[2]_i_6_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.392 f  netsoc_controllerinjector_bankmachine0_count_reg[2]_i_5/CO[0]
                         net (fo=4, routed)           0.737     6.129    netsoc_controllerinjector_bankmachine0_hit
    SLICE_X61Y15         LUT6 (Prop_lut6_I2_O)        0.373     6.502 r  netsoc_controllerinjector_choose_req_grant[0]_i_13/O
                         net (fo=1, routed)           0.539     7.041    netsoc_controllerinjector_choose_req_grant[0]_i_13_n_0
    SLICE_X59Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.165 r  netsoc_controllerinjector_choose_req_grant[0]_i_7/O
                         net (fo=7, routed)           0.781     7.946    netsoc_controllerinjector_choose_req_grant[0]_i_7_n_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.070 r  new_master_wdata_ready0_i_3/O
                         net (fo=1, routed)           0.000     8.070    new_master_wdata_ready0_i_3_n_0
    SLICE_X55Y7          MUXF7 (Prop_muxf7_I0_O)      0.212     8.282 r  new_master_wdata_ready0_reg_i_2/O
                         net (fo=19, routed)          0.790     9.072    new_master_wdata_ready0_reg_i_2_n_0
    SLICE_X55Y10         LUT5 (Prop_lut5_I0_O)        0.292     9.364 r  netsoc_controllerinjector_bankmachine5_consume[2]_i_3/O
                         net (fo=34, routed)          0.718    10.082    lm32_cpu/load_store_unit/multiplexer_state_reg[3]
    SLICE_X53Y16         LUT5 (Prop_lut5_I1_O)        0.332    10.414 r  lm32_cpu/load_store_unit/netsoc_controllerinjector_bankmachine0_level[3]_i_1/O
                         net (fo=4, routed)           0.569    10.983    lm32_cpu_n_140
    SLICE_X53Y16         FDRE                                         r  netsoc_controllerinjector_bankmachine0_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4651, routed)        1.448    11.448    sys_clk
    SLICE_X53Y16         FDRE                                         r  netsoc_controllerinjector_bankmachine0_level_reg[1]/C
                         clock pessimism              0.079    11.527    
                         clock uncertainty           -0.057    11.471    
    SLICE_X53Y16         FDRE (Setup_fdre_C_CE)      -0.205    11.266    netsoc_controllerinjector_bankmachine0_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.266    
                         arrival time                         -10.983    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 netsoc_controllerinjector_bankmachine0_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_controllerinjector_bankmachine0_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.420ns  (logic 3.274ns (34.754%)  route 6.146ns (65.246%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        1.562     1.562    sys_clk
    SLICE_X54Y18         FDRE                                         r  netsoc_controllerinjector_bankmachine0_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.518     2.080 r  netsoc_controllerinjector_bankmachine0_consume_reg[0]/Q
                         net (fo=27, routed)          0.893     2.973    storage_2_reg_0_7_12_17/ADDRA0
    SLICE_X56Y17         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.123 r  storage_2_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           1.120     4.243    p_0_in6_in[4]
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.328     4.571 r  netsoc_controllerinjector_bankmachine0_count[2]_i_10/O
                         net (fo=1, routed)           0.000     4.571    netsoc_controllerinjector_bankmachine0_count[2]_i_10_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.121 r  netsoc_controllerinjector_bankmachine0_count_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.121    netsoc_controllerinjector_bankmachine0_count_reg[2]_i_6_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.392 f  netsoc_controllerinjector_bankmachine0_count_reg[2]_i_5/CO[0]
                         net (fo=4, routed)           0.737     6.129    netsoc_controllerinjector_bankmachine0_hit
    SLICE_X61Y15         LUT6 (Prop_lut6_I2_O)        0.373     6.502 r  netsoc_controllerinjector_choose_req_grant[0]_i_13/O
                         net (fo=1, routed)           0.539     7.041    netsoc_controllerinjector_choose_req_grant[0]_i_13_n_0
    SLICE_X59Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.165 r  netsoc_controllerinjector_choose_req_grant[0]_i_7/O
                         net (fo=7, routed)           0.781     7.946    netsoc_controllerinjector_choose_req_grant[0]_i_7_n_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.070 r  new_master_wdata_ready0_i_3/O
                         net (fo=1, routed)           0.000     8.070    new_master_wdata_ready0_i_3_n_0
    SLICE_X55Y7          MUXF7 (Prop_muxf7_I0_O)      0.212     8.282 r  new_master_wdata_ready0_reg_i_2/O
                         net (fo=19, routed)          0.790     9.072    new_master_wdata_ready0_reg_i_2_n_0
    SLICE_X55Y10         LUT5 (Prop_lut5_I0_O)        0.292     9.364 r  netsoc_controllerinjector_bankmachine5_consume[2]_i_3/O
                         net (fo=34, routed)          0.718    10.082    lm32_cpu/load_store_unit/multiplexer_state_reg[3]
    SLICE_X53Y16         LUT5 (Prop_lut5_I1_O)        0.332    10.414 r  lm32_cpu/load_store_unit/netsoc_controllerinjector_bankmachine0_level[3]_i_1/O
                         net (fo=4, routed)           0.569    10.983    lm32_cpu_n_140
    SLICE_X53Y16         FDRE                                         r  netsoc_controllerinjector_bankmachine0_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4651, routed)        1.448    11.448    sys_clk
    SLICE_X53Y16         FDRE                                         r  netsoc_controllerinjector_bankmachine0_level_reg[2]/C
                         clock pessimism              0.079    11.527    
                         clock uncertainty           -0.057    11.471    
    SLICE_X53Y16         FDRE (Setup_fdre_C_CE)      -0.205    11.266    netsoc_controllerinjector_bankmachine0_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.266    
                         arrival time                         -10.983    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 netsoc_controllerinjector_bankmachine0_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_controllerinjector_bankmachine0_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.420ns  (logic 3.274ns (34.754%)  route 6.146ns (65.246%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        1.562     1.562    sys_clk
    SLICE_X54Y18         FDRE                                         r  netsoc_controllerinjector_bankmachine0_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.518     2.080 r  netsoc_controllerinjector_bankmachine0_consume_reg[0]/Q
                         net (fo=27, routed)          0.893     2.973    storage_2_reg_0_7_12_17/ADDRA0
    SLICE_X56Y17         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.123 r  storage_2_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           1.120     4.243    p_0_in6_in[4]
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.328     4.571 r  netsoc_controllerinjector_bankmachine0_count[2]_i_10/O
                         net (fo=1, routed)           0.000     4.571    netsoc_controllerinjector_bankmachine0_count[2]_i_10_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.121 r  netsoc_controllerinjector_bankmachine0_count_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.121    netsoc_controllerinjector_bankmachine0_count_reg[2]_i_6_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.392 f  netsoc_controllerinjector_bankmachine0_count_reg[2]_i_5/CO[0]
                         net (fo=4, routed)           0.737     6.129    netsoc_controllerinjector_bankmachine0_hit
    SLICE_X61Y15         LUT6 (Prop_lut6_I2_O)        0.373     6.502 r  netsoc_controllerinjector_choose_req_grant[0]_i_13/O
                         net (fo=1, routed)           0.539     7.041    netsoc_controllerinjector_choose_req_grant[0]_i_13_n_0
    SLICE_X59Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.165 r  netsoc_controllerinjector_choose_req_grant[0]_i_7/O
                         net (fo=7, routed)           0.781     7.946    netsoc_controllerinjector_choose_req_grant[0]_i_7_n_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.070 r  new_master_wdata_ready0_i_3/O
                         net (fo=1, routed)           0.000     8.070    new_master_wdata_ready0_i_3_n_0
    SLICE_X55Y7          MUXF7 (Prop_muxf7_I0_O)      0.212     8.282 r  new_master_wdata_ready0_reg_i_2/O
                         net (fo=19, routed)          0.790     9.072    new_master_wdata_ready0_reg_i_2_n_0
    SLICE_X55Y10         LUT5 (Prop_lut5_I0_O)        0.292     9.364 r  netsoc_controllerinjector_bankmachine5_consume[2]_i_3/O
                         net (fo=34, routed)          0.718    10.082    lm32_cpu/load_store_unit/multiplexer_state_reg[3]
    SLICE_X53Y16         LUT5 (Prop_lut5_I1_O)        0.332    10.414 r  lm32_cpu/load_store_unit/netsoc_controllerinjector_bankmachine0_level[3]_i_1/O
                         net (fo=4, routed)           0.569    10.983    lm32_cpu_n_140
    SLICE_X53Y16         FDRE                                         r  netsoc_controllerinjector_bankmachine0_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4651, routed)        1.448    11.448    sys_clk
    SLICE_X53Y16         FDRE                                         r  netsoc_controllerinjector_bankmachine0_level_reg[3]/C
                         clock pessimism              0.079    11.527    
                         clock uncertainty           -0.057    11.471    
    SLICE_X53Y16         FDRE (Setup_fdre_C_CE)      -0.205    11.266    netsoc_controllerinjector_bankmachine0_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.266    
                         arrival time                         -10.983    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 netsoc_controllerinjector_bankmachine0_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_controllerinjector_bankmachine3_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.377ns  (logic 3.274ns (34.915%)  route 6.103ns (65.085%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        1.562     1.562    sys_clk
    SLICE_X54Y18         FDRE                                         r  netsoc_controllerinjector_bankmachine0_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.518     2.080 r  netsoc_controllerinjector_bankmachine0_consume_reg[0]/Q
                         net (fo=27, routed)          0.893     2.973    storage_2_reg_0_7_12_17/ADDRA0
    SLICE_X56Y17         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.123 r  storage_2_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           1.120     4.243    p_0_in6_in[4]
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.328     4.571 r  netsoc_controllerinjector_bankmachine0_count[2]_i_10/O
                         net (fo=1, routed)           0.000     4.571    netsoc_controllerinjector_bankmachine0_count[2]_i_10_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.121 r  netsoc_controllerinjector_bankmachine0_count_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.121    netsoc_controllerinjector_bankmachine0_count_reg[2]_i_6_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.392 f  netsoc_controllerinjector_bankmachine0_count_reg[2]_i_5/CO[0]
                         net (fo=4, routed)           0.737     6.129    netsoc_controllerinjector_bankmachine0_hit
    SLICE_X61Y15         LUT6 (Prop_lut6_I2_O)        0.373     6.502 r  netsoc_controllerinjector_choose_req_grant[0]_i_13/O
                         net (fo=1, routed)           0.539     7.041    netsoc_controllerinjector_choose_req_grant[0]_i_13_n_0
    SLICE_X59Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.165 r  netsoc_controllerinjector_choose_req_grant[0]_i_7/O
                         net (fo=7, routed)           0.781     7.946    netsoc_controllerinjector_choose_req_grant[0]_i_7_n_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.070 r  new_master_wdata_ready0_i_3/O
                         net (fo=1, routed)           0.000     8.070    new_master_wdata_ready0_i_3_n_0
    SLICE_X55Y7          MUXF7 (Prop_muxf7_I0_O)      0.212     8.282 r  new_master_wdata_ready0_reg_i_2/O
                         net (fo=19, routed)          0.790     9.072    new_master_wdata_ready0_reg_i_2_n_0
    SLICE_X55Y10         LUT5 (Prop_lut5_I0_O)        0.292     9.364 r  netsoc_controllerinjector_bankmachine5_consume[2]_i_3/O
                         net (fo=34, routed)          0.864    10.228    lm32_cpu/load_store_unit/multiplexer_state_reg[3]
    SLICE_X53Y18         LUT5 (Prop_lut5_I0_O)        0.332    10.560 r  lm32_cpu/load_store_unit/netsoc_controllerinjector_bankmachine3_level[3]_i_1/O
                         net (fo=4, routed)           0.379    10.939    lm32_cpu_n_135
    SLICE_X53Y18         FDRE                                         r  netsoc_controllerinjector_bankmachine3_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4651, routed)        1.445    11.445    sys_clk
    SLICE_X53Y18         FDRE                                         r  netsoc_controllerinjector_bankmachine3_level_reg[0]/C
                         clock pessimism              0.079    11.524    
                         clock uncertainty           -0.057    11.468    
    SLICE_X53Y18         FDRE (Setup_fdre_C_CE)      -0.205    11.263    netsoc_controllerinjector_bankmachine3_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.263    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 netsoc_controllerinjector_bankmachine0_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_controllerinjector_bankmachine3_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.377ns  (logic 3.274ns (34.915%)  route 6.103ns (65.085%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        1.562     1.562    sys_clk
    SLICE_X54Y18         FDRE                                         r  netsoc_controllerinjector_bankmachine0_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.518     2.080 r  netsoc_controllerinjector_bankmachine0_consume_reg[0]/Q
                         net (fo=27, routed)          0.893     2.973    storage_2_reg_0_7_12_17/ADDRA0
    SLICE_X56Y17         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.123 r  storage_2_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           1.120     4.243    p_0_in6_in[4]
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.328     4.571 r  netsoc_controllerinjector_bankmachine0_count[2]_i_10/O
                         net (fo=1, routed)           0.000     4.571    netsoc_controllerinjector_bankmachine0_count[2]_i_10_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.121 r  netsoc_controllerinjector_bankmachine0_count_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.121    netsoc_controllerinjector_bankmachine0_count_reg[2]_i_6_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.392 f  netsoc_controllerinjector_bankmachine0_count_reg[2]_i_5/CO[0]
                         net (fo=4, routed)           0.737     6.129    netsoc_controllerinjector_bankmachine0_hit
    SLICE_X61Y15         LUT6 (Prop_lut6_I2_O)        0.373     6.502 r  netsoc_controllerinjector_choose_req_grant[0]_i_13/O
                         net (fo=1, routed)           0.539     7.041    netsoc_controllerinjector_choose_req_grant[0]_i_13_n_0
    SLICE_X59Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.165 r  netsoc_controllerinjector_choose_req_grant[0]_i_7/O
                         net (fo=7, routed)           0.781     7.946    netsoc_controllerinjector_choose_req_grant[0]_i_7_n_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.070 r  new_master_wdata_ready0_i_3/O
                         net (fo=1, routed)           0.000     8.070    new_master_wdata_ready0_i_3_n_0
    SLICE_X55Y7          MUXF7 (Prop_muxf7_I0_O)      0.212     8.282 r  new_master_wdata_ready0_reg_i_2/O
                         net (fo=19, routed)          0.790     9.072    new_master_wdata_ready0_reg_i_2_n_0
    SLICE_X55Y10         LUT5 (Prop_lut5_I0_O)        0.292     9.364 r  netsoc_controllerinjector_bankmachine5_consume[2]_i_3/O
                         net (fo=34, routed)          0.864    10.228    lm32_cpu/load_store_unit/multiplexer_state_reg[3]
    SLICE_X53Y18         LUT5 (Prop_lut5_I0_O)        0.332    10.560 r  lm32_cpu/load_store_unit/netsoc_controllerinjector_bankmachine3_level[3]_i_1/O
                         net (fo=4, routed)           0.379    10.939    lm32_cpu_n_135
    SLICE_X53Y18         FDRE                                         r  netsoc_controllerinjector_bankmachine3_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4651, routed)        1.445    11.445    sys_clk
    SLICE_X53Y18         FDRE                                         r  netsoc_controllerinjector_bankmachine3_level_reg[1]/C
                         clock pessimism              0.079    11.524    
                         clock uncertainty           -0.057    11.468    
    SLICE_X53Y18         FDRE (Setup_fdre_C_CE)      -0.205    11.263    netsoc_controllerinjector_bankmachine3_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.263    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 netsoc_controllerinjector_bankmachine0_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_controllerinjector_bankmachine3_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.377ns  (logic 3.274ns (34.915%)  route 6.103ns (65.085%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        1.562     1.562    sys_clk
    SLICE_X54Y18         FDRE                                         r  netsoc_controllerinjector_bankmachine0_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.518     2.080 r  netsoc_controllerinjector_bankmachine0_consume_reg[0]/Q
                         net (fo=27, routed)          0.893     2.973    storage_2_reg_0_7_12_17/ADDRA0
    SLICE_X56Y17         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.123 r  storage_2_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           1.120     4.243    p_0_in6_in[4]
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.328     4.571 r  netsoc_controllerinjector_bankmachine0_count[2]_i_10/O
                         net (fo=1, routed)           0.000     4.571    netsoc_controllerinjector_bankmachine0_count[2]_i_10_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.121 r  netsoc_controllerinjector_bankmachine0_count_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.121    netsoc_controllerinjector_bankmachine0_count_reg[2]_i_6_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.392 f  netsoc_controllerinjector_bankmachine0_count_reg[2]_i_5/CO[0]
                         net (fo=4, routed)           0.737     6.129    netsoc_controllerinjector_bankmachine0_hit
    SLICE_X61Y15         LUT6 (Prop_lut6_I2_O)        0.373     6.502 r  netsoc_controllerinjector_choose_req_grant[0]_i_13/O
                         net (fo=1, routed)           0.539     7.041    netsoc_controllerinjector_choose_req_grant[0]_i_13_n_0
    SLICE_X59Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.165 r  netsoc_controllerinjector_choose_req_grant[0]_i_7/O
                         net (fo=7, routed)           0.781     7.946    netsoc_controllerinjector_choose_req_grant[0]_i_7_n_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.070 r  new_master_wdata_ready0_i_3/O
                         net (fo=1, routed)           0.000     8.070    new_master_wdata_ready0_i_3_n_0
    SLICE_X55Y7          MUXF7 (Prop_muxf7_I0_O)      0.212     8.282 r  new_master_wdata_ready0_reg_i_2/O
                         net (fo=19, routed)          0.790     9.072    new_master_wdata_ready0_reg_i_2_n_0
    SLICE_X55Y10         LUT5 (Prop_lut5_I0_O)        0.292     9.364 r  netsoc_controllerinjector_bankmachine5_consume[2]_i_3/O
                         net (fo=34, routed)          0.864    10.228    lm32_cpu/load_store_unit/multiplexer_state_reg[3]
    SLICE_X53Y18         LUT5 (Prop_lut5_I0_O)        0.332    10.560 r  lm32_cpu/load_store_unit/netsoc_controllerinjector_bankmachine3_level[3]_i_1/O
                         net (fo=4, routed)           0.379    10.939    lm32_cpu_n_135
    SLICE_X53Y18         FDRE                                         r  netsoc_controllerinjector_bankmachine3_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4651, routed)        1.445    11.445    sys_clk
    SLICE_X53Y18         FDRE                                         r  netsoc_controllerinjector_bankmachine3_level_reg[2]/C
                         clock pessimism              0.079    11.524    
                         clock uncertainty           -0.057    11.468    
    SLICE_X53Y18         FDRE (Setup_fdre_C_CE)      -0.205    11.263    netsoc_controllerinjector_bankmachine3_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.263    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                  0.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 netsoc_controllerinjector_bandwidth_nreads_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_controllerinjector_bandwidth_nreads_status_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.290%)  route 0.176ns (51.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        0.563     0.563    sys_clk
    SLICE_X54Y50         FDRE                                         r  netsoc_controllerinjector_bandwidth_nreads_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  netsoc_controllerinjector_bandwidth_nreads_r_reg[8]/Q
                         net (fo=1, routed)           0.176     0.902    netsoc_controllerinjector_bandwidth_nreads_r[8]
    SLICE_X56Y49         FDRE                                         r  netsoc_controllerinjector_bandwidth_nreads_status_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        0.840     0.840    sys_clk
    SLICE_X56Y49         FDRE                                         r  netsoc_controllerinjector_bandwidth_nreads_status_reg[8]/C
                         clock pessimism              0.000     0.840    
    SLICE_X56Y49         FDRE (Hold_fdre_C_D)         0.052     0.892    netsoc_controllerinjector_bandwidth_nreads_status_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 lm32_cpu/branch_target_x_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/branch_target_m_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.877%)  route 0.211ns (53.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        0.564     0.564    lm32_cpu/out
    SLICE_X39Y9          FDRE                                         r  lm32_cpu/branch_target_x_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  lm32_cpu/branch_target_x_reg[26]/Q
                         net (fo=1, routed)           0.211     0.915    lm32_cpu/mc_arithmetic/Q[24]
    SLICE_X34Y12         LUT4 (Prop_lut4_I2_O)        0.045     0.960 r  lm32_cpu/mc_arithmetic/branch_target_m[26]_i_1/O
                         net (fo=1, routed)           0.000     0.960    lm32_cpu/mc_arithmetic_n_8
    SLICE_X34Y12         FDRE                                         r  lm32_cpu/branch_target_m_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        0.829     0.829    lm32_cpu/out
    SLICE_X34Y12         FDRE                                         r  lm32_cpu/branch_target_m_reg[26]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X34Y12         FDRE (Hold_fdre_C_D)         0.120     0.944    lm32_cpu/branch_target_m_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 netsoc_controllerinjector_bandwidth_nreads_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_controllerinjector_bandwidth_nreads_status_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.657%)  route 0.203ns (55.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        0.563     0.563    sys_clk
    SLICE_X54Y50         FDRE                                         r  netsoc_controllerinjector_bandwidth_nreads_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  netsoc_controllerinjector_bandwidth_nreads_r_reg[7]/Q
                         net (fo=1, routed)           0.203     0.930    netsoc_controllerinjector_bandwidth_nreads_r[7]
    SLICE_X54Y49         FDRE                                         r  netsoc_controllerinjector_bandwidth_nreads_status_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        0.840     0.840    sys_clk
    SLICE_X54Y49         FDRE                                         r  netsoc_controllerinjector_bandwidth_nreads_status_reg[7]/C
                         clock pessimism              0.000     0.840    
    SLICE_X54Y49         FDRE (Hold_fdre_C_D)         0.059     0.899    netsoc_controllerinjector_bandwidth_nreads_status_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        0.566     0.566    sys_clk
    SLICE_X47Y46         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.924    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X46Y46         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        0.836     0.836    storage_1_reg_0_15_6_7/WCLK
    SLICE_X46Y46         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X46Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_1_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        0.566     0.566    sys_clk
    SLICE_X47Y46         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.924    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X46Y46         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        0.836     0.836    storage_1_reg_0_15_6_7/WCLK
    SLICE_X46Y46         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X46Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_1_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        0.566     0.566    sys_clk
    SLICE_X47Y46         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.924    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X46Y46         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        0.836     0.836    storage_1_reg_0_15_6_7/WCLK
    SLICE_X46Y46         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X46Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_1_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        0.566     0.566    sys_clk
    SLICE_X47Y46         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.924    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X46Y46         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        0.836     0.836    storage_1_reg_0_15_6_7/WCLK
    SLICE_X46Y46         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X46Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_1_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        0.566     0.566    sys_clk
    SLICE_X47Y46         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.924    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X46Y46         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        0.836     0.836    storage_1_reg_0_15_6_7/WCLK
    SLICE_X46Y46         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X46Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_1_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        0.566     0.566    sys_clk
    SLICE_X47Y46         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.924    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X46Y46         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        0.836     0.836    storage_1_reg_0_15_6_7/WCLK
    SLICE_X46Y46         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X46Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_1_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        0.566     0.566    sys_clk
    SLICE_X47Y46         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.924    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X46Y46         RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4651, routed)        0.836     0.836    storage_1_reg_0_15_6_7/WCLK
    SLICE_X46Y46         RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X46Y46         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.889    storage_1_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y2    lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y3    lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y6   mem_2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y6   mem_2_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y7   mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y7   mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1   lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1   lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y8   mem_grain0_1_reg/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y20  storage_13_reg_0_1_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y20  storage_13_reg_0_1_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y20  storage_13_reg_0_1_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y20  storage_13_reg_0_1_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y20  storage_13_reg_0_1_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y20  storage_13_reg_0_1_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y20  storage_13_reg_0_1_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y20  storage_13_reg_0_1_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y21  storage_13_reg_0_1_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y21  storage_13_reg_0_1_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y19  storage_13_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y19  storage_13_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y19  storage_13_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y19  storage_13_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y19  storage_13_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y19  storage_13_reg_0_1_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y19  storage_13_reg_0_1_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y19  storage_13_reg_0_1_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y20  storage_13_reg_0_1_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y20  storage_13_reg_0_1_12_17/RAMA_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal          |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock             |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
clk100     | cpu_reset        | FDPE           | -        |    -0.402 (r) | FAST    |     2.939 (r) | SLOW    | netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (r) | FAST    |     4.496 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.590 (f) | FAST    |     4.496 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.658 (r) | FAST    |     4.492 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.586 (f) | FAST    |     4.492 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.660 (r) | FAST    |     4.494 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.588 (f) | FAST    |     4.494 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.661 (r) | FAST    |     4.495 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.589 (f) | FAST    |     4.495 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.494 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.494 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.644 (r) | FAST    |     4.478 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.572 (f) | FAST    |     4.478 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.493 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.493 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.493 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.493 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.606 (r) | FAST    |     4.434 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.534 (f) | FAST    |     4.434 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.628 (r) | FAST    |     4.454 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.556 (f) | FAST    |     4.454 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.600 (r) | FAST    |     4.432 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.528 (f) | FAST    |     4.432 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.612 (r) | FAST    |     4.439 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.540 (f) | FAST    |     4.439 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.613 (r) | FAST    |     4.446 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.541 (f) | FAST    |     4.446 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.632 (r) | FAST    |     4.460 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.560 (f) | FAST    |     4.460 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.601 (r) | FAST    |     4.433 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.529 (f) | FAST    |     4.433 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.633 (r) | FAST    |     4.461 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.561 (f) | FAST    |     4.461 (f) | SLOW    | netsoc_pll_sys4x  |
eth_rx_clk | eth_dv           | FDRE           | -        |     3.626 (r) | SLOW    |    -0.746 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     2.377 (r) | SLOW    |    -0.377 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     2.796 (r) | SLOW    |    -0.512 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     2.543 (r) | SLOW    |    -0.458 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     2.542 (r) | SLOW    |    -0.439 (r) | FAST    |                   |
sys_clk    | cpu_reset        | FDPE           | -        |     2.531 (r) | SLOW    |    -0.385 (r) | FAST    |                   |
sys_clk    | eth_mdio         | FDRE           | -        |     2.280 (r) | SLOW    |    -0.276 (r) | FAST    |                   |
sys_clk    | serial_rx        | FDRE           | -        |     3.896 (r) | SLOW    |    -1.029 (r) | FAST    |                   |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     2.327 (r) | SLOW    |    -0.365 (r) | FAST    |                   |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal             |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | netsoc_eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | netsoc_eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | netsoc_pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      9.391 (r) | SLOW    |      3.263 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      9.095 (r) | SLOW    |      3.143 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      9.227 (r) | SLOW    |      3.182 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      9.203 (r) | SLOW    |      3.174 (r) | FAST    |                      |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      9.157 (r) | SLOW    |      3.156 (r) | FAST    |                      |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      7.169 (r) | SLOW    |      1.823 (r) | FAST    |                      |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      6.568 (r) | SLOW    |      1.571 (r) | FAST    |                      |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      6.558 (r) | SLOW    |      1.554 (r) | FAST    |                      |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      7.329 (r) | SLOW    |      1.902 (r) | FAST    |                      |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      6.869 (r) | SLOW    |      1.700 (r) | FAST    |                      |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      6.418 (r) | SLOW    |      1.518 (r) | FAST    |                      |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      7.179 (r) | SLOW    |      1.841 (r) | FAST    |                      |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      7.029 (r) | SLOW    |      1.773 (r) | FAST    |                      |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      8.245 (r) | SLOW    |      2.344 (r) | FAST    |                      |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      8.685 (r) | SLOW    |      2.500 (r) | FAST    |                      |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      7.920 (r) | SLOW    |      2.217 (r) | FAST    |                      |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      8.385 (r) | SLOW    |      2.394 (r) | FAST    |                      |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      7.620 (r) | SLOW    |      2.070 (r) | FAST    |                      |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      8.545 (r) | SLOW    |      2.443 (r) | FAST    |                      |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      7.780 (r) | SLOW    |      2.161 (r) | FAST    |                      |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      8.395 (r) | SLOW    |      2.379 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      6.717 (r) | SLOW    |      1.614 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      7.943 (r) | SLOW    |      2.176 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      6.718 (r) | SLOW    |      1.622 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      7.944 (r) | SLOW    |      2.172 (r) | FAST    |                      |
sys_clk    | eth_mdc          | FDRE           | -     |      9.425 (r) | SLOW    |      3.116 (r) | FAST    |                      |
sys_clk    | eth_mdio         | FDSE           | -     |      9.401 (r) | SLOW    |      2.940 (r) | FAST    |                      |
sys_clk    | eth_rst_n        | FDRE           | -     |     11.228 (r) | SLOW    |      3.094 (r) | FAST    |                      |
sys_clk    | rgb_leds_b[0]    | FDRE           | -     |      8.834 (r) | SLOW    |      2.831 (r) | FAST    |                      |
sys_clk    | rgb_leds_b[1]    | FDRE           | -     |      8.286 (r) | SLOW    |      2.537 (r) | FAST    |                      |
sys_clk    | rgb_leds_b[2]    | FDRE           | -     |      8.541 (r) | SLOW    |      2.647 (r) | FAST    |                      |
sys_clk    | rgb_leds_b[3]    | FDRE           | -     |      8.783 (r) | SLOW    |      2.800 (r) | FAST    |                      |
sys_clk    | rgb_leds_g[0]    | FDRE           | -     |      8.444 (r) | SLOW    |      2.668 (r) | FAST    |                      |
sys_clk    | rgb_leds_g[1]    | FDRE           | -     |      8.039 (r) | SLOW    |      2.498 (r) | FAST    |                      |
sys_clk    | rgb_leds_g[2]    | FDRE           | -     |      8.705 (r) | SLOW    |      2.768 (r) | FAST    |                      |
sys_clk    | rgb_leds_g[3]    | FDRE           | -     |      8.867 (r) | SLOW    |      2.884 (r) | FAST    |                      |
sys_clk    | rgb_leds_r[0]    | FDRE           | -     |      8.710 (r) | SLOW    |      2.773 (r) | FAST    |                      |
sys_clk    | rgb_leds_r[1]    | FDRE           | -     |      8.602 (r) | SLOW    |      2.747 (r) | FAST    |                      |
sys_clk    | rgb_leds_r[2]    | FDRE           | -     |      8.427 (r) | SLOW    |      2.574 (r) | FAST    |                      |
sys_clk    | rgb_leds_r[3]    | FDRE           | -     |      8.768 (r) | SLOW    |      2.802 (r) | FAST    |                      |
sys_clk    | serial_tx        | FDSE           | -     |      9.965 (r) | SLOW    |      3.303 (r) | FAST    |                      |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |      9.547 (r) | SLOW    |      2.952 (r) | FAST    |                      |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     10.609 (r) | SLOW    |      3.064 (r) | FAST    |                      |
sys_clk    | user_led0        | FDRE           | -     |      8.650 (r) | SLOW    |      2.765 (r) | FAST    |                      |
sys_clk    | user_led1        | FDRE           | -     |      8.443 (r) | SLOW    |      2.670 (r) | FAST    |                      |
sys_clk    | user_led2        | FDRE           | -     |      9.818 (r) | SLOW    |      3.341 (r) | FAST    |                      |
sys_clk    | user_led3        | FDRE           | -     |      9.809 (r) | SLOW    |      3.332 (r) | FAST    |                      |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         3.379 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         9.658 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         4.369 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |        10.133 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         4.373 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.488 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.580 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.819 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.968 ns
Ideal Clock Offset to Actual Clock: 2.512 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.662 (r) | FAST    |   4.496 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.590 (f) | FAST    |   4.496 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.658 (r) | FAST    |   4.492 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.586 (f) | FAST    |   4.492 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.660 (r) | FAST    |   4.494 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.588 (f) | FAST    |   4.494 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.661 (r) | FAST    |   4.495 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.589 (f) | FAST    |   4.495 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.659 (r) | FAST    |   4.494 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.587 (f) | FAST    |   4.494 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.644 (r) | FAST    |   4.478 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.572 (f) | FAST    |   4.478 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.659 (r) | FAST    |   4.493 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.587 (f) | FAST    |   4.493 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.659 (r) | FAST    |   4.493 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.587 (f) | FAST    |   4.493 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.606 (r) | FAST    |   4.434 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.534 (f) | FAST    |   4.434 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.628 (r) | FAST    |   4.454 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.556 (f) | FAST    |   4.454 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.600 (r) | FAST    |   4.432 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.528 (f) | FAST    |   4.432 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.612 (r) | FAST    |   4.439 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.540 (f) | FAST    |   4.439 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.613 (r) | FAST    |   4.446 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.541 (f) | FAST    |   4.446 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.632 (r) | FAST    |   4.460 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.560 (f) | FAST    |   4.460 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.601 (r) | FAST    |   4.433 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.529 (f) | FAST    |   4.433 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.633 (r) | FAST    |   4.461 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.561 (f) | FAST    |   4.461 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.528 (f) | FAST    |   4.496 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.420 ns
Ideal Clock Offset to Actual Clock: -1.587 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   2.377 (r) | SLOW    | -0.377 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   2.796 (r) | SLOW    | -0.512 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   2.543 (r) | SLOW    | -0.458 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   2.542 (r) | SLOW    | -0.439 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.796 (r) | SLOW    | -0.377 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 2.267 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.169 (r) | SLOW    |   1.823 (r) | FAST    |    0.750 |
ddram_dq[1]        |   6.568 (r) | SLOW    |   1.571 (r) | FAST    |    0.150 |
ddram_dq[2]        |   6.558 (r) | SLOW    |   1.554 (r) | FAST    |    0.140 |
ddram_dq[3]        |   7.329 (r) | SLOW    |   1.902 (r) | FAST    |    0.911 |
ddram_dq[4]        |   6.869 (r) | SLOW    |   1.700 (r) | FAST    |    0.451 |
ddram_dq[5]        |   6.418 (r) | SLOW    |   1.518 (r) | FAST    |    0.000 |
ddram_dq[6]        |   7.179 (r) | SLOW    |   1.841 (r) | FAST    |    0.761 |
ddram_dq[7]        |   7.029 (r) | SLOW    |   1.773 (r) | FAST    |    0.610 |
ddram_dq[8]        |   8.245 (r) | SLOW    |   2.344 (r) | FAST    |    1.827 |
ddram_dq[9]        |   8.685 (r) | SLOW    |   2.500 (r) | FAST    |    2.267 |
ddram_dq[10]       |   7.920 (r) | SLOW    |   2.217 (r) | FAST    |    1.502 |
ddram_dq[11]       |   8.385 (r) | SLOW    |   2.394 (r) | FAST    |    1.967 |
ddram_dq[12]       |   7.620 (r) | SLOW    |   2.070 (r) | FAST    |    1.202 |
ddram_dq[13]       |   8.545 (r) | SLOW    |   2.443 (r) | FAST    |    2.127 |
ddram_dq[14]       |   7.780 (r) | SLOW    |   2.161 (r) | FAST    |    1.362 |
ddram_dq[15]       |   8.395 (r) | SLOW    |   2.379 (r) | FAST    |    1.977 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.685 (r) | SLOW    |   1.518 (r) | FAST    |    2.267 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.226 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.717 (r) | SLOW    |   1.614 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   7.943 (r) | SLOW    |   2.176 (r) | FAST    |    1.225 |
ddram_dqs_p[0]     |   6.718 (r) | SLOW    |   1.622 (r) | FAST    |    0.007 |
ddram_dqs_p[1]     |   7.944 (r) | SLOW    |   2.172 (r) | FAST    |    1.226 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.944 (r) | SLOW    |   1.614 (r) | FAST    |    1.226 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.296 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   9.391 (r) | SLOW    |   3.263 (r) | FAST    |    0.296 |
eth_tx_data[1]     |   9.095 (r) | SLOW    |   3.143 (r) | FAST    |    0.000 |
eth_tx_data[2]     |   9.227 (r) | SLOW    |   3.182 (r) | FAST    |    0.132 |
eth_tx_data[3]     |   9.203 (r) | SLOW    |   3.174 (r) | FAST    |    0.108 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.391 (r) | SLOW    |   3.143 (r) | FAST    |    0.296 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.548 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
rgb_leds_b[0]      |   8.834 (r) | SLOW    |   2.831 (r) | FAST    |    0.548 |
rgb_leds_b[1]      |   8.286 (r) | SLOW    |   2.537 (r) | FAST    |    0.000 |
rgb_leds_b[2]      |   8.541 (r) | SLOW    |   2.647 (r) | FAST    |    0.255 |
rgb_leds_b[3]      |   8.783 (r) | SLOW    |   2.800 (r) | FAST    |    0.497 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.834 (r) | SLOW    |   2.537 (r) | FAST    |    0.548 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.827 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
rgb_leds_g[0]      |   8.444 (r) | SLOW    |   2.668 (r) | FAST    |    0.404 |
rgb_leds_g[1]      |   8.039 (r) | SLOW    |   2.498 (r) | FAST    |    0.000 |
rgb_leds_g[2]      |   8.705 (r) | SLOW    |   2.768 (r) | FAST    |    0.666 |
rgb_leds_g[3]      |   8.867 (r) | SLOW    |   2.884 (r) | FAST    |    0.827 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.867 (r) | SLOW    |   2.498 (r) | FAST    |    0.827 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.341 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
rgb_leds_r[0]      |   8.710 (r) | SLOW    |   2.773 (r) | FAST    |    0.283 |
rgb_leds_r[1]      |   8.602 (r) | SLOW    |   2.747 (r) | FAST    |    0.176 |
rgb_leds_r[2]      |   8.427 (r) | SLOW    |   2.574 (r) | FAST    |    0.000 |
rgb_leds_r[3]      |   8.768 (r) | SLOW    |   2.802 (r) | FAST    |    0.341 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.768 (r) | SLOW    |   2.574 (r) | FAST    |    0.341 |
-------------------+-------------+---------+-------------+---------+----------+




