Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct  1 21:06:06 2025
| Host         : shira_legion5i running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            1 |
|      6 |            1 |
|     14 |            2 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             130 |           27 |
| Yes          | No                    | No                     |              28 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             204 |           28 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------+--------------------------------+------------------+----------------+
|  Clock Signal  |              Enable Signal             |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------+--------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                        |                                |                1 |              2 |
| ~clk6p25m_BUFG |                                        |                                |                1 |              2 |
|  clk6p25m_BUFG |                                        |                                |                2 |              4 |
|  clk_IBUF_BUFG |                                        | clk_div[2]_i_1_n_0             |                1 |              6 |
|  clk6p25m_BUFG | move_counter_blue                      |                                |                3 |             14 |
|  clk6p25m_BUFG | move_counter_orange                    |                                |                3 |             14 |
| ~clk6p25m_BUFG |                                        | btnC_IBUF                      |                5 |             34 |
| ~clk6p25m_BUFG | oled_inst/delay[0]_i_1_n_0             | btnC_IBUF                      |                5 |             40 |
|  clk6p25m_BUFG | sw_IBUF[1]                             | move_counter_blue              |                6 |             48 |
|  clk6p25m_BUFG | sw_IBUF[3]                             | move_counter_orange            |                7 |             52 |
| ~clk6p25m_BUFG | oled_inst/FSM_onehot_state[31]_i_1_n_0 | btnC_IBUF                      |               10 |             64 |
| ~clk6p25m_BUFG |                                        | oled_inst/spi_word[39]_i_1_n_0 |               21 |             90 |
+----------------+----------------------------------------+--------------------------------+------------------+----------------+


