--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/rhodesej/Documents/PSU/540/ece540_proj1/xilinx/iseconfig/filter.filter
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Nexys3fpga.twx Nexys3fpga.ncd -o
Nexys3fpga.twr Nexys3fpga.pcf

Design file:              Nexys3fpga.ncd
Physical constraint file: Nexys3fpga.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_SP_inst/CLKIN
  Logical resource: DCM_SP_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_SP_inst/CLKIN
  Logical resource: DCM_SP_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: DCM_SP_inst/CLKIN
  Logical resource: DCM_SP_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk25 = PERIOD TIMEGRP "clk25" TS_sys_clk_pin / 4 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2555 paths analyzed, 273 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.036ns.
--------------------------------------------------------------------------------

Paths for end point icon1/icon_1 (SLICE_X13Y19.A5), 148 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot1/WRLDIF/LocY_0 (FF)
  Destination:          icon1/icon_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.542ns (Levels of Logic = 5)
  Clock Path Skew:      -0.142ns (1.650 - 1.792)
  Source Clock:         clkfb_in rising at 30.000ns
  Destination Clock:    clk25_BUFG rising at 40.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: bot1/WRLDIF/LocY_0 to icon1/icon_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.AQ      Tcko                  0.408   bot1/WRLDIF/LocY<3>
                                                       bot1/WRLDIF/LocY_0
    SLICE_X15Y14.B1      net (fanout=17)       1.537   bot1/WRLDIF/LocY<0>
    SLICE_X15Y14.BMUX    Tilo                  0.313   icon1/Pixel_row[9]_LocX_reg[7]_sub_302_OUT<2>_4
                                                       icon1/Pixel_row[9]_LocX_reg[7]_sub_302_OUT<2>_4_SW3
    SLICE_X15Y14.D2      net (fanout=1)        0.594   N36
    SLICE_X15Y14.D       Tilo                  0.259   icon1/Pixel_row[9]_LocX_reg[7]_sub_302_OUT<2>_4
                                                       icon1/Pixel_row[9]_LocX_reg[7]_sub_302_OUT<2>_4
    SLICE_X14Y15.A3      net (fanout=1)        0.466   icon1/Pixel_row[9]_LocX_reg[7]_sub_302_OUT<2>_4
    SLICE_X14Y15.A       Tilo                  0.203   icon1/LocY_reg[7]_LocX_reg[7]_wide_mux_250_OUT<0>
                                                       icon1/Pixel_row[9]_LocY_reg[7]_wide_mux_350_OUT<0>3
    SLICE_X14Y15.C1      net (fanout=1)        0.456   icon1/Pixel_row[9]_LocY_reg[7]_wide_mux_350_OUT<0>
    SLICE_X14Y15.CMUX    Tilo                  0.361   icon1/LocY_reg[7]_LocX_reg[7]_wide_mux_250_OUT<0>
                                                       icon1/Mmux_BotInfo_reg[2]_Pixel_row[9]_wide_mux_351_OUT_31_G
                                                       icon1/Mmux_BotInfo_reg[2]_Pixel_row[9]_wide_mux_351_OUT_31
    SLICE_X13Y19.A5      net (fanout=1)        0.623   icon1/Mmux_BotInfo_reg[2]_Pixel_row[9]_wide_mux_351_OUT_31
    SLICE_X13Y19.CLK     Tas                   0.322   icon1/icon<1>
                                                       icon1/Mmux_GND_63_o_BotInfo_reg[2]_mux_352_OUT21
                                                       icon1/icon_1
    -------------------------------------------------  ---------------------------
    Total                                      5.542ns (1.866ns logic, 3.676ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot1/WRLDIF/LocY_0 (FF)
  Destination:          icon1/icon_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.309ns (Levels of Logic = 5)
  Clock Path Skew:      -0.142ns (1.650 - 1.792)
  Source Clock:         clkfb_in rising at 30.000ns
  Destination Clock:    clk25_BUFG rising at 40.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: bot1/WRLDIF/LocY_0 to icon1/icon_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.AQ      Tcko                  0.408   bot1/WRLDIF/LocY<3>
                                                       bot1/WRLDIF/LocY_0
    SLICE_X13Y16.D4      net (fanout=17)       1.078   bot1/WRLDIF/LocY<0>
    SLICE_X13Y16.D       Tilo                  0.259   icon1/Msub_LocY_reg[7]_Pixel_column[9]_sub_304_OUT<3:0>_lut<2>
                                                       icon1/Msub_LocY_reg[7]_Pixel_column[9]_sub_304_OUT<3:0>_lut<2>1
    SLICE_X13Y16.C1      net (fanout=5)        0.828   icon1/Msub_LocY_reg[7]_Pixel_column[9]_sub_304_OUT<3:0>_lut<2>
    SLICE_X13Y16.C       Tilo                  0.259   icon1/Msub_LocY_reg[7]_Pixel_column[9]_sub_304_OUT<3:0>_lut<2>
                                                       icon1/LocY_reg[7]_LocX_reg[7]_wide_mux_250_OUT<0>_SW0
    SLICE_X14Y15.B4      net (fanout=1)        0.479   N4
    SLICE_X14Y15.B       Tilo                  0.203   icon1/LocY_reg[7]_LocX_reg[7]_wide_mux_250_OUT<0>
                                                       icon1/LocY_reg[7]_LocX_reg[7]_wide_mux_250_OUT<0>
    SLICE_X14Y15.D1      net (fanout=1)        0.482   icon1/LocY_reg[7]_LocX_reg[7]_wide_mux_250_OUT<0>
    SLICE_X14Y15.CMUX    Topdc                 0.368   icon1/LocY_reg[7]_LocX_reg[7]_wide_mux_250_OUT<0>
                                                       icon1/Mmux_BotInfo_reg[2]_Pixel_row[9]_wide_mux_351_OUT_31_F
                                                       icon1/Mmux_BotInfo_reg[2]_Pixel_row[9]_wide_mux_351_OUT_31
    SLICE_X13Y19.A5      net (fanout=1)        0.623   icon1/Mmux_BotInfo_reg[2]_Pixel_row[9]_wide_mux_351_OUT_31
    SLICE_X13Y19.CLK     Tas                   0.322   icon1/icon<1>
                                                       icon1/Mmux_GND_63_o_BotInfo_reg[2]_mux_352_OUT21
                                                       icon1/icon_1
    -------------------------------------------------  ---------------------------
    Total                                      5.309ns (1.819ns logic, 3.490ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot1/WRLDIF/LocY_1 (FF)
  Destination:          icon1/icon_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.284ns (Levels of Logic = 5)
  Clock Path Skew:      -0.142ns (1.650 - 1.792)
  Source Clock:         clkfb_in rising at 30.000ns
  Destination Clock:    clk25_BUFG rising at 40.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: bot1/WRLDIF/LocY_1 to icon1/icon_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.BQ      Tcko                  0.408   bot1/WRLDIF/LocY<3>
                                                       bot1/WRLDIF/LocY_1
    SLICE_X15Y14.B5      net (fanout=11)       1.279   bot1/WRLDIF/LocY<1>
    SLICE_X15Y14.BMUX    Tilo                  0.313   icon1/Pixel_row[9]_LocX_reg[7]_sub_302_OUT<2>_4
                                                       icon1/Pixel_row[9]_LocX_reg[7]_sub_302_OUT<2>_4_SW3
    SLICE_X15Y14.D2      net (fanout=1)        0.594   N36
    SLICE_X15Y14.D       Tilo                  0.259   icon1/Pixel_row[9]_LocX_reg[7]_sub_302_OUT<2>_4
                                                       icon1/Pixel_row[9]_LocX_reg[7]_sub_302_OUT<2>_4
    SLICE_X14Y15.A3      net (fanout=1)        0.466   icon1/Pixel_row[9]_LocX_reg[7]_sub_302_OUT<2>_4
    SLICE_X14Y15.A       Tilo                  0.203   icon1/LocY_reg[7]_LocX_reg[7]_wide_mux_250_OUT<0>
                                                       icon1/Pixel_row[9]_LocY_reg[7]_wide_mux_350_OUT<0>3
    SLICE_X14Y15.C1      net (fanout=1)        0.456   icon1/Pixel_row[9]_LocY_reg[7]_wide_mux_350_OUT<0>
    SLICE_X14Y15.CMUX    Tilo                  0.361   icon1/LocY_reg[7]_LocX_reg[7]_wide_mux_250_OUT<0>
                                                       icon1/Mmux_BotInfo_reg[2]_Pixel_row[9]_wide_mux_351_OUT_31_G
                                                       icon1/Mmux_BotInfo_reg[2]_Pixel_row[9]_wide_mux_351_OUT_31
    SLICE_X13Y19.A5      net (fanout=1)        0.623   icon1/Mmux_BotInfo_reg[2]_Pixel_row[9]_wide_mux_351_OUT_31
    SLICE_X13Y19.CLK     Tas                   0.322   icon1/icon<1>
                                                       icon1/Mmux_GND_63_o_BotInfo_reg[2]_mux_352_OUT21
                                                       icon1/icon_1
    -------------------------------------------------  ---------------------------
    Total                                      5.284ns (1.866ns logic, 3.418ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point dtg1/video_on (SLICE_X17Y14.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DB/pbtn_db_0 (FF)
  Destination:          dtg1/video_on (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.519ns (Levels of Logic = 1)
  Clock Path Skew:      -0.148ns (1.645 - 1.793)
  Source Clock:         clkfb_in rising at 30.000ns
  Destination Clock:    clk25_BUFG rising at 40.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: DB/pbtn_db_0 to dtg1/video_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y48.AQ      Tcko                  0.391   DB/pbtn_db<3>
                                                       DB/pbtn_db_0
    SLICE_X25Y13.B5      net (fanout=45)       3.547   DB/pbtn_db<0>
    SLICE_X25Y13.B       Tilo                  0.259   SSB/clk_cnt[17]_PWR_3_o_equal_7_o<17>1
                                                       dtg1/pixel_column[9]_PWR_65_o_LessThan_15_o1
    SLICE_X17Y14.SR      net (fanout=1)        0.876   dtg1/pixel_column[9]_PWR_65_o_LessThan_15_o_0
    SLICE_X17Y14.CLK     Tsrck                 0.446   dtg1/video_on
                                                       dtg1/video_on
    -------------------------------------------------  ---------------------------
    Total                                      5.519ns (1.096ns logic, 4.423ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dtg1/pixel_column_9 (FF)
  Destination:          dtg1/video_on (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.932ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.337 - 0.364)
  Source Clock:         clk25_BUFG rising at 0.000ns
  Destination Clock:    clk25_BUFG rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dtg1/pixel_column_9 to dtg1/video_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.BQ      Tcko                  0.408   dtg1/pixel_column<9>
                                                       dtg1/pixel_column_9
    SLICE_X25Y13.B1      net (fanout=9)        1.943   dtg1/pixel_column<9>
    SLICE_X25Y13.B       Tilo                  0.259   SSB/clk_cnt[17]_PWR_3_o_equal_7_o<17>1
                                                       dtg1/pixel_column[9]_PWR_65_o_LessThan_15_o1
    SLICE_X17Y14.SR      net (fanout=1)        0.876   dtg1/pixel_column[9]_PWR_65_o_LessThan_15_o_0
    SLICE_X17Y14.CLK     Tsrck                 0.446   dtg1/video_on
                                                       dtg1/video_on
    -------------------------------------------------  ---------------------------
    Total                                      3.932ns (1.113ns logic, 2.819ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point icon1/icon_1 (SLICE_X13Y19.A4), 132 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot1/WRLDIF/LocY_1 (FF)
  Destination:          icon1/icon_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.396ns (Levels of Logic = 5)
  Clock Path Skew:      -0.142ns (1.650 - 1.792)
  Source Clock:         clkfb_in rising at 30.000ns
  Destination Clock:    clk25_BUFG rising at 40.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: bot1/WRLDIF/LocY_1 to icon1/icon_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.BQ      Tcko                  0.408   bot1/WRLDIF/LocY<3>
                                                       bot1/WRLDIF/LocY_1
    SLICE_X13Y15.C1      net (fanout=11)       1.452   bot1/WRLDIF/LocY<1>
    SLICE_X13Y15.CMUX    Tilo                  0.313   icon1/LocY_reg[7]_Pixel_column[9]_sub_304_OUT<3>
                                                       icon1/Msub_Pixel_column[9]_LocY_reg[7]_sub_117_OUT<3:0>_xor<3>11
    SLICE_X10Y16.A2      net (fanout=5)        0.798   icon1/Pixel_column[9]_LocY_reg[7]_sub_117_OUT<3>
    SLICE_X10Y16.A       Tilo                  0.203   icon1/LocX_reg[7]_Pixel_column[9]_wide_mux_113_OUT<0>3
                                                       icon1/LocX_reg[7]_Pixel_column[9]_wide_mux_113_OUT<0>2_SW0
    SLICE_X10Y15.C1      net (fanout=1)        0.617   N34
    SLICE_X10Y15.C       Tilo                  0.204   icon1/Mmux_BotInfo_reg[2]_Pixel_row[9]_wide_mux_351_OUT_41
                                                       icon1/LocX_reg[7]_Pixel_column[9]_wide_mux_113_OUT<0>4
    SLICE_X10Y15.D5      net (fanout=1)        0.195   icon1/LocX_reg[7]_Pixel_column[9]_wide_mux_113_OUT<0>
    SLICE_X10Y15.D       Tilo                  0.203   icon1/Mmux_BotInfo_reg[2]_Pixel_row[9]_wide_mux_351_OUT_41
                                                       icon1/Mmux_BotInfo_reg[2]_Pixel_row[9]_wide_mux_351_OUT_41
    SLICE_X13Y19.A4      net (fanout=1)        0.681   icon1/Mmux_BotInfo_reg[2]_Pixel_row[9]_wide_mux_351_OUT_41
    SLICE_X13Y19.CLK     Tas                   0.322   icon1/icon<1>
                                                       icon1/Mmux_GND_63_o_BotInfo_reg[2]_mux_352_OUT21
                                                       icon1/icon_1
    -------------------------------------------------  ---------------------------
    Total                                      5.396ns (1.653ns logic, 3.743ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot1/WRLDIF/LocY_0 (FF)
  Destination:          icon1/icon_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.116ns (Levels of Logic = 5)
  Clock Path Skew:      -0.142ns (1.650 - 1.792)
  Source Clock:         clkfb_in rising at 30.000ns
  Destination Clock:    clk25_BUFG rising at 40.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: bot1/WRLDIF/LocY_0 to icon1/icon_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.AQ      Tcko                  0.408   bot1/WRLDIF/LocY<3>
                                                       bot1/WRLDIF/LocY_0
    SLICE_X13Y15.C4      net (fanout=17)       1.172   bot1/WRLDIF/LocY<0>
    SLICE_X13Y15.CMUX    Tilo                  0.313   icon1/LocY_reg[7]_Pixel_column[9]_sub_304_OUT<3>
                                                       icon1/Msub_Pixel_column[9]_LocY_reg[7]_sub_117_OUT<3:0>_xor<3>11
    SLICE_X10Y16.A2      net (fanout=5)        0.798   icon1/Pixel_column[9]_LocY_reg[7]_sub_117_OUT<3>
    SLICE_X10Y16.A       Tilo                  0.203   icon1/LocX_reg[7]_Pixel_column[9]_wide_mux_113_OUT<0>3
                                                       icon1/LocX_reg[7]_Pixel_column[9]_wide_mux_113_OUT<0>2_SW0
    SLICE_X10Y15.C1      net (fanout=1)        0.617   N34
    SLICE_X10Y15.C       Tilo                  0.204   icon1/Mmux_BotInfo_reg[2]_Pixel_row[9]_wide_mux_351_OUT_41
                                                       icon1/LocX_reg[7]_Pixel_column[9]_wide_mux_113_OUT<0>4
    SLICE_X10Y15.D5      net (fanout=1)        0.195   icon1/LocX_reg[7]_Pixel_column[9]_wide_mux_113_OUT<0>
    SLICE_X10Y15.D       Tilo                  0.203   icon1/Mmux_BotInfo_reg[2]_Pixel_row[9]_wide_mux_351_OUT_41
                                                       icon1/Mmux_BotInfo_reg[2]_Pixel_row[9]_wide_mux_351_OUT_41
    SLICE_X13Y19.A4      net (fanout=1)        0.681   icon1/Mmux_BotInfo_reg[2]_Pixel_row[9]_wide_mux_351_OUT_41
    SLICE_X13Y19.CLK     Tas                   0.322   icon1/icon<1>
                                                       icon1/Mmux_GND_63_o_BotInfo_reg[2]_mux_352_OUT21
                                                       icon1/icon_1
    -------------------------------------------------  ---------------------------
    Total                                      5.116ns (1.653ns logic, 3.463ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot1/WRLDIF/LocY_0 (FF)
  Destination:          icon1/icon_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.040ns (Levels of Logic = 5)
  Clock Path Skew:      -0.142ns (1.650 - 1.792)
  Source Clock:         clkfb_in rising at 30.000ns
  Destination Clock:    clk25_BUFG rising at 40.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: bot1/WRLDIF/LocY_0 to icon1/icon_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.AQ      Tcko                  0.408   bot1/WRLDIF/LocY<3>
                                                       bot1/WRLDIF/LocY_0
    SLICE_X13Y16.D4      net (fanout=17)       1.078   bot1/WRLDIF/LocY<0>
    SLICE_X13Y16.DMUX    Tilo                  0.313   icon1/Msub_LocY_reg[7]_Pixel_column[9]_sub_304_OUT<3:0>_lut<2>
                                                       icon1/Msub_Pixel_column[9]_LocY_reg[7]_sub_117_OUT<3:0>_lut<2>1
    SLICE_X8Y15.C1       net (fanout=6)        0.870   icon1/Msub_Pixel_column[9]_LocY_reg[7]_sub_117_OUT<3:0>_lut<2>
    SLICE_X8Y15.C        Tilo                  0.205   N9
                                                       icon1/LocX_reg[7]_Pixel_column[9]_wide_mux_148_OUT<0>_SW1
    SLICE_X8Y15.A1       net (fanout=1)        0.451   N9
    SLICE_X8Y15.A        Tilo                  0.205   N9
                                                       icon1/LocX_reg[7]_Pixel_column[9]_wide_mux_148_OUT<0>
    SLICE_X10Y15.D6      net (fanout=1)        0.304   icon1/LocX_reg[7]_Pixel_column[9]_wide_mux_148_OUT<0>
    SLICE_X10Y15.D       Tilo                  0.203   icon1/Mmux_BotInfo_reg[2]_Pixel_row[9]_wide_mux_351_OUT_41
                                                       icon1/Mmux_BotInfo_reg[2]_Pixel_row[9]_wide_mux_351_OUT_41
    SLICE_X13Y19.A4      net (fanout=1)        0.681   icon1/Mmux_BotInfo_reg[2]_Pixel_row[9]_wide_mux_351_OUT_41
    SLICE_X13Y19.CLK     Tas                   0.322   icon1/icon<1>
                                                       icon1/Mmux_GND_63_o_BotInfo_reg[2]_mux_352_OUT21
                                                       icon1/icon_1
    -------------------------------------------------  ---------------------------
    Total                                      5.040ns (1.656ns logic, 3.384ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk25 = PERIOD TIMEGRP "clk25" TS_sys_clk_pin / 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dtg1/pixel_row_4 (SLICE_X16Y14.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.483ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dtg1/pixel_row_4 (FF)
  Destination:          dtg1/pixel_row_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.483ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25_BUFG rising at 40.000ns
  Destination Clock:    clk25_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dtg1/pixel_row_4 to dtg1/pixel_row_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.AQ      Tcko                  0.200   dtg1/pixel_row<7>
                                                       dtg1/pixel_row_4
    SLICE_X16Y14.A6      net (fanout=6)        0.045   dtg1/pixel_row<4>
    SLICE_X16Y14.CLK     Tah         (-Th)    -0.238   dtg1/pixel_row<7>
                                                       dtg1/Mcount_pixel_row_lut<4>
                                                       dtg1/Mcount_pixel_row_cy<7>
                                                       dtg1/pixel_row_4
    -------------------------------------------------  ---------------------------
    Total                                      0.483ns (0.438ns logic, 0.045ns route)
                                                       (90.7% logic, 9.3% route)

--------------------------------------------------------------------------------

Paths for end point dtg1/pixel_row_8 (SLICE_X16Y15.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.484ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dtg1/pixel_row_8 (FF)
  Destination:          dtg1/pixel_row_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.484ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25_BUFG rising at 40.000ns
  Destination Clock:    clk25_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dtg1/pixel_row_8 to dtg1/pixel_row_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.AQ      Tcko                  0.200   dtg1/pixel_row<9>
                                                       dtg1/pixel_row_8
    SLICE_X16Y15.A6      net (fanout=6)        0.046   dtg1/pixel_row<8>
    SLICE_X16Y15.CLK     Tah         (-Th)    -0.238   dtg1/pixel_row<9>
                                                       dtg1/Mcount_pixel_row_lut<8>
                                                       dtg1/Mcount_pixel_row_xor<9>
                                                       dtg1/pixel_row_8
    -------------------------------------------------  ---------------------------
    Total                                      0.484ns (0.438ns logic, 0.046ns route)
                                                       (90.5% logic, 9.5% route)

--------------------------------------------------------------------------------

Paths for end point dtg1/pixel_row_7 (SLICE_X16Y14.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.488ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dtg1/pixel_row_7 (FF)
  Destination:          dtg1/pixel_row_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.488ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25_BUFG rising at 40.000ns
  Destination Clock:    clk25_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dtg1/pixel_row_7 to dtg1/pixel_row_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.DQ      Tcko                  0.200   dtg1/pixel_row<7>
                                                       dtg1/pixel_row_7
    SLICE_X16Y14.D6      net (fanout=7)        0.051   dtg1/pixel_row<7>
    SLICE_X16Y14.CLK     Tah         (-Th)    -0.237   dtg1/pixel_row<7>
                                                       dtg1/Mcount_pixel_row_lut<7>
                                                       dtg1/Mcount_pixel_row_cy<7>
                                                       dtg1/pixel_row_7
    -------------------------------------------------  ---------------------------
    Total                                      0.488ns (0.437ns logic, 0.051ns route)
                                                       (89.5% logic, 10.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk25 = PERIOD TIMEGRP "clk25" TS_sys_clk_pin / 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk25_BUFG/I0
  Logical resource: clk25_BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk25
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: dtg1/pixel_column<3>/CLK
  Logical resource: dtg1/pixel_column_0/CK
  Location pin: SLICE_X12Y15.CLK
  Clock network: clk25_BUFG
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: dtg1/pixel_column<3>/CLK
  Logical resource: dtg1/pixel_column_1/CK
  Location pin: SLICE_X12Y15.CLK
  Clock network: clk25_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk0_buf = PERIOD TIMEGRP "clk0_buf" TS_sys_clk_pin HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 25397 paths analyzed, 3232 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.964ns.
--------------------------------------------------------------------------------

Paths for end point bot1/WRLDIF/DataOut_2 (SLICE_X14Y31.A2), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot1/BOTSIMPGM/kcpsm6_rom (RAM)
  Destination:          bot1/WRLDIF/DataOut_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.777ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.430 - 0.482)
  Source Clock:         clkfb_in rising at 0.000ns
  Destination Clock:    clkfb_in rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bot1/BOTSIMPGM/kcpsm6_rom to bot1/WRLDIF/DataOut_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOA5    Trcko_DOA             1.850   bot1/BOTSIMPGM/kcpsm6_rom
                                                       bot1/BOTSIMPGM/kcpsm6_rom
    SLICE_X10Y38.A2      net (fanout=7)        2.462   bot1/instruction<5>
    SLICE_X10Y38.AMUX    Tilo                  0.261   bot1/BOTSIMCPU/KCPSM6_REG0
                                                       bot1/BOTSIMCPU/lower_reg_banks_RAMA
    SLICE_X11Y36.D1      net (fanout=2)        0.688   bot1/BOTSIMCPU/sy<0>
    SLICE_X11Y36.DMUX    Tilo                  0.313   bot1/BOTSIMCPU/KCPSM6_PORT_ID
                                                       bot1/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X14Y25.A2      net (fanout=35)       1.619   bot1/port_id<0>
    SLICE_X14Y25.AMUX    Tilo                  0.261   bot1/WRLDIF/mux322
                                                       bot1/WRLDIF/mux223
    SLICE_X14Y31.A2      net (fanout=1)        1.034   bot1/WRLDIF/mux222
    SLICE_X14Y31.CLK     Tas                   0.289   bot1/WRLDIF/DataOut<5>
                                                       bot1/WRLDIF/mux224
                                                       bot1/WRLDIF/DataOut_2
    -------------------------------------------------  ---------------------------
    Total                                      8.777ns (2.974ns logic, 5.803ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot1/BOTSIMPGM/kcpsm6_rom (RAM)
  Destination:          bot1/WRLDIF/DataOut_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.519ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.430 - 0.482)
  Source Clock:         clkfb_in rising at 0.000ns
  Destination Clock:    clkfb_in rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bot1/BOTSIMPGM/kcpsm6_rom to bot1/WRLDIF/DataOut_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOA6    Trcko_DOA             1.850   bot1/BOTSIMPGM/kcpsm6_rom
                                                       bot1/BOTSIMPGM/kcpsm6_rom
    SLICE_X10Y38.A3      net (fanout=7)        2.204   bot1/instruction<6>
    SLICE_X10Y38.AMUX    Tilo                  0.261   bot1/BOTSIMCPU/KCPSM6_REG0
                                                       bot1/BOTSIMCPU/lower_reg_banks_RAMA
    SLICE_X11Y36.D1      net (fanout=2)        0.688   bot1/BOTSIMCPU/sy<0>
    SLICE_X11Y36.DMUX    Tilo                  0.313   bot1/BOTSIMCPU/KCPSM6_PORT_ID
                                                       bot1/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X14Y25.A2      net (fanout=35)       1.619   bot1/port_id<0>
    SLICE_X14Y25.AMUX    Tilo                  0.261   bot1/WRLDIF/mux322
                                                       bot1/WRLDIF/mux223
    SLICE_X14Y31.A2      net (fanout=1)        1.034   bot1/WRLDIF/mux222
    SLICE_X14Y31.CLK     Tas                   0.289   bot1/WRLDIF/DataOut<5>
                                                       bot1/WRLDIF/mux224
                                                       bot1/WRLDIF/DataOut_2
    -------------------------------------------------  ---------------------------
    Total                                      8.519ns (2.974ns logic, 5.545ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot1/BOTSIMPGM/kcpsm6_rom (RAM)
  Destination:          bot1/WRLDIF/DataOut_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.514ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.430 - 0.482)
  Source Clock:         clkfb_in rising at 0.000ns
  Destination Clock:    clkfb_in rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bot1/BOTSIMPGM/kcpsm6_rom to bot1/WRLDIF/DataOut_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOA4    Trcko_DOA             1.850   bot1/BOTSIMPGM/kcpsm6_rom
                                                       bot1/BOTSIMPGM/kcpsm6_rom
    SLICE_X10Y38.A1      net (fanout=7)        2.199   bot1/instruction<4>
    SLICE_X10Y38.AMUX    Tilo                  0.261   bot1/BOTSIMCPU/KCPSM6_REG0
                                                       bot1/BOTSIMCPU/lower_reg_banks_RAMA
    SLICE_X11Y36.D1      net (fanout=2)        0.688   bot1/BOTSIMCPU/sy<0>
    SLICE_X11Y36.DMUX    Tilo                  0.313   bot1/BOTSIMCPU/KCPSM6_PORT_ID
                                                       bot1/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X14Y25.A2      net (fanout=35)       1.619   bot1/port_id<0>
    SLICE_X14Y25.AMUX    Tilo                  0.261   bot1/WRLDIF/mux322
                                                       bot1/WRLDIF/mux223
    SLICE_X14Y31.A2      net (fanout=1)        1.034   bot1/WRLDIF/mux222
    SLICE_X14Y31.CLK     Tas                   0.289   bot1/WRLDIF/DataOut<5>
                                                       bot1/WRLDIF/mux224
                                                       bot1/WRLDIF/DataOut_2
    -------------------------------------------------  ---------------------------
    Total                                      8.514ns (2.974ns logic, 5.540ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point bot1/WRLDIF/MapY_0 (SLICE_X16Y25.CE), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot1/BOTSIMPGM/kcpsm6_rom (RAM)
  Destination:          bot1/WRLDIF/MapY_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.744ns (Levels of Logic = 3)
  Clock Path Skew:      -0.068ns (0.414 - 0.482)
  Source Clock:         clkfb_in rising at 0.000ns
  Destination Clock:    clkfb_in rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bot1/BOTSIMPGM/kcpsm6_rom to bot1/WRLDIF/MapY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOA5    Trcko_DOA             1.850   bot1/BOTSIMPGM/kcpsm6_rom
                                                       bot1/BOTSIMPGM/kcpsm6_rom
    SLICE_X10Y38.C2      net (fanout=7)        2.452   bot1/instruction<5>
    SLICE_X10Y38.CMUX    Tilo                  0.261   bot1/BOTSIMCPU/KCPSM6_REG0
                                                       bot1/BOTSIMCPU/lower_reg_banks_RAMC
    SLICE_X11Y36.C4      net (fanout=2)        0.521   bot1/BOTSIMCPU/sy<2>
    SLICE_X11Y36.CMUX    Tilo                  0.313   bot1/BOTSIMCPU/KCPSM6_PORT_ID
                                                       bot1/BOTSIMCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X7Y26.C1       net (fanout=37)       1.904   bot1/port_id<2>
    SLICE_X7Y26.C        Tilo                  0.259   bot1/WRLDIF/_n0210_inv
                                                       bot1/WRLDIF/_n0203_inv1
    SLICE_X16Y25.CE      net (fanout=2)        0.849   bot1/WRLDIF/_n0203_inv
    SLICE_X16Y25.CLK     Tceck                 0.335   bot1/WRLDIF/MapY<3>
                                                       bot1/WRLDIF/MapY_0
    -------------------------------------------------  ---------------------------
    Total                                      8.744ns (3.018ns logic, 5.726ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot1/BOTSIMPGM/kcpsm6_rom (RAM)
  Destination:          bot1/WRLDIF/MapY_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.648ns (Levels of Logic = 3)
  Clock Path Skew:      -0.068ns (0.414 - 0.482)
  Source Clock:         clkfb_in rising at 0.000ns
  Destination Clock:    clkfb_in rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bot1/BOTSIMPGM/kcpsm6_rom to bot1/WRLDIF/MapY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOA4    Trcko_DOA             1.850   bot1/BOTSIMPGM/kcpsm6_rom
                                                       bot1/BOTSIMPGM/kcpsm6_rom
    SLICE_X10Y38.C1      net (fanout=7)        2.356   bot1/instruction<4>
    SLICE_X10Y38.CMUX    Tilo                  0.261   bot1/BOTSIMCPU/KCPSM6_REG0
                                                       bot1/BOTSIMCPU/lower_reg_banks_RAMC
    SLICE_X11Y36.C4      net (fanout=2)        0.521   bot1/BOTSIMCPU/sy<2>
    SLICE_X11Y36.CMUX    Tilo                  0.313   bot1/BOTSIMCPU/KCPSM6_PORT_ID
                                                       bot1/BOTSIMCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X7Y26.C1       net (fanout=37)       1.904   bot1/port_id<2>
    SLICE_X7Y26.C        Tilo                  0.259   bot1/WRLDIF/_n0210_inv
                                                       bot1/WRLDIF/_n0203_inv1
    SLICE_X16Y25.CE      net (fanout=2)        0.849   bot1/WRLDIF/_n0203_inv
    SLICE_X16Y25.CLK     Tceck                 0.335   bot1/WRLDIF/MapY<3>
                                                       bot1/WRLDIF/MapY_0
    -------------------------------------------------  ---------------------------
    Total                                      8.648ns (3.018ns logic, 5.630ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot1/BOTSIMPGM/kcpsm6_rom (RAM)
  Destination:          bot1/WRLDIF/MapY_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.497ns (Levels of Logic = 3)
  Clock Path Skew:      -0.068ns (0.414 - 0.482)
  Source Clock:         clkfb_in rising at 0.000ns
  Destination Clock:    clkfb_in rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bot1/BOTSIMPGM/kcpsm6_rom to bot1/WRLDIF/MapY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOA6    Trcko_DOA             1.850   bot1/BOTSIMPGM/kcpsm6_rom
                                                       bot1/BOTSIMPGM/kcpsm6_rom
    SLICE_X10Y38.C3      net (fanout=7)        2.205   bot1/instruction<6>
    SLICE_X10Y38.CMUX    Tilo                  0.261   bot1/BOTSIMCPU/KCPSM6_REG0
                                                       bot1/BOTSIMCPU/lower_reg_banks_RAMC
    SLICE_X11Y36.C4      net (fanout=2)        0.521   bot1/BOTSIMCPU/sy<2>
    SLICE_X11Y36.CMUX    Tilo                  0.313   bot1/BOTSIMCPU/KCPSM6_PORT_ID
                                                       bot1/BOTSIMCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X7Y26.C1       net (fanout=37)       1.904   bot1/port_id<2>
    SLICE_X7Y26.C        Tilo                  0.259   bot1/WRLDIF/_n0210_inv
                                                       bot1/WRLDIF/_n0203_inv1
    SLICE_X16Y25.CE      net (fanout=2)        0.849   bot1/WRLDIF/_n0203_inv
    SLICE_X16Y25.CLK     Tceck                 0.335   bot1/WRLDIF/MapY<3>
                                                       bot1/WRLDIF/MapY_0
    -------------------------------------------------  ---------------------------
    Total                                      8.497ns (3.018ns logic, 5.479ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point bot1/WRLDIF/MapY_3 (SLICE_X16Y25.CE), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot1/BOTSIMPGM/kcpsm6_rom (RAM)
  Destination:          bot1/WRLDIF/MapY_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.724ns (Levels of Logic = 3)
  Clock Path Skew:      -0.068ns (0.414 - 0.482)
  Source Clock:         clkfb_in rising at 0.000ns
  Destination Clock:    clkfb_in rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bot1/BOTSIMPGM/kcpsm6_rom to bot1/WRLDIF/MapY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOA5    Trcko_DOA             1.850   bot1/BOTSIMPGM/kcpsm6_rom
                                                       bot1/BOTSIMPGM/kcpsm6_rom
    SLICE_X10Y38.C2      net (fanout=7)        2.452   bot1/instruction<5>
    SLICE_X10Y38.CMUX    Tilo                  0.261   bot1/BOTSIMCPU/KCPSM6_REG0
                                                       bot1/BOTSIMCPU/lower_reg_banks_RAMC
    SLICE_X11Y36.C4      net (fanout=2)        0.521   bot1/BOTSIMCPU/sy<2>
    SLICE_X11Y36.CMUX    Tilo                  0.313   bot1/BOTSIMCPU/KCPSM6_PORT_ID
                                                       bot1/BOTSIMCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X7Y26.C1       net (fanout=37)       1.904   bot1/port_id<2>
    SLICE_X7Y26.C        Tilo                  0.259   bot1/WRLDIF/_n0210_inv
                                                       bot1/WRLDIF/_n0203_inv1
    SLICE_X16Y25.CE      net (fanout=2)        0.849   bot1/WRLDIF/_n0203_inv
    SLICE_X16Y25.CLK     Tceck                 0.315   bot1/WRLDIF/MapY<3>
                                                       bot1/WRLDIF/MapY_3
    -------------------------------------------------  ---------------------------
    Total                                      8.724ns (2.998ns logic, 5.726ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot1/BOTSIMPGM/kcpsm6_rom (RAM)
  Destination:          bot1/WRLDIF/MapY_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.628ns (Levels of Logic = 3)
  Clock Path Skew:      -0.068ns (0.414 - 0.482)
  Source Clock:         clkfb_in rising at 0.000ns
  Destination Clock:    clkfb_in rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bot1/BOTSIMPGM/kcpsm6_rom to bot1/WRLDIF/MapY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOA4    Trcko_DOA             1.850   bot1/BOTSIMPGM/kcpsm6_rom
                                                       bot1/BOTSIMPGM/kcpsm6_rom
    SLICE_X10Y38.C1      net (fanout=7)        2.356   bot1/instruction<4>
    SLICE_X10Y38.CMUX    Tilo                  0.261   bot1/BOTSIMCPU/KCPSM6_REG0
                                                       bot1/BOTSIMCPU/lower_reg_banks_RAMC
    SLICE_X11Y36.C4      net (fanout=2)        0.521   bot1/BOTSIMCPU/sy<2>
    SLICE_X11Y36.CMUX    Tilo                  0.313   bot1/BOTSIMCPU/KCPSM6_PORT_ID
                                                       bot1/BOTSIMCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X7Y26.C1       net (fanout=37)       1.904   bot1/port_id<2>
    SLICE_X7Y26.C        Tilo                  0.259   bot1/WRLDIF/_n0210_inv
                                                       bot1/WRLDIF/_n0203_inv1
    SLICE_X16Y25.CE      net (fanout=2)        0.849   bot1/WRLDIF/_n0203_inv
    SLICE_X16Y25.CLK     Tceck                 0.315   bot1/WRLDIF/MapY<3>
                                                       bot1/WRLDIF/MapY_3
    -------------------------------------------------  ---------------------------
    Total                                      8.628ns (2.998ns logic, 5.630ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot1/BOTSIMPGM/kcpsm6_rom (RAM)
  Destination:          bot1/WRLDIF/MapY_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.477ns (Levels of Logic = 3)
  Clock Path Skew:      -0.068ns (0.414 - 0.482)
  Source Clock:         clkfb_in rising at 0.000ns
  Destination Clock:    clkfb_in rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bot1/BOTSIMPGM/kcpsm6_rom to bot1/WRLDIF/MapY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOA6    Trcko_DOA             1.850   bot1/BOTSIMPGM/kcpsm6_rom
                                                       bot1/BOTSIMPGM/kcpsm6_rom
    SLICE_X10Y38.C3      net (fanout=7)        2.205   bot1/instruction<6>
    SLICE_X10Y38.CMUX    Tilo                  0.261   bot1/BOTSIMCPU/KCPSM6_REG0
                                                       bot1/BOTSIMCPU/lower_reg_banks_RAMC
    SLICE_X11Y36.C4      net (fanout=2)        0.521   bot1/BOTSIMCPU/sy<2>
    SLICE_X11Y36.CMUX    Tilo                  0.313   bot1/BOTSIMCPU/KCPSM6_PORT_ID
                                                       bot1/BOTSIMCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X7Y26.C1       net (fanout=37)       1.904   bot1/port_id<2>
    SLICE_X7Y26.C        Tilo                  0.259   bot1/WRLDIF/_n0210_inv
                                                       bot1/WRLDIF/_n0203_inv1
    SLICE_X16Y25.CE      net (fanout=2)        0.849   bot1/WRLDIF/_n0203_inv
    SLICE_X16Y25.CLK     Tceck                 0.315   bot1/WRLDIF/MapY<3>
                                                       bot1/WRLDIF/MapY_3
    -------------------------------------------------  ---------------------------
    Total                                      8.477ns (2.998ns logic, 5.479ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk0_buf = PERIOD TIMEGRP "clk0_buf" TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y6.ADDRB1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.258ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bot1/MAP/vid_addr_1 (FF)
  Destination:          bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.263ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.123 - 0.118)
  Source Clock:         clkfb_in rising at 10.000ns
  Destination Clock:    clkfb_in rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bot1/MAP/vid_addr_1 to bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y14.BQ      Tcko                  0.198   bot1/MAP/vid_addr<3>
                                                       bot1/MAP/vid_addr_1
    RAMB16_X1Y6.ADDRB1   net (fanout=2)        0.131   bot1/MAP/vid_addr<1>
    RAMB16_X1Y6.CLKB     Trckc_ADDRB (-Th)     0.066   bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.263ns (0.132ns logic, 0.131ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

Paths for end point bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y6.ADDRB10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.260ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bot1/MAP/vid_addr_10 (FF)
  Destination:          bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.123 - 0.118)
  Source Clock:         clkfb_in rising at 10.000ns
  Destination Clock:    clkfb_in rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bot1/MAP/vid_addr_10 to bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y14.CQ      Tcko                  0.200   bot1/MAP/vid_addr<11>
                                                       bot1/MAP/vid_addr_10
    RAMB16_X1Y6.ADDRB10  net (fanout=2)        0.131   bot1/MAP/vid_addr<10>
    RAMB16_X1Y6.CLKB     Trckc_ADDRB (-Th)     0.066   bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.134ns logic, 0.131ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Paths for end point bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y6.ADDRB11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.260ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bot1/MAP/vid_addr_11 (FF)
  Destination:          bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.123 - 0.118)
  Source Clock:         clkfb_in rising at 10.000ns
  Destination Clock:    clkfb_in rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bot1/MAP/vid_addr_11 to bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y14.DQ      Tcko                  0.200   bot1/MAP/vid_addr<11>
                                                       bot1/MAP/vid_addr_11
    RAMB16_X1Y6.ADDRB11  net (fanout=2)        0.131   bot1/MAP/vid_addr<11>
    RAMB16_X1Y6.CLKB     Trckc_ADDRB (-Th)     0.066   bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.134ns logic, 0.131ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk0_buf = PERIOD TIMEGRP "clk0_buf" TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: clkfb_in
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y6.CLKB
  Clock network: clkfb_in
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: clkfb_in
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      5.340ns|      8.964ns|            0|            0|            0|        27952|
| TS_clk25                      |     40.000ns|     24.036ns|          N/A|            0|            0|         2555|            0|
| TS_clk0_buf                   |     10.000ns|      8.964ns|          N/A|            0|            0|        25397|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    8.964|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 27952 paths, 0 nets, and 3181 connections

Design statistics:
   Minimum period:  24.036ns{1}   (Maximum frequency:  41.604MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jan 27 02:26:27 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 260 MB



