<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="1770130070" />
    <testcase name="test_my_counter" classname="test_counter" file="D:\Systemverilog-Verilog-Learning\HDLBits-Practice\Template_counter\test_counter.py" lineno="6" time="0.005260467529296875" sim_time_ns="60.0" ratio_time="11405.83031182016" />
  </testsuite>
</testsuites>