///Register `CFG2` reader
pub type R = crate::R<CFG2rs>;
///Register `CFG2` writer
pub type W = crate::W<CFG2rs>;
///Field `MSSI` reader - Master SS Idleness
pub type MSSI_R = crate::FieldReader;
///Field `MSSI` writer - Master SS Idleness
pub type MSSI_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
///Field `MIDI` reader - master Inter-Data Idleness
pub type MIDI_R = crate::FieldReader;
///Field `MIDI` writer - master Inter-Data Idleness
pub type MIDI_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
///Field `RDIOM` reader - RDY signal input/output management
pub type RDIOM_R = crate::BitReader;
///Field `RDIOM` writer - RDY signal input/output management
pub type RDIOM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RDIOP` reader - RDY signal input/output polarity
pub type RDIOP_R = crate::BitReader;
///Field `RDIOP` writer - RDY signal input/output polarity
pub type RDIOP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `IOSWP` reader - swap functionality of MISO and MOSI pins
pub type IOSWP_R = crate::BitReader;
///Field `IOSWP` writer - swap functionality of MISO and MOSI pins
pub type IOSWP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `COMM` reader - SPI Communication Mode
pub type COMM_R = crate::FieldReader;
///Field `COMM` writer - SPI Communication Mode
pub type COMM_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `SP` reader - serial protocol
pub type SP_R = crate::FieldReader;
///Field `SP` writer - serial protocol
pub type SP_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
///Field `MASTER` reader - SPI Master
pub type MASTER_R = crate::BitReader;
///Field `MASTER` writer - SPI Master
pub type MASTER_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LSBFRST` reader - data frame format
pub type LSBFRST_R = crate::BitReader;
///Field `LSBFRST` writer - data frame format
pub type LSBFRST_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CPHA` reader - clock phase
pub type CPHA_R = crate::BitReader;
///Field `CPHA` writer - clock phase
pub type CPHA_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CPOL` reader - clock polarity
pub type CPOL_R = crate::BitReader;
///Field `CPOL` writer - clock polarity
pub type CPOL_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SSM` reader - software management of SS signal input
pub type SSM_R = crate::BitReader;
///Field `SSM` writer - software management of SS signal input
pub type SSM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SSIOP` reader - SS input/output polarity
pub type SSIOP_R = crate::BitReader;
///Field `SSIOP` writer - SS input/output polarity
pub type SSIOP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SSOE` reader - SS output enable
pub type SSOE_R = crate::BitReader;
///Field `SSOE` writer - SS output enable
pub type SSOE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SSOM` reader - SS output management in Master mode
pub type SSOM_R = crate::BitReader;
///Field `SSOM` writer - SS output management in Master mode
pub type SSOM_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `AFCNTR` reader - alternate function GPIOs control
pub type AFCNTR_R = crate::BitReader;
///Field `AFCNTR` writer - alternate function GPIOs control
pub type AFCNTR_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bits 0:3 - Master SS Idleness
    #[inline(always)]
    pub fn mssi(&self) -> MSSI_R {
        MSSI_R::new((self.bits & 0x0f) as u8)
    }
    ///Bits 4:7 - master Inter-Data Idleness
    #[inline(always)]
    pub fn midi(&self) -> MIDI_R {
        MIDI_R::new(((self.bits >> 4) & 0x0f) as u8)
    }
    ///Bit 13 - RDY signal input/output management
    #[inline(always)]
    pub fn rdiom(&self) -> RDIOM_R {
        RDIOM_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - RDY signal input/output polarity
    #[inline(always)]
    pub fn rdiop(&self) -> RDIOP_R {
        RDIOP_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - swap functionality of MISO and MOSI pins
    #[inline(always)]
    pub fn ioswp(&self) -> IOSWP_R {
        IOSWP_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bits 17:18 - SPI Communication Mode
    #[inline(always)]
    pub fn comm(&self) -> COMM_R {
        COMM_R::new(((self.bits >> 17) & 3) as u8)
    }
    ///Bits 19:21 - serial protocol
    #[inline(always)]
    pub fn sp(&self) -> SP_R {
        SP_R::new(((self.bits >> 19) & 7) as u8)
    }
    ///Bit 22 - SPI Master
    #[inline(always)]
    pub fn master(&self) -> MASTER_R {
        MASTER_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - data frame format
    #[inline(always)]
    pub fn lsbfrst(&self) -> LSBFRST_R {
        LSBFRST_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - clock phase
    #[inline(always)]
    pub fn cpha(&self) -> CPHA_R {
        CPHA_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - clock polarity
    #[inline(always)]
    pub fn cpol(&self) -> CPOL_R {
        CPOL_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26 - software management of SS signal input
    #[inline(always)]
    pub fn ssm(&self) -> SSM_R {
        SSM_R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 28 - SS input/output polarity
    #[inline(always)]
    pub fn ssiop(&self) -> SSIOP_R {
        SSIOP_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - SS output enable
    #[inline(always)]
    pub fn ssoe(&self) -> SSOE_R {
        SSOE_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - SS output management in Master mode
    #[inline(always)]
    pub fn ssom(&self) -> SSOM_R {
        SSOM_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - alternate function GPIOs control
    #[inline(always)]
    pub fn afcntr(&self) -> AFCNTR_R {
        AFCNTR_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("CFG2")
            .field("mssi", &self.mssi())
            .field("midi", &self.midi())
            .field("rdiom", &self.rdiom())
            .field("rdiop", &self.rdiop())
            .field("ioswp", &self.ioswp())
            .field("comm", &self.comm())
            .field("sp", &self.sp())
            .field("master", &self.master())
            .field("lsbfrst", &self.lsbfrst())
            .field("cpha", &self.cpha())
            .field("cpol", &self.cpol())
            .field("ssm", &self.ssm())
            .field("ssiop", &self.ssiop())
            .field("ssoe", &self.ssoe())
            .field("ssom", &self.ssom())
            .field("afcntr", &self.afcntr())
            .finish()
    }
}
impl W {
    ///Bits 0:3 - Master SS Idleness
    #[inline(always)]
    pub fn mssi(&mut self) -> MSSI_W<CFG2rs> {
        MSSI_W::new(self, 0)
    }
    ///Bits 4:7 - master Inter-Data Idleness
    #[inline(always)]
    pub fn midi(&mut self) -> MIDI_W<CFG2rs> {
        MIDI_W::new(self, 4)
    }
    ///Bit 13 - RDY signal input/output management
    #[inline(always)]
    pub fn rdiom(&mut self) -> RDIOM_W<CFG2rs> {
        RDIOM_W::new(self, 13)
    }
    ///Bit 14 - RDY signal input/output polarity
    #[inline(always)]
    pub fn rdiop(&mut self) -> RDIOP_W<CFG2rs> {
        RDIOP_W::new(self, 14)
    }
    ///Bit 15 - swap functionality of MISO and MOSI pins
    #[inline(always)]
    pub fn ioswp(&mut self) -> IOSWP_W<CFG2rs> {
        IOSWP_W::new(self, 15)
    }
    ///Bits 17:18 - SPI Communication Mode
    #[inline(always)]
    pub fn comm(&mut self) -> COMM_W<CFG2rs> {
        COMM_W::new(self, 17)
    }
    ///Bits 19:21 - serial protocol
    #[inline(always)]
    pub fn sp(&mut self) -> SP_W<CFG2rs> {
        SP_W::new(self, 19)
    }
    ///Bit 22 - SPI Master
    #[inline(always)]
    pub fn master(&mut self) -> MASTER_W<CFG2rs> {
        MASTER_W::new(self, 22)
    }
    ///Bit 23 - data frame format
    #[inline(always)]
    pub fn lsbfrst(&mut self) -> LSBFRST_W<CFG2rs> {
        LSBFRST_W::new(self, 23)
    }
    ///Bit 24 - clock phase
    #[inline(always)]
    pub fn cpha(&mut self) -> CPHA_W<CFG2rs> {
        CPHA_W::new(self, 24)
    }
    ///Bit 25 - clock polarity
    #[inline(always)]
    pub fn cpol(&mut self) -> CPOL_W<CFG2rs> {
        CPOL_W::new(self, 25)
    }
    ///Bit 26 - software management of SS signal input
    #[inline(always)]
    pub fn ssm(&mut self) -> SSM_W<CFG2rs> {
        SSM_W::new(self, 26)
    }
    ///Bit 28 - SS input/output polarity
    #[inline(always)]
    pub fn ssiop(&mut self) -> SSIOP_W<CFG2rs> {
        SSIOP_W::new(self, 28)
    }
    ///Bit 29 - SS output enable
    #[inline(always)]
    pub fn ssoe(&mut self) -> SSOE_W<CFG2rs> {
        SSOE_W::new(self, 29)
    }
    ///Bit 30 - SS output management in Master mode
    #[inline(always)]
    pub fn ssom(&mut self) -> SSOM_W<CFG2rs> {
        SSOM_W::new(self, 30)
    }
    ///Bit 31 - alternate function GPIOs control
    #[inline(always)]
    pub fn afcntr(&mut self) -> AFCNTR_W<CFG2rs> {
        AFCNTR_W::new(self, 31)
    }
}
/**SPI/I2S configuration register 2

You can [`read`](crate::Reg::read) this register and get [`cfg2::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`cfg2::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32N647.html#SPI1:CFG2)*/
pub struct CFG2rs;
impl crate::RegisterSpec for CFG2rs {
    type Ux = u32;
}
///`read()` method returns [`cfg2::R`](R) reader structure
impl crate::Readable for CFG2rs {}
///`write(|w| ..)` method takes [`cfg2::W`](W) writer structure
impl crate::Writable for CFG2rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets CFG2 to value 0
impl crate::Resettable for CFG2rs {}
