--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\xilinix\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf pines.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
BotonA      |    2.452(R)|      SLOW  |   -0.398(R)|      SLOW  |clock_BUFGP       |   0.000|
BotonB      |    2.835(R)|      SLOW  |   -0.730(R)|      SLOW  |clock_BUFGP       |   0.000|
Reset       |    3.187(R)|      SLOW  |   -1.035(R)|      FAST  |clock_BUFGP       |   0.000|
Start       |    2.311(R)|      SLOW  |   -0.369(R)|      SLOW  |clock_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
Switch0        |         8.564(R)|      SLOW  |         4.784(R)|      FAST  |clock_BUFGP       |   0.000|
Switch1        |         8.799(R)|      SLOW  |         4.932(R)|      FAST  |clock_BUFGP       |   0.000|
Switch2        |         8.752(R)|      SLOW  |         4.865(R)|      FAST  |clock_BUFGP       |   0.000|
Switch3        |         8.966(R)|      SLOW  |         5.010(R)|      FAST  |clock_BUFGP       |   0.000|
displaytotal<0>|         8.942(R)|      SLOW  |         4.846(R)|      FAST  |clock_BUFGP       |   0.000|
displaytotal<1>|         9.324(R)|      SLOW  |         5.218(R)|      FAST  |clock_BUFGP       |   0.000|
displaytotal<2>|         9.579(R)|      SLOW  |         5.347(R)|      FAST  |clock_BUFGP       |   0.000|
displaytotal<3>|         8.874(R)|      SLOW  |         4.981(R)|      FAST  |clock_BUFGP       |   0.000|
displaytotal<4>|         8.990(R)|      SLOW  |         4.783(R)|      FAST  |clock_BUFGP       |   0.000|
displaytotal<5>|         9.159(R)|      SLOW  |         5.086(R)|      FAST  |clock_BUFGP       |   0.000|
displaytotal<6>|         9.047(R)|      SLOW  |         4.800(R)|      FAST  |clock_BUFGP       |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    4.008|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri May 25 20:30:13 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 164 MB



