Loading plugins phase: Elapsed time ==> 0s.265ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Yicheng\Dropbox\Princeton\Junior\ELE302\ELE302-Carlab\Design02\Car.cydsn\Car.cyprj -d CY8C3866AXI-040 -s C:\Users\Yicheng\Dropbox\Princeton\Junior\ELE302\ELE302-Carlab\Design02\Car.cydsn\Generated_Source\PSoC3 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.062ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.125ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Car.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\Yicheng\Dropbox\Princeton\Junior\ELE302\ELE302-Carlab\Design02\Car.cydsn\Car.cyprj -dcpsoc3 Car.v -verilog
======================================================================

======================================================================
Compiling:  Car.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\Yicheng\Dropbox\Princeton\Junior\ELE302\ELE302-Carlab\Design02\Car.cydsn\Car.cyprj -dcpsoc3 Car.v -verilog
======================================================================

======================================================================
Compiling:  Car.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\Yicheng\Dropbox\Princeton\Junior\ELE302\ELE302-Carlab\Design02\Car.cydsn\Car.cyprj -dcpsoc3 -verilog Car.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Mar 26 03:09:42 2015


======================================================================
Compiling:  Car.v
Program  :   vpp
Options  :    -yv2 -q10 Car.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Mar 26 03:09:42 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_10\B_PWM_v3_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_40\B_Counter_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Car.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_10\B_PWM_v3_10.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_10\B_PWM_v3_10.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Car.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\Yicheng\Dropbox\Princeton\Junior\ELE302\ELE302-Carlab\Design02\Car.cydsn\Car.cyprj -dcpsoc3 -verilog Car.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Mar 26 03:09:43 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Yicheng\Dropbox\Princeton\Junior\ELE302\ELE302-Carlab\Design02\Car.cydsn\codegentemp\Car.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Users\Yicheng\Dropbox\Princeton\Junior\ELE302\ELE302-Carlab\Design02\Car.cydsn\codegentemp\Car.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_10\B_PWM_v3_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_40\B_Counter_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Car.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\Yicheng\Dropbox\Princeton\Junior\ELE302\ELE302-Carlab\Design02\Car.cydsn\Car.cyprj -dcpsoc3 -verilog Car.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Mar 26 03:09:48 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Yicheng\Dropbox\Princeton\Junior\ELE302\ELE302-Carlab\Design02\Car.cydsn\codegentemp\Car.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Users\Yicheng\Dropbox\Princeton\Junior\ELE302\ELE302-Carlab\Design02\Car.cydsn\codegentemp\Car.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_10\B_PWM_v3_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_40\B_Counter_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\MOTOR_PWM:PWMUDB:km_run\
	\MOTOR_PWM:PWMUDB:ctrl_cmpmode2_2\
	\MOTOR_PWM:PWMUDB:ctrl_cmpmode2_1\
	\MOTOR_PWM:PWMUDB:ctrl_cmpmode2_0\
	\MOTOR_PWM:PWMUDB:ctrl_cmpmode1_2\
	\MOTOR_PWM:PWMUDB:ctrl_cmpmode1_1\
	\MOTOR_PWM:PWMUDB:ctrl_cmpmode1_0\
	\MOTOR_PWM:PWMUDB:capt_rising\
	\MOTOR_PWM:PWMUDB:capt_falling\
	\MOTOR_PWM:PWMUDB:trig_rise\
	\MOTOR_PWM:PWMUDB:trig_fall\
	\MOTOR_PWM:PWMUDB:sc_kill\
	\MOTOR_PWM:PWMUDB:min_kill\
	\MOTOR_PWM:PWMUDB:km_tc\
	\MOTOR_PWM:PWMUDB:db_tc\
	\MOTOR_PWM:PWMUDB:dith_sel\
	\MOTOR_PWM:PWMUDB:compare2\
	\MOTOR_PWM:Net_101\
	Net_3090
	Net_3091
	\MOTOR_PWM:PWMUDB:cmp2\
	\MOTOR_PWM:PWMUDB:MODULE_1:b_31\
	\MOTOR_PWM:PWMUDB:MODULE_1:b_30\
	\MOTOR_PWM:PWMUDB:MODULE_1:b_29\
	\MOTOR_PWM:PWMUDB:MODULE_1:b_28\
	\MOTOR_PWM:PWMUDB:MODULE_1:b_27\
	\MOTOR_PWM:PWMUDB:MODULE_1:b_26\
	\MOTOR_PWM:PWMUDB:MODULE_1:b_25\
	\MOTOR_PWM:PWMUDB:MODULE_1:b_24\
	\MOTOR_PWM:PWMUDB:MODULE_1:b_23\
	\MOTOR_PWM:PWMUDB:MODULE_1:b_22\
	\MOTOR_PWM:PWMUDB:MODULE_1:b_21\
	\MOTOR_PWM:PWMUDB:MODULE_1:b_20\
	\MOTOR_PWM:PWMUDB:MODULE_1:b_19\
	\MOTOR_PWM:PWMUDB:MODULE_1:b_18\
	\MOTOR_PWM:PWMUDB:MODULE_1:b_17\
	\MOTOR_PWM:PWMUDB:MODULE_1:b_16\
	\MOTOR_PWM:PWMUDB:MODULE_1:b_15\
	\MOTOR_PWM:PWMUDB:MODULE_1:b_14\
	\MOTOR_PWM:PWMUDB:MODULE_1:b_13\
	\MOTOR_PWM:PWMUDB:MODULE_1:b_12\
	\MOTOR_PWM:PWMUDB:MODULE_1:b_11\
	\MOTOR_PWM:PWMUDB:MODULE_1:b_10\
	\MOTOR_PWM:PWMUDB:MODULE_1:b_9\
	\MOTOR_PWM:PWMUDB:MODULE_1:b_8\
	\MOTOR_PWM:PWMUDB:MODULE_1:b_7\
	\MOTOR_PWM:PWMUDB:MODULE_1:b_6\
	\MOTOR_PWM:PWMUDB:MODULE_1:b_5\
	\MOTOR_PWM:PWMUDB:MODULE_1:b_4\
	\MOTOR_PWM:PWMUDB:MODULE_1:b_3\
	\MOTOR_PWM:PWMUDB:MODULE_1:b_2\
	\MOTOR_PWM:PWMUDB:MODULE_1:b_1\
	\MOTOR_PWM:PWMUDB:MODULE_1:b_0\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_31\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_30\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_29\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_28\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_27\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_26\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_25\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_24\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_31\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_30\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_29\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_28\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_27\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_26\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_25\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_24\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_23\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_22\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_21\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_20\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_19\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_18\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_17\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_16\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_15\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_14\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_13\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_12\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_11\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_10\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_9\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_8\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_7\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_6\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_5\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_4\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_3\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_2\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_1\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_0\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_31\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_30\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_29\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_28\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_27\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_26\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_25\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_24\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_23\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_22\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_21\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_20\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_19\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_18\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_17\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_16\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_15\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_14\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_13\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_12\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_11\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_10\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_9\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_8\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_7\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_6\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_5\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_4\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_3\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_2\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_3092
	Net_3089
	\MOTOR_PWM:Net_113\
	\MOTOR_PWM:Net_107\
	\MOTOR_PWM:Net_114\
	\HE_TIMER:Net_260\
	Net_2108
	Net_2113
	\HE_TIMER:Net_53\
	\HE_TIMER:TimerUDB:ctrl_ten\
	\HE_TIMER:TimerUDB:ctrl_cmode_0\
	\HE_TIMER:TimerUDB:ctrl_tmode_1\
	\HE_TIMER:TimerUDB:ctrl_tmode_0\
	\HE_TIMER:TimerUDB:ctrl_ic_1\
	\HE_TIMER:TimerUDB:ctrl_ic_0\
	Net_2112
	\HE_TIMER:Net_102\
	\HE_TIMER:Net_266\
	Net_3140
	Net_3205
	\LINE_COUNTER:Net_49\
	\LINE_COUNTER:Net_82\
	\LINE_COUNTER:Net_95\
	\LINE_COUNTER:Net_91\
	\LINE_COUNTER:Net_102\
	\LINE_COUNTER:CounterUDB:ctrl_cmod_2\
	\LINE_COUNTER:CounterUDB:ctrl_cmod_1\
	\LINE_COUNTER:CounterUDB:ctrl_cmod_0\
	\STEERING_PWM:PWMUDB:km_run\
	\STEERING_PWM:PWMUDB:ctrl_cmpmode2_2\
	\STEERING_PWM:PWMUDB:ctrl_cmpmode2_1\
	\STEERING_PWM:PWMUDB:ctrl_cmpmode2_0\
	\STEERING_PWM:PWMUDB:ctrl_cmpmode1_2\
	\STEERING_PWM:PWMUDB:ctrl_cmpmode1_1\
	\STEERING_PWM:PWMUDB:ctrl_cmpmode1_0\
	\STEERING_PWM:PWMUDB:capt_rising\
	\STEERING_PWM:PWMUDB:capt_falling\
	\STEERING_PWM:PWMUDB:trig_rise\
	\STEERING_PWM:PWMUDB:trig_fall\
	\STEERING_PWM:PWMUDB:sc_kill\
	\STEERING_PWM:PWMUDB:min_kill\
	\STEERING_PWM:PWMUDB:km_tc\
	\STEERING_PWM:PWMUDB:db_tc\
	\STEERING_PWM:PWMUDB:dith_sel\
	\STEERING_PWM:PWMUDB:compare2\
	\STEERING_PWM:Net_101\
	Net_4795
	Net_4796
	\STEERING_PWM:PWMUDB:cmp2\
	\STEERING_PWM:PWMUDB:MODULE_2:b_31\
	\STEERING_PWM:PWMUDB:MODULE_2:b_30\
	\STEERING_PWM:PWMUDB:MODULE_2:b_29\
	\STEERING_PWM:PWMUDB:MODULE_2:b_28\
	\STEERING_PWM:PWMUDB:MODULE_2:b_27\
	\STEERING_PWM:PWMUDB:MODULE_2:b_26\
	\STEERING_PWM:PWMUDB:MODULE_2:b_25\
	\STEERING_PWM:PWMUDB:MODULE_2:b_24\
	\STEERING_PWM:PWMUDB:MODULE_2:b_23\
	\STEERING_PWM:PWMUDB:MODULE_2:b_22\
	\STEERING_PWM:PWMUDB:MODULE_2:b_21\
	\STEERING_PWM:PWMUDB:MODULE_2:b_20\
	\STEERING_PWM:PWMUDB:MODULE_2:b_19\
	\STEERING_PWM:PWMUDB:MODULE_2:b_18\
	\STEERING_PWM:PWMUDB:MODULE_2:b_17\
	\STEERING_PWM:PWMUDB:MODULE_2:b_16\
	\STEERING_PWM:PWMUDB:MODULE_2:b_15\
	\STEERING_PWM:PWMUDB:MODULE_2:b_14\
	\STEERING_PWM:PWMUDB:MODULE_2:b_13\
	\STEERING_PWM:PWMUDB:MODULE_2:b_12\
	\STEERING_PWM:PWMUDB:MODULE_2:b_11\
	\STEERING_PWM:PWMUDB:MODULE_2:b_10\
	\STEERING_PWM:PWMUDB:MODULE_2:b_9\
	\STEERING_PWM:PWMUDB:MODULE_2:b_8\
	\STEERING_PWM:PWMUDB:MODULE_2:b_7\
	\STEERING_PWM:PWMUDB:MODULE_2:b_6\
	\STEERING_PWM:PWMUDB:MODULE_2:b_5\
	\STEERING_PWM:PWMUDB:MODULE_2:b_4\
	\STEERING_PWM:PWMUDB:MODULE_2:b_3\
	\STEERING_PWM:PWMUDB:MODULE_2:b_2\
	\STEERING_PWM:PWMUDB:MODULE_2:b_1\
	\STEERING_PWM:PWMUDB:MODULE_2:b_0\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_31\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_30\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_29\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_28\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_27\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_26\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_25\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_24\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_31\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_30\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_29\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_28\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_27\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_26\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_25\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_24\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_23\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_22\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_21\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_20\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_19\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_18\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_17\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_16\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_15\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_14\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_13\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_12\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_11\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_10\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_9\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_8\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_7\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_6\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_5\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_4\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_3\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_2\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_1\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_0\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_31\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_30\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_29\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_28\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_27\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_26\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_25\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_24\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_23\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_22\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_21\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_20\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_19\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_18\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_17\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_16\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_15\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_14\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_13\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_12\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_11\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_10\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_9\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_8\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_7\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_6\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_5\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_4\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_3\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_2\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_4797
	Net_4794
	\STEERING_PWM:Net_113\
	\STEERING_PWM:Net_107\
	\STEERING_PWM:Net_114\
	\SEC_TIL_BLACK_TIMER:Net_260\
	Net_5076
	\SEC_TIL_BLACK_TIMER:Net_53\
	\SEC_TIL_BLACK_TIMER:TimerUDB:ctrl_ten\
	\SEC_TIL_BLACK_TIMER:TimerUDB:ctrl_tmode_1\
	\SEC_TIL_BLACK_TIMER:TimerUDB:ctrl_tmode_0\
	Net_5075
	\SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:albi_1\
	\SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:agbi_1\
	\SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:lt_0\
	\SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:gt_0\
	\SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:lt_1\
	\SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:gt_1\
	\SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:lti_0\
	\SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:gti_0\
	\SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:albi_0\
	\SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:agbi_0\
	\SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xneq\
	\SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xlt\
	\SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xlte\
	\SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xgt\
	\SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xgte\
	\SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:lt\
	\SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:gt\
	\SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:gte\
	\SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:lte\
	\SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:neq\
	\SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_4:g2:a0:b_1\
	\SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_4:g2:a0:b_0\
	\SEC_TIL_BLACK_TIMER:TimerUDB:zeros_3\
	\SEC_TIL_BLACK_TIMER:TimerUDB:zeros_2\
	\SEC_TIL_BLACK_TIMER:Net_102\
	\SEC_TIL_BLACK_TIMER:Net_266\
	Net_5122

    Synthesized names
	\MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_31\
	\MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_30\
	\MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_29\
	\MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_28\
	\MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_27\
	\MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_26\
	\MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_25\
	\MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_24\
	\MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_23\
	\MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_22\
	\MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_21\
	\MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_20\
	\MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_19\
	\MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_18\
	\MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_17\
	\MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_16\
	\MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_15\
	\MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_14\
	\MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_13\
	\MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_12\
	\MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_11\
	\MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_10\
	\MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_9\
	\MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_8\
	\MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_7\
	\MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_6\
	\MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_5\
	\MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_4\
	\MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_3\
	\MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_2\
	\STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_31\
	\STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_30\
	\STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_29\
	\STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_28\
	\STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_27\
	\STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_26\
	\STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_25\
	\STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_24\
	\STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_23\
	\STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_22\
	\STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_21\
	\STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_20\
	\STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_19\
	\STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_18\
	\STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_17\
	\STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_16\
	\STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_15\
	\STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_14\
	\STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_13\
	\STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_12\
	\STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_11\
	\STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_10\
	\STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_9\
	\STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_8\
	\STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_7\
	\STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_6\
	\STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_5\
	\STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_4\
	\STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_3\
	\STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 327 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__HE_IN_PIN_net_0
Aliasing \LCD:tmpOE__LCDPort_net_6\ to tmpOE__HE_IN_PIN_net_0
Aliasing \LCD:tmpOE__LCDPort_net_5\ to tmpOE__HE_IN_PIN_net_0
Aliasing \LCD:tmpOE__LCDPort_net_4\ to tmpOE__HE_IN_PIN_net_0
Aliasing \LCD:tmpOE__LCDPort_net_3\ to tmpOE__HE_IN_PIN_net_0
Aliasing \LCD:tmpOE__LCDPort_net_2\ to tmpOE__HE_IN_PIN_net_0
Aliasing \LCD:tmpOE__LCDPort_net_1\ to tmpOE__HE_IN_PIN_net_0
Aliasing \LCD:tmpOE__LCDPort_net_0\ to tmpOE__HE_IN_PIN_net_0
Aliasing \MOTOR_PWM:PWMUDB:hwCapture\ to zero
Aliasing \MOTOR_PWM:PWMUDB:trig_out\ to tmpOE__HE_IN_PIN_net_0
Aliasing \MOTOR_PWM:PWMUDB:runmode_enable\\R\ to zero
Aliasing \MOTOR_PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \MOTOR_PWM:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \MOTOR_PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \MOTOR_PWM:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \MOTOR_PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \MOTOR_PWM:PWMUDB:final_kill\ to tmpOE__HE_IN_PIN_net_0
Aliasing \MOTOR_PWM:PWMUDB:dith_count_1\\R\ to zero
Aliasing \MOTOR_PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \MOTOR_PWM:PWMUDB:dith_count_0\\R\ to zero
Aliasing \MOTOR_PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \MOTOR_PWM:PWMUDB:cs_addr_0\ to zero
Aliasing \MOTOR_PWM:PWMUDB:pwm1_i\ to zero
Aliasing \MOTOR_PWM:PWMUDB:pwm2_i\ to zero
Aliasing \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__HE_IN_PIN_net_0
Aliasing tmpOE__PWM_OUT_PIN_net_0 to tmpOE__HE_IN_PIN_net_0
Aliasing Net_12 to zero
Aliasing \HE_TIMER:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \HE_TIMER:TimerUDB:trigger_enable\ to tmpOE__HE_IN_PIN_net_0
Aliasing \HE_TIMER:TimerUDB:status_6\ to zero
Aliasing \HE_TIMER:TimerUDB:status_5\ to zero
Aliasing \HE_TIMER:TimerUDB:status_4\ to zero
Aliasing \HE_TIMER:TimerUDB:status_0\ to \HE_TIMER:TimerUDB:tc_i\
Aliasing tmpOE__COM_SYNC_OUT_PIN_net_0 to tmpOE__HE_IN_PIN_net_0
Aliasing tmpOE__VERT_SYNC_OUT_PIN_net_0 to tmpOE__HE_IN_PIN_net_0
Aliasing \LINE_COUNTER:Net_89\ to tmpOE__HE_IN_PIN_net_0
Aliasing \LINE_COUNTER:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \LINE_COUNTER:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \LINE_COUNTER:CounterUDB:capt_rising\ to zero
Aliasing \LINE_COUNTER:CounterUDB:reload\ to zero
Aliasing Net_3194 to zero
Aliasing tmpOE__STEERING_PWM_OUT_PIN_net_0 to tmpOE__HE_IN_PIN_net_0
Aliasing \STEERING_PWM:PWMUDB:hwCapture\ to zero
Aliasing \STEERING_PWM:PWMUDB:trig_out\ to tmpOE__HE_IN_PIN_net_0
Aliasing \STEERING_PWM:PWMUDB:runmode_enable\\R\ to zero
Aliasing \STEERING_PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \STEERING_PWM:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \STEERING_PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \STEERING_PWM:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \STEERING_PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \STEERING_PWM:PWMUDB:final_kill\ to tmpOE__HE_IN_PIN_net_0
Aliasing \STEERING_PWM:PWMUDB:dith_count_1\\R\ to zero
Aliasing \STEERING_PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \STEERING_PWM:PWMUDB:dith_count_0\\R\ to zero
Aliasing \STEERING_PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \STEERING_PWM:PWMUDB:cs_addr_0\ to zero
Aliasing \STEERING_PWM:PWMUDB:pwm1_i\ to zero
Aliasing \STEERING_PWM:PWMUDB:pwm2_i\ to zero
Aliasing \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__HE_IN_PIN_net_0
Aliasing tmpOE__COM_VID_IN_PIN_net_0 to tmpOE__HE_IN_PIN_net_0
Aliasing \VID_VDAC:Net_83\ to zero
Aliasing \VID_VDAC:Net_81\ to zero
Aliasing \VID_VDAC:Net_82\ to zero
Aliasing Net_4932 to zero
Aliasing \SEC_TIL_BLACK_TIMER:TimerUDB:ctrl_cmode_1\ to tmpOE__HE_IN_PIN_net_0
Aliasing \SEC_TIL_BLACK_TIMER:TimerUDB:ctrl_cmode_0\ to tmpOE__HE_IN_PIN_net_0
Aliasing \SEC_TIL_BLACK_TIMER:TimerUDB:trigger_enable\ to tmpOE__HE_IN_PIN_net_0
Aliasing \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:aeqb_0\ to tmpOE__HE_IN_PIN_net_0
Aliasing \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODIN5_1\ to \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODIN3_1\
Aliasing \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODIN5_0\ to \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODIN3_0\
Aliasing \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__HE_IN_PIN_net_0
Aliasing \SEC_TIL_BLACK_TIMER:TimerUDB:status_6\ to zero
Aliasing \SEC_TIL_BLACK_TIMER:TimerUDB:status_5\ to zero
Aliasing \SEC_TIL_BLACK_TIMER:TimerUDB:status_4\ to zero
Aliasing \SEC_TIL_BLACK_TIMER:TimerUDB:status_0\ to \SEC_TIL_BLACK_TIMER:TimerUDB:tc_i\
Aliasing tmpOE__COMPARE_OUT_net_0 to tmpOE__HE_IN_PIN_net_0
Aliasing Net_5088 to zero
Aliasing \UPDATE_STEERING_TIMER:Net_260\ to zero
Aliasing \UPDATE_STEERING_TIMER:Net_102\ to tmpOE__HE_IN_PIN_net_0
Aliasing \MOTOR_PWM:PWMUDB:min_kill_reg\\D\ to tmpOE__HE_IN_PIN_net_0
Aliasing \MOTOR_PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \MOTOR_PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \MOTOR_PWM:PWMUDB:ltch_kill_reg\\D\ to tmpOE__HE_IN_PIN_net_0
Aliasing \HE_TIMER:TimerUDB:capture_last\\D\ to zero
Aliasing \HE_TIMER:TimerUDB:hwEnable_reg\\D\ to \HE_TIMER:TimerUDB:run_mode\
Aliasing \HE_TIMER:TimerUDB:capture_out_reg_i\\D\ to \HE_TIMER:TimerUDB:capt_fifo_load_int\
Aliasing \LINE_COUNTER:CounterUDB:prevCapture\\D\ to zero
Aliasing \LINE_COUNTER:CounterUDB:cmp_out_reg_i\\D\ to \LINE_COUNTER:CounterUDB:prevCompare\\D\
Aliasing \STEERING_PWM:PWMUDB:min_kill_reg\\D\ to tmpOE__HE_IN_PIN_net_0
Aliasing \STEERING_PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \STEERING_PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \STEERING_PWM:PWMUDB:ltch_kill_reg\\D\ to tmpOE__HE_IN_PIN_net_0
Aliasing \SEC_TIL_BLACK_TIMER:TimerUDB:hwEnable_reg\\D\ to \SEC_TIL_BLACK_TIMER:TimerUDB:run_mode\
Removing Lhs of wire one[6] = tmpOE__HE_IN_PIN_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[10] = tmpOE__HE_IN_PIN_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[11] = tmpOE__HE_IN_PIN_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[12] = tmpOE__HE_IN_PIN_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[13] = tmpOE__HE_IN_PIN_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[14] = tmpOE__HE_IN_PIN_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[15] = tmpOE__HE_IN_PIN_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[16] = tmpOE__HE_IN_PIN_net_0[1]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:ctrl_enable\[47] = \MOTOR_PWM:PWMUDB:control_7\[39]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:hwCapture\[57] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:hwEnable\[58] = \MOTOR_PWM:PWMUDB:control_7\[39]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:trig_out\[62] = tmpOE__HE_IN_PIN_net_0[1]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:runmode_enable\\R\[64] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:runmode_enable\\S\[65] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:final_enable\[66] = \MOTOR_PWM:PWMUDB:runmode_enable\[63]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:ltch_kill_reg\\R\[70] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:ltch_kill_reg\\S\[71] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:min_kill_reg\\R\[72] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:min_kill_reg\\S\[73] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:final_kill\[76] = tmpOE__HE_IN_PIN_net_0[1]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_1\[80] = \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_1\[346]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_0\[82] = \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_0\[347]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:dith_count_1\\R\[83] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:dith_count_1\\S\[84] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:dith_count_0\\R\[85] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:dith_count_0\\S\[86] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:cs_addr_2\[88] = \MOTOR_PWM:PWMUDB:tc_i\[68]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:cs_addr_1\[89] = \MOTOR_PWM:PWMUDB:runmode_enable\[63]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:cs_addr_0\[90] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:compare1\[172] = \MOTOR_PWM:PWMUDB:cmp1_less\[142]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:pwm1_i\[177] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:pwm2_i\[179] = zero[2]
Removing Rhs of wire \MOTOR_PWM:Net_96\[182] = \MOTOR_PWM:PWMUDB:pwm_i_reg\[174]
Removing Rhs of wire \MOTOR_PWM:PWMUDB:pwm_temp\[185] = \MOTOR_PWM:PWMUDB:cmp1\[186]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_23\[228] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_22\[229] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_21\[230] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_20\[231] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_19\[232] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_18\[233] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_17\[234] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_16\[235] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_15\[236] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_14\[237] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_13\[238] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_12\[239] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_11\[240] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_10\[241] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_9\[242] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_8\[243] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_7\[244] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_6\[245] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_5\[246] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_4\[247] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_3\[248] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_2\[249] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_1\[250] = \MOTOR_PWM:PWMUDB:MODIN1_1\[251]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:MODIN1_1\[251] = \MOTOR_PWM:PWMUDB:dith_count_1\[79]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_0\[252] = \MOTOR_PWM:PWMUDB:MODIN1_0\[253]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:MODIN1_0\[253] = \MOTOR_PWM:PWMUDB:dith_count_0\[81]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[385] = tmpOE__HE_IN_PIN_net_0[1]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[386] = tmpOE__HE_IN_PIN_net_0[1]
Removing Rhs of wire Net_1611[387] = \MOTOR_PWM:Net_96\[182]
Removing Lhs of wire tmpOE__PWM_OUT_PIN_net_0[395] = tmpOE__HE_IN_PIN_net_0[1]
Removing Lhs of wire Net_12[404] = zero[2]
Removing Lhs of wire \HE_TIMER:TimerUDB:ctrl_enable\[423] = \HE_TIMER:TimerUDB:control_7\[415]
Removing Lhs of wire \HE_TIMER:TimerUDB:ctrl_cmode_1\[425] = zero[2]
Removing Rhs of wire \HE_TIMER:TimerUDB:timer_enable\[434] = \HE_TIMER:TimerUDB:runmode_enable\[446]
Removing Rhs of wire \HE_TIMER:TimerUDB:run_mode\[435] = \HE_TIMER:TimerUDB:hwEnable\[436]
Removing Lhs of wire \HE_TIMER:TimerUDB:run_mode\[435] = \HE_TIMER:TimerUDB:control_7\[415]
Removing Lhs of wire \HE_TIMER:TimerUDB:trigger_enable\[438] = tmpOE__HE_IN_PIN_net_0[1]
Removing Lhs of wire \HE_TIMER:TimerUDB:tc_i\[440] = \HE_TIMER:TimerUDB:status_tc\[437]
Removing Lhs of wire \HE_TIMER:TimerUDB:capt_fifo_load_int\[445] = \HE_TIMER:TimerUDB:capt_fifo_load\[433]
Removing Lhs of wire \HE_TIMER:TimerUDB:status_6\[448] = zero[2]
Removing Lhs of wire \HE_TIMER:TimerUDB:status_5\[449] = zero[2]
Removing Lhs of wire \HE_TIMER:TimerUDB:status_4\[450] = zero[2]
Removing Lhs of wire \HE_TIMER:TimerUDB:status_0\[451] = \HE_TIMER:TimerUDB:status_tc\[437]
Removing Lhs of wire \HE_TIMER:TimerUDB:status_1\[452] = \HE_TIMER:TimerUDB:capt_fifo_load\[433]
Removing Rhs of wire \HE_TIMER:TimerUDB:status_2\[453] = \HE_TIMER:TimerUDB:fifo_full\[454]
Removing Rhs of wire \HE_TIMER:TimerUDB:status_3\[455] = \HE_TIMER:TimerUDB:fifo_nempty\[456]
Removing Lhs of wire \HE_TIMER:TimerUDB:cs_addr_2\[458] = zero[2]
Removing Lhs of wire \HE_TIMER:TimerUDB:cs_addr_1\[459] = \HE_TIMER:TimerUDB:trig_reg\[447]
Removing Lhs of wire \HE_TIMER:TimerUDB:cs_addr_0\[460] = \HE_TIMER:TimerUDB:per_zero\[439]
Removing Lhs of wire tmpOE__COM_SYNC_OUT_PIN_net_0[638] = tmpOE__HE_IN_PIN_net_0[1]
Removing Lhs of wire tmpOE__VERT_SYNC_OUT_PIN_net_0[644] = tmpOE__HE_IN_PIN_net_0[1]
Removing Rhs of wire Net_3206[650] = \LINE_COUNTER:CounterUDB:cmp_out_reg_i\[714]
Removing Lhs of wire \LINE_COUNTER:Net_89\[656] = tmpOE__HE_IN_PIN_net_0[1]
Removing Lhs of wire \LINE_COUNTER:CounterUDB:ctrl_capmode_1\[666] = zero[2]
Removing Lhs of wire \LINE_COUNTER:CounterUDB:ctrl_capmode_0\[667] = zero[2]
Removing Lhs of wire \LINE_COUNTER:CounterUDB:ctrl_enable\[679] = \LINE_COUNTER:CounterUDB:control_7\[671]
Removing Lhs of wire \LINE_COUNTER:CounterUDB:capt_rising\[681] = zero[2]
Removing Lhs of wire \LINE_COUNTER:CounterUDB:capt_falling\[682] = \LINE_COUNTER:CounterUDB:prevCapture\[680]
Removing Lhs of wire \LINE_COUNTER:CounterUDB:reload\[685] = zero[2]
Removing Lhs of wire \LINE_COUNTER:CounterUDB:final_enable\[686] = \LINE_COUNTER:CounterUDB:control_7\[671]
Removing Lhs of wire \LINE_COUNTER:CounterUDB:counter_enable\[687] = \LINE_COUNTER:CounterUDB:control_7\[671]
Removing Rhs of wire \LINE_COUNTER:CounterUDB:status_0\[688] = \LINE_COUNTER:CounterUDB:cmp_out_status\[689]
Removing Rhs of wire \LINE_COUNTER:CounterUDB:status_1\[690] = \LINE_COUNTER:CounterUDB:per_zero\[691]
Removing Rhs of wire \LINE_COUNTER:CounterUDB:status_2\[692] = \LINE_COUNTER:CounterUDB:overflow_status\[693]
Removing Rhs of wire \LINE_COUNTER:CounterUDB:status_3\[694] = \LINE_COUNTER:CounterUDB:underflow_status\[695]
Removing Lhs of wire \LINE_COUNTER:CounterUDB:status_4\[696] = \LINE_COUNTER:CounterUDB:hwCapture\[684]
Removing Rhs of wire \LINE_COUNTER:CounterUDB:status_5\[697] = \LINE_COUNTER:CounterUDB:fifo_full\[698]
Removing Rhs of wire \LINE_COUNTER:CounterUDB:status_6\[699] = \LINE_COUNTER:CounterUDB:fifo_nempty\[700]
Removing Lhs of wire Net_3194[702] = zero[2]
Removing Lhs of wire \LINE_COUNTER:CounterUDB:dp_dir\[704] = tmpOE__HE_IN_PIN_net_0[1]
Removing Rhs of wire \LINE_COUNTER:CounterUDB:cmp_out_i\[711] = \LINE_COUNTER:CounterUDB:cmp_equal\[712]
Removing Lhs of wire \LINE_COUNTER:CounterUDB:cs_addr_2\[717] = tmpOE__HE_IN_PIN_net_0[1]
Removing Lhs of wire \LINE_COUNTER:CounterUDB:cs_addr_1\[718] = \LINE_COUNTER:CounterUDB:count_enable\[716]
Removing Lhs of wire \LINE_COUNTER:CounterUDB:cs_addr_0\[719] = zero[2]
Removing Lhs of wire tmpOE__STEERING_PWM_OUT_PIN_net_0[750] = tmpOE__HE_IN_PIN_net_0[1]
Removing Rhs of wire Net_3712[751] = \STEERING_PWM:Net_96\[905]
Removing Rhs of wire Net_3712[751] = \STEERING_PWM:PWMUDB:pwm_i_reg\[897]
Removing Lhs of wire \STEERING_PWM:PWMUDB:ctrl_enable\[770] = \STEERING_PWM:PWMUDB:control_7\[762]
Removing Lhs of wire \STEERING_PWM:PWMUDB:hwCapture\[780] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:hwEnable\[781] = \STEERING_PWM:PWMUDB:control_7\[762]
Removing Lhs of wire \STEERING_PWM:PWMUDB:trig_out\[785] = tmpOE__HE_IN_PIN_net_0[1]
Removing Lhs of wire \STEERING_PWM:PWMUDB:runmode_enable\\R\[787] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:runmode_enable\\S\[788] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:final_enable\[789] = \STEERING_PWM:PWMUDB:runmode_enable\[786]
Removing Lhs of wire \STEERING_PWM:PWMUDB:ltch_kill_reg\\R\[793] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:ltch_kill_reg\\S\[794] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:min_kill_reg\\R\[795] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:min_kill_reg\\S\[796] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:final_kill\[799] = tmpOE__HE_IN_PIN_net_0[1]
Removing Lhs of wire \STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_1\[803] = \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_1\[1069]
Removing Lhs of wire \STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_0\[805] = \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_0\[1070]
Removing Lhs of wire \STEERING_PWM:PWMUDB:dith_count_1\\R\[806] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:dith_count_1\\S\[807] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:dith_count_0\\R\[808] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:dith_count_0\\S\[809] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:cs_addr_2\[811] = \STEERING_PWM:PWMUDB:tc_i\[791]
Removing Lhs of wire \STEERING_PWM:PWMUDB:cs_addr_1\[812] = \STEERING_PWM:PWMUDB:runmode_enable\[786]
Removing Lhs of wire \STEERING_PWM:PWMUDB:cs_addr_0\[813] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:compare1\[895] = \STEERING_PWM:PWMUDB:cmp1_less\[865]
Removing Lhs of wire \STEERING_PWM:PWMUDB:pwm1_i\[900] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:pwm2_i\[902] = zero[2]
Removing Rhs of wire \STEERING_PWM:PWMUDB:pwm_temp\[908] = \STEERING_PWM:PWMUDB:cmp1\[909]
Removing Lhs of wire \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_23\[951] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_22\[952] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_21\[953] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_20\[954] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_19\[955] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_18\[956] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_17\[957] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_16\[958] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_15\[959] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_14\[960] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_13\[961] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_12\[962] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_11\[963] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_10\[964] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_9\[965] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_8\[966] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_7\[967] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_6\[968] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_5\[969] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_4\[970] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_3\[971] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_2\[972] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_1\[973] = \STEERING_PWM:PWMUDB:MODIN2_1\[974]
Removing Lhs of wire \STEERING_PWM:PWMUDB:MODIN2_1\[974] = \STEERING_PWM:PWMUDB:dith_count_1\[802]
Removing Lhs of wire \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_0\[975] = \STEERING_PWM:PWMUDB:MODIN2_0\[976]
Removing Lhs of wire \STEERING_PWM:PWMUDB:MODIN2_0\[976] = \STEERING_PWM:PWMUDB:dith_count_0\[804]
Removing Lhs of wire \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[1108] = tmpOE__HE_IN_PIN_net_0[1]
Removing Lhs of wire \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[1109] = tmpOE__HE_IN_PIN_net_0[1]
Removing Lhs of wire tmpOE__COM_VID_IN_PIN_net_0[1119] = tmpOE__HE_IN_PIN_net_0[1]
Removing Rhs of wire Net_4946[1130] = \VID_COMPARE:Net_9\[1131]
Removing Lhs of wire \VID_VDAC:Net_83\[1135] = zero[2]
Removing Lhs of wire \VID_VDAC:Net_81\[1136] = zero[2]
Removing Lhs of wire \VID_VDAC:Net_82\[1137] = zero[2]
Removing Lhs of wire Net_4932[1140] = zero[2]
Removing Rhs of wire Net_4949[1142] = \SEC_TIL_BLACK_TIMER:Net_55\[1143]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:ctrl_enable\[1159] = \SEC_TIL_BLACK_TIMER:TimerUDB:control_7\[1151]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:ctrl_cmode_1\[1161] = tmpOE__HE_IN_PIN_net_0[1]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:ctrl_cmode_0\[1162] = tmpOE__HE_IN_PIN_net_0[1]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:ctrl_ic_1\[1165] = \SEC_TIL_BLACK_TIMER:TimerUDB:control_1\[1157]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:ctrl_ic_0\[1166] = \SEC_TIL_BLACK_TIMER:TimerUDB:control_0\[1158]
Removing Rhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:timer_enable\[1170] = \SEC_TIL_BLACK_TIMER:TimerUDB:runmode_enable\[1243]
Removing Rhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:run_mode\[1171] = \SEC_TIL_BLACK_TIMER:TimerUDB:hwEnable\[1172]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:run_mode\[1171] = \SEC_TIL_BLACK_TIMER:TimerUDB:control_7\[1151]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:trigger_enable\[1174] = tmpOE__HE_IN_PIN_net_0[1]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:tc_i\[1176] = \SEC_TIL_BLACK_TIMER:TimerUDB:status_tc\[1173]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_3\[1182] = \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xeq\[1221]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_4_1\[1183] = \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_4:g2:a0:s_1\[1238]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_4_0\[1185] = \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_4:g2:a0:s_0\[1239]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load_int\[1187] = \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\[1186]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:newa_1\[1188] = \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODIN3_1\[1189]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODIN3_1\[1189] = \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\[1181]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:newa_0\[1190] = \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODIN3_0\[1191]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODIN3_0\[1191] = \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\[1184]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:newb_1\[1192] = \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODIN4_1\[1193]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODIN4_1\[1193] = \SEC_TIL_BLACK_TIMER:TimerUDB:control_1\[1157]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:newb_0\[1194] = \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODIN4_0\[1195]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODIN4_0\[1195] = \SEC_TIL_BLACK_TIMER:TimerUDB:control_0\[1158]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:dataa_1\[1196] = \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\[1181]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:dataa_0\[1197] = \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\[1184]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:datab_1\[1198] = \SEC_TIL_BLACK_TIMER:TimerUDB:control_1\[1157]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:datab_0\[1199] = \SEC_TIL_BLACK_TIMER:TimerUDB:control_0\[1158]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:a_1\[1200] = \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\[1181]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:a_0\[1201] = \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\[1184]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:b_1\[1202] = \SEC_TIL_BLACK_TIMER:TimerUDB:control_1\[1157]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:b_0\[1203] = \SEC_TIL_BLACK_TIMER:TimerUDB:control_0\[1158]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:aeqb_0\[1206] = tmpOE__HE_IN_PIN_net_0[1]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:eq_0\[1207] = \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:xnor_array_0\[1205]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:eqi_0\[1209] = \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:eq_1\[1208]
Removing Rhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xeq\[1221] = \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:aeqb_1\[1210]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_4:g2:a0:a_1\[1232] = \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\[1181]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODIN5_1\[1233] = \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\[1181]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_4:g2:a0:a_0\[1234] = \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\[1184]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODIN5_0\[1235] = \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\[1184]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1241] = tmpOE__HE_IN_PIN_net_0[1]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1242] = tmpOE__HE_IN_PIN_net_0[1]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:status_6\[1245] = zero[2]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:status_5\[1246] = zero[2]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:status_4\[1247] = zero[2]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:status_0\[1248] = \SEC_TIL_BLACK_TIMER:TimerUDB:status_tc\[1173]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:status_1\[1249] = \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\[1186]
Removing Rhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:status_2\[1250] = \SEC_TIL_BLACK_TIMER:TimerUDB:fifo_full\[1251]
Removing Rhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:status_3\[1252] = \SEC_TIL_BLACK_TIMER:TimerUDB:fifo_nempty\[1253]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:cs_addr_2\[1255] = zero[2]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:cs_addr_1\[1256] = \SEC_TIL_BLACK_TIMER:TimerUDB:trig_reg\[1244]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:cs_addr_0\[1257] = \SEC_TIL_BLACK_TIMER:TimerUDB:per_zero\[1175]
Removing Lhs of wire tmpOE__COMPARE_OUT_net_0[1342] = tmpOE__HE_IN_PIN_net_0[1]
Removing Lhs of wire Net_5088[1349] = zero[2]
Removing Lhs of wire \UPDATE_STEERING_TIMER:Net_260\[1351] = zero[2]
Removing Lhs of wire \UPDATE_STEERING_TIMER:Net_266\[1352] = tmpOE__HE_IN_PIN_net_0[1]
Removing Rhs of wire Net_5117[1356] = \UPDATE_STEERING_TIMER:Net_57\[1355]
Removing Lhs of wire \UPDATE_STEERING_TIMER:Net_102\[1358] = tmpOE__HE_IN_PIN_net_0[1]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:min_kill_reg\\D\[1360] = tmpOE__HE_IN_PIN_net_0[1]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:prevCapture\\D\[1361] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:trig_last\\D\[1362] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:ltch_kill_reg\\D\[1365] = tmpOE__HE_IN_PIN_net_0[1]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:pwm_i_reg\\D\[1368] = \MOTOR_PWM:PWMUDB:pwm_i\[175]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:pwm1_i_reg\\D\[1369] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:pwm2_i_reg\\D\[1370] = zero[2]
Removing Lhs of wire \HE_TIMER:TimerUDB:capture_last\\D\[1372] = zero[2]
Removing Lhs of wire \HE_TIMER:TimerUDB:tc_reg_i\\D\[1373] = \HE_TIMER:TimerUDB:status_tc\[437]
Removing Lhs of wire \HE_TIMER:TimerUDB:hwEnable_reg\\D\[1374] = \HE_TIMER:TimerUDB:control_7\[415]
Removing Lhs of wire \HE_TIMER:TimerUDB:capture_out_reg_i\\D\[1375] = \HE_TIMER:TimerUDB:capt_fifo_load\[433]
Removing Lhs of wire \LINE_COUNTER:CounterUDB:prevCapture\\D\[1376] = zero[2]
Removing Lhs of wire \LINE_COUNTER:CounterUDB:overflow_reg_i\\D\[1377] = \LINE_COUNTER:CounterUDB:overflow\[703]
Removing Lhs of wire \LINE_COUNTER:CounterUDB:underflow_reg_i\\D\[1378] = \LINE_COUNTER:CounterUDB:underflow\[706]
Removing Lhs of wire \LINE_COUNTER:CounterUDB:tc_reg_i\\D\[1379] = \LINE_COUNTER:CounterUDB:tc_i\[709]
Removing Lhs of wire \LINE_COUNTER:CounterUDB:prevCompare\\D\[1380] = \LINE_COUNTER:CounterUDB:cmp_out_i\[711]
Removing Lhs of wire \LINE_COUNTER:CounterUDB:cmp_out_reg_i\\D\[1381] = \LINE_COUNTER:CounterUDB:cmp_out_i\[711]
Removing Lhs of wire \LINE_COUNTER:CounterUDB:count_stored_i\\D\[1382] = Net_3213[639]
Removing Lhs of wire \STEERING_PWM:PWMUDB:min_kill_reg\\D\[1383] = tmpOE__HE_IN_PIN_net_0[1]
Removing Lhs of wire \STEERING_PWM:PWMUDB:prevCapture\\D\[1384] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:trig_last\\D\[1385] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:ltch_kill_reg\\D\[1388] = tmpOE__HE_IN_PIN_net_0[1]
Removing Lhs of wire \STEERING_PWM:PWMUDB:pwm_i_reg\\D\[1391] = \STEERING_PWM:PWMUDB:pwm_i\[898]
Removing Lhs of wire \STEERING_PWM:PWMUDB:pwm1_i_reg\\D\[1392] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:pwm2_i_reg\\D\[1393] = zero[2]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\\D\[1395] = Net_4946[1130]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:tc_reg_i\\D\[1396] = \SEC_TIL_BLACK_TIMER:TimerUDB:status_tc\[1173]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:hwEnable_reg\\D\[1397] = \SEC_TIL_BLACK_TIMER:TimerUDB:control_7\[1151]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:capture_out_reg_i\\D\[1398] = \SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\[1169]

------------------------------------------------------
Aliased 0 equations, 256 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__HE_IN_PIN_net_0' (cost = 0):
tmpOE__HE_IN_PIN_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\MOTOR_PWM:PWMUDB:pwm_temp\' (cost = 0):
\MOTOR_PWM:PWMUDB:pwm_temp\ <= (\MOTOR_PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\MOTOR_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \MOTOR_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\MOTOR_PWM:PWMUDB:dith_count_1\ and \MOTOR_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\HE_TIMER:TimerUDB:fifo_load_polarized\' (cost = 0):
\HE_TIMER:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\HE_TIMER:TimerUDB:timer_enable\' (cost = 0):
\HE_TIMER:TimerUDB:timer_enable\ <= (\HE_TIMER:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\LINE_COUNTER:CounterUDB:capt_either_edge\' (cost = 0):
\LINE_COUNTER:CounterUDB:capt_either_edge\ <= (\LINE_COUNTER:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\LINE_COUNTER:CounterUDB:overflow\' (cost = 0):
\LINE_COUNTER:CounterUDB:overflow\ <= (\LINE_COUNTER:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\LINE_COUNTER:CounterUDB:underflow\' (cost = 0):
\LINE_COUNTER:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\STEERING_PWM:PWMUDB:pwm_temp\' (cost = 0):
\STEERING_PWM:PWMUDB:pwm_temp\ <= (\STEERING_PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\STEERING_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \STEERING_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\STEERING_PWM:PWMUDB:dith_count_1\ and \STEERING_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_4946' (cost = 0):
Net_4946 <= (not \VID_COMPARE:Net_1\);

Note:  Expanding virtual equation for '\SEC_TIL_BLACK_TIMER:TimerUDB:fifo_load_polarized\' (cost = 2):
\SEC_TIL_BLACK_TIMER:TimerUDB:fifo_load_polarized\ <= ((not \VID_COMPARE:Net_1\ and not \SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\)
	OR (\VID_COMPARE:Net_1\ and \SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\SEC_TIL_BLACK_TIMER:TimerUDB:timer_enable\' (cost = 0):
\SEC_TIL_BLACK_TIMER:TimerUDB:timer_enable\ <= (\SEC_TIL_BLACK_TIMER:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:xnor_array_1\ <= ((not \SEC_TIL_BLACK_TIMER:TimerUDB:control_1\ and not \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\)
	OR (\SEC_TIL_BLACK_TIMER:TimerUDB:control_1\ and \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\));

Note:  Expanding virtual equation for '\SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:xnor_array_0\ <= ((not \SEC_TIL_BLACK_TIMER:TimerUDB:control_0\ and not \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\)
	OR (\SEC_TIL_BLACK_TIMER:TimerUDB:control_0\ and \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:eq_1\' (cost = 4):
\SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:eq_1\ <= ((not \SEC_TIL_BLACK_TIMER:TimerUDB:control_1\ and not \SEC_TIL_BLACK_TIMER:TimerUDB:control_0\ and not \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\ and not \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\)
	OR (not \SEC_TIL_BLACK_TIMER:TimerUDB:control_1\ and not \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\ and \SEC_TIL_BLACK_TIMER:TimerUDB:control_0\ and \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\)
	OR (not \SEC_TIL_BLACK_TIMER:TimerUDB:control_0\ and not \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\ and \SEC_TIL_BLACK_TIMER:TimerUDB:control_1\ and \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\)
	OR (\SEC_TIL_BLACK_TIMER:TimerUDB:control_1\ and \SEC_TIL_BLACK_TIMER:TimerUDB:control_0\ and \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\ and \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xeq\' (cost = 60):
\SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xeq\ <= ((not \SEC_TIL_BLACK_TIMER:TimerUDB:control_1\ and not \SEC_TIL_BLACK_TIMER:TimerUDB:control_0\ and not \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\ and not \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\)
	OR (not \SEC_TIL_BLACK_TIMER:TimerUDB:control_1\ and not \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\ and \SEC_TIL_BLACK_TIMER:TimerUDB:control_0\ and \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\)
	OR (not \SEC_TIL_BLACK_TIMER:TimerUDB:control_0\ and not \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\ and \SEC_TIL_BLACK_TIMER:TimerUDB:control_1\ and \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\)
	OR (\SEC_TIL_BLACK_TIMER:TimerUDB:control_1\ and \SEC_TIL_BLACK_TIMER:TimerUDB:control_0\ and \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\ and \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_4:g2:a0:s_0\' (cost = 0):
\SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_4:g2:a0:s_0\ <= (not \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \MOTOR_PWM:PWMUDB:dith_count_0\ and \MOTOR_PWM:PWMUDB:dith_count_1\)
	OR (not \MOTOR_PWM:PWMUDB:dith_count_1\ and \MOTOR_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \STEERING_PWM:PWMUDB:dith_count_0\ and \STEERING_PWM:PWMUDB:dith_count_1\)
	OR (not \STEERING_PWM:PWMUDB:dith_count_1\ and \STEERING_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Virtual signal \SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\ with ( cost: 168 or cost_inv: 4)  > 90 or with size: 2 > 102 has been made a (soft) node.
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\ <= ((not \VID_COMPARE:Net_1\ and not \SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\ and \SEC_TIL_BLACK_TIMER:TimerUDB:control_7\)
	OR (\VID_COMPARE:Net_1\ and \SEC_TIL_BLACK_TIMER:TimerUDB:control_7\ and \SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_4:g2:a0:s_1\' (cost = 8):
\SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_4:g2:a0:s_1\ <= ((not \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\ and \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\)
	OR (not \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\ and \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 65 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \MOTOR_PWM:PWMUDB:final_capture\ to zero
Aliasing \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \HE_TIMER:TimerUDB:capt_fifo_load\ to zero
Aliasing \LINE_COUNTER:CounterUDB:hwCapture\ to zero
Aliasing \LINE_COUNTER:CounterUDB:status_3\ to zero
Aliasing \LINE_COUNTER:CounterUDB:underflow\ to zero
Aliasing \STEERING_PWM:PWMUDB:final_capture\ to zero
Aliasing \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Removing Lhs of wire \MOTOR_PWM:PWMUDB:final_capture\[92] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[356] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[366] = zero[2]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[376] = zero[2]
Removing Lhs of wire \HE_TIMER:TimerUDB:capt_fifo_load\[433] = zero[2]
Removing Lhs of wire \HE_TIMER:TimerUDB:trig_reg\[447] = \HE_TIMER:TimerUDB:control_7\[415]
Removing Lhs of wire \LINE_COUNTER:CounterUDB:hwCapture\[684] = zero[2]
Removing Lhs of wire \LINE_COUNTER:CounterUDB:status_3\[694] = zero[2]
Removing Lhs of wire \LINE_COUNTER:CounterUDB:underflow\[706] = zero[2]
Removing Lhs of wire \LINE_COUNTER:CounterUDB:tc_i\[709] = \LINE_COUNTER:CounterUDB:per_equal\[705]
Removing Lhs of wire \STEERING_PWM:PWMUDB:final_capture\[815] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[1079] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[1089] = zero[2]
Removing Lhs of wire \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[1099] = zero[2]
Removing Lhs of wire \SEC_TIL_BLACK_TIMER:TimerUDB:trig_reg\[1244] = \SEC_TIL_BLACK_TIMER:TimerUDB:control_7\[1151]
Removing Lhs of wire \MOTOR_PWM:PWMUDB:runmode_enable\\D\[1363] = \MOTOR_PWM:PWMUDB:control_7\[39]
Removing Lhs of wire \STEERING_PWM:PWMUDB:runmode_enable\\D\[1386] = \STEERING_PWM:PWMUDB:control_7\[762]

------------------------------------------------------
Aliased 0 equations, 17 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\Yicheng\Dropbox\Princeton\Junior\ELE302\ELE302-Carlab\Design02\Car.cydsn\Car.cyprj -dcpsoc3 Car.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 7s.315ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.1.0.1570, Family: PSoC3, Started at: Thursday, 26 March 2015 03:09:49
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\Yicheng\Dropbox\Princeton\Junior\ELE302\ELE302-Carlab\Design02\Car.cydsn\Car.cyprj -d CY8C3866AXI-040 Car.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \HE_TIMER:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \HE_TIMER:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \LINE_COUNTER:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \LINE_COUNTER:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \MOTOR_PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \MOTOR_PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \MOTOR_PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \MOTOR_PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \STEERING_PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \STEERING_PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \STEERING_PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \STEERING_PWM:PWMUDB:trig_last\ from registered to combinatorial
Assigning clock CAM_LINE_CLK to clock BUS_CLK because it is a pass-through
Assigning clock LINE_COUNTER_CLK to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'HE_TIMER_CLK'. Fanout=2, Signal=Net_767
    Digital Clock 1: Automatic-assigning  clock 'STEERING_PWM_CLK'. Fanout=1, Signal=Net_3302
    Digital Clock 2: Automatic-assigning  clock 'MOTOR_PWM_CLK'. Fanout=1, Signal=Net_193
    Analog  Clock 0: Automatic-assigning  clock 'VID_COMPARE_CLK'. Fanout=1, Signal=Net_4889
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \HE_TIMER:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: HE_TIMER_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: HE_TIMER_CLK, EnableOut: Constant 1
    UDB Clk/Enable \HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: HE_TIMER_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: HE_TIMER_CLK, EnableOut: Constant 1
    UDB Clk/Enable \LINE_COUNTER:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \LINE_COUNTER:CounterUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \MOTOR_PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: MOTOR_PWM_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: MOTOR_PWM_CLK, EnableOut: Constant 1
    UDB Clk/Enable \SEC_TIL_BLACK_TIMER:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \SEC_TIL_BLACK_TIMER:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \STEERING_PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: STEERING_PWM_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: STEERING_PWM_CLK, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \LINE_COUNTER:CounterUDB:prevCompare\, Duplicate of Net_3206 
    MacroCell: Name=\LINE_COUNTER:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LINE_COUNTER:CounterUDB:cmp_out_i\
        );
        Output = \LINE_COUNTER:CounterUDB:prevCompare\ (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = COMPARE_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => COMPARE_OUT(0)__PA ,
            input => Net_4946 ,
            pad => COMPARE_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = COM_SYNC_OUT_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => COM_SYNC_OUT_PIN(0)__PA ,
            fb => Net_3213 ,
            pad => COM_SYNC_OUT_PIN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = COM_VID_IN_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => COM_VID_IN_PIN(0)__PA ,
            analog_term => Net_4886 ,
            pad => COM_VID_IN_PIN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HE_IN_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HE_IN_PIN(0)__PA ,
            fb => Net_2174 ,
            pad => HE_IN_PIN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_OUT_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_OUT_PIN(0)__PA ,
            input => Net_1611 ,
            pad => PWM_OUT_PIN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = STEERING_PWM_OUT_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => STEERING_PWM_OUT_PIN(0)__PA ,
            input => Net_3712 ,
            pad => STEERING_PWM_OUT_PIN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VERT_SYNC_OUT_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VERT_SYNC_OUT_PIN(0)__PA ,
            fb => Net_4376 ,
            pad => VERT_SYNC_OUT_PIN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_1611, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_193) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MOTOR_PWM:PWMUDB:control_7\ * \MOTOR_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_1611 (fanout=1)

    MacroCell: Name=Net_3206, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LINE_COUNTER:CounterUDB:cmp_out_i\
        );
        Output = Net_3206 (fanout=2)

    MacroCell: Name=Net_3712, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3302) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STEERING_PWM:PWMUDB:control_7\ * 
              \STEERING_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_3712 (fanout=1)

    MacroCell: Name=Net_459, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2174
        );
        Output = Net_459 (fanout=1)

    MacroCell: Name=Net_4946, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VID_COMPARE:Net_1\
        );
        Output = Net_4946 (fanout=1)

    MacroCell: Name=\HE_TIMER:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HE_TIMER:TimerUDB:control_7\ * \HE_TIMER:TimerUDB:per_zero\
        );
        Output = \HE_TIMER:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\LINE_COUNTER:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3213 * \LINE_COUNTER:CounterUDB:control_7\ * 
              !\LINE_COUNTER:CounterUDB:count_stored_i\
        );
        Output = \LINE_COUNTER:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\LINE_COUNTER:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3213
        );
        Output = \LINE_COUNTER:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\LINE_COUNTER:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LINE_COUNTER:CounterUDB:per_equal\
        );
        Output = \LINE_COUNTER:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\LINE_COUNTER:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3206 * \LINE_COUNTER:CounterUDB:cmp_out_i\
        );
        Output = \LINE_COUNTER:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\LINE_COUNTER:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LINE_COUNTER:CounterUDB:per_equal\ * 
              !\LINE_COUNTER:CounterUDB:overflow_reg_i\
        );
        Output = \LINE_COUNTER:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\MOTOR_PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_193) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MOTOR_PWM:PWMUDB:control_7\
        );
        Output = \MOTOR_PWM:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\VID_COMPARE:Net_1\ * \SEC_TIL_BLACK_TIMER:TimerUDB:control_7\ * 
              !\SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\
            + \VID_COMPARE:Net_1\ * \SEC_TIL_BLACK_TIMER:TimerUDB:control_7\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\
        );
        Output = \SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SEC_TIL_BLACK_TIMER:TimerUDB:control_1\ * 
              !\SEC_TIL_BLACK_TIMER:TimerUDB:control_0\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\ * 
              !\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\ * 
              !\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\
            + !\SEC_TIL_BLACK_TIMER:TimerUDB:control_1\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:control_0\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\ * 
              !\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\
            + \SEC_TIL_BLACK_TIMER:TimerUDB:control_1\ * 
              !\SEC_TIL_BLACK_TIMER:TimerUDB:control_0\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\ * 
              !\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\
            + \SEC_TIL_BLACK_TIMER:TimerUDB:control_1\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:control_0\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\
        );
        Output = \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VID_COMPARE:Net_1\
        );
        Output = \SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\ (fanout=1)

    MacroCell: Name=\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SEC_TIL_BLACK_TIMER:TimerUDB:control_1\ * 
              !\SEC_TIL_BLACK_TIMER:TimerUDB:control_0\ * 
              !\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\ * 
              !\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\
            + \SEC_TIL_BLACK_TIMER:TimerUDB:control_1\ * 
              !\SEC_TIL_BLACK_TIMER:TimerUDB:control_0\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\ * 
              !\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\
            + !\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\
        );
        Output = \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\ (fanout=3)

    MacroCell: Name=\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \SEC_TIL_BLACK_TIMER:TimerUDB:control_1\ * 
              !\SEC_TIL_BLACK_TIMER:TimerUDB:control_0\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\
            + \SEC_TIL_BLACK_TIMER:TimerUDB:control_1\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\
            + !\SEC_TIL_BLACK_TIMER:TimerUDB:control_0\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\
            + \SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\
        );
        Output = \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\ (fanout=3)

    MacroCell: Name=\SEC_TIL_BLACK_TIMER:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SEC_TIL_BLACK_TIMER:TimerUDB:control_7\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:per_zero\
        );
        Output = \SEC_TIL_BLACK_TIMER:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\STEERING_PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3302) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STEERING_PWM:PWMUDB:control_7\
        );
        Output = \STEERING_PWM:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\HE_TIMER:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => Net_767 ,
            cs_addr_1 => \HE_TIMER:TimerUDB:control_7\ ,
            cs_addr_0 => \HE_TIMER:TimerUDB:per_zero\ ,
            chain_out => \HE_TIMER:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \HE_TIMER:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\HE_TIMER:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => Net_767 ,
            cs_addr_1 => \HE_TIMER:TimerUDB:control_7\ ,
            cs_addr_0 => \HE_TIMER:TimerUDB:per_zero\ ,
            chain_in => \HE_TIMER:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \HE_TIMER:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \HE_TIMER:TimerUDB:sT32:timerdp:u0\
        Next in chain : \HE_TIMER:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\HE_TIMER:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => Net_767 ,
            cs_addr_1 => \HE_TIMER:TimerUDB:control_7\ ,
            cs_addr_0 => \HE_TIMER:TimerUDB:per_zero\ ,
            chain_in => \HE_TIMER:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \HE_TIMER:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \HE_TIMER:TimerUDB:sT32:timerdp:u1\
        Next in chain : \HE_TIMER:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\HE_TIMER:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => Net_767 ,
            cs_addr_1 => \HE_TIMER:TimerUDB:control_7\ ,
            cs_addr_0 => \HE_TIMER:TimerUDB:per_zero\ ,
            z0_comb => \HE_TIMER:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \HE_TIMER:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \HE_TIMER:TimerUDB:status_2\ ,
            chain_in => \HE_TIMER:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \HE_TIMER:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\LINE_COUNTER:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \LINE_COUNTER:CounterUDB:count_enable\ ,
            ce0_comb => \LINE_COUNTER:CounterUDB:per_equal\ ,
            z0_comb => \LINE_COUNTER:CounterUDB:status_1\ ,
            ce1_comb => \LINE_COUNTER:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \LINE_COUNTER:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \LINE_COUNTER:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_193 ,
            cs_addr_2 => \MOTOR_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \MOTOR_PWM:PWMUDB:runmode_enable\ ,
            chain_out => \MOTOR_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_193 ,
            cs_addr_2 => \MOTOR_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \MOTOR_PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \MOTOR_PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \MOTOR_PWM:PWMUDB:tc_i\ ,
            chain_in => \MOTOR_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\SEC_TIL_BLACK_TIMER:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \SEC_TIL_BLACK_TIMER:TimerUDB:control_7\ ,
            cs_addr_0 => \SEC_TIL_BLACK_TIMER:TimerUDB:per_zero\ ,
            f0_load => \SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\ ,
            chain_out => \SEC_TIL_BLACK_TIMER:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \SEC_TIL_BLACK_TIMER:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\SEC_TIL_BLACK_TIMER:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \SEC_TIL_BLACK_TIMER:TimerUDB:control_7\ ,
            cs_addr_0 => \SEC_TIL_BLACK_TIMER:TimerUDB:per_zero\ ,
            f0_load => \SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\ ,
            z0_comb => \SEC_TIL_BLACK_TIMER:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \SEC_TIL_BLACK_TIMER:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \SEC_TIL_BLACK_TIMER:TimerUDB:status_2\ ,
            chain_in => \SEC_TIL_BLACK_TIMER:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \SEC_TIL_BLACK_TIMER:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_3302 ,
            cs_addr_2 => \STEERING_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \STEERING_PWM:PWMUDB:runmode_enable\ ,
            chain_out => \STEERING_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_3302 ,
            cs_addr_2 => \STEERING_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \STEERING_PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \STEERING_PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \STEERING_PWM:PWMUDB:tc_i\ ,
            chain_in => \STEERING_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\HE_TIMER:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_767 ,
            status_3 => \HE_TIMER:TimerUDB:status_3\ ,
            status_2 => \HE_TIMER:TimerUDB:status_2\ ,
            status_0 => \HE_TIMER:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \LINE_COUNTER:CounterUDB:status_6\ ,
            status_5 => \LINE_COUNTER:CounterUDB:status_5\ ,
            status_2 => \LINE_COUNTER:CounterUDB:status_2\ ,
            status_1 => \LINE_COUNTER:CounterUDB:status_1\ ,
            status_0 => \LINE_COUNTER:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \SEC_TIL_BLACK_TIMER:TimerUDB:status_3\ ,
            status_2 => \SEC_TIL_BLACK_TIMER:TimerUDB:status_2\ ,
            status_1 => \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\ ,
            status_0 => \SEC_TIL_BLACK_TIMER:TimerUDB:status_tc\ ,
            interrupt => Net_4949 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_767 ,
            control_7 => \HE_TIMER:TimerUDB:control_7\ ,
            control_6 => \HE_TIMER:TimerUDB:control_6\ ,
            control_5 => \HE_TIMER:TimerUDB:control_5\ ,
            control_4 => \HE_TIMER:TimerUDB:control_4\ ,
            control_3 => \HE_TIMER:TimerUDB:control_3\ ,
            control_2 => \HE_TIMER:TimerUDB:control_2\ ,
            control_1 => \HE_TIMER:TimerUDB:control_1\ ,
            control_0 => \HE_TIMER:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\LINE_COUNTER:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \LINE_COUNTER:CounterUDB:control_7\ ,
            control_6 => \LINE_COUNTER:CounterUDB:control_6\ ,
            control_5 => \LINE_COUNTER:CounterUDB:control_5\ ,
            control_4 => \LINE_COUNTER:CounterUDB:control_4\ ,
            control_3 => \LINE_COUNTER:CounterUDB:control_3\ ,
            control_2 => \LINE_COUNTER:CounterUDB:control_2\ ,
            control_1 => \LINE_COUNTER:CounterUDB:control_1\ ,
            control_0 => \LINE_COUNTER:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\MOTOR_PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_193 ,
            control_7 => \MOTOR_PWM:PWMUDB:control_7\ ,
            control_6 => \MOTOR_PWM:PWMUDB:control_6\ ,
            control_5 => \MOTOR_PWM:PWMUDB:control_5\ ,
            control_4 => \MOTOR_PWM:PWMUDB:control_4\ ,
            control_3 => \MOTOR_PWM:PWMUDB:control_3\ ,
            control_2 => \MOTOR_PWM:PWMUDB:control_2\ ,
            control_1 => \MOTOR_PWM:PWMUDB:control_1\ ,
            control_0 => \MOTOR_PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\SEC_TIL_BLACK_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \SEC_TIL_BLACK_TIMER:TimerUDB:control_7\ ,
            control_6 => \SEC_TIL_BLACK_TIMER:TimerUDB:control_6\ ,
            control_5 => \SEC_TIL_BLACK_TIMER:TimerUDB:control_5\ ,
            control_4 => \SEC_TIL_BLACK_TIMER:TimerUDB:control_4\ ,
            control_3 => \SEC_TIL_BLACK_TIMER:TimerUDB:control_3\ ,
            control_2 => \SEC_TIL_BLACK_TIMER:TimerUDB:control_2\ ,
            control_1 => \SEC_TIL_BLACK_TIMER:TimerUDB:control_1\ ,
            control_0 => \SEC_TIL_BLACK_TIMER:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\STEERING_PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_3302 ,
            control_7 => \STEERING_PWM:PWMUDB:control_7\ ,
            control_6 => \STEERING_PWM:PWMUDB:control_6\ ,
            control_5 => \STEERING_PWM:PWMUDB:control_5\ ,
            control_4 => \STEERING_PWM:PWMUDB:control_4\ ,
            control_3 => \STEERING_PWM:PWMUDB:control_3\ ,
            control_2 => \STEERING_PWM:PWMUDB:control_2\ ,
            control_1 => \STEERING_PWM:PWMUDB:control_1\ ,
            control_0 => \STEERING_PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =COUNTER_N_ISR
        PORT MAP (
            interrupt => Net_3206 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =FIRST_BLACK_PIXEL_READ_ISR
        PORT MAP (
            interrupt => Net_4949 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =FRAME_ISR
        PORT MAP (
            interrupt => Net_4376 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =HE_ISR
        PORT MAP (
            interrupt => Net_459 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =UPDATE_STEERING_ISR
        PORT MAP (
            interrupt => Net_5117 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    3 :    5 :    8 :  37.50%
Analog clock dividers         :    1 :    3 :    4 :  25.00%
Pins                          :   17 :   55 :   72 :  23.61%
UDB Macrocells                :   20 :  172 :  192 :  10.42%
UDB Unique Pterms             :   27 :  357 :  384 :   7.03%
UDB Total Pterms              :   28 :      :      : 
UDB Datapath Cells            :   11 :   13 :   24 :  45.83%
UDB Status Cells              :    3 :   21 :   24 :  12.50%
            StatusI Registers :    3 
UDB Control Cells             :    5 :   19 :   24 :  20.83%
            Control Registers :    5 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    5 :   27 :   32 :  15.63%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    1 :    3 :    4 :  25.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    1 :    3 :    4 :  25.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    1 :    3 :    4 :  25.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 1s.093ms
Tech mapping phase: Elapsed time ==> 1s.234ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(3)][IoId=(6)] : COMPARE_OUT(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : COM_SYNC_OUT_PIN(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : COM_VID_IN_PIN(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : HE_IN_PIN(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : PWM_OUT_PIN(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : STEERING_PWM_OUT_PIN(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : VERT_SYNC_OUT_PIN(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
Comparator[3]@[FFB(Comparator,3)] : \VID_COMPARE:ctComp\
VIDAC[0]@[FFB(VIDAC,0)] : \VID_VDAC:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 33% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 69% done. (App=cydsfit)
Analog Placement Results:
IO_6@[IOP=(3)][IoId=(6)] : COMPARE_OUT(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : COM_SYNC_OUT_PIN(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : COM_VID_IN_PIN(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : HE_IN_PIN(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : PWM_OUT_PIN(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : STEERING_PWM_OUT_PIN(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : VERT_SYNC_OUT_PIN(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
Comparator[2]@[FFB(Comparator,2)] : \VID_COMPARE:ctComp\
VIDAC[2]@[FFB(VIDAC,2)] : \VID_VDAC:viDAC8\

Analog Placement phase: Elapsed time ==> 1s.546ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_4886 {
    comp_2_vplus
    agl4_x_comp_2_vplus
    agl4
    agl4_x_p4_0
    p4_0
  }
  Net: Net_4888 {
    vidac_2_vout
    agl5_x_vidac_2_vout
    agl5
    agl5_x_comp_2_vminus
    comp_2_vminus
  }
  Net: \VID_VDAC:Net_77\ {
  }
}
Map of item to net {
  comp_2_vplus                                     -> Net_4886
  agl4_x_comp_2_vplus                              -> Net_4886
  agl4                                             -> Net_4886
  agl4_x_p4_0                                      -> Net_4886
  p4_0                                             -> Net_4886
  vidac_2_vout                                     -> Net_4888
  agl5_x_vidac_2_vout                              -> Net_4888
  agl5                                             -> Net_4888
  agl5_x_comp_2_vminus                             -> Net_4888
  comp_2_vminus                                    -> Net_4888
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.546ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    9 :   39 :   48 :  18.75%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.22
                   Pterms :            3.11
               Macrocells :            2.22
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.078ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 155, final cost is 155 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         11 :       2.18 :       1.82
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\HE_TIMER:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => Net_767 ,
        cs_addr_1 => \HE_TIMER:TimerUDB:control_7\ ,
        cs_addr_0 => \HE_TIMER:TimerUDB:per_zero\ ,
        chain_out => \HE_TIMER:TimerUDB:sT32:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \HE_TIMER:TimerUDB:sT32:timerdp:u1\

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\HE_TIMER:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HE_TIMER:TimerUDB:control_7\ * \HE_TIMER:TimerUDB:per_zero\
        );
        Output = \HE_TIMER:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\HE_TIMER:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => Net_767 ,
        cs_addr_1 => \HE_TIMER:TimerUDB:control_7\ ,
        cs_addr_0 => \HE_TIMER:TimerUDB:per_zero\ ,
        z0_comb => \HE_TIMER:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \HE_TIMER:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \HE_TIMER:TimerUDB:status_2\ ,
        chain_in => \HE_TIMER:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \HE_TIMER:TimerUDB:sT32:timerdp:u2\

statusicell: Name =\HE_TIMER:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_767 ,
        status_3 => \HE_TIMER:TimerUDB:status_3\ ,
        status_2 => \HE_TIMER:TimerUDB:status_2\ ,
        status_0 => \HE_TIMER:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SEC_TIL_BLACK_TIMER:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SEC_TIL_BLACK_TIMER:TimerUDB:control_7\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:per_zero\
        );
        Output = \SEC_TIL_BLACK_TIMER:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\VID_COMPARE:Net_1\ * \SEC_TIL_BLACK_TIMER:TimerUDB:control_7\ * 
              !\SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\
            + \VID_COMPARE:Net_1\ * \SEC_TIL_BLACK_TIMER:TimerUDB:control_7\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\
        );
        Output = \SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VID_COMPARE:Net_1\
        );
        Output = \SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SEC_TIL_BLACK_TIMER:TimerUDB:control_1\ * 
              !\SEC_TIL_BLACK_TIMER:TimerUDB:control_0\ * 
              !\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\ * 
              !\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\
            + \SEC_TIL_BLACK_TIMER:TimerUDB:control_1\ * 
              !\SEC_TIL_BLACK_TIMER:TimerUDB:control_0\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\ * 
              !\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\
            + !\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\
        );
        Output = \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \SEC_TIL_BLACK_TIMER:TimerUDB:control_1\ * 
              !\SEC_TIL_BLACK_TIMER:TimerUDB:control_0\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\
            + \SEC_TIL_BLACK_TIMER:TimerUDB:control_1\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\
            + !\SEC_TIL_BLACK_TIMER:TimerUDB:control_0\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\
            + \SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\
        );
        Output = \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SEC_TIL_BLACK_TIMER:TimerUDB:control_1\ * 
              !\SEC_TIL_BLACK_TIMER:TimerUDB:control_0\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\ * 
              !\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\ * 
              !\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\
            + !\SEC_TIL_BLACK_TIMER:TimerUDB:control_1\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:control_0\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\ * 
              !\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\
            + \SEC_TIL_BLACK_TIMER:TimerUDB:control_1\ * 
              !\SEC_TIL_BLACK_TIMER:TimerUDB:control_0\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\ * 
              !\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\
            + \SEC_TIL_BLACK_TIMER:TimerUDB:control_1\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:control_0\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\ * 
              \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\
        );
        Output = \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SEC_TIL_BLACK_TIMER:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \SEC_TIL_BLACK_TIMER:TimerUDB:control_7\ ,
        cs_addr_0 => \SEC_TIL_BLACK_TIMER:TimerUDB:per_zero\ ,
        f0_load => \SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\ ,
        z0_comb => \SEC_TIL_BLACK_TIMER:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \SEC_TIL_BLACK_TIMER:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \SEC_TIL_BLACK_TIMER:TimerUDB:status_2\ ,
        chain_in => \SEC_TIL_BLACK_TIMER:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \SEC_TIL_BLACK_TIMER:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \SEC_TIL_BLACK_TIMER:TimerUDB:status_3\ ,
        status_2 => \SEC_TIL_BLACK_TIMER:TimerUDB:status_2\ ,
        status_1 => \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\ ,
        status_0 => \SEC_TIL_BLACK_TIMER:TimerUDB:status_tc\ ,
        interrupt => Net_4949 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\SEC_TIL_BLACK_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \SEC_TIL_BLACK_TIMER:TimerUDB:control_7\ ,
        control_6 => \SEC_TIL_BLACK_TIMER:TimerUDB:control_6\ ,
        control_5 => \SEC_TIL_BLACK_TIMER:TimerUDB:control_5\ ,
        control_4 => \SEC_TIL_BLACK_TIMER:TimerUDB:control_4\ ,
        control_3 => \SEC_TIL_BLACK_TIMER:TimerUDB:control_3\ ,
        control_2 => \SEC_TIL_BLACK_TIMER:TimerUDB:control_2\ ,
        control_1 => \SEC_TIL_BLACK_TIMER:TimerUDB:control_1\ ,
        control_0 => \SEC_TIL_BLACK_TIMER:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\STEERING_PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3302) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STEERING_PWM:PWMUDB:control_7\
        );
        Output = \STEERING_PWM:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3712, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3302) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STEERING_PWM:PWMUDB:control_7\ * 
              \STEERING_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_3712 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_3302 ,
        cs_addr_2 => \STEERING_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \STEERING_PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \STEERING_PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \STEERING_PWM:PWMUDB:tc_i\ ,
        chain_in => \STEERING_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\STEERING_PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_3302 ,
        control_7 => \STEERING_PWM:PWMUDB:control_7\ ,
        control_6 => \STEERING_PWM:PWMUDB:control_6\ ,
        control_5 => \STEERING_PWM:PWMUDB:control_5\ ,
        control_4 => \STEERING_PWM:PWMUDB:control_4\ ,
        control_3 => \STEERING_PWM:PWMUDB:control_3\ ,
        control_2 => \STEERING_PWM:PWMUDB:control_2\ ,
        control_1 => \STEERING_PWM:PWMUDB:control_1\ ,
        control_0 => \STEERING_PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
datapathcell: Name =\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_193 ,
        cs_addr_2 => \MOTOR_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \MOTOR_PWM:PWMUDB:runmode_enable\ ,
        chain_out => \MOTOR_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_4946, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VID_COMPARE:Net_1\
        );
        Output = Net_4946 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\HE_TIMER:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => Net_767 ,
        cs_addr_1 => \HE_TIMER:TimerUDB:control_7\ ,
        cs_addr_0 => \HE_TIMER:TimerUDB:per_zero\ ,
        chain_in => \HE_TIMER:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \HE_TIMER:TimerUDB:sT32:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \HE_TIMER:TimerUDB:sT32:timerdp:u0\
    Next in chain : \HE_TIMER:TimerUDB:sT32:timerdp:u2\

controlcell: Name =\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_767 ,
        control_7 => \HE_TIMER:TimerUDB:control_7\ ,
        control_6 => \HE_TIMER:TimerUDB:control_6\ ,
        control_5 => \HE_TIMER:TimerUDB:control_5\ ,
        control_4 => \HE_TIMER:TimerUDB:control_4\ ,
        control_3 => \HE_TIMER:TimerUDB:control_3\ ,
        control_2 => \HE_TIMER:TimerUDB:control_2\ ,
        control_1 => \HE_TIMER:TimerUDB:control_1\ ,
        control_0 => \HE_TIMER:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
datapathcell: Name =\HE_TIMER:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => Net_767 ,
        cs_addr_1 => \HE_TIMER:TimerUDB:control_7\ ,
        cs_addr_0 => \HE_TIMER:TimerUDB:per_zero\ ,
        chain_in => \HE_TIMER:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \HE_TIMER:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \HE_TIMER:TimerUDB:sT32:timerdp:u1\
    Next in chain : \HE_TIMER:TimerUDB:sT32:timerdp:u3\

UDB [UDB=(3,2)] contents:
datapathcell: Name =\SEC_TIL_BLACK_TIMER:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \SEC_TIL_BLACK_TIMER:TimerUDB:control_7\ ,
        cs_addr_0 => \SEC_TIL_BLACK_TIMER:TimerUDB:per_zero\ ,
        f0_load => \SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\ ,
        chain_out => \SEC_TIL_BLACK_TIMER:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \SEC_TIL_BLACK_TIMER:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\LINE_COUNTER:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3213 * \LINE_COUNTER:CounterUDB:control_7\ * 
              !\LINE_COUNTER:CounterUDB:count_stored_i\
        );
        Output = \LINE_COUNTER:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LINE_COUNTER:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3213
        );
        Output = \LINE_COUNTER:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LINE_COUNTER:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LINE_COUNTER:CounterUDB:per_equal\ * 
              !\LINE_COUNTER:CounterUDB:overflow_reg_i\
        );
        Output = \LINE_COUNTER:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LINE_COUNTER:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LINE_COUNTER:CounterUDB:per_equal\
        );
        Output = \LINE_COUNTER:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\LINE_COUNTER:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3206 * \LINE_COUNTER:CounterUDB:cmp_out_i\
        );
        Output = \LINE_COUNTER:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3206, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LINE_COUNTER:CounterUDB:cmp_out_i\
        );
        Output = Net_3206 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\LINE_COUNTER:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \LINE_COUNTER:CounterUDB:count_enable\ ,
        ce0_comb => \LINE_COUNTER:CounterUDB:per_equal\ ,
        z0_comb => \LINE_COUNTER:CounterUDB:status_1\ ,
        ce1_comb => \LINE_COUNTER:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \LINE_COUNTER:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \LINE_COUNTER:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \LINE_COUNTER:CounterUDB:status_6\ ,
        status_5 => \LINE_COUNTER:CounterUDB:status_5\ ,
        status_2 => \LINE_COUNTER:CounterUDB:status_2\ ,
        status_1 => \LINE_COUNTER:CounterUDB:status_1\ ,
        status_0 => \LINE_COUNTER:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\LINE_COUNTER:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \LINE_COUNTER:CounterUDB:control_7\ ,
        control_6 => \LINE_COUNTER:CounterUDB:control_6\ ,
        control_5 => \LINE_COUNTER:CounterUDB:control_5\ ,
        control_4 => \LINE_COUNTER:CounterUDB:control_4\ ,
        control_3 => \LINE_COUNTER:CounterUDB:control_3\ ,
        control_2 => \LINE_COUNTER:CounterUDB:control_2\ ,
        control_1 => \LINE_COUNTER:CounterUDB:control_1\ ,
        control_0 => \LINE_COUNTER:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
datapathcell: Name =\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_3302 ,
        cs_addr_2 => \STEERING_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \STEERING_PWM:PWMUDB:runmode_enable\ ,
        chain_out => \STEERING_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\MOTOR_PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_193) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MOTOR_PWM:PWMUDB:control_7\
        );
        Output = \MOTOR_PWM:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1611, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_193) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MOTOR_PWM:PWMUDB:control_7\ * \MOTOR_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_1611 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_459, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2174
        );
        Output = Net_459 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_193 ,
        cs_addr_2 => \MOTOR_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \MOTOR_PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \MOTOR_PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \MOTOR_PWM:PWMUDB:tc_i\ ,
        chain_in => \MOTOR_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\MOTOR_PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_193 ,
        control_7 => \MOTOR_PWM:PWMUDB:control_7\ ,
        control_6 => \MOTOR_PWM:PWMUDB:control_6\ ,
        control_5 => \MOTOR_PWM:PWMUDB:control_5\ ,
        control_4 => \MOTOR_PWM:PWMUDB:control_4\ ,
        control_3 => \MOTOR_PWM:PWMUDB:control_3\ ,
        control_2 => \MOTOR_PWM:PWMUDB:control_2\ ,
        control_1 => \MOTOR_PWM:PWMUDB:control_1\ ,
        control_0 => \MOTOR_PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =COUNTER_N_ISR
        PORT MAP (
            interrupt => Net_3206 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =FIRST_BLACK_PIXEL_READ_ISR
        PORT MAP (
            interrupt => Net_4949 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =FRAME_ISR
        PORT MAP (
            interrupt => Net_4376 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(3)] 
    interrupt: Name =HE_ISR
        PORT MAP (
            interrupt => Net_459 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(17)] 
    interrupt: Name =UPDATE_STEERING_ISR
        PORT MAP (
            interrupt => Net_5117 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 is empty
Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=6]: 
Pin : Name = COMPARE_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => COMPARE_OUT(0)__PA ,
        input => Net_4946 ,
        pad => COMPARE_OUT(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = COM_VID_IN_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => COM_VID_IN_PIN(0)__PA ,
        analog_term => Net_4886 ,
        pad => COM_VID_IN_PIN(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = COM_SYNC_OUT_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => COM_SYNC_OUT_PIN(0)__PA ,
        fb => Net_3213 ,
        pad => COM_SYNC_OUT_PIN(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = HE_IN_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HE_IN_PIN(0)__PA ,
        fb => Net_2174 ,
        pad => HE_IN_PIN(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = VERT_SYNC_OUT_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VERT_SYNC_OUT_PIN(0)__PA ,
        fb => Net_4376 ,
        pad => VERT_SYNC_OUT_PIN(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = STEERING_PWM_OUT_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => STEERING_PWM_OUT_PIN(0)__PA ,
        input => Net_3712 ,
        pad => STEERING_PWM_OUT_PIN(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PWM_OUT_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_OUT_PIN(0)__PA ,
        input => Net_1611 ,
        pad => PWM_OUT_PIN(0)_PAD );
    Properties:
    {
    }

Port 5 is empty
Port 6 is empty
Port 12 is empty
Port 15 is empty
CAN Fixed Block group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => Net_767 ,
            dclk_0 => Net_767_local ,
            dclk_glb_1 => Net_3302 ,
            dclk_1 => Net_3302_local ,
            dclk_glb_2 => Net_193 ,
            dclk_2 => Net_193_local ,
            aclk_glb_0 => Net_4889 ,
            aclk_0 => Net_4889_local ,
            clk_a_dig_glb_0 => Net_4889_adig ,
            clk_a_dig_0 => Net_4889_adig_local );
        Properties:
        {
        }
Comparator Fixed Block group 0: 
    Comparator Block @ [FFB(Comparator,2)]: 
    comparatorcell: Name =\VID_COMPARE:ctComp\
        PORT MAP (
            vplus => Net_4886 ,
            vminus => Net_4888 ,
            clock => Net_4889 ,
            out => \VID_COMPARE:Net_1\ );
        Properties:
        {
            cy_registers = ""
        }
DFB Fixed Block group 0: empty
DSM Fixed Block group 0: empty
Decimator Fixed Block group 0: empty
EMIF Fixed Block group 0: empty
I2C Fixed Block group 0: empty
LCD Fixed Block group 0: empty
LVD group 0: empty
PM group 0: empty
SC Fixed Block group 0: empty
SPC group 0: empty
Timer Fixed Block group 0: 
    Timer Block @ [FFB(Timer,0)]: 
    timercell: Name =\UPDATE_STEERING_TIMER:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => \UPDATE_STEERING_TIMER:Net_51\ ,
            cmp => \UPDATE_STEERING_TIMER:Net_261\ ,
            irq => Net_5117 );
        Properties:
        {
            cy_registers = ""
        }
USB Fixed Block group 0: empty
VIDAC Fixed Block group 0: 
    VIDAC Block @ [FFB(VIDAC,2)]: 
    vidaccell: Name =\VID_VDAC:viDAC8\
        PORT MAP (
            vout => Net_4888 ,
            iout => \VID_VDAC:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Opamp Fixed Block group 0: empty
CapSense Buffer group 0: empty
Vref group 0: empty
LPF Fixed Block group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                         | 
Port | Pin | Fixed |      Type |       Drive Mode |                    Name | Connections
-----+-----+-------+-----------+------------------+-------------------------+-----------------
   2 |   0 |     * |      NONE |         CMOS_OUT |        \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT |        \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT |        \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT |        \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |        \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT |        \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT |        \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+-------------------------+-----------------
   3 |   6 |     * |      NONE |     HI_Z_DIGITAL |          COMPARE_OUT(0) | In(Net_4946)
-----+-----+-------+-----------+------------------+-------------------------+-----------------
   4 |   0 |     * |      NONE |      HI_Z_ANALOG |       COM_VID_IN_PIN(0) | Analog(Net_4886)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |     COM_SYNC_OUT_PIN(0) | FB(Net_3213)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |            HE_IN_PIN(0) | FB(Net_2174)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |    VERT_SYNC_OUT_PIN(0) | FB(Net_4376)
     |   6 |     * |      NONE |         CMOS_OUT | STEERING_PWM_OUT_PIN(0) | In(Net_3712)
     |   7 |     * |      NONE |    RES_PULL_DOWN |          PWM_OUT_PIN(0) | In(Net_1611)
----------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 2s.372ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.525ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.328ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.109ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: Car_timing.html: Warning-1350: Asynchronous path(s) exist from "VID_COMPARE_CLK(fixed-function)" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\Yicheng\Dropbox\Princeton\Junior\ELE302\ELE302-Carlab\Design02\Car.cydsn\Car_timing.html)
Timing report is in Car_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.703ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.422ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 9s.882ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 9s.944ms
API generation phase: Elapsed time ==> 1s.703ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
