<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ssee_prac3_rl_2022.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Bin_A_BCD.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Bin_A_BCD.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Bin_A_BCD_decim.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Bin_A_BCD_decim.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Comp_Num_Letra.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Comp_Num_Letra.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Conversor_BCD_Bin_1decim.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Conversor_BCD_Bin_1decim.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Conversor_Bin_BCD_16b.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Conversor_Bin_BCD_decim.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Conversor_Bin_BCD_decim.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Remote_Lab.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="bcd_bin_1_decimal.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="bloque_calculo.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="bloque_calculo.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="codif_tecla.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="codif_tecla.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="complemento_a_dos.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="cont_anillo_ce.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="cont_anillo_ce.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="control_bin_bcd.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="control_bin_bcd_16b.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ctrl_datos_micro.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ctrl_entz_sal.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ctrl_multip_compl.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="dcm_100m_5m.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="detector.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="detector.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="displays_7seg_nexys3_RemLab.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="displays_7seg_nexys3_RemLab.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/cont_3b.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/microblaze_prac3.asy" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/microblaze_prac3.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="modulo_displays_7seg.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="multip_complejo_serie.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="multip_complejo_serie.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux_ES_7seg.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="mux_ES_7seg.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="nivel_a_pulso.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="nivel_a_pulso.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="prac3_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="prac3_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="prac3_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="prac3_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="prac3_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="prac3_top.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="prac3_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="prac3_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="prac3_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="prac3_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="prac3_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="prac3_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="prac3_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="prac3_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="prac3_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="prac3_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="prac3_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="prac3_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="prac3_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="prac3_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="prac3_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="prac3_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="prac3_top.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="prac3_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="prac3_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="prac3_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="prac3_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="prac3_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="prac3_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="prac3_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="prac3_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="prac3_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="prac3_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="prac3_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="prac3_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="prac3_top_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="prac3_top_prac3_top_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="prac3_top_prac3_top_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="prac3_top_prac3_top_sch_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="prac3_top_prac3_top_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="prac3_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="prac3_top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="prac3_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="prac3_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="reg_desp_2_cifras.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="reg_desp_4_cifras.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="reg_desp_8b_4_cifras.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="regdesp16b.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="regdesp8b.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="regdesp8b.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="regdesp8b_lsb.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="regdesp8b_lsb.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="sinc_entrada.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="sinc_entrada.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="sincroniza.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="sincroniza.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="teclado_4x4.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="teclado_4x4.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="teclado_hexa_completo.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="teclado_hexa_completo.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1673372643" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1673372643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1673374035" xil_pn:in_ck="-290360604858291999" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1673374035">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Remote_Lab.vhd"/>
      <outfile xil_pn:name="bcd_7seg_neg.vhd"/>
      <outfile xil_pn:name="bcd_bin_1_decimal.vhd"/>
      <outfile xil_pn:name="control_bin_bcd.vhd"/>
      <outfile xil_pn:name="ctrl_bin_bcd_16b.vhd"/>
      <outfile xil_pn:name="ctrl_datos_micro.vhd"/>
      <outfile xil_pn:name="ctrl_entz_sal.vhd"/>
      <outfile xil_pn:name="ctrl_multip_cpmpl.vhd"/>
      <outfile xil_pn:name="sim_bloque_calculo.vhd"/>
      <outfile xil_pn:name="sim_top.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1673372789" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-893357066786238973" xil_pn:start_ts="1673372789">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1673372794" xil_pn:in_ck="4063464171114199864" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1519680398354554113" xil_pn:start_ts="1673372789">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Bin_A_BCD.vhf"/>
      <outfile xil_pn:name="Bin_A_BCD_decim.vhf"/>
      <outfile xil_pn:name="Comp_Num_Letra.vhf"/>
      <outfile xil_pn:name="Conversor_BCD_Bin_1decim.vhf"/>
      <outfile xil_pn:name="Conversor_Bin_BCD_decim.vhf"/>
      <outfile xil_pn:name="bloque_calculo.vhf"/>
      <outfile xil_pn:name="codif_tecla.vhf"/>
      <outfile xil_pn:name="complemento_a_dos.vhf"/>
      <outfile xil_pn:name="cont_anillo_ce.vhf"/>
      <outfile xil_pn:name="detector.vhf"/>
      <outfile xil_pn:name="displays_7seg_nexys3_RemLab.vhf"/>
      <outfile xil_pn:name="multip_complejo_serie.vhf"/>
      <outfile xil_pn:name="mux_ES_7seg.vhf"/>
      <outfile xil_pn:name="nivel_a_pulso.vhf"/>
      <outfile xil_pn:name="prac3_top.vhf"/>
      <outfile xil_pn:name="reg_desp_2_cifras.vhf"/>
      <outfile xil_pn:name="reg_desp_8b_4_cifras.vhf"/>
      <outfile xil_pn:name="regdesp8b.vhf"/>
      <outfile xil_pn:name="regdesp8b_lsb.vhf"/>
      <outfile xil_pn:name="sinc_entrada.vhf"/>
      <outfile xil_pn:name="sincroniza.vhf"/>
      <outfile xil_pn:name="teclado_4x4.vhf"/>
      <outfile xil_pn:name="teclado_hexa_completo.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1673372796" xil_pn:in_ck="-7465592575070045808" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3237367170733277637" xil_pn:start_ts="1673372794">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/cont_16bits.ngc"/>
      <outfile xil_pn:name="ipcore_dir/cont_16bits.vhd"/>
      <outfile xil_pn:name="ipcore_dir/cont_3b.ngc"/>
      <outfile xil_pn:name="ipcore_dir/cont_3b.vhd"/>
      <outfile xil_pn:name="ipcore_dir/dcm_100m_5m.vhd"/>
      <outfile xil_pn:name="ipcore_dir/microblaze_prac3.ngc"/>
      <outfile xil_pn:name="ipcore_dir/microblaze_prac3.vhd"/>
      <outfile xil_pn:name="ipcore_dir/multip_8x8u.ngc"/>
      <outfile xil_pn:name="ipcore_dir/multip_8x8u.vhd"/>
      <outfile xil_pn:name="ipcore_dir/sumres16bu.ngc"/>
      <outfile xil_pn:name="ipcore_dir/sumres16bu.vhd"/>
      <outfile xil_pn:name="ipcore_dir/sumres_16bs.ngc"/>
      <outfile xil_pn:name="ipcore_dir/sumres_16bs.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1673374035" xil_pn:in_ck="2128467404341938141" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1673374035">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Bin_A_BCD.vhf"/>
      <outfile xil_pn:name="Bin_A_BCD_decim.vhf"/>
      <outfile xil_pn:name="Comp_Num_Letra.vhf"/>
      <outfile xil_pn:name="Conversor_BCD_Bin_1decim.vhf"/>
      <outfile xil_pn:name="Conversor_Bin_BCD_decim.vhf"/>
      <outfile xil_pn:name="Remote_Lab.vhd"/>
      <outfile xil_pn:name="bcd_7seg_neg.vhd"/>
      <outfile xil_pn:name="bcd_bin_1_decimal.vhd"/>
      <outfile xil_pn:name="bloque_calculo.vhf"/>
      <outfile xil_pn:name="codif_tecla.vhf"/>
      <outfile xil_pn:name="complemento_a_dos.vhf"/>
      <outfile xil_pn:name="cont_anillo_ce.vhf"/>
      <outfile xil_pn:name="control_bin_bcd.vhd"/>
      <outfile xil_pn:name="ctrl_bin_bcd_16b.vhd"/>
      <outfile xil_pn:name="ctrl_datos_micro.vhd"/>
      <outfile xil_pn:name="ctrl_entz_sal.vhd"/>
      <outfile xil_pn:name="ctrl_multip_cpmpl.vhd"/>
      <outfile xil_pn:name="detector.vhf"/>
      <outfile xil_pn:name="displays_7seg_nexys3_RemLab.vhf"/>
      <outfile xil_pn:name="ipcore_dir/cont_16bits.vhd"/>
      <outfile xil_pn:name="ipcore_dir/cont_3b.vhd"/>
      <outfile xil_pn:name="ipcore_dir/dcm_100m_5m.vhd"/>
      <outfile xil_pn:name="ipcore_dir/microblaze_prac3.vhd"/>
      <outfile xil_pn:name="ipcore_dir/multip_8x8u.vhd"/>
      <outfile xil_pn:name="ipcore_dir/sumres16bu.vhd"/>
      <outfile xil_pn:name="ipcore_dir/sumres_16bs.vhd"/>
      <outfile xil_pn:name="multip_complejo_serie.vhf"/>
      <outfile xil_pn:name="mux_ES_7seg.vhf"/>
      <outfile xil_pn:name="nivel_a_pulso.vhf"/>
      <outfile xil_pn:name="prac3_top.vhf"/>
      <outfile xil_pn:name="reg_desp_2_cifras.vhf"/>
      <outfile xil_pn:name="reg_desp_8b_4_cifras.vhf"/>
      <outfile xil_pn:name="regdesp8b.vhf"/>
      <outfile xil_pn:name="regdesp8b_lsb.vhf"/>
      <outfile xil_pn:name="sim_bloque_calculo.vhd"/>
      <outfile xil_pn:name="sim_top.vhd"/>
      <outfile xil_pn:name="sinc_entrada.vhf"/>
      <outfile xil_pn:name="sincroniza.vhf"/>
      <outfile xil_pn:name="teclado_4x4.vhf"/>
      <outfile xil_pn:name="teclado_hexa_completo.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1673374096" xil_pn:in_ck="-2994022529221371976" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2392302543144115360" xil_pn:start_ts="1673374035">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="prac3_top_prac3_top_sch_tb_beh.prj"/>
      <outfile xil_pn:name="prac3_top_prac3_top_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1673374096" xil_pn:in_ck="2769655973702983510" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3587521768599866893" xil_pn:start_ts="1673374096">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="prac3_top_prac3_top_sch_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1673275455" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1673275455">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1673372085" xil_pn:in_ck="276902021005952604" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3723718127427712657" xil_pn:start_ts="1673372080">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Bin_A_BCD.vhf"/>
      <outfile xil_pn:name="Bin_A_BCD_decim.vhf"/>
      <outfile xil_pn:name="Comp_Num_Letra.vhf"/>
      <outfile xil_pn:name="Conversor_BCD_Bin_1decim.vhf"/>
      <outfile xil_pn:name="Conversor_Bin_BCD_decim.vhf"/>
      <outfile xil_pn:name="bloque_calculo.vhf"/>
      <outfile xil_pn:name="codif_tecla.vhf"/>
      <outfile xil_pn:name="complemento_a_dos.vhf"/>
      <outfile xil_pn:name="cont_anillo_ce.vhf"/>
      <outfile xil_pn:name="detector.vhf"/>
      <outfile xil_pn:name="displays_7seg_nexys3_RemLab.vhf"/>
      <outfile xil_pn:name="multip_complejo_serie.vhf"/>
      <outfile xil_pn:name="mux_ES_7seg.vhf"/>
      <outfile xil_pn:name="prac3_top.vhf"/>
      <outfile xil_pn:name="reg_desp_2_cifras.vhf"/>
      <outfile xil_pn:name="reg_desp_8b_4_cifras.vhf"/>
      <outfile xil_pn:name="regdesp8b.vhf"/>
      <outfile xil_pn:name="regdesp8b_lsb.vhf"/>
      <outfile xil_pn:name="sinc_entrada.vhf"/>
      <outfile xil_pn:name="sincroniza.vhf"/>
      <outfile xil_pn:name="teclado_4x4.vhf"/>
      <outfile xil_pn:name="teclado_hexa_completo.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1672488783" xil_pn:in_ck="-7465592575070045808" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3237367170733277637" xil_pn:start_ts="1672488781">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/cont_16bits.ngc"/>
      <outfile xil_pn:name="ipcore_dir/cont_16bits.vhd"/>
      <outfile xil_pn:name="ipcore_dir/cont_3b.ngc"/>
      <outfile xil_pn:name="ipcore_dir/cont_3b.vhd"/>
      <outfile xil_pn:name="ipcore_dir/dcm_100m_5m.vhd"/>
      <outfile xil_pn:name="ipcore_dir/microblaze_prac3.ngc"/>
      <outfile xil_pn:name="ipcore_dir/microblaze_prac3.vhd"/>
      <outfile xil_pn:name="ipcore_dir/multip_8x8u.ngc"/>
      <outfile xil_pn:name="ipcore_dir/multip_8x8u.vhd"/>
      <outfile xil_pn:name="ipcore_dir/sumres16bu.ngc"/>
      <outfile xil_pn:name="ipcore_dir/sumres16bu.vhd"/>
      <outfile xil_pn:name="ipcore_dir/sumres_16bs.ngc"/>
      <outfile xil_pn:name="ipcore_dir/sumres_16bs.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1672488783" xil_pn:in_ck="-2414003996722697161" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1672488783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1672488783" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6723464494727240817" xil_pn:start_ts="1672488783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1672488783" xil_pn:in_ck="-2414003996722697161" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1672488783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1672488783" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8541108321501107279" xil_pn:start_ts="1672488783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1673375687" xil_pn:in_ck="-850885988667898807" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-1888884187595076297" xil_pn:start_ts="1673375669">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="prac3_top.jhd"/>
      <outfile xil_pn:name="prac3_top.lso"/>
      <outfile xil_pn:name="prac3_top.ngc"/>
      <outfile xil_pn:name="prac3_top.ngr"/>
      <outfile xil_pn:name="prac3_top.prj"/>
      <outfile xil_pn:name="prac3_top.stx"/>
      <outfile xil_pn:name="prac3_top.syr"/>
      <outfile xil_pn:name="prac3_top.xst"/>
      <outfile xil_pn:name="prac3_top_prac3_top_sch_tb_beh.prj"/>
      <outfile xil_pn:name="prac3_top_prac3_top_sch_tb_stx_beh.prj"/>
      <outfile xil_pn:name="prac3_top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1672488802" xil_pn:in_ck="1912515527552398372" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119192512487557203" xil_pn:start_ts="1672488802">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1673375693" xil_pn:in_ck="-7821777370739965969" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1618830695530377385" xil_pn:start_ts="1673375687">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="prac3_top.bld"/>
      <outfile xil_pn:name="prac3_top.ngd"/>
      <outfile xil_pn:name="prac3_top_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1673375713" xil_pn:in_ck="6354206469701079913" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6938408028550414676" xil_pn:start_ts="1673375693">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="prac3_top.pcf"/>
      <outfile xil_pn:name="prac3_top_map.map"/>
      <outfile xil_pn:name="prac3_top_map.mrp"/>
      <outfile xil_pn:name="prac3_top_map.ncd"/>
      <outfile xil_pn:name="prac3_top_map.ngm"/>
      <outfile xil_pn:name="prac3_top_map.xrpt"/>
      <outfile xil_pn:name="prac3_top_summary.xml"/>
      <outfile xil_pn:name="prac3_top_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1673375733" xil_pn:in_ck="8098749065141266210" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-2723277317048801686" xil_pn:start_ts="1673375713">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="prac3_top.ncd"/>
      <outfile xil_pn:name="prac3_top.pad"/>
      <outfile xil_pn:name="prac3_top.par"/>
      <outfile xil_pn:name="prac3_top.ptwx"/>
      <outfile xil_pn:name="prac3_top.unroutes"/>
      <outfile xil_pn:name="prac3_top.xpi"/>
      <outfile xil_pn:name="prac3_top_pad.csv"/>
      <outfile xil_pn:name="prac3_top_pad.txt"/>
      <outfile xil_pn:name="prac3_top_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1673375744" xil_pn:in_ck="8251218908610627054" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="-8513875577371868236" xil_pn:start_ts="1673375733">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="prac3_top.bgn"/>
      <outfile xil_pn:name="prac3_top.bit"/>
      <outfile xil_pn:name="prac3_top.drc"/>
      <outfile xil_pn:name="prac3_top.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1673375733" xil_pn:in_ck="9044644376061926501" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1673375727">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="prac3_top.twr"/>
      <outfile xil_pn:name="prac3_top.twx"/>
    </transform>
  </transforms>

</generated_project>
