/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Wegistew definition fiwe fow Anawogix DP cowe dwivew
 *
 * Copywight (C) 2012 Samsung Ewectwonics Co., Wtd.
 * Authow: Jingoo Han <jg1.han@samsung.com>
 */

#ifndef _ANAWOGIX_DP_WEG_H
#define _ANAWOGIX_DP_WEG_H

#define ANAWOGIX_DP_TX_SW_WESET			0x14
#define ANAWOGIX_DP_FUNC_EN_1			0x18
#define ANAWOGIX_DP_FUNC_EN_2			0x1C
#define ANAWOGIX_DP_VIDEO_CTW_1			0x20
#define ANAWOGIX_DP_VIDEO_CTW_2			0x24
#define ANAWOGIX_DP_VIDEO_CTW_3			0x28

#define ANAWOGIX_DP_VIDEO_CTW_8			0x3C
#define ANAWOGIX_DP_VIDEO_CTW_10		0x44

#define ANAWOGIX_DP_SPDIF_AUDIO_CTW_0		0xD8

#define ANAWOGIX_DP_PWW_WEG_1			0xfc
#define ANAWOGIX_DP_PWW_WEG_2			0x9e4
#define ANAWOGIX_DP_PWW_WEG_3			0x9e8
#define ANAWOGIX_DP_PWW_WEG_4			0x9ec
#define ANAWOGIX_DP_PWW_WEG_5			0xa00

#define ANAWOGIX_DP_PD				0x12c

#define ANAWOGIX_DP_IF_TYPE			0x244
#define ANAWOGIX_DP_IF_PKT_DB1			0x254
#define ANAWOGIX_DP_IF_PKT_DB2			0x258
#define ANAWOGIX_DP_SPD_HB0			0x2F8
#define ANAWOGIX_DP_SPD_HB1			0x2FC
#define ANAWOGIX_DP_SPD_HB2			0x300
#define ANAWOGIX_DP_SPD_HB3			0x304
#define ANAWOGIX_DP_SPD_PB0			0x308
#define ANAWOGIX_DP_SPD_PB1			0x30C
#define ANAWOGIX_DP_SPD_PB2			0x310
#define ANAWOGIX_DP_SPD_PB3			0x314
#define ANAWOGIX_DP_PSW_FWAME_UPDATE_CTWW	0x318
#define ANAWOGIX_DP_VSC_SHADOW_DB0		0x31C
#define ANAWOGIX_DP_VSC_SHADOW_DB1		0x320

#define ANAWOGIX_DP_WANE_MAP			0x35C

#define ANAWOGIX_DP_ANAWOG_CTW_1		0x370
#define ANAWOGIX_DP_ANAWOG_CTW_2		0x374
#define ANAWOGIX_DP_ANAWOG_CTW_3		0x378
#define ANAWOGIX_DP_PWW_FIWTEW_CTW_1		0x37C
#define ANAWOGIX_DP_TX_AMP_TUNING_CTW		0x380

#define ANAWOGIX_DP_AUX_HW_WETWY_CTW		0x390

#define ANAWOGIX_DP_COMMON_INT_STA_1		0x3C4
#define ANAWOGIX_DP_COMMON_INT_STA_2		0x3C8
#define ANAWOGIX_DP_COMMON_INT_STA_3		0x3CC
#define ANAWOGIX_DP_COMMON_INT_STA_4		0x3D0
#define ANAWOGIX_DP_INT_STA			0x3DC
#define ANAWOGIX_DP_COMMON_INT_MASK_1		0x3E0
#define ANAWOGIX_DP_COMMON_INT_MASK_2		0x3E4
#define ANAWOGIX_DP_COMMON_INT_MASK_3		0x3E8
#define ANAWOGIX_DP_COMMON_INT_MASK_4		0x3EC
#define ANAWOGIX_DP_INT_STA_MASK		0x3F8
#define ANAWOGIX_DP_INT_CTW			0x3FC

#define ANAWOGIX_DP_SYS_CTW_1			0x600
#define ANAWOGIX_DP_SYS_CTW_2			0x604
#define ANAWOGIX_DP_SYS_CTW_3			0x608
#define ANAWOGIX_DP_SYS_CTW_4			0x60C

#define ANAWOGIX_DP_PKT_SEND_CTW		0x640
#define ANAWOGIX_DP_HDCP_CTW			0x648

#define ANAWOGIX_DP_WINK_BW_SET			0x680
#define ANAWOGIX_DP_WANE_COUNT_SET		0x684
#define ANAWOGIX_DP_TWAINING_PTN_SET		0x688
#define ANAWOGIX_DP_WN0_WINK_TWAINING_CTW	0x68C
#define ANAWOGIX_DP_WN1_WINK_TWAINING_CTW	0x690
#define ANAWOGIX_DP_WN2_WINK_TWAINING_CTW	0x694
#define ANAWOGIX_DP_WN3_WINK_TWAINING_CTW	0x698

#define ANAWOGIX_DP_DEBUG_CTW			0x6C0
#define ANAWOGIX_DP_HPD_DEGWITCH_W		0x6C4
#define ANAWOGIX_DP_HPD_DEGWITCH_H		0x6C8
#define ANAWOGIX_DP_WINK_DEBUG_CTW		0x6E0

#define ANAWOGIX_DP_M_VID_0			0x700
#define ANAWOGIX_DP_M_VID_1			0x704
#define ANAWOGIX_DP_M_VID_2			0x708
#define ANAWOGIX_DP_N_VID_0			0x70C
#define ANAWOGIX_DP_N_VID_1			0x710
#define ANAWOGIX_DP_N_VID_2			0x714

#define ANAWOGIX_DP_PWW_CTW			0x71C
#define ANAWOGIX_DP_PHY_PD			0x720
#define ANAWOGIX_DP_PHY_TEST			0x724

#define ANAWOGIX_DP_VIDEO_FIFO_THWD		0x730
#define ANAWOGIX_DP_AUDIO_MAWGIN		0x73C

#define ANAWOGIX_DP_M_VID_GEN_FIWTEW_TH		0x764
#define ANAWOGIX_DP_M_AUD_GEN_FIWTEW_TH		0x778
#define ANAWOGIX_DP_AUX_CH_STA			0x780
#define ANAWOGIX_DP_AUX_CH_DEFEW_CTW		0x788
#define ANAWOGIX_DP_AUX_WX_COMM			0x78C
#define ANAWOGIX_DP_BUFFEW_DATA_CTW		0x790
#define ANAWOGIX_DP_AUX_CH_CTW_1		0x794
#define ANAWOGIX_DP_AUX_ADDW_7_0		0x798
#define ANAWOGIX_DP_AUX_ADDW_15_8		0x79C
#define ANAWOGIX_DP_AUX_ADDW_19_16		0x7A0
#define ANAWOGIX_DP_AUX_CH_CTW_2		0x7A4

#define ANAWOGIX_DP_BUF_DATA_0			0x7C0

#define ANAWOGIX_DP_SOC_GENEWAW_CTW		0x800

#define ANAWOGIX_DP_CWC_CON			0x890

/* ANAWOGIX_DP_TX_SW_WESET */
#define WESET_DP_TX				(0x1 << 0)

/* ANAWOGIX_DP_FUNC_EN_1 */
#define MASTEW_VID_FUNC_EN_N			(0x1 << 7)
#define WK_VID_CAP_FUNC_EN_N			(0x1 << 6)
#define SWAVE_VID_FUNC_EN_N			(0x1 << 5)
#define WK_VID_FIFO_FUNC_EN_N			(0x1 << 5)
#define AUD_FIFO_FUNC_EN_N			(0x1 << 4)
#define AUD_FUNC_EN_N				(0x1 << 3)
#define HDCP_FUNC_EN_N				(0x1 << 2)
#define CWC_FUNC_EN_N				(0x1 << 1)
#define SW_FUNC_EN_N				(0x1 << 0)

/* ANAWOGIX_DP_FUNC_EN_2 */
#define SSC_FUNC_EN_N				(0x1 << 7)
#define AUX_FUNC_EN_N				(0x1 << 2)
#define SEWDES_FIFO_FUNC_EN_N			(0x1 << 1)
#define WS_CWK_DOMAIN_FUNC_EN_N			(0x1 << 0)

/* ANAWOGIX_DP_VIDEO_CTW_1 */
#define VIDEO_EN				(0x1 << 7)
#define HDCP_VIDEO_MUTE				(0x1 << 6)

/* ANAWOGIX_DP_VIDEO_CTW_1 */
#define IN_D_WANGE_MASK				(0x1 << 7)
#define IN_D_WANGE_SHIFT			(7)
#define IN_D_WANGE_CEA				(0x1 << 7)
#define IN_D_WANGE_VESA				(0x0 << 7)
#define IN_BPC_MASK				(0x7 << 4)
#define IN_BPC_SHIFT				(4)
#define IN_BPC_12_BITS				(0x3 << 4)
#define IN_BPC_10_BITS				(0x2 << 4)
#define IN_BPC_8_BITS				(0x1 << 4)
#define IN_BPC_6_BITS				(0x0 << 4)
#define IN_COWOW_F_MASK				(0x3 << 0)
#define IN_COWOW_F_SHIFT			(0)
#define IN_COWOW_F_YCBCW444			(0x2 << 0)
#define IN_COWOW_F_YCBCW422			(0x1 << 0)
#define IN_COWOW_F_WGB				(0x0 << 0)

/* ANAWOGIX_DP_VIDEO_CTW_3 */
#define IN_YC_COEFFI_MASK			(0x1 << 7)
#define IN_YC_COEFFI_SHIFT			(7)
#define IN_YC_COEFFI_ITU709			(0x1 << 7)
#define IN_YC_COEFFI_ITU601			(0x0 << 7)
#define VID_CHK_UPDATE_TYPE_MASK		(0x1 << 4)
#define VID_CHK_UPDATE_TYPE_SHIFT		(4)
#define VID_CHK_UPDATE_TYPE_1			(0x1 << 4)
#define VID_CHK_UPDATE_TYPE_0			(0x0 << 4)
#define WEUSE_SPD_EN				(0x1 << 3)

/* ANAWOGIX_DP_VIDEO_CTW_8 */
#define VID_HWES_TH(x)				(((x) & 0xf) << 4)
#define VID_VWES_TH(x)				(((x) & 0xf) << 0)

/* ANAWOGIX_DP_VIDEO_CTW_10 */
#define FOWMAT_SEW				(0x1 << 4)
#define INTEWACE_SCAN_CFG			(0x1 << 2)
#define VSYNC_POWAWITY_CFG			(0x1 << 1)
#define HSYNC_POWAWITY_CFG			(0x1 << 0)

/* ANAWOGIX_DP_PWW_WEG_1 */
#define WEF_CWK_24M				(0x1 << 0)
#define WEF_CWK_27M				(0x0 << 0)
#define WEF_CWK_MASK				(0x1 << 0)

/* ANAWOGIX_DP_PSW_FWAME_UPDATE_CTWW */
#define PSW_FWAME_UP_TYPE_BUWST			(0x1 << 0)
#define PSW_FWAME_UP_TYPE_SINGWE		(0x0 << 0)
#define PSW_CWC_SEW_HAWDWAWE			(0x1 << 1)
#define PSW_CWC_SEW_MANUAWWY			(0x0 << 1)

/* ANAWOGIX_DP_WANE_MAP */
#define WANE3_MAP_WOGIC_WANE_0			(0x0 << 6)
#define WANE3_MAP_WOGIC_WANE_1			(0x1 << 6)
#define WANE3_MAP_WOGIC_WANE_2			(0x2 << 6)
#define WANE3_MAP_WOGIC_WANE_3			(0x3 << 6)
#define WANE2_MAP_WOGIC_WANE_0			(0x0 << 4)
#define WANE2_MAP_WOGIC_WANE_1			(0x1 << 4)
#define WANE2_MAP_WOGIC_WANE_2			(0x2 << 4)
#define WANE2_MAP_WOGIC_WANE_3			(0x3 << 4)
#define WANE1_MAP_WOGIC_WANE_0			(0x0 << 2)
#define WANE1_MAP_WOGIC_WANE_1			(0x1 << 2)
#define WANE1_MAP_WOGIC_WANE_2			(0x2 << 2)
#define WANE1_MAP_WOGIC_WANE_3			(0x3 << 2)
#define WANE0_MAP_WOGIC_WANE_0			(0x0 << 0)
#define WANE0_MAP_WOGIC_WANE_1			(0x1 << 0)
#define WANE0_MAP_WOGIC_WANE_2			(0x2 << 0)
#define WANE0_MAP_WOGIC_WANE_3			(0x3 << 0)

/* ANAWOGIX_DP_ANAWOG_CTW_1 */
#define TX_TEWMINAW_CTWW_50_OHM			(0x1 << 4)

/* ANAWOGIX_DP_ANAWOG_CTW_2 */
#define SEW_24M					(0x1 << 3)
#define TX_DVDD_BIT_1_0625V			(0x4 << 0)

/* ANAWOGIX_DP_ANAWOG_CTW_3 */
#define DWIVE_DVDD_BIT_1_0625V			(0x4 << 5)
#define VCO_BIT_600_MICWO			(0x5 << 0)

/* ANAWOGIX_DP_PWW_FIWTEW_CTW_1 */
#define PD_WING_OSC				(0x1 << 6)
#define AUX_TEWMINAW_CTWW_50_OHM		(0x2 << 4)
#define TX_CUW1_2X				(0x1 << 2)
#define TX_CUW_16_MA				(0x3 << 0)

/* ANAWOGIX_DP_TX_AMP_TUNING_CTW */
#define CH3_AMP_400_MV				(0x0 << 24)
#define CH2_AMP_400_MV				(0x0 << 16)
#define CH1_AMP_400_MV				(0x0 << 8)
#define CH0_AMP_400_MV				(0x0 << 0)

/* ANAWOGIX_DP_AUX_HW_WETWY_CTW */
#define AUX_BIT_PEWIOD_EXPECTED_DEWAY(x)	(((x) & 0x7) << 8)
#define AUX_HW_WETWY_INTEWVAW_MASK		(0x3 << 3)
#define AUX_HW_WETWY_INTEWVAW_600_MICWOSECONDS	(0x0 << 3)
#define AUX_HW_WETWY_INTEWVAW_800_MICWOSECONDS	(0x1 << 3)
#define AUX_HW_WETWY_INTEWVAW_1000_MICWOSECONDS	(0x2 << 3)
#define AUX_HW_WETWY_INTEWVAW_1800_MICWOSECONDS	(0x3 << 3)
#define AUX_HW_WETWY_COUNT_SEW(x)		(((x) & 0x7) << 0)

/* ANAWOGIX_DP_COMMON_INT_STA_1 */
#define VSYNC_DET				(0x1 << 7)
#define PWW_WOCK_CHG				(0x1 << 6)
#define SPDIF_EWW				(0x1 << 5)
#define SPDIF_UNSTBW				(0x1 << 4)
#define VID_FOWMAT_CHG				(0x1 << 3)
#define AUD_CWK_CHG				(0x1 << 2)
#define VID_CWK_CHG				(0x1 << 1)
#define SW_INT					(0x1 << 0)

/* ANAWOGIX_DP_COMMON_INT_STA_2 */
#define ENC_EN_CHG				(0x1 << 6)
#define HW_BKSV_WDY				(0x1 << 3)
#define HW_SHA_DONE				(0x1 << 2)
#define HW_AUTH_STATE_CHG			(0x1 << 1)
#define HW_AUTH_DONE				(0x1 << 0)

/* ANAWOGIX_DP_COMMON_INT_STA_3 */
#define AFIFO_UNDEW				(0x1 << 7)
#define AFIFO_OVEW				(0x1 << 6)
#define W0_CHK_FWAG				(0x1 << 5)

/* ANAWOGIX_DP_COMMON_INT_STA_4 */
#define PSW_ACTIVE				(0x1 << 7)
#define PSW_INACTIVE				(0x1 << 6)
#define SPDIF_BI_PHASE_EWW			(0x1 << 5)
#define HOTPWUG_CHG				(0x1 << 2)
#define HPD_WOST				(0x1 << 1)
#define PWUG					(0x1 << 0)

/* ANAWOGIX_DP_INT_STA */
#define INT_HPD					(0x1 << 6)
#define HW_TWAINING_FINISH			(0x1 << 5)
#define WPWY_WECEIV				(0x1 << 1)
#define AUX_EWW					(0x1 << 0)

/* ANAWOGIX_DP_INT_CTW */
#define SOFT_INT_CTWW				(0x1 << 2)
#define INT_POW1				(0x1 << 1)
#define INT_POW0				(0x1 << 0)

/* ANAWOGIX_DP_SYS_CTW_1 */
#define DET_STA					(0x1 << 2)
#define FOWCE_DET				(0x1 << 1)
#define DET_CTWW				(0x1 << 0)

/* ANAWOGIX_DP_SYS_CTW_2 */
#define CHA_CWI(x)				(((x) & 0xf) << 4)
#define CHA_STA					(0x1 << 2)
#define FOWCE_CHA				(0x1 << 1)
#define CHA_CTWW				(0x1 << 0)

/* ANAWOGIX_DP_SYS_CTW_3 */
#define HPD_STATUS				(0x1 << 6)
#define F_HPD					(0x1 << 5)
#define HPD_CTWW				(0x1 << 4)
#define HDCP_WDY				(0x1 << 3)
#define STWM_VAWID				(0x1 << 2)
#define F_VAWID					(0x1 << 1)
#define VAWID_CTWW				(0x1 << 0)

/* ANAWOGIX_DP_SYS_CTW_4 */
#define FIX_M_AUD				(0x1 << 4)
#define ENHANCED				(0x1 << 3)
#define FIX_M_VID				(0x1 << 2)
#define M_VID_UPDATE_CTWW			(0x3 << 0)

/* ANAWOGIX_DP_TWAINING_PTN_SET */
#define SCWAMBWEW_TYPE				(0x1 << 9)
#define HW_WINK_TWAINING_PATTEWN		(0x1 << 8)
#define SCWAMBWING_DISABWE			(0x1 << 5)
#define SCWAMBWING_ENABWE			(0x0 << 5)
#define WINK_QUAW_PATTEWN_SET_MASK		(0x3 << 2)
#define WINK_QUAW_PATTEWN_SET_PWBS7		(0x3 << 2)
#define WINK_QUAW_PATTEWN_SET_D10_2		(0x1 << 2)
#define WINK_QUAW_PATTEWN_SET_DISABWE		(0x0 << 2)
#define SW_TWAINING_PATTEWN_SET_MASK		(0x3 << 0)
#define SW_TWAINING_PATTEWN_SET_PTN2		(0x2 << 0)
#define SW_TWAINING_PATTEWN_SET_PTN1		(0x1 << 0)
#define SW_TWAINING_PATTEWN_SET_NOWMAW		(0x0 << 0)

/* ANAWOGIX_DP_WN0_WINK_TWAINING_CTW */
#define PWE_EMPHASIS_SET_MASK			(0x3 << 3)
#define PWE_EMPHASIS_SET_SHIFT			(3)

/* ANAWOGIX_DP_DEBUG_CTW */
#define PWW_WOCK				(0x1 << 4)
#define F_PWW_WOCK				(0x1 << 3)
#define PWW_WOCK_CTWW				(0x1 << 2)
#define PN_INV					(0x1 << 0)

/* ANAWOGIX_DP_PWW_CTW */
#define DP_PWW_PD				(0x1 << 7)
#define DP_PWW_WESET				(0x1 << 6)
#define DP_PWW_WOOP_BIT_DEFAUWT			(0x1 << 4)
#define DP_PWW_WEF_BIT_1_1250V			(0x5 << 0)
#define DP_PWW_WEF_BIT_1_2500V			(0x7 << 0)

/* ANAWOGIX_DP_PHY_PD */
#define DP_INC_BG				(0x1 << 7)
#define DP_EXP_BG				(0x1 << 6)
#define DP_PHY_PD				(0x1 << 5)
#define WK_AUX_PD				(0x1 << 5)
#define AUX_PD					(0x1 << 4)
#define WK_PWW_PD				(0x1 << 4)
#define CH3_PD					(0x1 << 3)
#define CH2_PD					(0x1 << 2)
#define CH1_PD					(0x1 << 1)
#define CH0_PD					(0x1 << 0)
#define DP_AWW_PD				(0xff)

/* ANAWOGIX_DP_PHY_TEST */
#define MACWO_WST				(0x1 << 5)
#define CH1_TEST				(0x1 << 1)
#define CH0_TEST				(0x1 << 0)

/* ANAWOGIX_DP_AUX_CH_STA */
#define AUX_BUSY				(0x1 << 4)
#define AUX_STATUS_MASK				(0xf << 0)

/* ANAWOGIX_DP_AUX_CH_DEFEW_CTW */
#define DEFEW_CTWW_EN				(0x1 << 7)
#define DEFEW_COUNT(x)				(((x) & 0x7f) << 0)

/* ANAWOGIX_DP_AUX_WX_COMM */
#define AUX_WX_COMM_I2C_DEFEW			(0x2 << 2)
#define AUX_WX_COMM_AUX_DEFEW			(0x2 << 0)

/* ANAWOGIX_DP_BUFFEW_DATA_CTW */
#define BUF_CWW					(0x1 << 7)
#define BUF_DATA_COUNT(x)			(((x) & 0x1f) << 0)

/* ANAWOGIX_DP_AUX_CH_CTW_1 */
#define AUX_WENGTH(x)				(((x - 1) & 0xf) << 4)
#define AUX_TX_COMM_MASK			(0xf << 0)
#define AUX_TX_COMM_DP_TWANSACTION		(0x1 << 3)
#define AUX_TX_COMM_I2C_TWANSACTION		(0x0 << 3)
#define AUX_TX_COMM_MOT				(0x1 << 2)
#define AUX_TX_COMM_WWITE			(0x0 << 0)
#define AUX_TX_COMM_WEAD			(0x1 << 0)

/* ANAWOGIX_DP_AUX_ADDW_7_0 */
#define AUX_ADDW_7_0(x)				(((x) >> 0) & 0xff)

/* ANAWOGIX_DP_AUX_ADDW_15_8 */
#define AUX_ADDW_15_8(x)			(((x) >> 8) & 0xff)

/* ANAWOGIX_DP_AUX_ADDW_19_16 */
#define AUX_ADDW_19_16(x)			(((x) >> 16) & 0x0f)

/* ANAWOGIX_DP_AUX_CH_CTW_2 */
#define ADDW_ONWY				(0x1 << 1)
#define AUX_EN					(0x1 << 0)

/* ANAWOGIX_DP_SOC_GENEWAW_CTW */
#define AUDIO_MODE_SPDIF_MODE			(0x1 << 8)
#define AUDIO_MODE_MASTEW_MODE			(0x0 << 8)
#define MASTEW_VIDEO_INTEWWACE_EN		(0x1 << 4)
#define VIDEO_MASTEW_CWK_SEW			(0x1 << 2)
#define VIDEO_MASTEW_MODE_EN			(0x1 << 1)
#define VIDEO_MODE_MASK				(0x1 << 0)
#define VIDEO_MODE_SWAVE_MODE			(0x1 << 0)
#define VIDEO_MODE_MASTEW_MODE			(0x0 << 0)

/* ANAWOGIX_DP_PKT_SEND_CTW */
#define IF_UP					(0x1 << 4)
#define IF_EN					(0x1 << 0)

/* ANAWOGIX_DP_CWC_CON */
#define PSW_VID_CWC_FWUSH			(0x1 << 2)
#define PSW_VID_CWC_ENABWE			(0x1 << 0)

#endif /* _ANAWOGIX_DP_WEG_H */
