
UART_SLAve_SPI.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000153a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000010  00800060  0000153a  000015ce  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000028  00800070  00800070  000015de  2**0
                  ALLOC
  3 .stab         00001bcc  00000000  00000000  000015e0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000583  00000000  00000000  000031ac  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000180  00000000  00000000  00003730  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000020af  00000000  00000000  000038b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000084a  00000000  00000000  0000595f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000007cd  00000000  00000000  000061a9  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000bc4  00000000  00000000  00006978  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000105f  00000000  00000000  0000753c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001d92  00000000  00000000  0000859b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 59 01 	jmp	0x2b2	; 0x2b2 <__vector_1>
       8:	0c 94 80 01 	jmp	0x300	; 0x300 <__vector_2>
       c:	0c 94 a7 01 	jmp	0x34e	; 0x34e <__vector_3>
      10:	0c 94 ce 01 	jmp	0x39c	; 0x39c <__vector_4>
      14:	0c 94 f5 01 	jmp	0x3ea	; 0x3ea <__vector_5>
      18:	0c 94 1c 02 	jmp	0x438	; 0x438 <__vector_6>
      1c:	0c 94 43 02 	jmp	0x486	; 0x486 <__vector_7>
      20:	0c 94 6a 02 	jmp	0x4d4	; 0x4d4 <__vector_8>
      24:	0c 94 91 02 	jmp	0x522	; 0x522 <__vector_9>
      28:	0c 94 b8 02 	jmp	0x570	; 0x570 <__vector_10>
      2c:	0c 94 df 02 	jmp	0x5be	; 0x5be <__vector_11>
      30:	0c 94 06 03 	jmp	0x60c	; 0x60c <__vector_12>
      34:	0c 94 2d 03 	jmp	0x65a	; 0x65a <__vector_13>
      38:	0c 94 54 03 	jmp	0x6a8	; 0x6a8 <__vector_14>
      3c:	0c 94 7b 03 	jmp	0x6f6	; 0x6f6 <__vector_15>
      40:	0c 94 a2 03 	jmp	0x744	; 0x744 <__vector_16>
      44:	0c 94 c9 03 	jmp	0x792	; 0x792 <__vector_17>
      48:	0c 94 f0 03 	jmp	0x7e0	; 0x7e0 <__vector_18>
      4c:	0c 94 17 04 	jmp	0x82e	; 0x82e <__vector_19>
      50:	0c 94 3e 04 	jmp	0x87c	; 0x87c <__vector_20>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ea e3       	ldi	r30, 0x3A	; 58
      68:	f5 e1       	ldi	r31, 0x15	; 21
      6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0
      70:	a0 37       	cpi	r26, 0x70	; 112
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a0 e7       	ldi	r26, 0x70	; 112
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a8 39       	cpi	r26, 0x98	; 152
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 e5 04 	call	0x9ca	; 0x9ca <main>
      8a:	0c 94 9b 0a 	jmp	0x1536	; 0x1536 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <gpioPortDirection>:
      92:	81 30       	cpi	r24, 0x01	; 1
      94:	49 f0       	breq	.+18     	; 0xa8 <gpioPortDirection+0x16>
      96:	81 30       	cpi	r24, 0x01	; 1
      98:	28 f0       	brcs	.+10     	; 0xa4 <gpioPortDirection+0x12>
      9a:	82 30       	cpi	r24, 0x02	; 2
      9c:	39 f0       	breq	.+14     	; 0xac <gpioPortDirection+0x1a>
      9e:	83 30       	cpi	r24, 0x03	; 3
      a0:	41 f4       	brne	.+16     	; 0xb2 <gpioPortDirection+0x20>
      a2:	06 c0       	rjmp	.+12     	; 0xb0 <gpioPortDirection+0x1e>
      a4:	6a bb       	out	0x1a, r22	; 26
      a6:	08 95       	ret
      a8:	67 bb       	out	0x17, r22	; 23
      aa:	08 95       	ret
      ac:	64 bb       	out	0x14, r22	; 20
      ae:	08 95       	ret
      b0:	61 bb       	out	0x11, r22	; 17
      b2:	08 95       	ret

000000b4 <gpioPortWrite>:
      b4:	81 30       	cpi	r24, 0x01	; 1
      b6:	49 f0       	breq	.+18     	; 0xca <gpioPortWrite+0x16>
      b8:	81 30       	cpi	r24, 0x01	; 1
      ba:	28 f0       	brcs	.+10     	; 0xc6 <gpioPortWrite+0x12>
      bc:	82 30       	cpi	r24, 0x02	; 2
      be:	39 f0       	breq	.+14     	; 0xce <gpioPortWrite+0x1a>
      c0:	83 30       	cpi	r24, 0x03	; 3
      c2:	41 f4       	brne	.+16     	; 0xd4 <gpioPortWrite+0x20>
      c4:	06 c0       	rjmp	.+12     	; 0xd2 <gpioPortWrite+0x1e>
      c6:	6b bb       	out	0x1b, r22	; 27
      c8:	08 95       	ret
      ca:	68 bb       	out	0x18, r22	; 24
      cc:	08 95       	ret
      ce:	65 bb       	out	0x15, r22	; 21
      d0:	08 95       	ret
      d2:	62 bb       	out	0x12, r22	; 18
      d4:	08 95       	ret

000000d6 <gpioPortToggle>:
      d6:	81 30       	cpi	r24, 0x01	; 1
      d8:	59 f0       	breq	.+22     	; 0xf0 <gpioPortToggle+0x1a>
      da:	81 30       	cpi	r24, 0x01	; 1
      dc:	28 f0       	brcs	.+10     	; 0xe8 <gpioPortToggle+0x12>
      de:	82 30       	cpi	r24, 0x02	; 2
      e0:	59 f0       	breq	.+22     	; 0xf8 <gpioPortToggle+0x22>
      e2:	83 30       	cpi	r24, 0x03	; 3
      e4:	81 f4       	brne	.+32     	; 0x106 <gpioPortToggle+0x30>
      e6:	0c c0       	rjmp	.+24     	; 0x100 <gpioPortToggle+0x2a>
      e8:	8b b3       	in	r24, 0x1b	; 27
      ea:	80 95       	com	r24
      ec:	8b bb       	out	0x1b, r24	; 27
      ee:	08 95       	ret
      f0:	88 b3       	in	r24, 0x18	; 24
      f2:	80 95       	com	r24
      f4:	88 bb       	out	0x18, r24	; 24
      f6:	08 95       	ret
      f8:	85 b3       	in	r24, 0x15	; 21
      fa:	80 95       	com	r24
      fc:	85 bb       	out	0x15, r24	; 21
      fe:	08 95       	ret
     100:	82 b3       	in	r24, 0x12	; 18
     102:	80 95       	com	r24
     104:	82 bb       	out	0x12, r24	; 18
     106:	08 95       	ret

00000108 <gpioPortRead>:
     108:	81 30       	cpi	r24, 0x01	; 1
     10a:	49 f0       	breq	.+18     	; 0x11e <gpioPortRead+0x16>
     10c:	81 30       	cpi	r24, 0x01	; 1
     10e:	28 f0       	brcs	.+10     	; 0x11a <gpioPortRead+0x12>
     110:	82 30       	cpi	r24, 0x02	; 2
     112:	39 f0       	breq	.+14     	; 0x122 <gpioPortRead+0x1a>
     114:	83 30       	cpi	r24, 0x03	; 3
     116:	49 f4       	brne	.+18     	; 0x12a <gpioPortRead+0x22>
     118:	06 c0       	rjmp	.+12     	; 0x126 <gpioPortRead+0x1e>
     11a:	8b b3       	in	r24, 0x1b	; 27
     11c:	08 95       	ret
     11e:	88 b3       	in	r24, 0x18	; 24
     120:	08 95       	ret
     122:	85 b3       	in	r24, 0x15	; 21
     124:	08 95       	ret
     126:	82 b3       	in	r24, 0x12	; 18
     128:	08 95       	ret
     12a:	80 e0       	ldi	r24, 0x00	; 0
     12c:	08 95       	ret

0000012e <gpioPinDirection>:
     12e:	44 23       	and	r20, r20
     130:	19 f0       	breq	.+6      	; 0x138 <gpioPinDirection+0xa>
     132:	4f 3f       	cpi	r20, 0xFF	; 255
     134:	d1 f5       	brne	.+116    	; 0x1aa <gpioPinDirection+0x7c>
     136:	21 c0       	rjmp	.+66     	; 0x17a <gpioPinDirection+0x4c>
     138:	81 30       	cpi	r24, 0x01	; 1
     13a:	69 f0       	breq	.+26     	; 0x156 <gpioPinDirection+0x28>
     13c:	81 30       	cpi	r24, 0x01	; 1
     13e:	28 f0       	brcs	.+10     	; 0x14a <gpioPinDirection+0x1c>
     140:	82 30       	cpi	r24, 0x02	; 2
     142:	79 f0       	breq	.+30     	; 0x162 <gpioPinDirection+0x34>
     144:	83 30       	cpi	r24, 0x03	; 3
     146:	c9 f4       	brne	.+50     	; 0x17a <gpioPinDirection+0x4c>
     148:	12 c0       	rjmp	.+36     	; 0x16e <gpioPinDirection+0x40>
     14a:	8a b3       	in	r24, 0x1a	; 26
     14c:	96 2f       	mov	r25, r22
     14e:	90 95       	com	r25
     150:	89 23       	and	r24, r25
     152:	8a bb       	out	0x1a, r24	; 26
     154:	1b c0       	rjmp	.+54     	; 0x18c <gpioPinDirection+0x5e>
     156:	87 b3       	in	r24, 0x17	; 23
     158:	96 2f       	mov	r25, r22
     15a:	90 95       	com	r25
     15c:	89 23       	and	r24, r25
     15e:	87 bb       	out	0x17, r24	; 23
     160:	19 c0       	rjmp	.+50     	; 0x194 <gpioPinDirection+0x66>
     162:	84 b3       	in	r24, 0x14	; 20
     164:	96 2f       	mov	r25, r22
     166:	90 95       	com	r25
     168:	89 23       	and	r24, r25
     16a:	84 bb       	out	0x14, r24	; 20
     16c:	17 c0       	rjmp	.+46     	; 0x19c <gpioPinDirection+0x6e>
     16e:	81 b3       	in	r24, 0x11	; 17
     170:	96 2f       	mov	r25, r22
     172:	90 95       	com	r25
     174:	89 23       	and	r24, r25
     176:	81 bb       	out	0x11, r24	; 17
     178:	15 c0       	rjmp	.+42     	; 0x1a4 <gpioPinDirection+0x76>
     17a:	81 30       	cpi	r24, 0x01	; 1
     17c:	59 f0       	breq	.+22     	; 0x194 <gpioPinDirection+0x66>
     17e:	81 30       	cpi	r24, 0x01	; 1
     180:	28 f0       	brcs	.+10     	; 0x18c <gpioPinDirection+0x5e>
     182:	82 30       	cpi	r24, 0x02	; 2
     184:	59 f0       	breq	.+22     	; 0x19c <gpioPinDirection+0x6e>
     186:	83 30       	cpi	r24, 0x03	; 3
     188:	81 f4       	brne	.+32     	; 0x1aa <gpioPinDirection+0x7c>
     18a:	0c c0       	rjmp	.+24     	; 0x1a4 <gpioPinDirection+0x76>
     18c:	8a b3       	in	r24, 0x1a	; 26
     18e:	68 2b       	or	r22, r24
     190:	6a bb       	out	0x1a, r22	; 26
     192:	08 95       	ret
     194:	87 b3       	in	r24, 0x17	; 23
     196:	68 2b       	or	r22, r24
     198:	67 bb       	out	0x17, r22	; 23
     19a:	08 95       	ret
     19c:	84 b3       	in	r24, 0x14	; 20
     19e:	68 2b       	or	r22, r24
     1a0:	64 bb       	out	0x14, r22	; 20
     1a2:	08 95       	ret
     1a4:	81 b3       	in	r24, 0x11	; 17
     1a6:	68 2b       	or	r22, r24
     1a8:	61 bb       	out	0x11, r22	; 17
     1aa:	08 95       	ret

000001ac <gpioPinWrite>:
     1ac:	44 23       	and	r20, r20
     1ae:	19 f0       	breq	.+6      	; 0x1b6 <gpioPinWrite+0xa>
     1b0:	4f 3f       	cpi	r20, 0xFF	; 255
     1b2:	b1 f5       	brne	.+108    	; 0x220 <gpioPinWrite+0x74>
     1b4:	1d c0       	rjmp	.+58     	; 0x1f0 <gpioPinWrite+0x44>
     1b6:	81 30       	cpi	r24, 0x01	; 1
     1b8:	61 f0       	breq	.+24     	; 0x1d2 <gpioPinWrite+0x26>
     1ba:	81 30       	cpi	r24, 0x01	; 1
     1bc:	28 f0       	brcs	.+10     	; 0x1c8 <gpioPinWrite+0x1c>
     1be:	82 30       	cpi	r24, 0x02	; 2
     1c0:	69 f0       	breq	.+26     	; 0x1dc <gpioPinWrite+0x30>
     1c2:	83 30       	cpi	r24, 0x03	; 3
     1c4:	69 f5       	brne	.+90     	; 0x220 <gpioPinWrite+0x74>
     1c6:	0f c0       	rjmp	.+30     	; 0x1e6 <gpioPinWrite+0x3a>
     1c8:	8b b3       	in	r24, 0x1b	; 27
     1ca:	60 95       	com	r22
     1cc:	68 23       	and	r22, r24
     1ce:	6b bb       	out	0x1b, r22	; 27
     1d0:	08 95       	ret
     1d2:	88 b3       	in	r24, 0x18	; 24
     1d4:	60 95       	com	r22
     1d6:	68 23       	and	r22, r24
     1d8:	68 bb       	out	0x18, r22	; 24
     1da:	08 95       	ret
     1dc:	85 b3       	in	r24, 0x15	; 21
     1de:	60 95       	com	r22
     1e0:	68 23       	and	r22, r24
     1e2:	65 bb       	out	0x15, r22	; 21
     1e4:	08 95       	ret
     1e6:	82 b3       	in	r24, 0x12	; 18
     1e8:	60 95       	com	r22
     1ea:	68 23       	and	r22, r24
     1ec:	62 bb       	out	0x12, r22	; 18
     1ee:	08 95       	ret
     1f0:	81 30       	cpi	r24, 0x01	; 1
     1f2:	59 f0       	breq	.+22     	; 0x20a <gpioPinWrite+0x5e>
     1f4:	81 30       	cpi	r24, 0x01	; 1
     1f6:	28 f0       	brcs	.+10     	; 0x202 <gpioPinWrite+0x56>
     1f8:	82 30       	cpi	r24, 0x02	; 2
     1fa:	59 f0       	breq	.+22     	; 0x212 <gpioPinWrite+0x66>
     1fc:	83 30       	cpi	r24, 0x03	; 3
     1fe:	81 f4       	brne	.+32     	; 0x220 <gpioPinWrite+0x74>
     200:	0c c0       	rjmp	.+24     	; 0x21a <gpioPinWrite+0x6e>
     202:	8b b3       	in	r24, 0x1b	; 27
     204:	68 2b       	or	r22, r24
     206:	6b bb       	out	0x1b, r22	; 27
     208:	08 95       	ret
     20a:	88 b3       	in	r24, 0x18	; 24
     20c:	68 2b       	or	r22, r24
     20e:	68 bb       	out	0x18, r22	; 24
     210:	08 95       	ret
     212:	85 b3       	in	r24, 0x15	; 21
     214:	68 2b       	or	r22, r24
     216:	65 bb       	out	0x15, r22	; 21
     218:	08 95       	ret
     21a:	82 b3       	in	r24, 0x12	; 18
     21c:	68 2b       	or	r22, r24
     21e:	62 bb       	out	0x12, r22	; 18
     220:	08 95       	ret

00000222 <gpioPinToggle>:
     222:	81 30       	cpi	r24, 0x01	; 1
     224:	59 f0       	breq	.+22     	; 0x23c <gpioPinToggle+0x1a>
     226:	81 30       	cpi	r24, 0x01	; 1
     228:	28 f0       	brcs	.+10     	; 0x234 <gpioPinToggle+0x12>
     22a:	82 30       	cpi	r24, 0x02	; 2
     22c:	59 f0       	breq	.+22     	; 0x244 <gpioPinToggle+0x22>
     22e:	83 30       	cpi	r24, 0x03	; 3
     230:	81 f4       	brne	.+32     	; 0x252 <gpioPinToggle+0x30>
     232:	0c c0       	rjmp	.+24     	; 0x24c <gpioPinToggle+0x2a>
     234:	8b b3       	in	r24, 0x1b	; 27
     236:	68 27       	eor	r22, r24
     238:	6b bb       	out	0x1b, r22	; 27
     23a:	08 95       	ret
     23c:	88 b3       	in	r24, 0x18	; 24
     23e:	68 27       	eor	r22, r24
     240:	68 bb       	out	0x18, r22	; 24
     242:	08 95       	ret
     244:	85 b3       	in	r24, 0x15	; 21
     246:	68 27       	eor	r22, r24
     248:	65 bb       	out	0x15, r22	; 21
     24a:	08 95       	ret
     24c:	82 b3       	in	r24, 0x12	; 18
     24e:	68 27       	eor	r22, r24
     250:	62 bb       	out	0x12, r22	; 18
     252:	08 95       	ret

00000254 <gpioPinRead>:
     254:	81 30       	cpi	r24, 0x01	; 1
     256:	51 f0       	breq	.+20     	; 0x26c <gpioPinRead+0x18>
     258:	81 30       	cpi	r24, 0x01	; 1
     25a:	28 f0       	brcs	.+10     	; 0x266 <gpioPinRead+0x12>
     25c:	82 30       	cpi	r24, 0x02	; 2
     25e:	49 f0       	breq	.+18     	; 0x272 <gpioPinRead+0x1e>
     260:	83 30       	cpi	r24, 0x03	; 3
     262:	69 f4       	brne	.+26     	; 0x27e <gpioPinRead+0x2a>
     264:	09 c0       	rjmp	.+18     	; 0x278 <gpioPinRead+0x24>
     266:	89 b3       	in	r24, 0x19	; 25
     268:	68 23       	and	r22, r24
     26a:	0a c0       	rjmp	.+20     	; 0x280 <gpioPinRead+0x2c>
     26c:	86 b3       	in	r24, 0x16	; 22
     26e:	68 23       	and	r22, r24
     270:	07 c0       	rjmp	.+14     	; 0x280 <gpioPinRead+0x2c>
     272:	83 b3       	in	r24, 0x13	; 19
     274:	68 23       	and	r22, r24
     276:	04 c0       	rjmp	.+8      	; 0x280 <gpioPinRead+0x2c>
     278:	80 b3       	in	r24, 0x10	; 16
     27a:	68 23       	and	r22, r24
     27c:	01 c0       	rjmp	.+2      	; 0x280 <gpioPinRead+0x2c>
     27e:	60 e0       	ldi	r22, 0x00	; 0
     280:	81 e0       	ldi	r24, 0x01	; 1
     282:	66 23       	and	r22, r22
     284:	09 f4       	brne	.+2      	; 0x288 <gpioPinRead+0x34>
     286:	80 e0       	ldi	r24, 0x00	; 0
     288:	08 95       	ret

0000028a <G_interrupt_Enable>:
ptr_to_Fun SPM_RDY;

void G_interrupt_Enable(void)
{
//	sei();
 SREG |=(0x80);
     28a:	8f b7       	in	r24, 0x3f	; 63
     28c:	80 68       	ori	r24, 0x80	; 128
     28e:	8f bf       	out	0x3f, r24	; 63
}
     290:	08 95       	ret

00000292 <EX_interrupt_enable2>:
void EX_interrupt_enable2(void)
{
gpioPinDirection(GPIOB,BIT2,INPUT);
     292:	81 e0       	ldi	r24, 0x01	; 1
     294:	64 e0       	ldi	r22, 0x04	; 4
     296:	40 e0       	ldi	r20, 0x00	; 0
     298:	0e 94 97 00 	call	0x12e	; 0x12e <gpioPinDirection>
SET_BIT(GICR,INT2);
     29c:	8b b7       	in	r24, 0x3b	; 59
     29e:	80 62       	ori	r24, 0x20	; 32
     2a0:	8b bf       	out	0x3b, r24	; 59
SET_BIT(MCUCSR,6);
     2a2:	84 b7       	in	r24, 0x34	; 52
     2a4:	80 64       	ori	r24, 0x40	; 64
     2a6:	84 bf       	out	0x34, r24	; 52
}
     2a8:	08 95       	ret

000002aa <G_interrupt_Disable>:
void G_interrupt_Disable(void)
{
CLEAR_BIT(SREG,7);
     2aa:	8f b7       	in	r24, 0x3f	; 63
     2ac:	8f 77       	andi	r24, 0x7F	; 127
     2ae:	8f bf       	out	0x3f, r24	; 63
}
     2b0:	08 95       	ret

000002b2 <__vector_1>:
void __vector_1(void) __attribute__((signal));
void __vector_1(void)
{
     2b2:	1f 92       	push	r1
     2b4:	0f 92       	push	r0
     2b6:	0f b6       	in	r0, 0x3f	; 63
     2b8:	0f 92       	push	r0
     2ba:	11 24       	eor	r1, r1
     2bc:	2f 93       	push	r18
     2be:	3f 93       	push	r19
     2c0:	4f 93       	push	r20
     2c2:	5f 93       	push	r21
     2c4:	6f 93       	push	r22
     2c6:	7f 93       	push	r23
     2c8:	8f 93       	push	r24
     2ca:	9f 93       	push	r25
     2cc:	af 93       	push	r26
     2ce:	bf 93       	push	r27
     2d0:	ef 93       	push	r30
     2d2:	ff 93       	push	r31
  INT0_external_interrupt();
     2d4:	e0 91 8c 00 	lds	r30, 0x008C
     2d8:	f0 91 8d 00 	lds	r31, 0x008D
     2dc:	09 95       	icall
}
     2de:	ff 91       	pop	r31
     2e0:	ef 91       	pop	r30
     2e2:	bf 91       	pop	r27
     2e4:	af 91       	pop	r26
     2e6:	9f 91       	pop	r25
     2e8:	8f 91       	pop	r24
     2ea:	7f 91       	pop	r23
     2ec:	6f 91       	pop	r22
     2ee:	5f 91       	pop	r21
     2f0:	4f 91       	pop	r20
     2f2:	3f 91       	pop	r19
     2f4:	2f 91       	pop	r18
     2f6:	0f 90       	pop	r0
     2f8:	0f be       	out	0x3f, r0	; 63
     2fa:	0f 90       	pop	r0
     2fc:	1f 90       	pop	r1
     2fe:	18 95       	reti

00000300 <__vector_2>:


void __vector_2(void) __attribute__((signal));
void __vector_2(void)
{
     300:	1f 92       	push	r1
     302:	0f 92       	push	r0
     304:	0f b6       	in	r0, 0x3f	; 63
     306:	0f 92       	push	r0
     308:	11 24       	eor	r1, r1
     30a:	2f 93       	push	r18
     30c:	3f 93       	push	r19
     30e:	4f 93       	push	r20
     310:	5f 93       	push	r21
     312:	6f 93       	push	r22
     314:	7f 93       	push	r23
     316:	8f 93       	push	r24
     318:	9f 93       	push	r25
     31a:	af 93       	push	r26
     31c:	bf 93       	push	r27
     31e:	ef 93       	push	r30
     320:	ff 93       	push	r31
  INT1_external_interrupt();
     322:	e0 91 92 00 	lds	r30, 0x0092
     326:	f0 91 93 00 	lds	r31, 0x0093
     32a:	09 95       	icall
}
     32c:	ff 91       	pop	r31
     32e:	ef 91       	pop	r30
     330:	bf 91       	pop	r27
     332:	af 91       	pop	r26
     334:	9f 91       	pop	r25
     336:	8f 91       	pop	r24
     338:	7f 91       	pop	r23
     33a:	6f 91       	pop	r22
     33c:	5f 91       	pop	r21
     33e:	4f 91       	pop	r20
     340:	3f 91       	pop	r19
     342:	2f 91       	pop	r18
     344:	0f 90       	pop	r0
     346:	0f be       	out	0x3f, r0	; 63
     348:	0f 90       	pop	r0
     34a:	1f 90       	pop	r1
     34c:	18 95       	reti

0000034e <__vector_3>:


void __vector_3(void) __attribute__((signal));
void __vector_3(void)
{
     34e:	1f 92       	push	r1
     350:	0f 92       	push	r0
     352:	0f b6       	in	r0, 0x3f	; 63
     354:	0f 92       	push	r0
     356:	11 24       	eor	r1, r1
     358:	2f 93       	push	r18
     35a:	3f 93       	push	r19
     35c:	4f 93       	push	r20
     35e:	5f 93       	push	r21
     360:	6f 93       	push	r22
     362:	7f 93       	push	r23
     364:	8f 93       	push	r24
     366:	9f 93       	push	r25
     368:	af 93       	push	r26
     36a:	bf 93       	push	r27
     36c:	ef 93       	push	r30
     36e:	ff 93       	push	r31
  INT2_external_interrupt();
     370:	e0 91 82 00 	lds	r30, 0x0082
     374:	f0 91 83 00 	lds	r31, 0x0083
     378:	09 95       	icall
}
     37a:	ff 91       	pop	r31
     37c:	ef 91       	pop	r30
     37e:	bf 91       	pop	r27
     380:	af 91       	pop	r26
     382:	9f 91       	pop	r25
     384:	8f 91       	pop	r24
     386:	7f 91       	pop	r23
     388:	6f 91       	pop	r22
     38a:	5f 91       	pop	r21
     38c:	4f 91       	pop	r20
     38e:	3f 91       	pop	r19
     390:	2f 91       	pop	r18
     392:	0f 90       	pop	r0
     394:	0f be       	out	0x3f, r0	; 63
     396:	0f 90       	pop	r0
     398:	1f 90       	pop	r1
     39a:	18 95       	reti

0000039c <__vector_4>:


void __vector_4(void) __attribute__((signal));
void __vector_4(void)
{
     39c:	1f 92       	push	r1
     39e:	0f 92       	push	r0
     3a0:	0f b6       	in	r0, 0x3f	; 63
     3a2:	0f 92       	push	r0
     3a4:	11 24       	eor	r1, r1
     3a6:	2f 93       	push	r18
     3a8:	3f 93       	push	r19
     3aa:	4f 93       	push	r20
     3ac:	5f 93       	push	r21
     3ae:	6f 93       	push	r22
     3b0:	7f 93       	push	r23
     3b2:	8f 93       	push	r24
     3b4:	9f 93       	push	r25
     3b6:	af 93       	push	r26
     3b8:	bf 93       	push	r27
     3ba:	ef 93       	push	r30
     3bc:	ff 93       	push	r31
TIMER2COMP();
     3be:	e0 91 66 00 	lds	r30, 0x0066
     3c2:	f0 91 67 00 	lds	r31, 0x0067
     3c6:	09 95       	icall
}
     3c8:	ff 91       	pop	r31
     3ca:	ef 91       	pop	r30
     3cc:	bf 91       	pop	r27
     3ce:	af 91       	pop	r26
     3d0:	9f 91       	pop	r25
     3d2:	8f 91       	pop	r24
     3d4:	7f 91       	pop	r23
     3d6:	6f 91       	pop	r22
     3d8:	5f 91       	pop	r21
     3da:	4f 91       	pop	r20
     3dc:	3f 91       	pop	r19
     3de:	2f 91       	pop	r18
     3e0:	0f 90       	pop	r0
     3e2:	0f be       	out	0x3f, r0	; 63
     3e4:	0f 90       	pop	r0
     3e6:	1f 90       	pop	r1
     3e8:	18 95       	reti

000003ea <__vector_5>:


void __vector_5(void) __attribute__((signal));
void __vector_5(void)
{
     3ea:	1f 92       	push	r1
     3ec:	0f 92       	push	r0
     3ee:	0f b6       	in	r0, 0x3f	; 63
     3f0:	0f 92       	push	r0
     3f2:	11 24       	eor	r1, r1
     3f4:	2f 93       	push	r18
     3f6:	3f 93       	push	r19
     3f8:	4f 93       	push	r20
     3fa:	5f 93       	push	r21
     3fc:	6f 93       	push	r22
     3fe:	7f 93       	push	r23
     400:	8f 93       	push	r24
     402:	9f 93       	push	r25
     404:	af 93       	push	r26
     406:	bf 93       	push	r27
     408:	ef 93       	push	r30
     40a:	ff 93       	push	r31
  TIMER2OVF();
     40c:	e0 91 64 00 	lds	r30, 0x0064
     410:	f0 91 65 00 	lds	r31, 0x0065
     414:	09 95       	icall
}
     416:	ff 91       	pop	r31
     418:	ef 91       	pop	r30
     41a:	bf 91       	pop	r27
     41c:	af 91       	pop	r26
     41e:	9f 91       	pop	r25
     420:	8f 91       	pop	r24
     422:	7f 91       	pop	r23
     424:	6f 91       	pop	r22
     426:	5f 91       	pop	r21
     428:	4f 91       	pop	r20
     42a:	3f 91       	pop	r19
     42c:	2f 91       	pop	r18
     42e:	0f 90       	pop	r0
     430:	0f be       	out	0x3f, r0	; 63
     432:	0f 90       	pop	r0
     434:	1f 90       	pop	r1
     436:	18 95       	reti

00000438 <__vector_6>:

void __vector_6(void) __attribute__((signal));
void __vector_6(void)
{
     438:	1f 92       	push	r1
     43a:	0f 92       	push	r0
     43c:	0f b6       	in	r0, 0x3f	; 63
     43e:	0f 92       	push	r0
     440:	11 24       	eor	r1, r1
     442:	2f 93       	push	r18
     444:	3f 93       	push	r19
     446:	4f 93       	push	r20
     448:	5f 93       	push	r21
     44a:	6f 93       	push	r22
     44c:	7f 93       	push	r23
     44e:	8f 93       	push	r24
     450:	9f 93       	push	r25
     452:	af 93       	push	r26
     454:	bf 93       	push	r27
     456:	ef 93       	push	r30
     458:	ff 93       	push	r31
  TIMER1CAPT();
     45a:	e0 91 94 00 	lds	r30, 0x0094
     45e:	f0 91 95 00 	lds	r31, 0x0095
     462:	09 95       	icall
}
     464:	ff 91       	pop	r31
     466:	ef 91       	pop	r30
     468:	bf 91       	pop	r27
     46a:	af 91       	pop	r26
     46c:	9f 91       	pop	r25
     46e:	8f 91       	pop	r24
     470:	7f 91       	pop	r23
     472:	6f 91       	pop	r22
     474:	5f 91       	pop	r21
     476:	4f 91       	pop	r20
     478:	3f 91       	pop	r19
     47a:	2f 91       	pop	r18
     47c:	0f 90       	pop	r0
     47e:	0f be       	out	0x3f, r0	; 63
     480:	0f 90       	pop	r0
     482:	1f 90       	pop	r1
     484:	18 95       	reti

00000486 <__vector_7>:

void __vector_7(void) __attribute__((signal));
void __vector_7(void)
{
     486:	1f 92       	push	r1
     488:	0f 92       	push	r0
     48a:	0f b6       	in	r0, 0x3f	; 63
     48c:	0f 92       	push	r0
     48e:	11 24       	eor	r1, r1
     490:	2f 93       	push	r18
     492:	3f 93       	push	r19
     494:	4f 93       	push	r20
     496:	5f 93       	push	r21
     498:	6f 93       	push	r22
     49a:	7f 93       	push	r23
     49c:	8f 93       	push	r24
     49e:	9f 93       	push	r25
     4a0:	af 93       	push	r26
     4a2:	bf 93       	push	r27
     4a4:	ef 93       	push	r30
     4a6:	ff 93       	push	r31
TIMER1COMPA();
     4a8:	e0 91 7e 00 	lds	r30, 0x007E
     4ac:	f0 91 7f 00 	lds	r31, 0x007F
     4b0:	09 95       	icall
}
     4b2:	ff 91       	pop	r31
     4b4:	ef 91       	pop	r30
     4b6:	bf 91       	pop	r27
     4b8:	af 91       	pop	r26
     4ba:	9f 91       	pop	r25
     4bc:	8f 91       	pop	r24
     4be:	7f 91       	pop	r23
     4c0:	6f 91       	pop	r22
     4c2:	5f 91       	pop	r21
     4c4:	4f 91       	pop	r20
     4c6:	3f 91       	pop	r19
     4c8:	2f 91       	pop	r18
     4ca:	0f 90       	pop	r0
     4cc:	0f be       	out	0x3f, r0	; 63
     4ce:	0f 90       	pop	r0
     4d0:	1f 90       	pop	r1
     4d2:	18 95       	reti

000004d4 <__vector_8>:

void __vector_8(void) __attribute__((signal));
void __vector_8(void)
{
     4d4:	1f 92       	push	r1
     4d6:	0f 92       	push	r0
     4d8:	0f b6       	in	r0, 0x3f	; 63
     4da:	0f 92       	push	r0
     4dc:	11 24       	eor	r1, r1
     4de:	2f 93       	push	r18
     4e0:	3f 93       	push	r19
     4e2:	4f 93       	push	r20
     4e4:	5f 93       	push	r21
     4e6:	6f 93       	push	r22
     4e8:	7f 93       	push	r23
     4ea:	8f 93       	push	r24
     4ec:	9f 93       	push	r25
     4ee:	af 93       	push	r26
     4f0:	bf 93       	push	r27
     4f2:	ef 93       	push	r30
     4f4:	ff 93       	push	r31
  TIMER1COMPB();
     4f6:	e0 91 7c 00 	lds	r30, 0x007C
     4fa:	f0 91 7d 00 	lds	r31, 0x007D
     4fe:	09 95       	icall
}
     500:	ff 91       	pop	r31
     502:	ef 91       	pop	r30
     504:	bf 91       	pop	r27
     506:	af 91       	pop	r26
     508:	9f 91       	pop	r25
     50a:	8f 91       	pop	r24
     50c:	7f 91       	pop	r23
     50e:	6f 91       	pop	r22
     510:	5f 91       	pop	r21
     512:	4f 91       	pop	r20
     514:	3f 91       	pop	r19
     516:	2f 91       	pop	r18
     518:	0f 90       	pop	r0
     51a:	0f be       	out	0x3f, r0	; 63
     51c:	0f 90       	pop	r0
     51e:	1f 90       	pop	r1
     520:	18 95       	reti

00000522 <__vector_9>:

void __vector_9(void) __attribute__((signal));
void __vector_9(void)
{
     522:	1f 92       	push	r1
     524:	0f 92       	push	r0
     526:	0f b6       	in	r0, 0x3f	; 63
     528:	0f 92       	push	r0
     52a:	11 24       	eor	r1, r1
     52c:	2f 93       	push	r18
     52e:	3f 93       	push	r19
     530:	4f 93       	push	r20
     532:	5f 93       	push	r21
     534:	6f 93       	push	r22
     536:	7f 93       	push	r23
     538:	8f 93       	push	r24
     53a:	9f 93       	push	r25
     53c:	af 93       	push	r26
     53e:	bf 93       	push	r27
     540:	ef 93       	push	r30
     542:	ff 93       	push	r31
  TIMER1OVF();
     544:	e0 91 96 00 	lds	r30, 0x0096
     548:	f0 91 97 00 	lds	r31, 0x0097
     54c:	09 95       	icall
}
     54e:	ff 91       	pop	r31
     550:	ef 91       	pop	r30
     552:	bf 91       	pop	r27
     554:	af 91       	pop	r26
     556:	9f 91       	pop	r25
     558:	8f 91       	pop	r24
     55a:	7f 91       	pop	r23
     55c:	6f 91       	pop	r22
     55e:	5f 91       	pop	r21
     560:	4f 91       	pop	r20
     562:	3f 91       	pop	r19
     564:	2f 91       	pop	r18
     566:	0f 90       	pop	r0
     568:	0f be       	out	0x3f, r0	; 63
     56a:	0f 90       	pop	r0
     56c:	1f 90       	pop	r1
     56e:	18 95       	reti

00000570 <__vector_10>:

void __vector_10(void) __attribute__((signal));
void __vector_10(void)
{
     570:	1f 92       	push	r1
     572:	0f 92       	push	r0
     574:	0f b6       	in	r0, 0x3f	; 63
     576:	0f 92       	push	r0
     578:	11 24       	eor	r1, r1
     57a:	2f 93       	push	r18
     57c:	3f 93       	push	r19
     57e:	4f 93       	push	r20
     580:	5f 93       	push	r21
     582:	6f 93       	push	r22
     584:	7f 93       	push	r23
     586:	8f 93       	push	r24
     588:	9f 93       	push	r25
     58a:	af 93       	push	r26
     58c:	bf 93       	push	r27
     58e:	ef 93       	push	r30
     590:	ff 93       	push	r31

  TIMER0COMP();
     592:	e0 91 62 00 	lds	r30, 0x0062
     596:	f0 91 63 00 	lds	r31, 0x0063
     59a:	09 95       	icall
}
     59c:	ff 91       	pop	r31
     59e:	ef 91       	pop	r30
     5a0:	bf 91       	pop	r27
     5a2:	af 91       	pop	r26
     5a4:	9f 91       	pop	r25
     5a6:	8f 91       	pop	r24
     5a8:	7f 91       	pop	r23
     5aa:	6f 91       	pop	r22
     5ac:	5f 91       	pop	r21
     5ae:	4f 91       	pop	r20
     5b0:	3f 91       	pop	r19
     5b2:	2f 91       	pop	r18
     5b4:	0f 90       	pop	r0
     5b6:	0f be       	out	0x3f, r0	; 63
     5b8:	0f 90       	pop	r0
     5ba:	1f 90       	pop	r1
     5bc:	18 95       	reti

000005be <__vector_11>:

void __vector_11(void) __attribute__((signal));
void __vector_11(void)
{
     5be:	1f 92       	push	r1
     5c0:	0f 92       	push	r0
     5c2:	0f b6       	in	r0, 0x3f	; 63
     5c4:	0f 92       	push	r0
     5c6:	11 24       	eor	r1, r1
     5c8:	2f 93       	push	r18
     5ca:	3f 93       	push	r19
     5cc:	4f 93       	push	r20
     5ce:	5f 93       	push	r21
     5d0:	6f 93       	push	r22
     5d2:	7f 93       	push	r23
     5d4:	8f 93       	push	r24
     5d6:	9f 93       	push	r25
     5d8:	af 93       	push	r26
     5da:	bf 93       	push	r27
     5dc:	ef 93       	push	r30
     5de:	ff 93       	push	r31

  TIMER0OVF_INT();
     5e0:	e0 91 84 00 	lds	r30, 0x0084
     5e4:	f0 91 85 00 	lds	r31, 0x0085
     5e8:	09 95       	icall
}
     5ea:	ff 91       	pop	r31
     5ec:	ef 91       	pop	r30
     5ee:	bf 91       	pop	r27
     5f0:	af 91       	pop	r26
     5f2:	9f 91       	pop	r25
     5f4:	8f 91       	pop	r24
     5f6:	7f 91       	pop	r23
     5f8:	6f 91       	pop	r22
     5fa:	5f 91       	pop	r21
     5fc:	4f 91       	pop	r20
     5fe:	3f 91       	pop	r19
     600:	2f 91       	pop	r18
     602:	0f 90       	pop	r0
     604:	0f be       	out	0x3f, r0	; 63
     606:	0f 90       	pop	r0
     608:	1f 90       	pop	r1
     60a:	18 95       	reti

0000060c <__vector_12>:

void __vector_12(void) __attribute__((signal));
void __vector_12(void)
{
     60c:	1f 92       	push	r1
     60e:	0f 92       	push	r0
     610:	0f b6       	in	r0, 0x3f	; 63
     612:	0f 92       	push	r0
     614:	11 24       	eor	r1, r1
     616:	2f 93       	push	r18
     618:	3f 93       	push	r19
     61a:	4f 93       	push	r20
     61c:	5f 93       	push	r21
     61e:	6f 93       	push	r22
     620:	7f 93       	push	r23
     622:	8f 93       	push	r24
     624:	9f 93       	push	r25
     626:	af 93       	push	r26
     628:	bf 93       	push	r27
     62a:	ef 93       	push	r30
     62c:	ff 93       	push	r31
  SPI_STC();
     62e:	e0 91 80 00 	lds	r30, 0x0080
     632:	f0 91 81 00 	lds	r31, 0x0081
     636:	09 95       	icall
}
     638:	ff 91       	pop	r31
     63a:	ef 91       	pop	r30
     63c:	bf 91       	pop	r27
     63e:	af 91       	pop	r26
     640:	9f 91       	pop	r25
     642:	8f 91       	pop	r24
     644:	7f 91       	pop	r23
     646:	6f 91       	pop	r22
     648:	5f 91       	pop	r21
     64a:	4f 91       	pop	r20
     64c:	3f 91       	pop	r19
     64e:	2f 91       	pop	r18
     650:	0f 90       	pop	r0
     652:	0f be       	out	0x3f, r0	; 63
     654:	0f 90       	pop	r0
     656:	1f 90       	pop	r1
     658:	18 95       	reti

0000065a <__vector_13>:

void __vector_13(void) __attribute__((signal));
void __vector_13(void)
{
     65a:	1f 92       	push	r1
     65c:	0f 92       	push	r0
     65e:	0f b6       	in	r0, 0x3f	; 63
     660:	0f 92       	push	r0
     662:	11 24       	eor	r1, r1
     664:	2f 93       	push	r18
     666:	3f 93       	push	r19
     668:	4f 93       	push	r20
     66a:	5f 93       	push	r21
     66c:	6f 93       	push	r22
     66e:	7f 93       	push	r23
     670:	8f 93       	push	r24
     672:	9f 93       	push	r25
     674:	af 93       	push	r26
     676:	bf 93       	push	r27
     678:	ef 93       	push	r30
     67a:	ff 93       	push	r31
  USART_RXC();
     67c:	e0 91 60 00 	lds	r30, 0x0060
     680:	f0 91 61 00 	lds	r31, 0x0061
     684:	09 95       	icall
}
     686:	ff 91       	pop	r31
     688:	ef 91       	pop	r30
     68a:	bf 91       	pop	r27
     68c:	af 91       	pop	r26
     68e:	9f 91       	pop	r25
     690:	8f 91       	pop	r24
     692:	7f 91       	pop	r23
     694:	6f 91       	pop	r22
     696:	5f 91       	pop	r21
     698:	4f 91       	pop	r20
     69a:	3f 91       	pop	r19
     69c:	2f 91       	pop	r18
     69e:	0f 90       	pop	r0
     6a0:	0f be       	out	0x3f, r0	; 63
     6a2:	0f 90       	pop	r0
     6a4:	1f 90       	pop	r1
     6a6:	18 95       	reti

000006a8 <__vector_14>:

void __vector_14(void) __attribute__((signal));
void __vector_14(void)
{
     6a8:	1f 92       	push	r1
     6aa:	0f 92       	push	r0
     6ac:	0f b6       	in	r0, 0x3f	; 63
     6ae:	0f 92       	push	r0
     6b0:	11 24       	eor	r1, r1
     6b2:	2f 93       	push	r18
     6b4:	3f 93       	push	r19
     6b6:	4f 93       	push	r20
     6b8:	5f 93       	push	r21
     6ba:	6f 93       	push	r22
     6bc:	7f 93       	push	r23
     6be:	8f 93       	push	r24
     6c0:	9f 93       	push	r25
     6c2:	af 93       	push	r26
     6c4:	bf 93       	push	r27
     6c6:	ef 93       	push	r30
     6c8:	ff 93       	push	r31
  USART_UDRE();
     6ca:	e0 91 90 00 	lds	r30, 0x0090
     6ce:	f0 91 91 00 	lds	r31, 0x0091
     6d2:	09 95       	icall
}
     6d4:	ff 91       	pop	r31
     6d6:	ef 91       	pop	r30
     6d8:	bf 91       	pop	r27
     6da:	af 91       	pop	r26
     6dc:	9f 91       	pop	r25
     6de:	8f 91       	pop	r24
     6e0:	7f 91       	pop	r23
     6e2:	6f 91       	pop	r22
     6e4:	5f 91       	pop	r21
     6e6:	4f 91       	pop	r20
     6e8:	3f 91       	pop	r19
     6ea:	2f 91       	pop	r18
     6ec:	0f 90       	pop	r0
     6ee:	0f be       	out	0x3f, r0	; 63
     6f0:	0f 90       	pop	r0
     6f2:	1f 90       	pop	r1
     6f4:	18 95       	reti

000006f6 <__vector_15>:

void __vector_15(void) __attribute__((signal));
void __vector_15(void)
{
     6f6:	1f 92       	push	r1
     6f8:	0f 92       	push	r0
     6fa:	0f b6       	in	r0, 0x3f	; 63
     6fc:	0f 92       	push	r0
     6fe:	11 24       	eor	r1, r1
     700:	2f 93       	push	r18
     702:	3f 93       	push	r19
     704:	4f 93       	push	r20
     706:	5f 93       	push	r21
     708:	6f 93       	push	r22
     70a:	7f 93       	push	r23
     70c:	8f 93       	push	r24
     70e:	9f 93       	push	r25
     710:	af 93       	push	r26
     712:	bf 93       	push	r27
     714:	ef 93       	push	r30
     716:	ff 93       	push	r31
  USART_TXC();
     718:	e0 91 8e 00 	lds	r30, 0x008E
     71c:	f0 91 8f 00 	lds	r31, 0x008F
     720:	09 95       	icall
}
     722:	ff 91       	pop	r31
     724:	ef 91       	pop	r30
     726:	bf 91       	pop	r27
     728:	af 91       	pop	r26
     72a:	9f 91       	pop	r25
     72c:	8f 91       	pop	r24
     72e:	7f 91       	pop	r23
     730:	6f 91       	pop	r22
     732:	5f 91       	pop	r21
     734:	4f 91       	pop	r20
     736:	3f 91       	pop	r19
     738:	2f 91       	pop	r18
     73a:	0f 90       	pop	r0
     73c:	0f be       	out	0x3f, r0	; 63
     73e:	0f 90       	pop	r0
     740:	1f 90       	pop	r1
     742:	18 95       	reti

00000744 <__vector_16>:

void __vector_16(void) __attribute__((signal));
void __vector_16(void)
{
     744:	1f 92       	push	r1
     746:	0f 92       	push	r0
     748:	0f b6       	in	r0, 0x3f	; 63
     74a:	0f 92       	push	r0
     74c:	11 24       	eor	r1, r1
     74e:	2f 93       	push	r18
     750:	3f 93       	push	r19
     752:	4f 93       	push	r20
     754:	5f 93       	push	r21
     756:	6f 93       	push	r22
     758:	7f 93       	push	r23
     75a:	8f 93       	push	r24
     75c:	9f 93       	push	r25
     75e:	af 93       	push	r26
     760:	bf 93       	push	r27
     762:	ef 93       	push	r30
     764:	ff 93       	push	r31
  ADC_INT();
     766:	e0 91 88 00 	lds	r30, 0x0088
     76a:	f0 91 89 00 	lds	r31, 0x0089
     76e:	09 95       	icall
}
     770:	ff 91       	pop	r31
     772:	ef 91       	pop	r30
     774:	bf 91       	pop	r27
     776:	af 91       	pop	r26
     778:	9f 91       	pop	r25
     77a:	8f 91       	pop	r24
     77c:	7f 91       	pop	r23
     77e:	6f 91       	pop	r22
     780:	5f 91       	pop	r21
     782:	4f 91       	pop	r20
     784:	3f 91       	pop	r19
     786:	2f 91       	pop	r18
     788:	0f 90       	pop	r0
     78a:	0f be       	out	0x3f, r0	; 63
     78c:	0f 90       	pop	r0
     78e:	1f 90       	pop	r1
     790:	18 95       	reti

00000792 <__vector_17>:

void __vector_17(void) __attribute__((signal));
void __vector_17(void)
{
     792:	1f 92       	push	r1
     794:	0f 92       	push	r0
     796:	0f b6       	in	r0, 0x3f	; 63
     798:	0f 92       	push	r0
     79a:	11 24       	eor	r1, r1
     79c:	2f 93       	push	r18
     79e:	3f 93       	push	r19
     7a0:	4f 93       	push	r20
     7a2:	5f 93       	push	r21
     7a4:	6f 93       	push	r22
     7a6:	7f 93       	push	r23
     7a8:	8f 93       	push	r24
     7aa:	9f 93       	push	r25
     7ac:	af 93       	push	r26
     7ae:	bf 93       	push	r27
     7b0:	ef 93       	push	r30
     7b2:	ff 93       	push	r31
  EE_RDY();
     7b4:	e0 91 8a 00 	lds	r30, 0x008A
     7b8:	f0 91 8b 00 	lds	r31, 0x008B
     7bc:	09 95       	icall
}
     7be:	ff 91       	pop	r31
     7c0:	ef 91       	pop	r30
     7c2:	bf 91       	pop	r27
     7c4:	af 91       	pop	r26
     7c6:	9f 91       	pop	r25
     7c8:	8f 91       	pop	r24
     7ca:	7f 91       	pop	r23
     7cc:	6f 91       	pop	r22
     7ce:	5f 91       	pop	r21
     7d0:	4f 91       	pop	r20
     7d2:	3f 91       	pop	r19
     7d4:	2f 91       	pop	r18
     7d6:	0f 90       	pop	r0
     7d8:	0f be       	out	0x3f, r0	; 63
     7da:	0f 90       	pop	r0
     7dc:	1f 90       	pop	r1
     7de:	18 95       	reti

000007e0 <__vector_18>:

void __vector_18(void) __attribute__((signal));
void __vector_18(void)
{
     7e0:	1f 92       	push	r1
     7e2:	0f 92       	push	r0
     7e4:	0f b6       	in	r0, 0x3f	; 63
     7e6:	0f 92       	push	r0
     7e8:	11 24       	eor	r1, r1
     7ea:	2f 93       	push	r18
     7ec:	3f 93       	push	r19
     7ee:	4f 93       	push	r20
     7f0:	5f 93       	push	r21
     7f2:	6f 93       	push	r22
     7f4:	7f 93       	push	r23
     7f6:	8f 93       	push	r24
     7f8:	9f 93       	push	r25
     7fa:	af 93       	push	r26
     7fc:	bf 93       	push	r27
     7fe:	ef 93       	push	r30
     800:	ff 93       	push	r31
  ANA_COMP();
     802:	e0 91 86 00 	lds	r30, 0x0086
     806:	f0 91 87 00 	lds	r31, 0x0087
     80a:	09 95       	icall
}
     80c:	ff 91       	pop	r31
     80e:	ef 91       	pop	r30
     810:	bf 91       	pop	r27
     812:	af 91       	pop	r26
     814:	9f 91       	pop	r25
     816:	8f 91       	pop	r24
     818:	7f 91       	pop	r23
     81a:	6f 91       	pop	r22
     81c:	5f 91       	pop	r21
     81e:	4f 91       	pop	r20
     820:	3f 91       	pop	r19
     822:	2f 91       	pop	r18
     824:	0f 90       	pop	r0
     826:	0f be       	out	0x3f, r0	; 63
     828:	0f 90       	pop	r0
     82a:	1f 90       	pop	r1
     82c:	18 95       	reti

0000082e <__vector_19>:

void __vector_19(void) __attribute__((signal));
void __vector_19(void)
{
     82e:	1f 92       	push	r1
     830:	0f 92       	push	r0
     832:	0f b6       	in	r0, 0x3f	; 63
     834:	0f 92       	push	r0
     836:	11 24       	eor	r1, r1
     838:	2f 93       	push	r18
     83a:	3f 93       	push	r19
     83c:	4f 93       	push	r20
     83e:	5f 93       	push	r21
     840:	6f 93       	push	r22
     842:	7f 93       	push	r23
     844:	8f 93       	push	r24
     846:	9f 93       	push	r25
     848:	af 93       	push	r26
     84a:	bf 93       	push	r27
     84c:	ef 93       	push	r30
     84e:	ff 93       	push	r31
  TWI_I2C();
     850:	e0 91 78 00 	lds	r30, 0x0078
     854:	f0 91 79 00 	lds	r31, 0x0079
     858:	09 95       	icall
}
     85a:	ff 91       	pop	r31
     85c:	ef 91       	pop	r30
     85e:	bf 91       	pop	r27
     860:	af 91       	pop	r26
     862:	9f 91       	pop	r25
     864:	8f 91       	pop	r24
     866:	7f 91       	pop	r23
     868:	6f 91       	pop	r22
     86a:	5f 91       	pop	r21
     86c:	4f 91       	pop	r20
     86e:	3f 91       	pop	r19
     870:	2f 91       	pop	r18
     872:	0f 90       	pop	r0
     874:	0f be       	out	0x3f, r0	; 63
     876:	0f 90       	pop	r0
     878:	1f 90       	pop	r1
     87a:	18 95       	reti

0000087c <__vector_20>:

void __vector_20(void) __attribute__((signal));
void __vector_20(void)
{
     87c:	1f 92       	push	r1
     87e:	0f 92       	push	r0
     880:	0f b6       	in	r0, 0x3f	; 63
     882:	0f 92       	push	r0
     884:	11 24       	eor	r1, r1
     886:	2f 93       	push	r18
     888:	3f 93       	push	r19
     88a:	4f 93       	push	r20
     88c:	5f 93       	push	r21
     88e:	6f 93       	push	r22
     890:	7f 93       	push	r23
     892:	8f 93       	push	r24
     894:	9f 93       	push	r25
     896:	af 93       	push	r26
     898:	bf 93       	push	r27
     89a:	ef 93       	push	r30
     89c:	ff 93       	push	r31
  SPM_RDY();
     89e:	e0 91 7a 00 	lds	r30, 0x007A
     8a2:	f0 91 7b 00 	lds	r31, 0x007B
     8a6:	09 95       	icall
}
     8a8:	ff 91       	pop	r31
     8aa:	ef 91       	pop	r30
     8ac:	bf 91       	pop	r27
     8ae:	af 91       	pop	r26
     8b0:	9f 91       	pop	r25
     8b2:	8f 91       	pop	r24
     8b4:	7f 91       	pop	r23
     8b6:	6f 91       	pop	r22
     8b8:	5f 91       	pop	r21
     8ba:	4f 91       	pop	r20
     8bc:	3f 91       	pop	r19
     8be:	2f 91       	pop	r18
     8c0:	0f 90       	pop	r0
     8c2:	0f be       	out	0x3f, r0	; 63
     8c4:	0f 90       	pop	r0
     8c6:	1f 90       	pop	r1
     8c8:	18 95       	reti

000008ca <Led_Init>:
     8ca:	81 30       	cpi	r24, 0x01	; 1
     8cc:	69 f0       	breq	.+26     	; 0x8e8 <Led_Init+0x1e>
     8ce:	81 30       	cpi	r24, 0x01	; 1
     8d0:	28 f0       	brcs	.+10     	; 0x8dc <Led_Init+0x12>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	79 f0       	breq	.+30     	; 0x8f4 <Led_Init+0x2a>
     8d6:	83 30       	cpi	r24, 0x03	; 3
     8d8:	c1 f4       	brne	.+48     	; 0x90a <Led_Init+0x40>
     8da:	12 c0       	rjmp	.+36     	; 0x900 <Led_Init+0x36>
     8dc:	81 e0       	ldi	r24, 0x01	; 1
     8de:	60 e1       	ldi	r22, 0x10	; 16
     8e0:	4f ef       	ldi	r20, 0xFF	; 255
     8e2:	0e 94 97 00 	call	0x12e	; 0x12e <gpioPinDirection>
     8e6:	08 95       	ret
     8e8:	81 e0       	ldi	r24, 0x01	; 1
     8ea:	60 e2       	ldi	r22, 0x20	; 32
     8ec:	4f ef       	ldi	r20, 0xFF	; 255
     8ee:	0e 94 97 00 	call	0x12e	; 0x12e <gpioPinDirection>
     8f2:	08 95       	ret
     8f4:	81 e0       	ldi	r24, 0x01	; 1
     8f6:	60 e4       	ldi	r22, 0x40	; 64
     8f8:	4f ef       	ldi	r20, 0xFF	; 255
     8fa:	0e 94 97 00 	call	0x12e	; 0x12e <gpioPinDirection>
     8fe:	08 95       	ret
     900:	81 e0       	ldi	r24, 0x01	; 1
     902:	60 e8       	ldi	r22, 0x80	; 128
     904:	4f ef       	ldi	r20, 0xFF	; 255
     906:	0e 94 97 00 	call	0x12e	; 0x12e <gpioPinDirection>
     90a:	08 95       	ret

0000090c <Led_On>:
     90c:	81 30       	cpi	r24, 0x01	; 1
     90e:	69 f0       	breq	.+26     	; 0x92a <Led_On+0x1e>
     910:	81 30       	cpi	r24, 0x01	; 1
     912:	28 f0       	brcs	.+10     	; 0x91e <Led_On+0x12>
     914:	82 30       	cpi	r24, 0x02	; 2
     916:	79 f0       	breq	.+30     	; 0x936 <Led_On+0x2a>
     918:	83 30       	cpi	r24, 0x03	; 3
     91a:	c1 f4       	brne	.+48     	; 0x94c <Led_On+0x40>
     91c:	12 c0       	rjmp	.+36     	; 0x942 <Led_On+0x36>
     91e:	81 e0       	ldi	r24, 0x01	; 1
     920:	60 e1       	ldi	r22, 0x10	; 16
     922:	4f ef       	ldi	r20, 0xFF	; 255
     924:	0e 94 d6 00 	call	0x1ac	; 0x1ac <gpioPinWrite>
     928:	08 95       	ret
     92a:	81 e0       	ldi	r24, 0x01	; 1
     92c:	60 e2       	ldi	r22, 0x20	; 32
     92e:	4f ef       	ldi	r20, 0xFF	; 255
     930:	0e 94 d6 00 	call	0x1ac	; 0x1ac <gpioPinWrite>
     934:	08 95       	ret
     936:	81 e0       	ldi	r24, 0x01	; 1
     938:	60 e4       	ldi	r22, 0x40	; 64
     93a:	4f ef       	ldi	r20, 0xFF	; 255
     93c:	0e 94 d6 00 	call	0x1ac	; 0x1ac <gpioPinWrite>
     940:	08 95       	ret
     942:	81 e0       	ldi	r24, 0x01	; 1
     944:	60 e8       	ldi	r22, 0x80	; 128
     946:	4f ef       	ldi	r20, 0xFF	; 255
     948:	0e 94 d6 00 	call	0x1ac	; 0x1ac <gpioPinWrite>
     94c:	08 95       	ret

0000094e <Led_Off>:
     94e:	81 30       	cpi	r24, 0x01	; 1
     950:	69 f0       	breq	.+26     	; 0x96c <Led_Off+0x1e>
     952:	81 30       	cpi	r24, 0x01	; 1
     954:	28 f0       	brcs	.+10     	; 0x960 <Led_Off+0x12>
     956:	82 30       	cpi	r24, 0x02	; 2
     958:	79 f0       	breq	.+30     	; 0x978 <Led_Off+0x2a>
     95a:	83 30       	cpi	r24, 0x03	; 3
     95c:	c1 f4       	brne	.+48     	; 0x98e <Led_Off+0x40>
     95e:	12 c0       	rjmp	.+36     	; 0x984 <Led_Off+0x36>
     960:	81 e0       	ldi	r24, 0x01	; 1
     962:	60 e1       	ldi	r22, 0x10	; 16
     964:	40 e0       	ldi	r20, 0x00	; 0
     966:	0e 94 d6 00 	call	0x1ac	; 0x1ac <gpioPinWrite>
     96a:	08 95       	ret
     96c:	81 e0       	ldi	r24, 0x01	; 1
     96e:	60 e2       	ldi	r22, 0x20	; 32
     970:	40 e0       	ldi	r20, 0x00	; 0
     972:	0e 94 d6 00 	call	0x1ac	; 0x1ac <gpioPinWrite>
     976:	08 95       	ret
     978:	81 e0       	ldi	r24, 0x01	; 1
     97a:	60 e4       	ldi	r22, 0x40	; 64
     97c:	40 e0       	ldi	r20, 0x00	; 0
     97e:	0e 94 d6 00 	call	0x1ac	; 0x1ac <gpioPinWrite>
     982:	08 95       	ret
     984:	81 e0       	ldi	r24, 0x01	; 1
     986:	60 e8       	ldi	r22, 0x80	; 128
     988:	40 e0       	ldi	r20, 0x00	; 0
     98a:	0e 94 d6 00 	call	0x1ac	; 0x1ac <gpioPinWrite>
     98e:	08 95       	ret

00000990 <Led_Toggle>:
     990:	81 30       	cpi	r24, 0x01	; 1
     992:	61 f0       	breq	.+24     	; 0x9ac <Led_Toggle+0x1c>
     994:	81 30       	cpi	r24, 0x01	; 1
     996:	28 f0       	brcs	.+10     	; 0x9a2 <Led_Toggle+0x12>
     998:	82 30       	cpi	r24, 0x02	; 2
     99a:	69 f0       	breq	.+26     	; 0x9b6 <Led_Toggle+0x26>
     99c:	83 30       	cpi	r24, 0x03	; 3
     99e:	a1 f4       	brne	.+40     	; 0x9c8 <Led_Toggle+0x38>
     9a0:	0f c0       	rjmp	.+30     	; 0x9c0 <Led_Toggle+0x30>
     9a2:	81 e0       	ldi	r24, 0x01	; 1
     9a4:	60 e1       	ldi	r22, 0x10	; 16
     9a6:	0e 94 11 01 	call	0x222	; 0x222 <gpioPinToggle>
     9aa:	08 95       	ret
     9ac:	81 e0       	ldi	r24, 0x01	; 1
     9ae:	60 e2       	ldi	r22, 0x20	; 32
     9b0:	0e 94 11 01 	call	0x222	; 0x222 <gpioPinToggle>
     9b4:	08 95       	ret
     9b6:	81 e0       	ldi	r24, 0x01	; 1
     9b8:	60 e4       	ldi	r22, 0x40	; 64
     9ba:	0e 94 11 01 	call	0x222	; 0x222 <gpioPinToggle>
     9be:	08 95       	ret
     9c0:	81 e0       	ldi	r24, 0x01	; 1
     9c2:	60 e8       	ldi	r22, 0x80	; 128
     9c4:	0e 94 11 01 	call	0x222	; 0x222 <gpioPinToggle>
     9c8:	08 95       	ret

000009ca <main>:
#include "SPI_Config.h"
int main(void)
{
	uint8_t data_sent='M';
	uint8_t flag=0;
	pushButtonInit(BTN_0);
     9ca:	80 e0       	ldi	r24, 0x00	; 0
     9cc:	0e 94 22 05 	call	0xa44	; 0xa44 <pushButtonInit>
	pushButtonInit(BTN_1);
     9d0:	81 e0       	ldi	r24, 0x01	; 1
     9d2:	0e 94 22 05 	call	0xa44	; 0xa44 <pushButtonInit>
	gpioPinDirection(GPIOB,BIT3,OUTPUT);
     9d6:	81 e0       	ldi	r24, 0x01	; 1
     9d8:	68 e0       	ldi	r22, 0x08	; 8
     9da:	4f ef       	ldi	r20, 0xFF	; 255
     9dc:	0e 94 97 00 	call	0x12e	; 0x12e <gpioPinDirection>
	timer2Init(T2_NORMAL_MODE,T2_OC2_DIS,T2_PRESCALER_NO,0,0,0,T2_POLLING);
     9e0:	80 e0       	ldi	r24, 0x00	; 0
     9e2:	60 e0       	ldi	r22, 0x00	; 0
     9e4:	41 e0       	ldi	r20, 0x01	; 1
     9e6:	20 e0       	ldi	r18, 0x00	; 0
     9e8:	00 e0       	ldi	r16, 0x00	; 0
     9ea:	ee 24       	eor	r14, r14
     9ec:	cc 24       	eor	r12, r12
     9ee:	0e 94 51 07 	call	0xea2	; 0xea2 <timer2Init>
	Uart_Init(Baud9600,OneStopBit,NoParity,EightBits,ASynchronous);
     9f2:	87 e6       	ldi	r24, 0x67	; 103
     9f4:	60 e0       	ldi	r22, 0x00	; 0
     9f6:	40 e0       	ldi	r20, 0x00	; 0
     9f8:	23 e0       	ldi	r18, 0x03	; 3
     9fa:	0e 94 ac 08 	call	0x1158	; 0x1158 <Uart_Init>
	SPI_Init();
     9fe:	0e 94 c3 05 	call	0xb86	; 0xb86 <SPI_Init>
	while(1)
		{		
			
			UartTransmitPooling('B');
     a02:	82 e4       	ldi	r24, 0x42	; 66
     a04:	0e 94 06 09 	call	0x120c	; 0x120c <UartTransmitPooling>
			while (pushButtonGetStatus(BTN_0)==Released);
     a08:	80 e0       	ldi	r24, 0x00	; 0
     a0a:	0e 94 43 05 	call	0xa86	; 0xa86 <pushButtonGetStatus>
     a0e:	88 23       	and	r24, r24
     a10:	d9 f3       	breq	.-10     	; 0xa08 <main+0x3e>
			UartTransmitPooling('M');		
     a12:	8d e4       	ldi	r24, 0x4D	; 77
     a14:	0e 94 06 09 	call	0x120c	; 0x120c <UartTransmitPooling>
				while (pushButtonGetStatus(BTN_0)==Pressed)
     a18:	0f c0       	rjmp	.+30     	; 0xa38 <main+0x6e>
				{
					timer2Start();
     a1a:	0e 94 44 07 	call	0xe88	; 0xe88 <timer2Start>
					timer2DelayMs(50);
     a1e:	82 e3       	ldi	r24, 0x32	; 50
     a20:	90 e0       	ldi	r25, 0x00	; 0
     a22:	0e 94 a1 07 	call	0xf42	; 0xf42 <timer2DelayMs>
						data_sent =SPI_Receive();
     a26:	0e 94 eb 05 	call	0xbd6	; 0xbd6 <SPI_Receive>
     a2a:	c8 2f       	mov	r28, r24
				UartTransmitPooling('S');
     a2c:	83 e5       	ldi	r24, 0x53	; 83
     a2e:	0e 94 06 09 	call	0x120c	; 0x120c <UartTransmitPooling>
					UartTransmitPooling(data_sent);
     a32:	8c 2f       	mov	r24, r28
     a34:	0e 94 06 09 	call	0x120c	; 0x120c <UartTransmitPooling>
		{		
			
			UartTransmitPooling('B');
			while (pushButtonGetStatus(BTN_0)==Released);
			UartTransmitPooling('M');		
				while (pushButtonGetStatus(BTN_0)==Pressed)
     a38:	80 e0       	ldi	r24, 0x00	; 0
     a3a:	0e 94 43 05 	call	0xa86	; 0xa86 <pushButtonGetStatus>
     a3e:	81 30       	cpi	r24, 0x01	; 1
     a40:	01 f7       	brne	.-64     	; 0xa02 <main+0x38>
     a42:	eb cf       	rjmp	.-42     	; 0xa1a <main+0x50>

00000a44 <pushButtonInit>:
	BTN_3
*/
void pushButtonInit(En_buttonId_t en_butotn_id)
{
//timer2Init(T2_NORMAL_MODE,T2_OC2_DIS,T2_PRESCALER_NO,0,0,0,T2_POLLING);	
switch(en_butotn_id)
     a44:	81 30       	cpi	r24, 0x01	; 1
     a46:	69 f0       	breq	.+26     	; 0xa62 <pushButtonInit+0x1e>
     a48:	81 30       	cpi	r24, 0x01	; 1
     a4a:	28 f0       	brcs	.+10     	; 0xa56 <pushButtonInit+0x12>
     a4c:	82 30       	cpi	r24, 0x02	; 2
     a4e:	79 f0       	breq	.+30     	; 0xa6e <pushButtonInit+0x2a>
     a50:	83 30       	cpi	r24, 0x03	; 3
     a52:	c1 f4       	brne	.+48     	; 0xa84 <pushButtonInit+0x40>
     a54:	12 c0       	rjmp	.+36     	; 0xa7a <pushButtonInit+0x36>
{
case BTN_0:
{
gpioPinDirection(BTN_0_GPIO,BTN_0_BIT,LOW);
     a56:	82 e0       	ldi	r24, 0x02	; 2
     a58:	60 e1       	ldi	r22, 0x10	; 16
     a5a:	40 e0       	ldi	r20, 0x00	; 0
     a5c:	0e 94 97 00 	call	0x12e	; 0x12e <gpioPinDirection>

break;
     a60:	08 95       	ret
}
case BTN_1:
{
gpioPinDirection(BTN_1_GPIO,BTN_1_BIT,LOW);
     a62:	81 e0       	ldi	r24, 0x01	; 1
     a64:	64 e0       	ldi	r22, 0x04	; 4
     a66:	40 e0       	ldi	r20, 0x00	; 0
     a68:	0e 94 97 00 	call	0x12e	; 0x12e <gpioPinDirection>

break;
     a6c:	08 95       	ret
}
case BTN_2:
{
gpioPinDirection(BTN_2_GPIO,BTN_2_BIT,LOW);
     a6e:	80 e0       	ldi	r24, 0x00	; 0
     a70:	64 e0       	ldi	r22, 0x04	; 4
     a72:	40 e0       	ldi	r20, 0x00	; 0
     a74:	0e 94 97 00 	call	0x12e	; 0x12e <gpioPinDirection>

break;
     a78:	08 95       	ret
}
case BTN_3:
{
gpioPinDirection(BTN_3_GPIO,BTN_3_BIT,LOW);
     a7a:	80 e0       	ldi	r24, 0x00	; 0
     a7c:	68 e0       	ldi	r22, 0x08	; 8
     a7e:	40 e0       	ldi	r20, 0x00	; 0
     a80:	0e 94 97 00 	call	0x12e	; 0x12e <gpioPinDirection>
     a84:	08 95       	ret

00000a86 <pushButtonGetStatus>:
}

En_buttonStatus_t pushButtonGetStatus(En_buttonId_t en_butotn_id)
{
	
switch(en_butotn_id)
     a86:	81 30       	cpi	r24, 0x01	; 1
     a88:	f9 f0       	breq	.+62     	; 0xac8 <pushButtonGetStatus+0x42>
     a8a:	81 30       	cpi	r24, 0x01	; 1
     a8c:	30 f0       	brcs	.+12     	; 0xa9a <pushButtonGetStatus+0x14>
     a8e:	82 30       	cpi	r24, 0x02	; 2
     a90:	81 f1       	breq	.+96     	; 0xaf2 <pushButtonGetStatus+0x6c>
     a92:	83 30       	cpi	r24, 0x03	; 3
     a94:	09 f0       	breq	.+2      	; 0xa98 <pushButtonGetStatus+0x12>
     a96:	57 c0       	rjmp	.+174    	; 0xb46 <pushButtonGetStatus+0xc0>
     a98:	41 c0       	rjmp	.+130    	; 0xb1c <pushButtonGetStatus+0x96>
{
case BTN_0:
{
if(gpioPinRead(BTN_0_GPIO,BTN_0_BIT) == Pressed)
     a9a:	82 e0       	ldi	r24, 0x02	; 2
     a9c:	60 e1       	ldi	r22, 0x10	; 16
     a9e:	0e 94 2a 01 	call	0x254	; 0x254 <gpioPinRead>
     aa2:	81 30       	cpi	r24, 0x01	; 1
     aa4:	09 f0       	breq	.+2      	; 0xaa8 <pushButtonGetStatus+0x22>
     aa6:	50 c0       	rjmp	.+160    	; 0xb48 <pushButtonGetStatus+0xc2>
{ timer2Start();
     aa8:	0e 94 44 07 	call	0xe88	; 0xe88 <timer2Start>
	timer2DelayMs(50);
     aac:	82 e3       	ldi	r24, 0x32	; 50
     aae:	90 e0       	ldi	r25, 0x00	; 0
     ab0:	0e 94 a1 07 	call	0xf42	; 0xf42 <timer2DelayMs>
	
	if(gpioPinRead(BTN_0_GPIO,BTN_0_BIT) == Pressed)
     ab4:	82 e0       	ldi	r24, 0x02	; 2
     ab6:	60 e1       	ldi	r22, 0x10	; 16
     ab8:	0e 94 2a 01 	call	0x254	; 0x254 <gpioPinRead>
	return Pressed;
     abc:	91 e0       	ldi	r25, 0x01	; 1
     abe:	81 30       	cpi	r24, 0x01	; 1
     ac0:	09 f4       	brne	.+2      	; 0xac4 <pushButtonGetStatus+0x3e>
     ac2:	49 c0       	rjmp	.+146    	; 0xb56 <pushButtonGetStatus+0xd0>
     ac4:	90 e0       	ldi	r25, 0x00	; 0
     ac6:	47 c0       	rjmp	.+142    	; 0xb56 <pushButtonGetStatus+0xd0>
}else{return Released;}
break;		
}
case BTN_1:
{
if(gpioPinRead(BTN_1_GPIO,BTN_1_BIT) == Pressed)
     ac8:	81 e0       	ldi	r24, 0x01	; 1
     aca:	64 e0       	ldi	r22, 0x04	; 4
     acc:	0e 94 2a 01 	call	0x254	; 0x254 <gpioPinRead>
     ad0:	81 30       	cpi	r24, 0x01	; 1
     ad2:	e1 f5       	brne	.+120    	; 0xb4c <pushButtonGetStatus+0xc6>
{
timer2Start();
     ad4:	0e 94 44 07 	call	0xe88	; 0xe88 <timer2Start>
timer2DelayMs(50);
     ad8:	82 e3       	ldi	r24, 0x32	; 50
     ada:	90 e0       	ldi	r25, 0x00	; 0
     adc:	0e 94 a1 07 	call	0xf42	; 0xf42 <timer2DelayMs>

if(gpioPinRead(BTN_1_GPIO,BTN_1_BIT) == Pressed)
     ae0:	81 e0       	ldi	r24, 0x01	; 1
     ae2:	64 e0       	ldi	r22, 0x04	; 4
     ae4:	0e 94 2a 01 	call	0x254	; 0x254 <gpioPinRead>
if(gpioPinRead(BTN_0_GPIO,BTN_0_BIT) == Pressed)
{ timer2Start();
	timer2DelayMs(50);
	
	if(gpioPinRead(BTN_0_GPIO,BTN_0_BIT) == Pressed)
	return Pressed;
     ae8:	91 e0       	ldi	r25, 0x01	; 1
     aea:	81 30       	cpi	r24, 0x01	; 1
     aec:	a1 f1       	breq	.+104    	; 0xb56 <pushButtonGetStatus+0xd0>
     aee:	90 e0       	ldi	r25, 0x00	; 0
     af0:	32 c0       	rjmp	.+100    	; 0xb56 <pushButtonGetStatus+0xd0>
}else{return Released;}
break;		
}
case BTN_2:
{
if(gpioPinRead(BTN_2_GPIO,BTN_2_BIT) == Pressed)
     af2:	80 e0       	ldi	r24, 0x00	; 0
     af4:	64 e0       	ldi	r22, 0x04	; 4
     af6:	0e 94 2a 01 	call	0x254	; 0x254 <gpioPinRead>
     afa:	81 30       	cpi	r24, 0x01	; 1
     afc:	49 f5       	brne	.+82     	; 0xb50 <pushButtonGetStatus+0xca>
{
	timer2Start();
     afe:	0e 94 44 07 	call	0xe88	; 0xe88 <timer2Start>
	timer2DelayMs(50);
     b02:	82 e3       	ldi	r24, 0x32	; 50
     b04:	90 e0       	ldi	r25, 0x00	; 0
     b06:	0e 94 a1 07 	call	0xf42	; 0xf42 <timer2DelayMs>
	
	if(gpioPinRead(BTN_2_GPIO,BTN_2_BIT) == Pressed)
     b0a:	80 e0       	ldi	r24, 0x00	; 0
     b0c:	64 e0       	ldi	r22, 0x04	; 4
     b0e:	0e 94 2a 01 	call	0x254	; 0x254 <gpioPinRead>
if(gpioPinRead(BTN_0_GPIO,BTN_0_BIT) == Pressed)
{ timer2Start();
	timer2DelayMs(50);
	
	if(gpioPinRead(BTN_0_GPIO,BTN_0_BIT) == Pressed)
	return Pressed;
     b12:	91 e0       	ldi	r25, 0x01	; 1
     b14:	81 30       	cpi	r24, 0x01	; 1
     b16:	f9 f0       	breq	.+62     	; 0xb56 <pushButtonGetStatus+0xd0>
     b18:	90 e0       	ldi	r25, 0x00	; 0
     b1a:	1d c0       	rjmp	.+58     	; 0xb56 <pushButtonGetStatus+0xd0>
}else{return Released;}
break;		
}
case BTN_3:
{
if(gpioPinRead(BTN_3_GPIO,BTN_3_BIT) == Pressed)
     b1c:	80 e0       	ldi	r24, 0x00	; 0
     b1e:	68 e0       	ldi	r22, 0x08	; 8
     b20:	0e 94 2a 01 	call	0x254	; 0x254 <gpioPinRead>
     b24:	81 30       	cpi	r24, 0x01	; 1
     b26:	b1 f4       	brne	.+44     	; 0xb54 <pushButtonGetStatus+0xce>
{
	timer2Start();
     b28:	0e 94 44 07 	call	0xe88	; 0xe88 <timer2Start>
	timer2DelayMs(50);
     b2c:	82 e3       	ldi	r24, 0x32	; 50
     b2e:	90 e0       	ldi	r25, 0x00	; 0
     b30:	0e 94 a1 07 	call	0xf42	; 0xf42 <timer2DelayMs>
		if(gpioPinRead(BTN_3_GPIO,BTN_3_BIT) == Pressed)
     b34:	80 e0       	ldi	r24, 0x00	; 0
     b36:	68 e0       	ldi	r22, 0x08	; 8
     b38:	0e 94 2a 01 	call	0x254	; 0x254 <gpioPinRead>
if(gpioPinRead(BTN_0_GPIO,BTN_0_BIT) == Pressed)
{ timer2Start();
	timer2DelayMs(50);
	
	if(gpioPinRead(BTN_0_GPIO,BTN_0_BIT) == Pressed)
	return Pressed;
     b3c:	91 e0       	ldi	r25, 0x01	; 1
     b3e:	81 30       	cpi	r24, 0x01	; 1
     b40:	51 f0       	breq	.+20     	; 0xb56 <pushButtonGetStatus+0xd0>
     b42:	90 e0       	ldi	r25, 0x00	; 0
     b44:	08 c0       	rjmp	.+16     	; 0xb56 <pushButtonGetStatus+0xd0>
     b46:	08 95       	ret
	else {return Released;}
}else{return Released;}
     b48:	90 e0       	ldi	r25, 0x00	; 0
     b4a:	05 c0       	rjmp	.+10     	; 0xb56 <pushButtonGetStatus+0xd0>
timer2DelayMs(50);

if(gpioPinRead(BTN_1_GPIO,BTN_1_BIT) == Pressed)
return Pressed;
	else {return Released;}
}else{return Released;}
     b4c:	90 e0       	ldi	r25, 0x00	; 0
     b4e:	03 c0       	rjmp	.+6      	; 0xb56 <pushButtonGetStatus+0xd0>
	timer2DelayMs(50);
	
	if(gpioPinRead(BTN_2_GPIO,BTN_2_BIT) == Pressed)
	return Pressed;
else {return Released;}
}else{return Released;}
     b50:	90 e0       	ldi	r25, 0x00	; 0
     b52:	01 c0       	rjmp	.+2      	; 0xb56 <pushButtonGetStatus+0xd0>
	timer2Start();
	timer2DelayMs(50);
		if(gpioPinRead(BTN_3_GPIO,BTN_3_BIT) == Pressed)
	return Pressed;
else {return Released;}
}else{return Released;}
     b54:	90 e0       	ldi	r25, 0x00	; 0
break;		
}

}
}
     b56:	89 2f       	mov	r24, r25
     b58:	08 95       	ret

00000b5a <softwareDelayMs>:
 *
 * Created: 17/01/2020 03:54:09 م
 *  Author: mo
 */ 
#include "softwareDelay.h"
void softwareDelayMs(uint32_t u32_delay_in_ms){
     b5a:	ab 01       	movw	r20, r22
     b5c:	bc 01       	movw	r22, r24
uint32_t Local_Nope_counter=0;
while (u32_delay_in_ms > 0)
     b5e:	41 15       	cp	r20, r1
     b60:	51 05       	cpc	r21, r1
     b62:	61 05       	cpc	r22, r1
     b64:	71 05       	cpc	r23, r1
     b66:	59 f4       	brne	.+22     	; 0xb7e <softwareDelayMs+0x24>
     b68:	08 95       	ret
     b6a:	01 96       	adiw	r24, 0x01	; 1
{
	for(Local_Nope_counter = 0 ;Local_Nope_counter<150;Local_Nope_counter++);
     b6c:	86 39       	cpi	r24, 0x96	; 150
     b6e:	91 05       	cpc	r25, r1
     b70:	e1 f7       	brne	.-8      	; 0xb6a <softwareDelayMs+0x10>

u32_delay_in_ms--;	
     b72:	41 50       	subi	r20, 0x01	; 1
     b74:	50 40       	sbci	r21, 0x00	; 0
     b76:	60 40       	sbci	r22, 0x00	; 0
     b78:	70 40       	sbci	r23, 0x00	; 0
 *  Author: mo
 */ 
#include "softwareDelay.h"
void softwareDelayMs(uint32_t u32_delay_in_ms){
uint32_t Local_Nope_counter=0;
while (u32_delay_in_ms > 0)
     b7a:	19 f4       	brne	.+6      	; 0xb82 <softwareDelayMs+0x28>
     b7c:	08 95       	ret
 *
 * Created: 17/01/2020 03:54:09 م
 *  Author: mo
 */ 
#include "softwareDelay.h"
void softwareDelayMs(uint32_t u32_delay_in_ms){
     b7e:	20 e0       	ldi	r18, 0x00	; 0
     b80:	30 e0       	ldi	r19, 0x00	; 0
     b82:	c9 01       	movw	r24, r18
     b84:	f2 cf       	rjmp	.-28     	; 0xb6a <softwareDelayMs+0x10>

00000b86 <SPI_Init>:
extern ST_SPI_Configuration SPI_Config ;
/*
static void (*SPI_ISR)(void);
*/
void SPI_Init()
{
     b86:	cf 93       	push	r28
     b88:	df 93       	push	r29
	 ST_SPI_Configuration *gConfig = & SPI_Config;
		
	/********************Enable SPI Interrupt ******************/
		
	//SPCR = SPCR | (SPI_INT_ENABLE<<SPIE);
	SPCR =   gConfig->MASTER_SLAVE_MODE | gConfig->DATA_ORDER 
     b8a:	c8 e6       	ldi	r28, 0x68	; 104
     b8c:	d0 e0       	ldi	r29, 0x00	; 0
     b8e:	90 91 6e 00 	lds	r25, 0x006E
     b92:	88 81       	ld	r24, Y
     b94:	89 2b       	or	r24, r25
     b96:	9c 81       	ldd	r25, Y+4	; 0x04
     b98:	89 2b       	or	r24, r25
     b9a:	99 81       	ldd	r25, Y+1	; 0x01
     b9c:	89 2b       	or	r24, r25
     b9e:	9d 81       	ldd	r25, Y+5	; 0x05
     ba0:	89 2b       	or	r24, r25
     ba2:	8d b9       	out	0x0d, r24	; 13
			  | gConfig->OPERATING_LEVEL | gConfig->PRESCALAR 
			 | gConfig->SAMPLING_EDGE;
			 
	SPSR |=  gConfig->DOUBLE_SPEED;
     ba4:	9e b1       	in	r25, 0x0e	; 14
     ba6:	8b 81       	ldd	r24, Y+3	; 0x03
     ba8:	89 2b       	or	r24, r25
     baa:	8e b9       	out	0x0e, r24	; 14
			 gpioPinDirection(GPIOB, BIT4 | BIT5 | BIT7, OUTPUT);
     bac:	81 e0       	ldi	r24, 0x01	; 1
     bae:	60 eb       	ldi	r22, 0xB0	; 176
     bb0:	4f ef       	ldi	r20, 0xFF	; 255
     bb2:	0e 94 97 00 	call	0x12e	; 0x12e <gpioPinDirection>
			 gpioPinDirection(GPIOB, BIT6, INPUT);
     bb6:	81 e0       	ldi	r24, 0x01	; 1
     bb8:	60 e4       	ldi	r22, 0x40	; 64
     bba:	40 e0       	ldi	r20, 0x00	; 0
     bbc:	0e 94 97 00 	call	0x12e	; 0x12e <gpioPinDirection>
			 
		SPCR |=  gConfig->ENABLE;
     bc0:	9d b1       	in	r25, 0x0d	; 13
     bc2:	8a 81       	ldd	r24, Y+2	; 0x02
     bc4:	89 2b       	or	r24, r25
     bc6:	8d b9       	out	0x0d, r24	; 13

   
		
}/*
     bc8:	df 91       	pop	r29
     bca:	cf 91       	pop	r28
     bcc:	08 95       	ret

00000bce <SPI_Send>:
*/

void  SPI_Send(uint8_t u8_data)
{
     /* Start transmission */
     SPDR = u8_data;
     bce:	8f b9       	out	0x0f, r24	; 15
     /* Wait for transmission complete */
     while(!(SPSR & (1<<SPIF)))
     bd0:	77 9b       	sbis	0x0e, 7	; 14
     bd2:	fe cf       	rjmp	.-4      	; 0xbd0 <SPI_Send+0x2>
     ;
}
     bd4:	08 95       	ret

00000bd6 <SPI_Receive>:

uint8_t  SPI_Receive(void)
{
	if (!(READBIT(SPCR,SPIE)))
     bd6:	6f 99       	sbic	0x0d, 7	; 13
     bd8:	02 c0       	rjmp	.+4      	; 0xbde <SPI_Receive+0x8>
	{
		/* Wait for transmission complete */
		while(!(SPSR & (1<<SPIF)));
     bda:	77 9b       	sbis	0x0e, 7	; 14
     bdc:	fe cf       	rjmp	.-4      	; 0xbda <SPI_Receive+0x4>
		//return SPDR ; // Received data
	}
	return SPDR;
     bde:	8f b1       	in	r24, 0x0f	; 15
}
     be0:	08 95       	ret

00000be2 <SPI_Checks_for_collision>:


 uint8_t SPI_Checks_for_collision(void)
{
	 return READBIT(SPSR, WCOL); 
     be2:	8e b1       	in	r24, 0x0e	; 14
     be4:	82 95       	swap	r24
     be6:	86 95       	lsr	r24
     be8:	86 95       	lsr	r24
     bea:	83 70       	andi	r24, 0x03	; 3
}
     bec:	81 70       	andi	r24, 0x01	; 1
     bee:	08 95       	ret

00000bf0 <timer0Set>:
}

}
void timer0Set(uint8_t u8_value)
{
TCNT0 =	u8_value;
     bf0:	82 bf       	out	0x32, r24	; 50
}
     bf2:	08 95       	ret

00000bf4 <timer0Read>:

uint8_t timer0Read(void)
{
	 return TCNT0;
     bf4:	82 b7       	in	r24, 0x32	; 50
}
     bf6:	08 95       	ret

00000bf8 <timer0Start>:
Depending on prescaler	x     X    X

*/
void timer0Start(void)
{
	 TCCR0 &= (0xF8);
     bf8:	83 b7       	in	r24, 0x33	; 51
     bfa:	88 7f       	andi	r24, 0xF8	; 248
     bfc:	83 bf       	out	0x33, r24	; 51
	 TCCR0 |= Prescaler_Value;
     bfe:	93 b7       	in	r25, 0x33	; 51
     c00:	80 91 76 00 	lds	r24, 0x0076
     c04:	89 2b       	or	r24, r25
     c06:	83 bf       	out	0x33, r24	; 51
}
     c08:	08 95       	ret

00000c0a <timer0Stop>:
						      0     0    0
*/
void timer0Stop(void)
 {

TCCR0 &= (0xF8);
     c0a:	83 b7       	in	r24, 0x33	; 51
     c0c:	88 7f       	andi	r24, 0xF8	; 248
     c0e:	83 bf       	out	0x33, r24	; 51

 }
     c10:	08 95       	ret

00000c12 <timer0Init>:
uint8_t Prescaler_Value2=0;
uint8_t u8g_T1_Prescaler=0;
volatile uint8_t pwm_time_on=0,flag=0;

void timer0Init(En_timer0Mode_t en_mode,En_timer0OC_t en_OC0,En_timer0perscaler_t en_prescal,uint8_t u8_initialValue, uint8_t u8_outputCompare,En_timer0Interrupt_t en_interruptMask)
{
     c12:	ef 92       	push	r14
     c14:	0f 93       	push	r16
if(en_prescal == T0_NO_CLOCK)
     c16:	44 23       	and	r20, r20
     c18:	19 f4       	brne	.+6      	; 0xc20 <timer0Init+0xe>
{/*
if there is no clock the timer will be disabled
*/
timer0Stop();
     c1a:	0e 94 05 06 	call	0xc0a	; 0xc0a <timer0Stop>
     c1e:	48 c0       	rjmp	.+144    	; 0xcb0 <timer0Init+0x9e>
}
else
{
TCCR0 |= en_mode|en_prescal;
     c20:	93 b7       	in	r25, 0x33	; 51
     c22:	89 2b       	or	r24, r25
     c24:	84 2b       	or	r24, r20
     c26:	83 bf       	out	0x33, r24	; 51
Prescaler_Value=en_prescal;
     c28:	40 93 76 00 	sts	0x0076, r20
TCNT0 = u8_initialValue;
     c2c:	22 bf       	out	0x32, r18	; 50
switch(en_OC0){
     c2e:	60 31       	cpi	r22, 0x10	; 16
     c30:	71 f0       	breq	.+28     	; 0xc4e <timer0Init+0x3c>
     c32:	61 31       	cpi	r22, 0x11	; 17
     c34:	18 f4       	brcc	.+6      	; 0xc3c <timer0Init+0x2a>
     c36:	66 23       	and	r22, r22
     c38:	31 f0       	breq	.+12     	; 0xc46 <timer0Init+0x34>
     c3a:	14 c0       	rjmp	.+40     	; 0xc64 <timer0Init+0x52>
     c3c:	60 32       	cpi	r22, 0x20	; 32
     c3e:	59 f0       	breq	.+22     	; 0xc56 <timer0Init+0x44>
     c40:	60 33       	cpi	r22, 0x30	; 48
     c42:	81 f4       	brne	.+32     	; 0xc64 <timer0Init+0x52>
     c44:	0c c0       	rjmp	.+24     	; 0xc5e <timer0Init+0x4c>
	case  T0_OC0_DIS:
	{
	TCCR0 &= 0xCF;
     c46:	83 b7       	in	r24, 0x33	; 51
     c48:	8f 7c       	andi	r24, 0xCF	; 207
     c4a:	83 bf       	out	0x33, r24	; 51
		break;
     c4c:	0b c0       	rjmp	.+22     	; 0xc64 <timer0Init+0x52>
	}
	case T0_OC0_TOGGLE:
	{
		TCCR0|=T0_OC0_TOGGLE;
     c4e:	83 b7       	in	r24, 0x33	; 51
     c50:	80 61       	ori	r24, 0x10	; 16
     c52:	83 bf       	out	0x33, r24	; 51
		break;
     c54:	07 c0       	rjmp	.+14     	; 0xc64 <timer0Init+0x52>
	}
	case  T0_OC0_CLEAR:
	{
	TCCR0 |= T0_OC0_CLEAR;
     c56:	83 b7       	in	r24, 0x33	; 51
     c58:	80 62       	ori	r24, 0x20	; 32
     c5a:	83 bf       	out	0x33, r24	; 51

		break;
     c5c:	03 c0       	rjmp	.+6      	; 0xc64 <timer0Init+0x52>
	}
	case T0_OC0_SET:
	{
		TCCR0 |=T0_OC0_SET;
     c5e:	83 b7       	in	r24, 0x33	; 51
     c60:	80 63       	ori	r24, 0x30	; 48
     c62:	83 bf       	out	0x33, r24	; 51
		break;
	}

}
OCR0  =u8_outputCompare;
     c64:	0c bf       	out	0x3c, r16	; 60
switch(en_interruptMask){
     c66:	81 e0       	ldi	r24, 0x01	; 1
     c68:	e8 16       	cp	r14, r24
     c6a:	69 f0       	breq	.+26     	; 0xc86 <timer0Init+0x74>
     c6c:	e8 16       	cp	r14, r24
     c6e:	20 f0       	brcs	.+8      	; 0xc78 <timer0Init+0x66>
     c70:	82 e0       	ldi	r24, 0x02	; 2
     c72:	e8 16       	cp	r14, r24
     c74:	e9 f4       	brne	.+58     	; 0xcb0 <timer0Init+0x9e>
     c76:	10 c0       	rjmp	.+32     	; 0xc98 <timer0Init+0x86>
case  T0_POLLING:{
pooling=0;
     c78:	10 92 75 00 	sts	0x0075, r1
G_interrupt_Disable();
     c7c:	0e 94 55 01 	call	0x2aa	; 0x2aa <G_interrupt_Disable>
TIMSK &= T0_POLLING;
     c80:	89 b7       	in	r24, 0x39	; 57
     c82:	19 be       	out	0x39, r1	; 57
break;
     c84:	15 c0       	rjmp	.+42     	; 0xcb0 <timer0Init+0x9e>
}
case T0_INTERRUPT_NORMAL :
{pooling=1;
     c86:	81 e0       	ldi	r24, 0x01	; 1
     c88:	80 93 75 00 	sts	0x0075, r24
G_interrupt_Enable();
     c8c:	0e 94 45 01 	call	0x28a	; 0x28a <G_interrupt_Enable>
TIMSK |= T0_INTERRUPT_NORMAL;
     c90:	89 b7       	in	r24, 0x39	; 57
     c92:	81 60       	ori	r24, 0x01	; 1
     c94:	89 bf       	out	0x39, r24	; 57
break;
     c96:	0c c0       	rjmp	.+24     	; 0xcb0 <timer0Init+0x9e>
}
case T0_INTERRUPT_CMP:
{pooling=1;
     c98:	81 e0       	ldi	r24, 0x01	; 1
     c9a:	80 93 75 00 	sts	0x0075, r24
//G_interrupt_Enable();
SET_BIT(SREG,7);
     c9e:	8f b7       	in	r24, 0x3f	; 63
     ca0:	80 68       	ori	r24, 0x80	; 128
     ca2:	8f bf       	out	0x3f, r24	; 63
TIMSK |= T0_INTERRUPT_NORMAL;
     ca4:	89 b7       	in	r24, 0x39	; 57
     ca6:	81 60       	ori	r24, 0x01	; 1
     ca8:	89 bf       	out	0x39, r24	; 57
TIMSK |=T0_INTERRUPT_CMP;
     caa:	89 b7       	in	r24, 0x39	; 57
     cac:	82 60       	ori	r24, 0x02	; 2
     cae:	89 bf       	out	0x39, r24	; 57
}
}

}

}
     cb0:	0f 91       	pop	r16
     cb2:	ef 90       	pop	r14
     cb4:	08 95       	ret

00000cb6 <timer0DelayMs>:
	uint32_t u32_loop=0;
/*	u32_ovf_counter=0;
		timer0Set(48);
		while(u32_ovf_counter <= (64)*u16_delay_in_ms);
*/
for (u32_loop=0;u32_loop<u16_delay_in_ms;u32_loop++)
     cb6:	ac 01       	movw	r20, r24
     cb8:	60 e0       	ldi	r22, 0x00	; 0
     cba:	70 e0       	ldi	r23, 0x00	; 0
     cbc:	41 15       	cp	r20, r1
     cbe:	51 05       	cpc	r21, r1
     cc0:	61 05       	cpc	r22, r1
     cc2:	71 05       	cpc	r23, r1
     cc4:	89 f0       	breq	.+34     	; 0xce8 <timer0DelayMs+0x32>
     cc6:	80 e0       	ldi	r24, 0x00	; 0
     cc8:	90 e0       	ldi	r25, 0x00	; 0
     cca:	dc 01       	movw	r26, r24
{
	while ((TIFR&0x01)==0);
     ccc:	08 b6       	in	r0, 0x38	; 56
     cce:	00 fe       	sbrs	r0, 0
     cd0:	fd cf       	rjmp	.-6      	; 0xccc <timer0DelayMs+0x16>
	TIFR |=0x01;
     cd2:	28 b7       	in	r18, 0x38	; 56
     cd4:	21 60       	ori	r18, 0x01	; 1
     cd6:	28 bf       	out	0x38, r18	; 56
	uint32_t u32_loop=0;
/*	u32_ovf_counter=0;
		timer0Set(48);
		while(u32_ovf_counter <= (64)*u16_delay_in_ms);
*/
for (u32_loop=0;u32_loop<u16_delay_in_ms;u32_loop++)
     cd8:	01 96       	adiw	r24, 0x01	; 1
     cda:	a1 1d       	adc	r26, r1
     cdc:	b1 1d       	adc	r27, r1
     cde:	84 17       	cp	r24, r20
     ce0:	95 07       	cpc	r25, r21
     ce2:	a6 07       	cpc	r26, r22
     ce4:	b7 07       	cpc	r27, r23
     ce6:	90 f3       	brcs	.-28     	; 0xccc <timer0DelayMs+0x16>
     ce8:	08 95       	ret

00000cea <timer0DelayUs>:
 at pooling _no prescaling
 240at TCNT0

 */
 void timer0DelayUs(uint32_t u32_delay_in_us)
 {  uint32_t u32_loop=0;
     cea:	dc 01       	movw	r26, r24
     cec:	cb 01       	movw	r24, r22
	for (u32_loop=0;u32_loop<u32_delay_in_us;u32_loop++)
     cee:	00 97       	sbiw	r24, 0x00	; 0
     cf0:	a1 05       	cpc	r26, r1
     cf2:	b1 05       	cpc	r27, r1
     cf4:	31 f0       	breq	.+12     	; 0xd02 <timer0DelayUs+0x18>
	{
	timer0Set(240);
     cf6:	80 ef       	ldi	r24, 0xF0	; 240
     cf8:	0e 94 f8 05 	call	0xbf0	; 0xbf0 <timer0Set>
	while(timer0Read()<=255);
     cfc:	0e 94 fa 05 	call	0xbf4	; 0xbf4 <timer0Read>
     d00:	fd cf       	rjmp	.-6      	; 0xcfc <timer0DelayUs+0x12>
	//while(u32_ovf_counter <= (8*u32_delay_in_us/1000));
	}
	TIFR |=(1<<TOV0);/*Clear the flag*/
     d02:	88 b7       	in	r24, 0x38	; 56
     d04:	81 60       	ori	r24, 0x01	; 1
     d06:	88 bf       	out	0x38, r24	; 56
}/*1*/
     d08:	08 95       	ret

00000d0a <timer0SwPWM>:
void timer0SwPWM(uint8_t u8_dutyCycle,uint8_t u8_frequency)
{
     d0a:	cf 92       	push	r12
     d0c:	df 92       	push	r13
     d0e:	ef 92       	push	r14
     d10:	ff 92       	push	r15
     d12:	cf 93       	push	r28
     d14:	c8 2f       	mov	r28, r24
float dutyReal;
pwm_time_on=MAX_HOLD;
     d16:	8f ef       	ldi	r24, 0xFF	; 255
     d18:	80 93 71 00 	sts	0x0071, r24
dutyReal=((float)u8_dutyCycle/(float)FULL_SPEED);
pwm_time_on=(float)pwm_time_on*dutyReal;
     d1c:	60 91 71 00 	lds	r22, 0x0071
     d20:	70 e0       	ldi	r23, 0x00	; 0
     d22:	80 e0       	ldi	r24, 0x00	; 0
     d24:	90 e0       	ldi	r25, 0x00	; 0
     d26:	0e 94 aa 09 	call	0x1354	; 0x1354 <__floatunsisf>
     d2a:	6b 01       	movw	r12, r22
     d2c:	7c 01       	movw	r14, r24
}/*1*/
void timer0SwPWM(uint8_t u8_dutyCycle,uint8_t u8_frequency)
{
float dutyReal;
pwm_time_on=MAX_HOLD;
dutyReal=((float)u8_dutyCycle/(float)FULL_SPEED);
     d2e:	6c 2f       	mov	r22, r28
     d30:	70 e0       	ldi	r23, 0x00	; 0
     d32:	80 e0       	ldi	r24, 0x00	; 0
     d34:	90 e0       	ldi	r25, 0x00	; 0
     d36:	0e 94 aa 09 	call	0x1354	; 0x1354 <__floatunsisf>
     d3a:	20 e0       	ldi	r18, 0x00	; 0
     d3c:	30 e0       	ldi	r19, 0x00	; 0
     d3e:	48 ec       	ldi	r20, 0xC8	; 200
     d40:	52 e4       	ldi	r21, 0x42	; 66
     d42:	0e 94 16 09 	call	0x122c	; 0x122c <__divsf3>
     d46:	9b 01       	movw	r18, r22
     d48:	ac 01       	movw	r20, r24
pwm_time_on=(float)pwm_time_on*dutyReal;
     d4a:	c7 01       	movw	r24, r14
     d4c:	b6 01       	movw	r22, r12
     d4e:	0e 94 38 0a 	call	0x1470	; 0x1470 <__mulsf3>
     d52:	0e 94 7e 09 	call	0x12fc	; 0x12fc <__fixunssfsi>
     d56:	60 93 71 00 	sts	0x0071, r22
switch(pooling)
     d5a:	80 91 75 00 	lds	r24, 0x0075
     d5e:	88 23       	and	r24, r24
     d60:	19 f0       	breq	.+6      	; 0xd68 <timer0SwPWM+0x5e>
     d62:	81 30       	cpi	r24, 0x01	; 1
     d64:	29 f5       	brne	.+74     	; 0xdb0 <timer0SwPWM+0xa6>
     d66:	1f c0       	rjmp	.+62     	; 0xda6 <timer0SwPWM+0x9c>
{
	case 0:
	{
	timer0Start();
     d68:	0e 94 fc 05 	call	0xbf8	; 0xbf8 <timer0Start>
	timer0Set(pwm_time_on);
     d6c:	80 91 71 00 	lds	r24, 0x0071
     d70:	0e 94 f8 05 	call	0xbf0	; 0xbf0 <timer0Set>
	//freq 50KHZ is the Max frequency possible
	while ((TIFR&0x01)==0);
     d74:	08 b6       	in	r0, 0x38	; 56
     d76:	00 fe       	sbrs	r0, 0
     d78:	fd cf       	rjmp	.-6      	; 0xd74 <timer0SwPWM+0x6a>
	TIFR |=0x01;
     d7a:	88 b7       	in	r24, 0x38	; 56
     d7c:	81 60       	ori	r24, 0x01	; 1
     d7e:	88 bf       	out	0x38, r24	; 56
	PORTC_DATA |=0xff;
     d80:	85 b3       	in	r24, 0x15	; 21
     d82:	8f ef       	ldi	r24, 0xFF	; 255
     d84:	85 bb       	out	0x15, r24	; 21
	timer0Start();
     d86:	0e 94 fc 05 	call	0xbf8	; 0xbf8 <timer0Start>
	timer0Set(MAX_HOLD-pwm_time_on);
     d8a:	80 91 71 00 	lds	r24, 0x0071
     d8e:	80 95       	com	r24
     d90:	0e 94 f8 05 	call	0xbf0	; 0xbf0 <timer0Set>
	//freq
	while ((TIFR & 0x01)==0);
     d94:	08 b6       	in	r0, 0x38	; 56
     d96:	00 fe       	sbrs	r0, 0
     d98:	fd cf       	rjmp	.-6      	; 0xd94 <timer0SwPWM+0x8a>
	TIFR |=0x01;
     d9a:	88 b7       	in	r24, 0x38	; 56
     d9c:	81 60       	ori	r24, 0x01	; 1
     d9e:	88 bf       	out	0x38, r24	; 56
	PORTC_DATA &=0x00;
     da0:	85 b3       	in	r24, 0x15	; 21
     da2:	15 ba       	out	0x15, r1	; 21

break;
     da4:	05 c0       	rjmp	.+10     	; 0xdb0 <timer0SwPWM+0xa6>
}
case 1:
{
timer0Start();
     da6:	0e 94 fc 05 	call	0xbf8	; 0xbf8 <timer0Start>
OCR0=pwm_time_on;
     daa:	80 91 71 00 	lds	r24, 0x0071
     dae:	8c bf       	out	0x3c, r24	; 60
break;
}

}

}
     db0:	cf 91       	pop	r28
     db2:	ff 90       	pop	r15
     db4:	ef 90       	pop	r14
     db6:	df 90       	pop	r13
     db8:	cf 90       	pop	r12
     dba:	08 95       	ret

00000dbc <Timer_interrupt_COMP_routine>:



void Timer_interrupt_COMP_routine(void)
{
	PORTD_DATA ^=0xff;
     dbc:	82 b3       	in	r24, 0x12	; 18
     dbe:	80 95       	com	r24
     dc0:	82 bb       	out	0x12, r24	; 18

}
     dc2:	08 95       	ret

00000dc4 <timer1Init>:
 */
void timer1Init(En_timer1Mode_t en_mode,En_timer1OC_t en_OC,
	En_timer1perscaler_t en_prescal,uint16_t u16_initialValue,
	uint16_t u16_outputCompareA,uint16_t u16_outputCompareB,
	 uint16_t u16_inputCapture,En_timer1Interrupt_t en_interruptMask)
 {
     dc4:	af 92       	push	r10
     dc6:	ef 92       	push	r14
     dc8:	ff 92       	push	r15
     dca:	0f 93       	push	r16
     dcc:	1f 93       	push	r17
     dce:	d9 01       	movw	r26, r18
     dd0:	2a 2d       	mov	r18, r10
	TCCR1 |= en_mode | en_OC;
     dd2:	ee b5       	in	r30, 0x2e	; 46
     dd4:	ff b5       	in	r31, 0x2f	; 47
     dd6:	90 e0       	ldi	r25, 0x00	; 0
     dd8:	86 2b       	or	r24, r22
     dda:	97 2b       	or	r25, r23
     ddc:	8e 2b       	or	r24, r30
     dde:	9f 2b       	or	r25, r31
     de0:	9f bd       	out	0x2f, r25	; 47
     de2:	8e bd       	out	0x2e, r24	; 46
	u8g_T1_Prescaler=en_prescal;
     de4:	40 93 72 00 	sts	0x0072, r20
	OCR1A =u16_outputCompareA;
     de8:	1b bd       	out	0x2b, r17	; 43
     dea:	0a bd       	out	0x2a, r16	; 42
	OCR1B =u16_outputCompareB;
     dec:	f9 bc       	out	0x29, r15	; 41
     dee:	e8 bc       	out	0x28, r14	; 40
	TCNT1=u16_initialValue;
     df0:	bd bd       	out	0x2d, r27	; 45
     df2:	ac bd       	out	0x2c, r26	; 44
	switch(en_interruptMask)
     df4:	28 30       	cpi	r18, 0x08	; 8
     df6:	d1 f0       	breq	.+52     	; 0xe2c <timer1Init+0x68>
     df8:	29 30       	cpi	r18, 0x09	; 9
     dfa:	28 f4       	brcc	.+10     	; 0xe06 <timer1Init+0x42>
     dfc:	aa 20       	and	r10, r10
     dfe:	51 f0       	breq	.+20     	; 0xe14 <timer1Init+0x50>
     e00:	24 30       	cpi	r18, 0x04	; 4
     e02:	f9 f4       	brne	.+62     	; 0xe42 <timer1Init+0x7e>
     e04:	0b c0       	rjmp	.+22     	; 0xe1c <timer1Init+0x58>
     e06:	20 32       	cpi	r18, 0x20	; 32
     e08:	a9 f0       	breq	.+42     	; 0xe34 <timer1Init+0x70>
     e0a:	2c 33       	cpi	r18, 0x3C	; 60
     e0c:	b9 f0       	breq	.+46     	; 0xe3c <timer1Init+0x78>
     e0e:	20 31       	cpi	r18, 0x10	; 16
     e10:	c1 f4       	brne	.+48     	; 0xe42 <timer1Init+0x7e>
     e12:	08 c0       	rjmp	.+16     	; 0xe24 <timer1Init+0x60>
	{
		case T1_POLLING:
		{
			TIMSK &=0xC3;
     e14:	89 b7       	in	r24, 0x39	; 57
     e16:	83 7c       	andi	r24, 0xC3	; 195
     e18:	89 bf       	out	0x39, r24	; 57
			/*	     OCIE0 ToIE0   ALL INTERRUPT T1    	OCIE0 ToIE0
			TIMSK &=  1     1        0 0 0 0 	           1     1
			All T1 Interrupts enable are cleared
			but other timers interrupt enable are not effected
			*/
		break;
     e1a:	13 c0       	rjmp	.+38     	; 0xe42 <timer1Init+0x7e>
		}
		case T1_INTERRUPT_NORMAL:
		{
			TIMSK |=T1_INTERRUPT_NORMAL;
     e1c:	89 b7       	in	r24, 0x39	; 57
     e1e:	84 60       	ori	r24, 0x04	; 4
     e20:	89 bf       	out	0x39, r24	; 57
		break;
     e22:	0f c0       	rjmp	.+30     	; 0xe42 <timer1Init+0x7e>
		}
		case T1_INTERRUPT_CMP_1A:
		{
			TIMSK |=T1_INTERRUPT_CMP_1A;
     e24:	89 b7       	in	r24, 0x39	; 57
     e26:	80 61       	ori	r24, 0x10	; 16
     e28:	89 bf       	out	0x39, r24	; 57
			break;
     e2a:	0b c0       	rjmp	.+22     	; 0xe42 <timer1Init+0x7e>
		}
		case T1_INTERRUPT_CMP_1B:
		{
			TIMSK |=T1_INTERRUPT_CMP_1B;
     e2c:	89 b7       	in	r24, 0x39	; 57
     e2e:	88 60       	ori	r24, 0x08	; 8
     e30:	89 bf       	out	0x39, r24	; 57
			break;
     e32:	07 c0       	rjmp	.+14     	; 0xe42 <timer1Init+0x7e>
		}
		case T1_INTERRUPT_ICAPTURE:
		{
			TIMSK |=T1_INTERRUPT_ICAPTURE;
     e34:	89 b7       	in	r24, 0x39	; 57
     e36:	80 62       	ori	r24, 0x20	; 32
     e38:	89 bf       	out	0x39, r24	; 57
			break;
     e3a:	03 c0       	rjmp	.+6      	; 0xe42 <timer1Init+0x7e>
		}
		case T1_INTERRUPT_All:
		{
			TIMSK|=T1_INTERRUPT_All;
     e3c:	89 b7       	in	r24, 0x39	; 57
     e3e:	8c 63       	ori	r24, 0x3C	; 60
     e40:	89 bf       	out	0x39, r24	; 57
	}




	}
     e42:	1f 91       	pop	r17
     e44:	0f 91       	pop	r16
     e46:	ff 90       	pop	r15
     e48:	ef 90       	pop	r14
     e4a:	af 90       	pop	r10
     e4c:	08 95       	ret

00000e4e <timer1Set>:


void timer1Set(uint16_t u16_value)
{
TCNT1=u16_value;
     e4e:	9d bd       	out	0x2d, r25	; 45
     e50:	8c bd       	out	0x2c, r24	; 44
}
     e52:	08 95       	ret

00000e54 <timer1Read>:
 * Description:
 * @return TCNT1
 */
uint16_t timer1Read(void)
{
return TCNT1;
     e54:	8c b5       	in	r24, 0x2c	; 44
     e56:	9d b5       	in	r25, 0x2d	; 45
}
     e58:	08 95       	ret

00000e5a <timer1Start>:
 * Description:
 * @param
 */
void timer1Start(void)
{
TCCR1|=u8g_T1_Prescaler;
     e5a:	2e b5       	in	r18, 0x2e	; 46
     e5c:	3f b5       	in	r19, 0x2f	; 47
     e5e:	80 91 72 00 	lds	r24, 0x0072
     e62:	90 e0       	ldi	r25, 0x00	; 0
     e64:	82 2b       	or	r24, r18
     e66:	93 2b       	or	r25, r19
     e68:	9f bd       	out	0x2f, r25	; 47
     e6a:	8e bd       	out	0x2e, r24	; 46
}
     e6c:	08 95       	ret

00000e6e <timer1Stop>:
 * Description:
 * @param
 */
void timer1Stop(void)
{
TCCR1 &=0xfff8;
     e6e:	8e b5       	in	r24, 0x2e	; 46
     e70:	9f b5       	in	r25, 0x2f	; 47
     e72:	88 7f       	andi	r24, 0xF8	; 248
     e74:	9f bd       	out	0x2f, r25	; 47
     e76:	8e bd       	out	0x2e, r24	; 46
/*Keep all sittings as it is and put zeros in cs10,cs11,cs12*/
}
     e78:	08 95       	ret

00000e7a <timer1DelayMs>:
 */
void timer1DelayMs(uint16_t u16_delay_in_ms)
{


}
     e7a:	08 95       	ret

00000e7c <timer1DelayUs>:
 */
void timer1DelayUs(uint32_t u32_delay_in_us)
{


}
     e7c:	08 95       	ret

00000e7e <timer1SwPWM>:
 */
void timer1SwPWM(uint8_t u8_dutyCycle,uint8_t u8_frequency)
{


}
     e7e:	08 95       	ret

00000e80 <timer2Set>:
* Description:
* @param value
*/
void timer2Set(uint8_t u8_a_value)
{
TCNT2=u8_a_value;
     e80:	84 bd       	out	0x24, r24	; 36
}
     e82:	08 95       	ret

00000e84 <timer2Read>:
/**
* Description:
* @return
*/
uint8_t timer2Read(void){
return TCNT2;
     e84:	84 b5       	in	r24, 0x24	; 36
}
     e86:	08 95       	ret

00000e88 <timer2Start>:
/**
* Description:
*/
void timer2Start(void)
{
TCCR2 &= 0xf8;
     e88:	85 b5       	in	r24, 0x25	; 37
     e8a:	88 7f       	andi	r24, 0xF8	; 248
     e8c:	85 bd       	out	0x25, r24	; 37
TCCR2 |= Prescaler_Value2;
     e8e:	95 b5       	in	r25, 0x25	; 37
     e90:	80 91 73 00 	lds	r24, 0x0073
     e94:	89 2b       	or	r24, r25
     e96:	85 bd       	out	0x25, r24	; 37
}
     e98:	08 95       	ret

00000e9a <timer2Stop>:
/**
* Description:
*/
void timer2Stop(void)
{
TCCR2 &= 0xf8;
     e9a:	85 b5       	in	r24, 0x25	; 37
     e9c:	88 7f       	andi	r24, 0xF8	; 248
     e9e:	85 bd       	out	0x25, r24	; 37

}
     ea0:	08 95       	ret

00000ea2 <timer2Init>:


}

void timer2Init(En_timer2Mode_t en_mode,En_timer2OC_t en_OC,En_timer2perscaler_t en_prescal2, uint8_t u8_initialValue, uint8_t u8_outputCompare, uint8_t u8_assynchronous, En_timer2Interrupt_t en_interruptMask)
{
     ea2:	cf 92       	push	r12
     ea4:	0f 93       	push	r16
if(en_prescal2 == T2_NO_CLOCK)
     ea6:	44 23       	and	r20, r20
     ea8:	19 f4       	brne	.+6      	; 0xeb0 <timer2Init+0xe>
{/*
if there is no clock the timer will be disabled
*/
timer2Stop();
     eaa:	0e 94 4d 07 	call	0xe9a	; 0xe9a <timer2Stop>
     eae:	46 c0       	rjmp	.+140    	; 0xf3c <timer2Init+0x9a>
}
else
{
TCCR2 |= en_mode|en_prescal2 ;
     eb0:	95 b5       	in	r25, 0x25	; 37
     eb2:	89 2b       	or	r24, r25
     eb4:	84 2b       	or	r24, r20
     eb6:	85 bd       	out	0x25, r24	; 37
Prescaler_Value2=en_prescal2;
     eb8:	40 93 73 00 	sts	0x0073, r20
TCNT2 = u8_initialValue;
     ebc:	24 bd       	out	0x24, r18	; 36
switch(en_OC){
     ebe:	60 31       	cpi	r22, 0x10	; 16
     ec0:	71 f0       	breq	.+28     	; 0xede <timer2Init+0x3c>
     ec2:	61 31       	cpi	r22, 0x11	; 17
     ec4:	18 f4       	brcc	.+6      	; 0xecc <timer2Init+0x2a>
     ec6:	66 23       	and	r22, r22
     ec8:	31 f0       	breq	.+12     	; 0xed6 <timer2Init+0x34>
     eca:	14 c0       	rjmp	.+40     	; 0xef4 <timer2Init+0x52>
     ecc:	60 32       	cpi	r22, 0x20	; 32
     ece:	59 f0       	breq	.+22     	; 0xee6 <timer2Init+0x44>
     ed0:	60 33       	cpi	r22, 0x30	; 48
     ed2:	81 f4       	brne	.+32     	; 0xef4 <timer2Init+0x52>
     ed4:	0c c0       	rjmp	.+24     	; 0xeee <timer2Init+0x4c>
	case  T2_OC2_DIS:
	{
	TCCR2 &= 0xCF;
     ed6:	85 b5       	in	r24, 0x25	; 37
     ed8:	8f 7c       	andi	r24, 0xCF	; 207
     eda:	85 bd       	out	0x25, r24	; 37
		break;
     edc:	0b c0       	rjmp	.+22     	; 0xef4 <timer2Init+0x52>
	}
	case T2_OC2_TOGGLE:
	{
		TCCR2 |=T2_OC2_TOGGLE;
     ede:	85 b5       	in	r24, 0x25	; 37
     ee0:	80 61       	ori	r24, 0x10	; 16
     ee2:	85 bd       	out	0x25, r24	; 37
		break;
     ee4:	07 c0       	rjmp	.+14     	; 0xef4 <timer2Init+0x52>
	}
	case  T2_OC2_CLEAR:
	{
	TCCR2 |= T2_OC2_CLEAR;
     ee6:	85 b5       	in	r24, 0x25	; 37
     ee8:	80 62       	ori	r24, 0x20	; 32
     eea:	85 bd       	out	0x25, r24	; 37

		break;
     eec:	03 c0       	rjmp	.+6      	; 0xef4 <timer2Init+0x52>
	}
	case T2_OC2_SET:
	{
		TCCR2 |=T2_OC2_SET;
     eee:	85 b5       	in	r24, 0x25	; 37
     ef0:	80 63       	ori	r24, 0x30	; 48
     ef2:	85 bd       	out	0x25, r24	; 37
		break;
	}

}
OCR2  =u8_outputCompare;
     ef4:	03 bd       	out	0x23, r16	; 35
switch(en_interruptMask){
     ef6:	80 e4       	ldi	r24, 0x40	; 64
     ef8:	c8 16       	cp	r12, r24
     efa:	61 f0       	breq	.+24     	; 0xf14 <timer2Init+0x72>
     efc:	80 e8       	ldi	r24, 0x80	; 128
     efe:	c8 16       	cp	r12, r24
     f00:	91 f0       	breq	.+36     	; 0xf26 <timer2Init+0x84>
     f02:	cc 20       	and	r12, r12
     f04:	d9 f4       	brne	.+54     	; 0xf3c <timer2Init+0x9a>
case  T2_POLLING:
pooling_2=0;
     f06:	10 92 74 00 	sts	0x0074, r1
G_interrupt_Disable();
     f0a:	0e 94 55 01 	call	0x2aa	; 0x2aa <G_interrupt_Disable>
TIMSK &= T2_POLLING;
     f0e:	89 b7       	in	r24, 0x39	; 57
     f10:	19 be       	out	0x39, r1	; 57
break;
     f12:	14 c0       	rjmp	.+40     	; 0xf3c <timer2Init+0x9a>
case T2_INTERRUPT_NORMAL :
{
	pooling_2=1;
     f14:	81 e0       	ldi	r24, 0x01	; 1
     f16:	80 93 74 00 	sts	0x0074, r24
G_interrupt_Enable();
     f1a:	0e 94 45 01 	call	0x28a	; 0x28a <G_interrupt_Enable>
TIMSK |= T2_INTERRUPT_NORMAL;
     f1e:	89 b7       	in	r24, 0x39	; 57
     f20:	80 64       	ori	r24, 0x40	; 64
     f22:	89 bf       	out	0x39, r24	; 57
break;
     f24:	0b c0       	rjmp	.+22     	; 0xf3c <timer2Init+0x9a>
}
case T2_INTERRUPT_CMP:
{
	pooling_2=1;
     f26:	81 e0       	ldi	r24, 0x01	; 1
     f28:	80 93 74 00 	sts	0x0074, r24
G_interrupt_Enable();
     f2c:	0e 94 45 01 	call	0x28a	; 0x28a <G_interrupt_Enable>
//SET_BIT(SREG,7);
TIMSK |=T2_INTERRUPT_NORMAL;
     f30:	89 b7       	in	r24, 0x39	; 57
     f32:	80 64       	ori	r24, 0x40	; 64
     f34:	89 bf       	out	0x39, r24	; 57
TIMSK |=T2_INTERRUPT_CMP;
     f36:	89 b7       	in	r24, 0x39	; 57
     f38:	80 68       	ori	r24, 0x80	; 128
     f3a:	89 bf       	out	0x39, r24	; 57

}



}
     f3c:	0f 91       	pop	r16
     f3e:	cf 90       	pop	r12
     f40:	08 95       	ret

00000f42 <timer2DelayMs>:
		Prescalercounst=1;
		break;

		}*/
void timer2DelayMs(uint16_t u16_delay_in_ms)
{
     f42:	0f 93       	push	r16
     f44:	1f 93       	push	r17
     f46:	cf 93       	push	r28
     f48:	df 93       	push	r29
     f4a:	00 d0       	rcall	.+0      	; 0xf4c <timer2DelayMs+0xa>
     f4c:	00 d0       	rcall	.+0      	; 0xf4e <timer2DelayMs+0xc>
     f4e:	cd b7       	in	r28, 0x3d	; 61
     f50:	de b7       	in	r29, 0x3e	; 62
     f52:	8c 01       	movw	r16, r24
	volatile uint16_t count=0;
     f54:	1a 82       	std	Y+2, r1	; 0x02
     f56:	19 82       	std	Y+1, r1	; 0x01
	volatile uint8_t Prescalercounst=0,set_timer2=0;
     f58:	1b 82       	std	Y+3, r1	; 0x03
     f5a:	1c 82       	std	Y+4, r1	; 0x04
	switch(Prescaler_Value2)
     f5c:	80 91 73 00 	lds	r24, 0x0073
     f60:	84 30       	cpi	r24, 0x04	; 4
     f62:	f9 f0       	breq	.+62     	; 0xfa2 <timer2DelayMs+0x60>
     f64:	85 30       	cpi	r24, 0x05	; 5
     f66:	38 f4       	brcc	.+14     	; 0xf76 <timer2DelayMs+0x34>
     f68:	82 30       	cpi	r24, 0x02	; 2
     f6a:	89 f0       	breq	.+34     	; 0xf8e <timer2DelayMs+0x4c>
     f6c:	83 30       	cpi	r24, 0x03	; 3
     f6e:	a0 f4       	brcc	.+40     	; 0xf98 <timer2DelayMs+0x56>
     f70:	81 30       	cpi	r24, 0x01	; 1
     f72:	51 f5       	brne	.+84     	; 0xfc8 <timer2DelayMs+0x86>
     f74:	07 c0       	rjmp	.+14     	; 0xf84 <timer2DelayMs+0x42>
     f76:	86 30       	cpi	r24, 0x06	; 6
     f78:	f1 f0       	breq	.+60     	; 0xfb6 <timer2DelayMs+0x74>
     f7a:	86 30       	cpi	r24, 0x06	; 6
     f7c:	b8 f0       	brcs	.+46     	; 0xfac <timer2DelayMs+0x6a>
     f7e:	87 30       	cpi	r24, 0x07	; 7
     f80:	19 f5       	brne	.+70     	; 0xfc8 <timer2DelayMs+0x86>
     f82:	1e c0       	rjmp	.+60     	; 0xfc0 <timer2DelayMs+0x7e>
	{
		case T2_PRESCALER_NO:{
		Prescalercounst=58;
     f84:	8a e3       	ldi	r24, 0x3A	; 58
     f86:	8b 83       	std	Y+3, r24	; 0x03
		set_timer2=10;
     f88:	8a e0       	ldi	r24, 0x0A	; 10
     f8a:	8c 83       	std	Y+4, r24	; 0x04
		break;}
     f8c:	1d c0       	rjmp	.+58     	; 0xfc8 <timer2DelayMs+0x86>
		case T2_PRESCALER_8:
		{Prescalercounst=8;
     f8e:	88 e0       	ldi	r24, 0x08	; 8
     f90:	8b 83       	std	Y+3, r24	; 0x03
		set_timer2=12;
     f92:	8c e0       	ldi	r24, 0x0C	; 12
     f94:	8c 83       	std	Y+4, r24	; 0x04
		break;}
     f96:	18 c0       	rjmp	.+48     	; 0xfc8 <timer2DelayMs+0x86>
		case T2_PRESCALER_32:
		{Prescalercounst=2;
     f98:	82 e0       	ldi	r24, 0x02	; 2
     f9a:	8b 83       	std	Y+3, r24	; 0x03
		set_timer2=8;
     f9c:	88 e0       	ldi	r24, 0x08	; 8
     f9e:	8c 83       	std	Y+4, r24	; 0x04
		break;}
     fa0:	13 c0       	rjmp	.+38     	; 0xfc8 <timer2DelayMs+0x86>
		case T2_PRESCALER_64:
		{Prescalercounst=1;
     fa2:	81 e0       	ldi	r24, 0x01	; 1
     fa4:	8b 83       	std	Y+3, r24	; 0x03
		set_timer2=6;
     fa6:	86 e0       	ldi	r24, 0x06	; 6
     fa8:	8c 83       	std	Y+4, r24	; 0x04
		break;}
     faa:	0e c0       	rjmp	.+28     	; 0xfc8 <timer2DelayMs+0x86>
		case T2_PRESCALER_128:
		{Prescalercounst=1;
     fac:	81 e0       	ldi	r24, 0x01	; 1
     fae:	8b 83       	std	Y+3, r24	; 0x03
		set_timer2=131;
     fb0:	83 e8       	ldi	r24, 0x83	; 131
     fb2:	8c 83       	std	Y+4, r24	; 0x04
		break;}
     fb4:	09 c0       	rjmp	.+18     	; 0xfc8 <timer2DelayMs+0x86>
		case T2_PRESCALER_256:
		{Prescalercounst=1;
     fb6:	81 e0       	ldi	r24, 0x01	; 1
     fb8:	8b 83       	std	Y+3, r24	; 0x03
		set_timer2=194;
     fba:	82 ec       	ldi	r24, 0xC2	; 194
     fbc:	8c 83       	std	Y+4, r24	; 0x04
		break;}
     fbe:	04 c0       	rjmp	.+8      	; 0xfc8 <timer2DelayMs+0x86>
		case T2_PRESCALER_1024:
		{Prescalercounst=1;
     fc0:	81 e0       	ldi	r24, 0x01	; 1
     fc2:	8b 83       	std	Y+3, r24	; 0x03
		set_timer2=240;
     fc4:	80 ef       	ldi	r24, 0xF0	; 240
     fc6:	8c 83       	std	Y+4, r24	; 0x04
		break;}
	}
	for (count=0;count<(u16_delay_in_ms*Prescalercounst);count++)
     fc8:	1a 82       	std	Y+2, r1	; 0x02
     fca:	19 82       	std	Y+1, r1	; 0x01
     fcc:	2b 81       	ldd	r18, Y+3	; 0x03
     fce:	49 81       	ldd	r20, Y+1	; 0x01
     fd0:	5a 81       	ldd	r21, Y+2	; 0x02
     fd2:	30 e0       	ldi	r19, 0x00	; 0
     fd4:	02 9f       	mul	r16, r18
     fd6:	c0 01       	movw	r24, r0
     fd8:	03 9f       	mul	r16, r19
     fda:	90 0d       	add	r25, r0
     fdc:	12 9f       	mul	r17, r18
     fde:	90 0d       	add	r25, r0
     fe0:	11 24       	eor	r1, r1
     fe2:	48 17       	cp	r20, r24
     fe4:	59 07       	cpc	r21, r25
     fe6:	e0 f4       	brcc	.+56     	; 0x1020 <timer2DelayMs+0xde>
	{
		timer2Set(set_timer2);//10 for no prescaler....12 for 8 prescaler .... 8 for 32 prescaler ....6 for prescaler 64 .....
     fe8:	8c 81       	ldd	r24, Y+4	; 0x04
     fea:	0e 94 40 07 	call	0xe80	; 0xe80 <timer2Set>
		//131 for 128 prescaler.......194 for 256 prescaler....240 for 1024
		while ((TIFR & 0x40)==0);
     fee:	08 b6       	in	r0, 0x38	; 56
     ff0:	06 fe       	sbrs	r0, 6
     ff2:	fd cf       	rjmp	.-6      	; 0xfee <timer2DelayMs+0xac>
		TIFR |=0x40;
     ff4:	88 b7       	in	r24, 0x38	; 56
     ff6:	80 64       	ori	r24, 0x40	; 64
     ff8:	88 bf       	out	0x38, r24	; 56
		case T2_PRESCALER_1024:
		{Prescalercounst=1;
		set_timer2=240;
		break;}
	}
	for (count=0;count<(u16_delay_in_ms*Prescalercounst);count++)
     ffa:	89 81       	ldd	r24, Y+1	; 0x01
     ffc:	9a 81       	ldd	r25, Y+2	; 0x02
     ffe:	01 96       	adiw	r24, 0x01	; 1
    1000:	9a 83       	std	Y+2, r25	; 0x02
    1002:	89 83       	std	Y+1, r24	; 0x01
    1004:	2b 81       	ldd	r18, Y+3	; 0x03
    1006:	49 81       	ldd	r20, Y+1	; 0x01
    1008:	5a 81       	ldd	r21, Y+2	; 0x02
    100a:	30 e0       	ldi	r19, 0x00	; 0
    100c:	02 9f       	mul	r16, r18
    100e:	c0 01       	movw	r24, r0
    1010:	03 9f       	mul	r16, r19
    1012:	90 0d       	add	r25, r0
    1014:	12 9f       	mul	r17, r18
    1016:	90 0d       	add	r25, r0
    1018:	11 24       	eor	r1, r1
    101a:	48 17       	cp	r20, r24
    101c:	59 07       	cpc	r21, r25
    101e:	20 f3       	brcs	.-56     	; 0xfe8 <timer2DelayMs+0xa6>
		//131 for 128 prescaler.......194 for 256 prescaler....240 for 1024
		while ((TIFR & 0x40)==0);
		TIFR |=0x40;

	}
}
    1020:	0f 90       	pop	r0
    1022:	0f 90       	pop	r0
    1024:	0f 90       	pop	r0
    1026:	0f 90       	pop	r0
    1028:	df 91       	pop	r29
    102a:	cf 91       	pop	r28
    102c:	1f 91       	pop	r17
    102e:	0f 91       	pop	r16
    1030:	08 95       	ret

00001032 <timer2DelayUs>:

/*Always No prescaler...pooling ...timer2Set(240)*/
void timer2DelayUs(uint32_t u16_delay_in_us)
{
    1032:	cf 92       	push	r12
    1034:	df 92       	push	r13
    1036:	ef 92       	push	r14
    1038:	ff 92       	push	r15
    103a:	cf 93       	push	r28
    103c:	df 93       	push	r29
    103e:	00 d0       	rcall	.+0      	; 0x1040 <timer2DelayUs+0xe>
    1040:	cd b7       	in	r28, 0x3d	; 61
    1042:	de b7       	in	r29, 0x3e	; 62
    1044:	6b 01       	movw	r12, r22
    1046:	7c 01       	movw	r14, r24
	volatile uint16_t count =0;
    1048:	1a 82       	std	Y+2, r1	; 0x02
    104a:	19 82       	std	Y+1, r1	; 0x01
	for (count=0;count<u16_delay_in_us;count++)
    104c:	1a 82       	std	Y+2, r1	; 0x02
    104e:	19 82       	std	Y+1, r1	; 0x01
    1050:	89 81       	ldd	r24, Y+1	; 0x01
    1052:	9a 81       	ldd	r25, Y+2	; 0x02
    1054:	a0 e0       	ldi	r26, 0x00	; 0
    1056:	b0 e0       	ldi	r27, 0x00	; 0
    1058:	8c 15       	cp	r24, r12
    105a:	9d 05       	cpc	r25, r13
    105c:	ae 05       	cpc	r26, r14
    105e:	bf 05       	cpc	r27, r15
    1060:	b8 f4       	brcc	.+46     	; 0x1090 <timer2DelayUs+0x5e>
	{
		timer2Set(254);//254 for no prescaler
    1062:	8e ef       	ldi	r24, 0xFE	; 254
    1064:	0e 94 40 07 	call	0xe80	; 0xe80 <timer2Set>
		while ((TIFR & 0x40)==0);
    1068:	08 b6       	in	r0, 0x38	; 56
    106a:	06 fe       	sbrs	r0, 6
    106c:	fd cf       	rjmp	.-6      	; 0x1068 <timer2DelayUs+0x36>
		TIFR |=0x40;
    106e:	88 b7       	in	r24, 0x38	; 56
    1070:	80 64       	ori	r24, 0x40	; 64
    1072:	88 bf       	out	0x38, r24	; 56

/*Always No prescaler...pooling ...timer2Set(240)*/
void timer2DelayUs(uint32_t u16_delay_in_us)
{
	volatile uint16_t count =0;
	for (count=0;count<u16_delay_in_us;count++)
    1074:	89 81       	ldd	r24, Y+1	; 0x01
    1076:	9a 81       	ldd	r25, Y+2	; 0x02
    1078:	01 96       	adiw	r24, 0x01	; 1
    107a:	9a 83       	std	Y+2, r25	; 0x02
    107c:	89 83       	std	Y+1, r24	; 0x01
    107e:	89 81       	ldd	r24, Y+1	; 0x01
    1080:	9a 81       	ldd	r25, Y+2	; 0x02
    1082:	a0 e0       	ldi	r26, 0x00	; 0
    1084:	b0 e0       	ldi	r27, 0x00	; 0
    1086:	8c 15       	cp	r24, r12
    1088:	9d 05       	cpc	r25, r13
    108a:	ae 05       	cpc	r26, r14
    108c:	bf 05       	cpc	r27, r15
    108e:	48 f3       	brcs	.-46     	; 0x1062 <timer2DelayUs+0x30>
		while ((TIFR & 0x40)==0);
		TIFR |=0x40;

	}

}
    1090:	0f 90       	pop	r0
    1092:	0f 90       	pop	r0
    1094:	df 91       	pop	r29
    1096:	cf 91       	pop	r28
    1098:	ff 90       	pop	r15
    109a:	ef 90       	pop	r14
    109c:	df 90       	pop	r13
    109e:	cf 90       	pop	r12
    10a0:	08 95       	ret

000010a2 <timer2SwPWM>:
/**
* Description:
* @param dutyCycle
*/
void timer2SwPWM(uint8_t u8_dutyCycle,uint8_t u8_frequency)
{
    10a2:	cf 92       	push	r12
    10a4:	df 92       	push	r13
    10a6:	ef 92       	push	r14
    10a8:	ff 92       	push	r15
    10aa:	cf 93       	push	r28
    10ac:	c8 2f       	mov	r28, r24

float dutyReal;
pwm_time_on=MAX_HOLD;
    10ae:	8f ef       	ldi	r24, 0xFF	; 255
    10b0:	80 93 71 00 	sts	0x0071, r24
dutyReal=((float)u8_dutyCycle/(float)FULL_SPEED);
pwm_time_on=(float)pwm_time_on*dutyReal;
    10b4:	60 91 71 00 	lds	r22, 0x0071
    10b8:	70 e0       	ldi	r23, 0x00	; 0
    10ba:	80 e0       	ldi	r24, 0x00	; 0
    10bc:	90 e0       	ldi	r25, 0x00	; 0
    10be:	0e 94 aa 09 	call	0x1354	; 0x1354 <__floatunsisf>
    10c2:	6b 01       	movw	r12, r22
    10c4:	7c 01       	movw	r14, r24
void timer2SwPWM(uint8_t u8_dutyCycle,uint8_t u8_frequency)
{

float dutyReal;
pwm_time_on=MAX_HOLD;
dutyReal=((float)u8_dutyCycle/(float)FULL_SPEED);
    10c6:	6c 2f       	mov	r22, r28
    10c8:	70 e0       	ldi	r23, 0x00	; 0
    10ca:	80 e0       	ldi	r24, 0x00	; 0
    10cc:	90 e0       	ldi	r25, 0x00	; 0
    10ce:	0e 94 aa 09 	call	0x1354	; 0x1354 <__floatunsisf>
    10d2:	20 e0       	ldi	r18, 0x00	; 0
    10d4:	30 e0       	ldi	r19, 0x00	; 0
    10d6:	48 ec       	ldi	r20, 0xC8	; 200
    10d8:	52 e4       	ldi	r21, 0x42	; 66
    10da:	0e 94 16 09 	call	0x122c	; 0x122c <__divsf3>
    10de:	9b 01       	movw	r18, r22
    10e0:	ac 01       	movw	r20, r24
pwm_time_on=(float)pwm_time_on*dutyReal;
    10e2:	c7 01       	movw	r24, r14
    10e4:	b6 01       	movw	r22, r12
    10e6:	0e 94 38 0a 	call	0x1470	; 0x1470 <__mulsf3>
    10ea:	0e 94 7e 09 	call	0x12fc	; 0x12fc <__fixunssfsi>
    10ee:	60 93 71 00 	sts	0x0071, r22
switch(pooling_2)
    10f2:	80 91 74 00 	lds	r24, 0x0074
    10f6:	88 23       	and	r24, r24
    10f8:	19 f0       	breq	.+6      	; 0x1100 <timer2SwPWM+0x5e>
    10fa:	81 30       	cpi	r24, 0x01	; 1
    10fc:	29 f5       	brne	.+74     	; 0x1148 <timer2SwPWM+0xa6>
    10fe:	1f c0       	rjmp	.+62     	; 0x113e <timer2SwPWM+0x9c>
{
	case 0:
	{
		timer2Start();
    1100:	0e 94 44 07 	call	0xe88	; 0xe88 <timer2Start>
		timer2Set(pwm_time_on);
    1104:	80 91 71 00 	lds	r24, 0x0071
    1108:	0e 94 40 07 	call	0xe80	; 0xe80 <timer2Set>
		//freq 50KHZ is the Max frequency possible
		while ((TIFR&0x04)==0);
    110c:	08 b6       	in	r0, 0x38	; 56
    110e:	02 fe       	sbrs	r0, 2
    1110:	fd cf       	rjmp	.-6      	; 0x110c <timer2SwPWM+0x6a>
		TIFR |=0x04;
    1112:	88 b7       	in	r24, 0x38	; 56
    1114:	84 60       	ori	r24, 0x04	; 4
    1116:	88 bf       	out	0x38, r24	; 56
		PORTC_DATA |=0xff;
    1118:	85 b3       	in	r24, 0x15	; 21
    111a:	8f ef       	ldi	r24, 0xFF	; 255
    111c:	85 bb       	out	0x15, r24	; 21
		timer2Start();
    111e:	0e 94 44 07 	call	0xe88	; 0xe88 <timer2Start>
		timer2Set(MAX_HOLD-pwm_time_on);
    1122:	80 91 71 00 	lds	r24, 0x0071
    1126:	80 95       	com	r24
    1128:	0e 94 40 07 	call	0xe80	; 0xe80 <timer2Set>
		//freq
		while ((TIFR & 0x04)==0);
    112c:	08 b6       	in	r0, 0x38	; 56
    112e:	02 fe       	sbrs	r0, 2
    1130:	fd cf       	rjmp	.-6      	; 0x112c <timer2SwPWM+0x8a>
		TIFR |=0x04;
    1132:	88 b7       	in	r24, 0x38	; 56
    1134:	84 60       	ori	r24, 0x04	; 4
    1136:	88 bf       	out	0x38, r24	; 56
		PORTC_DATA &=0x00;
    1138:	85 b3       	in	r24, 0x15	; 21
    113a:	15 ba       	out	0x15, r1	; 21

		break;
    113c:	05 c0       	rjmp	.+10     	; 0x1148 <timer2SwPWM+0xa6>
	}
	case 1:
	{
		timer2Start();
    113e:	0e 94 44 07 	call	0xe88	; 0xe88 <timer2Start>
		OCR2=pwm_time_on;
    1142:	80 91 71 00 	lds	r24, 0x0071
    1146:	83 bd       	out	0x23, r24	; 35
	}

}


}
    1148:	cf 91       	pop	r28
    114a:	ff 90       	pop	r15
    114c:	ef 90       	pop	r14
    114e:	df 90       	pop	r13
    1150:	cf 90       	pop	r12
    1152:	08 95       	ret

00001154 <Timer2_interrupt_COMP_routine>:
void Timer2_interrupt_COMP_routine(void)
{



}
    1154:	08 95       	ret

00001156 <Timer2_interrupt_routine>:
void Timer2_interrupt_routine(void)
{


}
    1156:	08 95       	ret

00001158 <Uart_Init>:

uint8_t gU8_Data_Recieved=0;

void Uart_Init(En_BAUD_Rate Baud_rate,En_Stop_config Stop_bits_num,
  EN_Parity parity_Bit,EN_Data_Size data_num_bits,EN_UartMode uart_mode)
{uint8_t Buffer=0;
    1158:	0f 93       	push	r16
switch (Baud_rate) {
    115a:	83 33       	cpi	r24, 0x33	; 51
    115c:	71 f0       	breq	.+28     	; 0x117a <Uart_Init+0x22>
    115e:	84 33       	cpi	r24, 0x34	; 52
    1160:	18 f4       	brcc	.+6      	; 0x1168 <Uart_Init+0x10>
    1162:	89 31       	cpi	r24, 0x19	; 25
    1164:	79 f4       	brne	.+30     	; 0x1184 <Uart_Init+0x2c>
    1166:	0c c0       	rjmp	.+24     	; 0x1180 <Uart_Init+0x28>
    1168:	84 34       	cpi	r24, 0x44	; 68
    116a:	21 f0       	breq	.+8      	; 0x1174 <Uart_Init+0x1c>
    116c:	87 36       	cpi	r24, 0x67	; 103
    116e:	51 f4       	brne	.+20     	; 0x1184 <Uart_Init+0x2c>
  case Baud9600:
  UBRRL=Baud9600;
    1170:	89 b9       	out	0x09, r24	; 9
  break;
    1172:	08 c0       	rjmp	.+16     	; 0x1184 <Uart_Init+0x2c>
  case Baud14400:
  UBRRL=Baud14400;
    1174:	84 e4       	ldi	r24, 0x44	; 68
    1176:	89 b9       	out	0x09, r24	; 9
  break;
    1178:	05 c0       	rjmp	.+10     	; 0x1184 <Uart_Init+0x2c>
  case Baud19200:
  UBRRL=Baud19200;
    117a:	83 e3       	ldi	r24, 0x33	; 51
    117c:	89 b9       	out	0x09, r24	; 9
  break;
    117e:	02 c0       	rjmp	.+4      	; 0x1184 <Uart_Init+0x2c>
  case Baud38400:
  UBRRL=Baud38400;
    1180:	89 e1       	ldi	r24, 0x19	; 25
    1182:	89 b9       	out	0x09, r24	; 9
  break;
}
switch (Stop_bits_num) {
    1184:	66 23       	and	r22, r22
    1186:	31 f0       	breq	.+12     	; 0x1194 <Uart_Init+0x3c>
    1188:	61 30       	cpi	r22, 0x01	; 1
    118a:	11 f0       	breq	.+4      	; 0x1190 <Uart_Init+0x38>

uint8_t gU8_Data_Recieved=0;

void Uart_Init(En_BAUD_Rate Baud_rate,En_Stop_config Stop_bits_num,
  EN_Parity parity_Bit,EN_Data_Size data_num_bits,EN_UartMode uart_mode)
{uint8_t Buffer=0;
    118c:	80 e0       	ldi	r24, 0x00	; 0
    118e:	03 c0       	rjmp	.+6      	; 0x1196 <Uart_Init+0x3e>
  break;
}
case TwoStopBits:
{
  SET_BIT(Buffer,URSEL);
  SET_BIT(Buffer,USBS);
    1190:	88 e8       	ldi	r24, 0x88	; 136
  break;
    1192:	01 c0       	rjmp	.+2      	; 0x1196 <Uart_Init+0x3e>
  break;
}
switch (Stop_bits_num) {
case OneStopBit:
{ SET_BIT(Buffer,URSEL);
  CLEAR_BIT(Buffer,USBS);
    1194:	80 e8       	ldi	r24, 0x80	; 128
  SET_BIT(Buffer,URSEL);
  SET_BIT(Buffer,USBS);
  break;
}
}
switch (data_num_bits)
    1196:	22 30       	cpi	r18, 0x02	; 2
    1198:	a1 f0       	breq	.+40     	; 0x11c2 <Uart_Init+0x6a>
    119a:	23 30       	cpi	r18, 0x03	; 3
    119c:	28 f4       	brcc	.+10     	; 0x11a8 <Uart_Init+0x50>
    119e:	22 23       	and	r18, r18
    11a0:	41 f0       	breq	.+16     	; 0x11b2 <Uart_Init+0x5a>
    11a2:	21 30       	cpi	r18, 0x01	; 1
    11a4:	b9 f4       	brne	.+46     	; 0x11d4 <Uart_Init+0x7c>
    11a6:	09 c0       	rjmp	.+18     	; 0x11ba <Uart_Init+0x62>
    11a8:	23 30       	cpi	r18, 0x03	; 3
    11aa:	79 f0       	breq	.+30     	; 0x11ca <Uart_Init+0x72>
    11ac:	24 30       	cpi	r18, 0x04	; 4
    11ae:	91 f4       	brne	.+36     	; 0x11d4 <Uart_Init+0x7c>
    11b0:	0f c0       	rjmp	.+30     	; 0x11d0 <Uart_Init+0x78>
{
case FiveBits:
{
SET_BIT(Buffer,URSEL);
    11b2:	80 68       	ori	r24, 0x80	; 128
CLEAR_BIT(Buffer,UCSZ0);
CLEAR_BIT(Buffer,UCSZ1);
    11b4:	89 7f       	andi	r24, 0xF9	; 249
CLEAR_BIT(UCSRB,UCSZ2);
    11b6:	52 98       	cbi	0x0a, 2	; 10
break;
    11b8:	0d c0       	rjmp	.+26     	; 0x11d4 <Uart_Init+0x7c>
}
case SexBits:
{
  SET_BIT(Buffer,URSEL);
  SET_BIT(Buffer,UCSZ0);
    11ba:	82 68       	ori	r24, 0x82	; 130
  CLEAR_BIT(Buffer,UCSZ1);
    11bc:	8b 7f       	andi	r24, 0xFB	; 251
  CLEAR_BIT(UCSRB,UCSZ2);
    11be:	52 98       	cbi	0x0a, 2	; 10
  break;
    11c0:	09 c0       	rjmp	.+18     	; 0x11d4 <Uart_Init+0x7c>
}
case SevenBits:
{
  SET_BIT(Buffer,URSEL);
  CLEAR_BIT(Buffer,UCSZ0);
    11c2:	89 77       	andi	r24, 0x79	; 121
  SET_BIT(Buffer,UCSZ1);
    11c4:	84 68       	ori	r24, 0x84	; 132
  CLEAR_BIT(UCSRB,UCSZ2);
    11c6:	52 98       	cbi	0x0a, 2	; 10
  break;
    11c8:	05 c0       	rjmp	.+10     	; 0x11d4 <Uart_Init+0x7c>
}
case EightBits:
{   SET_BIT(Buffer,URSEL);
    SET_BIT(Buffer,UCSZ0);
    SET_BIT(Buffer,UCSZ1);
    11ca:	86 68       	ori	r24, 0x86	; 134
    CLEAR_BIT(UCSRB,UCSZ2);
    11cc:	52 98       	cbi	0x0a, 2	; 10
break;
    11ce:	02 c0       	rjmp	.+4      	; 0x11d4 <Uart_Init+0x7c>
}

case NineBits:
{   SET_BIT(Buffer,URSEL);
	SET_BIT(Buffer,UCSZ0);
	SET_BIT(Buffer,UCSZ1);
    11d0:	86 68       	ori	r24, 0x86	; 134
	SET_BIT(UCSRB,UCSZ2);
    11d2:	52 9a       	sbi	0x0a, 2	; 10
	break;
}

}

switch (uart_mode) {
    11d4:	00 23       	and	r16, r16
    11d6:	19 f0       	breq	.+6      	; 0x11de <Uart_Init+0x86>
    11d8:	01 30       	cpi	r16, 0x01	; 1
    11da:	29 f4       	brne	.+10     	; 0x11e6 <Uart_Init+0x8e>
    11dc:	03 c0       	rjmp	.+6      	; 0x11e4 <Uart_Init+0x8c>
  case ASynchronous:
  {
  SET_BIT(Buffer,URSEL);
    11de:	80 68       	ori	r24, 0x80	; 128
  CLEAR_BIT(Buffer,UMSEL);
    11e0:	8f 7b       	andi	r24, 0xBF	; 191
  break;
    11e2:	01 c0       	rjmp	.+2      	; 0x11e6 <Uart_Init+0x8e>
  }
case Synchronous:
{
  SET_BIT(Buffer,URSEL);
  SET_BIT(Buffer,UMSEL);
    11e4:	80 6c       	ori	r24, 0xC0	; 192
  break;
}
}
switch (parity_Bit) {
    11e6:	41 30       	cpi	r20, 0x01	; 1
    11e8:	41 f0       	breq	.+16     	; 0x11fa <Uart_Init+0xa2>
    11ea:	41 30       	cpi	r20, 0x01	; 1
    11ec:	18 f0       	brcs	.+6      	; 0x11f4 <Uart_Init+0x9c>
    11ee:	42 30       	cpi	r20, 0x02	; 2
    11f0:	41 f4       	brne	.+16     	; 0x1202 <Uart_Init+0xaa>
    11f2:	06 c0       	rjmp	.+12     	; 0x1200 <Uart_Init+0xa8>
  case NoParity:
{
SET_BIT(Buffer,URSEL);
    11f4:	80 68       	ori	r24, 0x80	; 128
CLEAR_BIT(Buffer,UPM0);
CLEAR_BIT(Buffer,UPM1);
    11f6:	8f 7c       	andi	r24, 0xCF	; 207
  break;
    11f8:	04 c0       	rjmp	.+8      	; 0x1202 <Uart_Init+0xaa>
}
case EvenParity:
{
SET_BIT(Buffer,URSEL);
CLEAR_BIT(Buffer,UPM0);
    11fa:	8f 74       	andi	r24, 0x4F	; 79
SET_BIT(Buffer,UPM1);
    11fc:	80 6a       	ori	r24, 0xA0	; 160
break;
    11fe:	01 c0       	rjmp	.+2      	; 0x1202 <Uart_Init+0xaa>
}
case OddParity:
{
SET_BIT(Buffer,URSEL);
SET_BIT(Buffer,UPM1);
SET_BIT(Buffer,UPM0);
    1200:	80 6b       	ori	r24, 0xB0	; 176
}


}

UCSRC=Buffer;
    1202:	80 bd       	out	0x20, r24	; 32
SET_BIT(UCSRB,TXEN);/*TXEN*/
    1204:	53 9a       	sbi	0x0a, 3	; 10
SET_BIT(UCSRB,RXEN);/*RXEN*/
    1206:	54 9a       	sbi	0x0a, 4	; 10
}
    1208:	0f 91       	pop	r16
    120a:	08 95       	ret

0000120c <UartTransmitPooling>:
void UartTransmitPooling(uint8_t Data)
{
while( !( UCSRA & (1<<UDRE)));
    120c:	5d 9b       	sbis	0x0b, 5	; 11
    120e:	fe cf       	rjmp	.-4      	; 0x120c <UartTransmitPooling>
UDR=Data;
    1210:	8c b9       	out	0x0c, r24	; 12
}
    1212:	08 95       	ret

00001214 <UartRecievePooling>:
uint8_t UartRecievePooling(void)
{
	uint8_t data=0;
while (!( UCSRA & (1 << RXC)));					/* Wait until new data receive */
    1214:	5f 9b       	sbis	0x0b, 7	; 11
    1216:	fe cf       	rjmp	.-4      	; 0x1214 <UartRecievePooling>
data=UDR;
    1218:	8c b1       	in	r24, 0x0c	; 12
return data;									/* Get and return received data */
}
    121a:	08 95       	ret

0000121c <Enable_recieve_interrupt>:


void Enable_recieve_interrupt(void)
{
G_interrupt_Enable();
    121c:	0e 94 45 01 	call	0x28a	; 0x28a <G_interrupt_Enable>
SET_BIT(UCSRA,RXCIE);
    1220:	5f 9a       	sbi	0x0b, 7	; 11
}
    1222:	08 95       	ret

00001224 <UartRecieveInterrupt>:
void UartRecieveInterrupt(void)
{
gU8_Data_Recieved=UDR;
    1224:	8c b1       	in	r24, 0x0c	; 12
    1226:	80 93 77 00 	sts	0x0077, r24
}
    122a:	08 95       	ret

0000122c <__divsf3>:
    122c:	0c d0       	rcall	.+24     	; 0x1246 <__divsf3x>
    122e:	e6 c0       	rjmp	.+460    	; 0x13fc <__fp_round>
    1230:	de d0       	rcall	.+444    	; 0x13ee <__fp_pscB>
    1232:	40 f0       	brcs	.+16     	; 0x1244 <__divsf3+0x18>
    1234:	d5 d0       	rcall	.+426    	; 0x13e0 <__fp_pscA>
    1236:	30 f0       	brcs	.+12     	; 0x1244 <__divsf3+0x18>
    1238:	21 f4       	brne	.+8      	; 0x1242 <__divsf3+0x16>
    123a:	5f 3f       	cpi	r21, 0xFF	; 255
    123c:	19 f0       	breq	.+6      	; 0x1244 <__divsf3+0x18>
    123e:	c7 c0       	rjmp	.+398    	; 0x13ce <__fp_inf>
    1240:	51 11       	cpse	r21, r1
    1242:	10 c1       	rjmp	.+544    	; 0x1464 <__fp_szero>
    1244:	ca c0       	rjmp	.+404    	; 0x13da <__fp_nan>

00001246 <__divsf3x>:
    1246:	eb d0       	rcall	.+470    	; 0x141e <__fp_split3>
    1248:	98 f3       	brcs	.-26     	; 0x1230 <__divsf3+0x4>

0000124a <__divsf3_pse>:
    124a:	99 23       	and	r25, r25
    124c:	c9 f3       	breq	.-14     	; 0x1240 <__divsf3+0x14>
    124e:	55 23       	and	r21, r21
    1250:	b1 f3       	breq	.-20     	; 0x123e <__divsf3+0x12>
    1252:	95 1b       	sub	r25, r21
    1254:	55 0b       	sbc	r21, r21
    1256:	bb 27       	eor	r27, r27
    1258:	aa 27       	eor	r26, r26
    125a:	62 17       	cp	r22, r18
    125c:	73 07       	cpc	r23, r19
    125e:	84 07       	cpc	r24, r20
    1260:	38 f0       	brcs	.+14     	; 0x1270 <__divsf3_pse+0x26>
    1262:	9f 5f       	subi	r25, 0xFF	; 255
    1264:	5f 4f       	sbci	r21, 0xFF	; 255
    1266:	22 0f       	add	r18, r18
    1268:	33 1f       	adc	r19, r19
    126a:	44 1f       	adc	r20, r20
    126c:	aa 1f       	adc	r26, r26
    126e:	a9 f3       	breq	.-22     	; 0x125a <__divsf3_pse+0x10>
    1270:	33 d0       	rcall	.+102    	; 0x12d8 <__divsf3_pse+0x8e>
    1272:	0e 2e       	mov	r0, r30
    1274:	3a f0       	brmi	.+14     	; 0x1284 <__divsf3_pse+0x3a>
    1276:	e0 e8       	ldi	r30, 0x80	; 128
    1278:	30 d0       	rcall	.+96     	; 0x12da <__divsf3_pse+0x90>
    127a:	91 50       	subi	r25, 0x01	; 1
    127c:	50 40       	sbci	r21, 0x00	; 0
    127e:	e6 95       	lsr	r30
    1280:	00 1c       	adc	r0, r0
    1282:	ca f7       	brpl	.-14     	; 0x1276 <__divsf3_pse+0x2c>
    1284:	29 d0       	rcall	.+82     	; 0x12d8 <__divsf3_pse+0x8e>
    1286:	fe 2f       	mov	r31, r30
    1288:	27 d0       	rcall	.+78     	; 0x12d8 <__divsf3_pse+0x8e>
    128a:	66 0f       	add	r22, r22
    128c:	77 1f       	adc	r23, r23
    128e:	88 1f       	adc	r24, r24
    1290:	bb 1f       	adc	r27, r27
    1292:	26 17       	cp	r18, r22
    1294:	37 07       	cpc	r19, r23
    1296:	48 07       	cpc	r20, r24
    1298:	ab 07       	cpc	r26, r27
    129a:	b0 e8       	ldi	r27, 0x80	; 128
    129c:	09 f0       	breq	.+2      	; 0x12a0 <__divsf3_pse+0x56>
    129e:	bb 0b       	sbc	r27, r27
    12a0:	80 2d       	mov	r24, r0
    12a2:	bf 01       	movw	r22, r30
    12a4:	ff 27       	eor	r31, r31
    12a6:	93 58       	subi	r25, 0x83	; 131
    12a8:	5f 4f       	sbci	r21, 0xFF	; 255
    12aa:	2a f0       	brmi	.+10     	; 0x12b6 <__divsf3_pse+0x6c>
    12ac:	9e 3f       	cpi	r25, 0xFE	; 254
    12ae:	51 05       	cpc	r21, r1
    12b0:	68 f0       	brcs	.+26     	; 0x12cc <__divsf3_pse+0x82>
    12b2:	8d c0       	rjmp	.+282    	; 0x13ce <__fp_inf>
    12b4:	d7 c0       	rjmp	.+430    	; 0x1464 <__fp_szero>
    12b6:	5f 3f       	cpi	r21, 0xFF	; 255
    12b8:	ec f3       	brlt	.-6      	; 0x12b4 <__divsf3_pse+0x6a>
    12ba:	98 3e       	cpi	r25, 0xE8	; 232
    12bc:	dc f3       	brlt	.-10     	; 0x12b4 <__divsf3_pse+0x6a>
    12be:	86 95       	lsr	r24
    12c0:	77 95       	ror	r23
    12c2:	67 95       	ror	r22
    12c4:	b7 95       	ror	r27
    12c6:	f7 95       	ror	r31
    12c8:	9f 5f       	subi	r25, 0xFF	; 255
    12ca:	c9 f7       	brne	.-14     	; 0x12be <__divsf3_pse+0x74>
    12cc:	88 0f       	add	r24, r24
    12ce:	91 1d       	adc	r25, r1
    12d0:	96 95       	lsr	r25
    12d2:	87 95       	ror	r24
    12d4:	97 f9       	bld	r25, 7
    12d6:	08 95       	ret
    12d8:	e1 e0       	ldi	r30, 0x01	; 1
    12da:	66 0f       	add	r22, r22
    12dc:	77 1f       	adc	r23, r23
    12de:	88 1f       	adc	r24, r24
    12e0:	bb 1f       	adc	r27, r27
    12e2:	62 17       	cp	r22, r18
    12e4:	73 07       	cpc	r23, r19
    12e6:	84 07       	cpc	r24, r20
    12e8:	ba 07       	cpc	r27, r26
    12ea:	20 f0       	brcs	.+8      	; 0x12f4 <__divsf3_pse+0xaa>
    12ec:	62 1b       	sub	r22, r18
    12ee:	73 0b       	sbc	r23, r19
    12f0:	84 0b       	sbc	r24, r20
    12f2:	ba 0b       	sbc	r27, r26
    12f4:	ee 1f       	adc	r30, r30
    12f6:	88 f7       	brcc	.-30     	; 0x12da <__divsf3_pse+0x90>
    12f8:	e0 95       	com	r30
    12fa:	08 95       	ret

000012fc <__fixunssfsi>:
    12fc:	98 d0       	rcall	.+304    	; 0x142e <__fp_splitA>
    12fe:	88 f0       	brcs	.+34     	; 0x1322 <__fixunssfsi+0x26>
    1300:	9f 57       	subi	r25, 0x7F	; 127
    1302:	90 f0       	brcs	.+36     	; 0x1328 <__fixunssfsi+0x2c>
    1304:	b9 2f       	mov	r27, r25
    1306:	99 27       	eor	r25, r25
    1308:	b7 51       	subi	r27, 0x17	; 23
    130a:	a0 f0       	brcs	.+40     	; 0x1334 <__fixunssfsi+0x38>
    130c:	d1 f0       	breq	.+52     	; 0x1342 <__fixunssfsi+0x46>
    130e:	66 0f       	add	r22, r22
    1310:	77 1f       	adc	r23, r23
    1312:	88 1f       	adc	r24, r24
    1314:	99 1f       	adc	r25, r25
    1316:	1a f0       	brmi	.+6      	; 0x131e <__fixunssfsi+0x22>
    1318:	ba 95       	dec	r27
    131a:	c9 f7       	brne	.-14     	; 0x130e <__fixunssfsi+0x12>
    131c:	12 c0       	rjmp	.+36     	; 0x1342 <__fixunssfsi+0x46>
    131e:	b1 30       	cpi	r27, 0x01	; 1
    1320:	81 f0       	breq	.+32     	; 0x1342 <__fixunssfsi+0x46>
    1322:	9f d0       	rcall	.+318    	; 0x1462 <__fp_zero>
    1324:	b1 e0       	ldi	r27, 0x01	; 1
    1326:	08 95       	ret
    1328:	9c c0       	rjmp	.+312    	; 0x1462 <__fp_zero>
    132a:	67 2f       	mov	r22, r23
    132c:	78 2f       	mov	r23, r24
    132e:	88 27       	eor	r24, r24
    1330:	b8 5f       	subi	r27, 0xF8	; 248
    1332:	39 f0       	breq	.+14     	; 0x1342 <__fixunssfsi+0x46>
    1334:	b9 3f       	cpi	r27, 0xF9	; 249
    1336:	cc f3       	brlt	.-14     	; 0x132a <__fixunssfsi+0x2e>
    1338:	86 95       	lsr	r24
    133a:	77 95       	ror	r23
    133c:	67 95       	ror	r22
    133e:	b3 95       	inc	r27
    1340:	d9 f7       	brne	.-10     	; 0x1338 <__fixunssfsi+0x3c>
    1342:	3e f4       	brtc	.+14     	; 0x1352 <__fixunssfsi+0x56>
    1344:	90 95       	com	r25
    1346:	80 95       	com	r24
    1348:	70 95       	com	r23
    134a:	61 95       	neg	r22
    134c:	7f 4f       	sbci	r23, 0xFF	; 255
    134e:	8f 4f       	sbci	r24, 0xFF	; 255
    1350:	9f 4f       	sbci	r25, 0xFF	; 255
    1352:	08 95       	ret

00001354 <__floatunsisf>:
    1354:	e8 94       	clt
    1356:	09 c0       	rjmp	.+18     	; 0x136a <__floatsisf+0x12>

00001358 <__floatsisf>:
    1358:	97 fb       	bst	r25, 7
    135a:	3e f4       	brtc	.+14     	; 0x136a <__floatsisf+0x12>
    135c:	90 95       	com	r25
    135e:	80 95       	com	r24
    1360:	70 95       	com	r23
    1362:	61 95       	neg	r22
    1364:	7f 4f       	sbci	r23, 0xFF	; 255
    1366:	8f 4f       	sbci	r24, 0xFF	; 255
    1368:	9f 4f       	sbci	r25, 0xFF	; 255
    136a:	99 23       	and	r25, r25
    136c:	a9 f0       	breq	.+42     	; 0x1398 <__floatsisf+0x40>
    136e:	f9 2f       	mov	r31, r25
    1370:	96 e9       	ldi	r25, 0x96	; 150
    1372:	bb 27       	eor	r27, r27
    1374:	93 95       	inc	r25
    1376:	f6 95       	lsr	r31
    1378:	87 95       	ror	r24
    137a:	77 95       	ror	r23
    137c:	67 95       	ror	r22
    137e:	b7 95       	ror	r27
    1380:	f1 11       	cpse	r31, r1
    1382:	f8 cf       	rjmp	.-16     	; 0x1374 <__floatsisf+0x1c>
    1384:	fa f4       	brpl	.+62     	; 0x13c4 <__floatsisf+0x6c>
    1386:	bb 0f       	add	r27, r27
    1388:	11 f4       	brne	.+4      	; 0x138e <__floatsisf+0x36>
    138a:	60 ff       	sbrs	r22, 0
    138c:	1b c0       	rjmp	.+54     	; 0x13c4 <__floatsisf+0x6c>
    138e:	6f 5f       	subi	r22, 0xFF	; 255
    1390:	7f 4f       	sbci	r23, 0xFF	; 255
    1392:	8f 4f       	sbci	r24, 0xFF	; 255
    1394:	9f 4f       	sbci	r25, 0xFF	; 255
    1396:	16 c0       	rjmp	.+44     	; 0x13c4 <__floatsisf+0x6c>
    1398:	88 23       	and	r24, r24
    139a:	11 f0       	breq	.+4      	; 0x13a0 <__floatsisf+0x48>
    139c:	96 e9       	ldi	r25, 0x96	; 150
    139e:	11 c0       	rjmp	.+34     	; 0x13c2 <__floatsisf+0x6a>
    13a0:	77 23       	and	r23, r23
    13a2:	21 f0       	breq	.+8      	; 0x13ac <__floatsisf+0x54>
    13a4:	9e e8       	ldi	r25, 0x8E	; 142
    13a6:	87 2f       	mov	r24, r23
    13a8:	76 2f       	mov	r23, r22
    13aa:	05 c0       	rjmp	.+10     	; 0x13b6 <__floatsisf+0x5e>
    13ac:	66 23       	and	r22, r22
    13ae:	71 f0       	breq	.+28     	; 0x13cc <__floatsisf+0x74>
    13b0:	96 e8       	ldi	r25, 0x86	; 134
    13b2:	86 2f       	mov	r24, r22
    13b4:	70 e0       	ldi	r23, 0x00	; 0
    13b6:	60 e0       	ldi	r22, 0x00	; 0
    13b8:	2a f0       	brmi	.+10     	; 0x13c4 <__floatsisf+0x6c>
    13ba:	9a 95       	dec	r25
    13bc:	66 0f       	add	r22, r22
    13be:	77 1f       	adc	r23, r23
    13c0:	88 1f       	adc	r24, r24
    13c2:	da f7       	brpl	.-10     	; 0x13ba <__floatsisf+0x62>
    13c4:	88 0f       	add	r24, r24
    13c6:	96 95       	lsr	r25
    13c8:	87 95       	ror	r24
    13ca:	97 f9       	bld	r25, 7
    13cc:	08 95       	ret

000013ce <__fp_inf>:
    13ce:	97 f9       	bld	r25, 7
    13d0:	9f 67       	ori	r25, 0x7F	; 127
    13d2:	80 e8       	ldi	r24, 0x80	; 128
    13d4:	70 e0       	ldi	r23, 0x00	; 0
    13d6:	60 e0       	ldi	r22, 0x00	; 0
    13d8:	08 95       	ret

000013da <__fp_nan>:
    13da:	9f ef       	ldi	r25, 0xFF	; 255
    13dc:	80 ec       	ldi	r24, 0xC0	; 192
    13de:	08 95       	ret

000013e0 <__fp_pscA>:
    13e0:	00 24       	eor	r0, r0
    13e2:	0a 94       	dec	r0
    13e4:	16 16       	cp	r1, r22
    13e6:	17 06       	cpc	r1, r23
    13e8:	18 06       	cpc	r1, r24
    13ea:	09 06       	cpc	r0, r25
    13ec:	08 95       	ret

000013ee <__fp_pscB>:
    13ee:	00 24       	eor	r0, r0
    13f0:	0a 94       	dec	r0
    13f2:	12 16       	cp	r1, r18
    13f4:	13 06       	cpc	r1, r19
    13f6:	14 06       	cpc	r1, r20
    13f8:	05 06       	cpc	r0, r21
    13fa:	08 95       	ret

000013fc <__fp_round>:
    13fc:	09 2e       	mov	r0, r25
    13fe:	03 94       	inc	r0
    1400:	00 0c       	add	r0, r0
    1402:	11 f4       	brne	.+4      	; 0x1408 <__fp_round+0xc>
    1404:	88 23       	and	r24, r24
    1406:	52 f0       	brmi	.+20     	; 0x141c <__fp_round+0x20>
    1408:	bb 0f       	add	r27, r27
    140a:	40 f4       	brcc	.+16     	; 0x141c <__fp_round+0x20>
    140c:	bf 2b       	or	r27, r31
    140e:	11 f4       	brne	.+4      	; 0x1414 <__fp_round+0x18>
    1410:	60 ff       	sbrs	r22, 0
    1412:	04 c0       	rjmp	.+8      	; 0x141c <__fp_round+0x20>
    1414:	6f 5f       	subi	r22, 0xFF	; 255
    1416:	7f 4f       	sbci	r23, 0xFF	; 255
    1418:	8f 4f       	sbci	r24, 0xFF	; 255
    141a:	9f 4f       	sbci	r25, 0xFF	; 255
    141c:	08 95       	ret

0000141e <__fp_split3>:
    141e:	57 fd       	sbrc	r21, 7
    1420:	90 58       	subi	r25, 0x80	; 128
    1422:	44 0f       	add	r20, r20
    1424:	55 1f       	adc	r21, r21
    1426:	59 f0       	breq	.+22     	; 0x143e <__fp_splitA+0x10>
    1428:	5f 3f       	cpi	r21, 0xFF	; 255
    142a:	71 f0       	breq	.+28     	; 0x1448 <__fp_splitA+0x1a>
    142c:	47 95       	ror	r20

0000142e <__fp_splitA>:
    142e:	88 0f       	add	r24, r24
    1430:	97 fb       	bst	r25, 7
    1432:	99 1f       	adc	r25, r25
    1434:	61 f0       	breq	.+24     	; 0x144e <__fp_splitA+0x20>
    1436:	9f 3f       	cpi	r25, 0xFF	; 255
    1438:	79 f0       	breq	.+30     	; 0x1458 <__fp_splitA+0x2a>
    143a:	87 95       	ror	r24
    143c:	08 95       	ret
    143e:	12 16       	cp	r1, r18
    1440:	13 06       	cpc	r1, r19
    1442:	14 06       	cpc	r1, r20
    1444:	55 1f       	adc	r21, r21
    1446:	f2 cf       	rjmp	.-28     	; 0x142c <__fp_split3+0xe>
    1448:	46 95       	lsr	r20
    144a:	f1 df       	rcall	.-30     	; 0x142e <__fp_splitA>
    144c:	08 c0       	rjmp	.+16     	; 0x145e <__fp_splitA+0x30>
    144e:	16 16       	cp	r1, r22
    1450:	17 06       	cpc	r1, r23
    1452:	18 06       	cpc	r1, r24
    1454:	99 1f       	adc	r25, r25
    1456:	f1 cf       	rjmp	.-30     	; 0x143a <__fp_splitA+0xc>
    1458:	86 95       	lsr	r24
    145a:	71 05       	cpc	r23, r1
    145c:	61 05       	cpc	r22, r1
    145e:	08 94       	sec
    1460:	08 95       	ret

00001462 <__fp_zero>:
    1462:	e8 94       	clt

00001464 <__fp_szero>:
    1464:	bb 27       	eor	r27, r27
    1466:	66 27       	eor	r22, r22
    1468:	77 27       	eor	r23, r23
    146a:	cb 01       	movw	r24, r22
    146c:	97 f9       	bld	r25, 7
    146e:	08 95       	ret

00001470 <__mulsf3>:
    1470:	0b d0       	rcall	.+22     	; 0x1488 <__mulsf3x>
    1472:	c4 cf       	rjmp	.-120    	; 0x13fc <__fp_round>
    1474:	b5 df       	rcall	.-150    	; 0x13e0 <__fp_pscA>
    1476:	28 f0       	brcs	.+10     	; 0x1482 <__mulsf3+0x12>
    1478:	ba df       	rcall	.-140    	; 0x13ee <__fp_pscB>
    147a:	18 f0       	brcs	.+6      	; 0x1482 <__mulsf3+0x12>
    147c:	95 23       	and	r25, r21
    147e:	09 f0       	breq	.+2      	; 0x1482 <__mulsf3+0x12>
    1480:	a6 cf       	rjmp	.-180    	; 0x13ce <__fp_inf>
    1482:	ab cf       	rjmp	.-170    	; 0x13da <__fp_nan>
    1484:	11 24       	eor	r1, r1
    1486:	ee cf       	rjmp	.-36     	; 0x1464 <__fp_szero>

00001488 <__mulsf3x>:
    1488:	ca df       	rcall	.-108    	; 0x141e <__fp_split3>
    148a:	a0 f3       	brcs	.-24     	; 0x1474 <__mulsf3+0x4>

0000148c <__mulsf3_pse>:
    148c:	95 9f       	mul	r25, r21
    148e:	d1 f3       	breq	.-12     	; 0x1484 <__mulsf3+0x14>
    1490:	95 0f       	add	r25, r21
    1492:	50 e0       	ldi	r21, 0x00	; 0
    1494:	55 1f       	adc	r21, r21
    1496:	62 9f       	mul	r22, r18
    1498:	f0 01       	movw	r30, r0
    149a:	72 9f       	mul	r23, r18
    149c:	bb 27       	eor	r27, r27
    149e:	f0 0d       	add	r31, r0
    14a0:	b1 1d       	adc	r27, r1
    14a2:	63 9f       	mul	r22, r19
    14a4:	aa 27       	eor	r26, r26
    14a6:	f0 0d       	add	r31, r0
    14a8:	b1 1d       	adc	r27, r1
    14aa:	aa 1f       	adc	r26, r26
    14ac:	64 9f       	mul	r22, r20
    14ae:	66 27       	eor	r22, r22
    14b0:	b0 0d       	add	r27, r0
    14b2:	a1 1d       	adc	r26, r1
    14b4:	66 1f       	adc	r22, r22
    14b6:	82 9f       	mul	r24, r18
    14b8:	22 27       	eor	r18, r18
    14ba:	b0 0d       	add	r27, r0
    14bc:	a1 1d       	adc	r26, r1
    14be:	62 1f       	adc	r22, r18
    14c0:	73 9f       	mul	r23, r19
    14c2:	b0 0d       	add	r27, r0
    14c4:	a1 1d       	adc	r26, r1
    14c6:	62 1f       	adc	r22, r18
    14c8:	83 9f       	mul	r24, r19
    14ca:	a0 0d       	add	r26, r0
    14cc:	61 1d       	adc	r22, r1
    14ce:	22 1f       	adc	r18, r18
    14d0:	74 9f       	mul	r23, r20
    14d2:	33 27       	eor	r19, r19
    14d4:	a0 0d       	add	r26, r0
    14d6:	61 1d       	adc	r22, r1
    14d8:	23 1f       	adc	r18, r19
    14da:	84 9f       	mul	r24, r20
    14dc:	60 0d       	add	r22, r0
    14de:	21 1d       	adc	r18, r1
    14e0:	82 2f       	mov	r24, r18
    14e2:	76 2f       	mov	r23, r22
    14e4:	6a 2f       	mov	r22, r26
    14e6:	11 24       	eor	r1, r1
    14e8:	9f 57       	subi	r25, 0x7F	; 127
    14ea:	50 40       	sbci	r21, 0x00	; 0
    14ec:	8a f0       	brmi	.+34     	; 0x1510 <__mulsf3_pse+0x84>
    14ee:	e1 f0       	breq	.+56     	; 0x1528 <__mulsf3_pse+0x9c>
    14f0:	88 23       	and	r24, r24
    14f2:	4a f0       	brmi	.+18     	; 0x1506 <__mulsf3_pse+0x7a>
    14f4:	ee 0f       	add	r30, r30
    14f6:	ff 1f       	adc	r31, r31
    14f8:	bb 1f       	adc	r27, r27
    14fa:	66 1f       	adc	r22, r22
    14fc:	77 1f       	adc	r23, r23
    14fe:	88 1f       	adc	r24, r24
    1500:	91 50       	subi	r25, 0x01	; 1
    1502:	50 40       	sbci	r21, 0x00	; 0
    1504:	a9 f7       	brne	.-22     	; 0x14f0 <__mulsf3_pse+0x64>
    1506:	9e 3f       	cpi	r25, 0xFE	; 254
    1508:	51 05       	cpc	r21, r1
    150a:	70 f0       	brcs	.+28     	; 0x1528 <__mulsf3_pse+0x9c>
    150c:	60 cf       	rjmp	.-320    	; 0x13ce <__fp_inf>
    150e:	aa cf       	rjmp	.-172    	; 0x1464 <__fp_szero>
    1510:	5f 3f       	cpi	r21, 0xFF	; 255
    1512:	ec f3       	brlt	.-6      	; 0x150e <__mulsf3_pse+0x82>
    1514:	98 3e       	cpi	r25, 0xE8	; 232
    1516:	dc f3       	brlt	.-10     	; 0x150e <__mulsf3_pse+0x82>
    1518:	86 95       	lsr	r24
    151a:	77 95       	ror	r23
    151c:	67 95       	ror	r22
    151e:	b7 95       	ror	r27
    1520:	f7 95       	ror	r31
    1522:	e7 95       	ror	r30
    1524:	9f 5f       	subi	r25, 0xFF	; 255
    1526:	c1 f7       	brne	.-16     	; 0x1518 <__mulsf3_pse+0x8c>
    1528:	fe 2b       	or	r31, r30
    152a:	88 0f       	add	r24, r24
    152c:	91 1d       	adc	r25, r1
    152e:	96 95       	lsr	r25
    1530:	87 95       	ror	r24
    1532:	97 f9       	bld	r25, 7
    1534:	08 95       	ret

00001536 <_exit>:
    1536:	f8 94       	cli

00001538 <__stop_program>:
    1538:	ff cf       	rjmp	.-2      	; 0x1538 <__stop_program>
