# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# vsim -gui -modelsimini C:/Users/JK/AppData/Local/Temp/SigasiCompileCache6110273951383979100/HV_commandQ/mentor/modelsim.ini work.tb_hv_commandQ 
# Start time: 08:26:54 on Jul 13,2017
# Loading work.tb_hv_commandQ
# Loading work.hv_commandQ
add wave -position insertpoint  \
sim:/tb_hv_commandQ/tb_clk \
sim:/tb_hv_commandQ/tb_reset \
sim:/tb_hv_commandQ/tb_cmd_in \
sim:/tb_hv_commandQ/tb_cmd_ie \
sim:/tb_hv_commandQ/tb_cmd_request \
sim:/tb_hv_commandQ/tb_cmd_oe \
sim:/tb_hv_commandQ/tb_cq_cin_ready \
sim:/tb_hv_commandQ/tb_cq_cout_ready \
sim:/tb_hv_commandQ/tb_cmd_out \
sim:/tb_hv_commandQ/tb_op_index \
sim:/tb_hv_commandQ/tb_cmd_op_status \
sim:/tb_hv_commandQ/tb_tbm_ie \
sim:/tb_hv_commandQ/tb_tbm_index \
sim:/tb_hv_commandQ/tb_tbm_address \
sim:/tb_hv_commandQ/tb_query_ie \
sim:/tb_hv_commandQ/tb_query_tag \
sim:/tb_hv_commandQ/tb_query_oe \
sim:/tb_hv_commandQ/tb_query_out \
sim:/tb_hv_commandQ/tb_tag_head \
sim:/tb_hv_commandQ/tb_tag_tail \
sim:/tb_hv_commandQ/tb_cdb \
sim:/tb_hv_commandQ/op_cdb \
sim:/tb_hv_commandQ/query_response
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: JK  Hostname: DESKTOP-0126G9G  ProcessID: 1908
#           Attempting to use alternate WLF file "./wlft0a2779".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0a2779
run -all
# cin_pos:   0: 0000000000000040
# cin_pos:  64: 0000000000000000
# cin_pos: 128: 0000000000000040
# cin_pos: 192: 0000000000000000
# cin_pos:   0: 0000000000000140
# cin_pos:  64: 0000000000000000
# cin_pos: 128: 0000000000000140
# cin_pos: 192: 0000000000000000
# cin_pos:   0: 0000000000000240
# cin_pos:  64: 0000000000000000
# cin_pos: 128: 0000000000000240
# cin_pos: 192: 0000000000000000
# CDB (    0): 0000000002000040
# CDB (   64): 0000000000000000
# CDB (  128): 0000000000000040
# CDB (  192): 0000000000000000
# CDB (    0): 0000000002010140
# CDB (   64): 0000000000000000
# CDB (  128): 0000000000000140
# CDB (  192): 0000000000000000
# CDB (    0): 0000000002020240
# CDB (   64): 0000000000000000
# CDB (  128): 0000000000000240
# CDB (  192): 0000000000000000
# Break in Module tb_hv_commandQ at C:/Workspace_Verilog/HV_commandQ/tb_hv_commandQ..v line 163
step -over
