Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Fri Oct 27 15:38:23 2023
| Host              : DESKTOP-T0RQS2O running 64-bit major release  (build 9200)
| Command           : report_clock_utilization -file board_top_clock_utilization_routed.rpt
| Design            : board_top
| Device            : xcku11p-ffve1517
| Speed File        : -1  PRODUCTION 1.29 05-01-2022
| Temperature Grade : I
| Design State      : Routed
--------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions : Clock Primitives
6. Clock Regions : Load Primitives
7. Clock Regions : Global Clock Summary
8. Clock Regions : Routing Resource Utilization
9. Device Cell Placement Summary for Global Clock g0
10. Device Cell Placement Summary for Global Clock g1
11. Device Cell Placement Summary for Global Clock g2
12. Device Cell Placement Summary for Global Clock g3
13. Device Cell Placement Summary for Global Clock g4
14. Device Cell Placement Summary for Global Clock g5
15. Device Cell Placement Summary for Global Clock g6
16. Device Cell Placement Summary for Global Clock g7
17. Device Cell Placement Summary for Global Clock g8
18. Device Cell Placement Summary for Global Clock g9
19. Device Cell Placement Summary for Global Clock g10
20. Device Cell Placement Summary for Global Clock g11
21. Device Cell Placement Summary for Global Clock g12
22. Device Cell Placement Summary for Global Clock g13
23. Clock Region Cell Placement per Global Clock: Region X2Y0
24. Clock Region Cell Placement per Global Clock: Region X3Y0
25. Clock Region Cell Placement per Global Clock: Region X2Y1
26. Clock Region Cell Placement per Global Clock: Region X3Y1
27. Clock Region Cell Placement per Global Clock: Region X2Y2
28. Clock Region Cell Placement per Global Clock: Region X3Y2
29. Clock Region Cell Placement per Global Clock: Region X2Y3
30. Clock Region Cell Placement per Global Clock: Region X3Y3
31. Clock Region Cell Placement per Global Clock: Region X2Y4
32. Clock Region Cell Placement per Global Clock: Region X3Y4
33. Clock Region Cell Placement per Global Clock: Region X2Y5
34. Clock Region Cell Placement per Global Clock: Region X3Y5
35. Clock Region Cell Placement per Global Clock: Region X2Y6
36. Clock Region Cell Placement per Global Clock: Region X3Y6
37. Clock Region Cell Placement per Global Clock: Region X2Y7
38. Clock Region Cell Placement per Global Clock: Region X3Y7

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |   11 |       208 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |        32 |   0 |            0 |      0 |
| BUFGCTRL   |    1 |        64 |   0 |            0 |      0 |
| BUFG_GT    |    2 |       312 |   0 |            0 |      0 |
| MMCM       |    2 |         8 |   0 |            0 |      0 |
| PLL        |    0 |        16 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Root | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                               | Driver Pin                                                                                                                                                                                                                          | Net                                                                                                                                                                                                                 |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | src0      | BUFG_GT/O       | None       | BUFG_GT_X1Y30 | X3Y1         | X2Y3 |                   |                10 |       19906 |               1 |       13.468 | gtwiz_userclk_rx_srcclk_out[0]                                                                      | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g1        | src1      | BUFGCE/O        | None       | BUFGCE_X0Y111 | X2Y4         | X2Y3 |                   |                 6 |        8028 |               1 |       10.000 | clk_out1_CPU_block_clk_wiz_1_1                                                                      | CPU_block/clk_wiz_1/inst/clkout1_buf/O                                                                                                                                                                                              | CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                   |
| g2        | src2      | BUFG_GT/O       | None       | BUFG_GT_X1Y41 | X3Y1         | X2Y3 |                   |                 9 |        7795 |               0 |       13.468 | gtwiz_userclk_tx_srcclk_out[0]                                                                      | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g3        | src3      | BUFGCE/O        | None       | BUFGCE_X0Y108 | X2Y4         | X2Y4 |                   |                 9 |        4226 |               1 |       20.000 | freerun                                                                                             | FPGA_50MHz_IBUF_BUFG_inst/O                                                                                                                                                                                                         | FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                |
| g4        | src4      | BUFGCE/O        | None       | BUFGCE_X0Y20  | X2Y0         | X2Y2 |                   |                 3 |         465 |               0 |       50.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                              |
| g5        | src5      | BUFGCTRL/O      | None       | BUFGCTRL_X0Y7 | X2Y0         | X2Y2 |                   |                 3 |         249 |               0 |       33.333 | CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                             | CPU_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O                                                                                                                                                                  | CPU_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                            |
| g5        | src6      | BUFGCTRL/O      | None       | BUFGCTRL_X0Y7 | X2Y0         | X2Y2 |                   |                 3 |         249 |               0 |       33.333 | CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                             | CPU_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O                                                                                                                                                                  | CPU_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                            |
| g6        | src7      | BUFGCE/O        | None       | BUFGCE_X0Y10  | X2Y0         | X2Y3 |                   |                 2 |          41 |               1 |       66.666 | CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                           | CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O                                                                                                                                                                          | CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                               |
| g7        | src8      | BUFGCE/O        | None       | BUFGCE_X0Y95  | X2Y3         | X2Y3 | n/a               |                 1 |           0 |               1 |       13.468 | clk_out1_CPU_block_clk_wiz_0_0                                                                      | CPU_block/clk_wiz_0/inst/clkout1_buf/O                                                                                                                                                                                              | CPU_block/clk_wiz_0/inst/clk_out1                                                                                                                                                                                   |
| g8        | src9      | BUFGCE/O        | None       | BUFGCE_X0Y80  | X2Y3         | X2Y3 | n/a               |                 3 |           0 |            2332 |          n/a | n/a                                                                                                 | CPU_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O                                                                                                                                                    | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                               |
| g9        | src10     | BUFGCE/O        | None       | BUFGCE_X0Y72  | X2Y3         | X2Y3 | n/a               |                 7 |           0 |            1696 |          n/a | n/a                                                                                                 | vx1_link/vx1_rx_link/Reset_Blk/BUFG_inst0/O                                                                                                                                                                                         | vx1_link/vx1_rx_link/Reset_Blk/LCLK_RESET                                                                                                                                                                           |
| g10       | src11     | BUFGCE/O        | None       | BUFGCE_X0Y73  | X2Y3         | X2Y3 | n/a               |                 8 |           0 |            7958 |          n/a | n/a                                                                                                 | vx1_link/vx1_rx_link/Reset_Blk/BUFG_inst1/O                                                                                                                                                                                         | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                           |
| g11       | src12     | BUFGCE/O        | None       | BUFGCE_X0Y74  | X2Y3         | X2Y3 | n/a               |                 6 |           0 |            1088 |          n/a | n/a                                                                                                 | vx1_link/vx1_tx_link/Reset_Blk/BUFG_inst0/O                                                                                                                                                                                         | vx1_link/vx1_tx_link/Reset_Blk/LCLK_RESET                                                                                                                                                                           |
| g12       | src13     | BUFGCE/O        | None       | BUFGCE_X0Y75  | X2Y3         | X2Y3 | n/a               |                 6 |           0 |            1664 |          n/a | n/a                                                                                                 | vx1_link/vx1_tx_link/Reset_Blk/BUFG_inst1/O                                                                                                                                                                                         | vx1_link/vx1_tx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                           |
| g13       | src14     | BUFGCE/O        | None       | BUFGCE_X0Y76  | X2Y3         | X2Y3 | n/a               |                 6 |           0 |            1184 |          n/a | n/a                                                                                                 | vx1_link/vx1_tx_link/Reset_Blk/BUFG_inst2/O                                                                                                                                                                                         | vx1_link/vx1_tx_link/Reset_Blk/PHYCLK_RESET                                                                                                                                                                         |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


3. Global Clock Source Details
------------------------------

+-----------+-----------+------------------------+--------------------+--------------------+--------------+-------------+-----------------+---------------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin        | Constraint         | Site               | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                                                                                        | Driver Pin                                                                                                                                                                                                                                                                    | Net                                                                                                                                                                                                                             |
+-----------+-----------+------------------------+--------------------+--------------------+--------------+-------------+-----------------+---------------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| src0      | g0        | GTHE4_CHANNEL/RXOUTCLK | GTHE4_CHANNEL_X0Y7 | GTHE4_CHANNEL_X0Y7 | X3Y1         |           2 |               0 |              13.468 | gtwiz_userclk_rx_srcclk_out[0]                                                                      | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userclk_rx_srcclk_out[0] |
| src1      | g1        | MMCME4_ADV/CLKOUT0     | None               | MMCM_X0Y4          | X2Y4         |           1 |               0 |              10.000 | clk_out1_CPU_block_clk_wiz_1_1                                                                      | CPU_block/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0                                                                                                                                                                                                                              | CPU_block/clk_wiz_1/inst/clk_out1_CPU_block_clk_wiz_1_1                                                                                                                                                                         |
| src2      | g2        | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y7 | GTHE4_CHANNEL_X0Y7 | X3Y1         |           2 |               0 |              13.468 | gtwiz_userclk_tx_srcclk_out[0]                                                                      | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_srcclk_out[0] |
| src3      | g3        | IBUFCTRL/O             | IOB_X0Y234         | IOB_X0Y234         | X2Y4         |           1 |               0 |              20.000 | freerun                                                                                             | FPGA_50MHz_IBUF_inst/IBUFCTRL_INST/O                                                                                                                                                                                                                                          | FPGA_50MHz_IBUF_inst/O                                                                                                                                                                                                          |
| src4      | g4        | BSCANE2/TCK            | None               | CONFIG_SITE_X0Y0   | X3Y1         |           1 |               0 |              50.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TCK                                                                                                                                                               |
| src5      | g5        | BSCANE2/DRCK           | None               | CONFIG_SITE_X0Y0   | X3Y1         |           1 |               0 |              33.333 | CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                             | CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                                                                                                                                                       | CPU_block/mdm_1/U0/Use_E2.BSCAN_I/DRCK                                                                                                                                                                                          |
| src6      | g5        | VCC/P                  | None               |                    | n/a          |           0 |               0 |                     |                                                                                                     | CPU_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/VCC_1/P                                                                                                                                                                                                                        | CPU_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/VCC_2                                                                                                                                                                            |
| src7      | g6        | BSCANE2/UPDATE         | None               | CONFIG_SITE_X0Y0   | X3Y1         |           1 |               0 |              66.666 | CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                           | CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                                                                                                                                                     | CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                                                                                                                  |
| src8      | g7        | MMCME4_ADV/CLKOUT0     | None               | MMCM_X0Y3          | X2Y3         |           1 |               0 |              13.468 | clk_out1_CPU_block_clk_wiz_0_0                                                                      | CPU_block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0                                                                                                                                                                                                                              | CPU_block/clk_wiz_0/inst/clk_out1_CPU_block_clk_wiz_0_0                                                                                                                                                                         |
| src9      | g8        | FDRE/Q                 | None               | SLICE_X61Y202      | X2Y3         |           1 |               0 |                     |                                                                                                     | CPU_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q                                                                                                                                                                                                         | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place                                                                                                                                                                |
| src10     | g9        | FDPE/Q                 | None               | SLICE_X42Y211      | X2Y3         |           1 |               0 |                     |                                                                                                     | vx1_link/vx1_rx_link/Reset_Blk/lreset_shift_reg[3]/Q                                                                                                                                                                                                                          | vx1_link/vx1_rx_link/Reset_Blk/local_reset                                                                                                                                                                                      |
| src11     | g10       | FDPE/Q                 | None               | SLICE_X42Y211      | X2Y3         |           1 |               0 |                     |                                                                                                     | vx1_link/vx1_rx_link/Reset_Blk/preset_shift_reg[3]/Q                                                                                                                                                                                                                          | vx1_link/vx1_rx_link/Reset_Blk/preset_i                                                                                                                                                                                         |
| src12     | g11       | FDPE/Q                 | None               | SLICE_X50Y211      | X2Y3         |           1 |               0 |                     |                                                                                                     | vx1_link/vx1_tx_link/Reset_Blk/lreset_shift_reg[3]/Q                                                                                                                                                                                                                          | vx1_link/vx1_tx_link/Reset_Blk/local_reset                                                                                                                                                                                      |
| src13     | g12       | FDPE/Q                 | None               | SLICE_X50Y211      | X2Y3         |           1 |               0 |                     |                                                                                                     | vx1_link/vx1_tx_link/Reset_Blk/preset_shift_reg[3]_lopt_replica/Q                                                                                                                                                                                                             | vx1_link/vx1_tx_link/Reset_Blk/Q_replN                                                                                                                                                                                          |
| src14     | g13       | FDPE/Q                 | None               | SLICE_X50Y211      | X2Y3         |           1 |               0 |                     |                                                                                                     | vx1_link/vx1_tx_link/Reset_Blk/preset_shift_reg[3]_lopt_replica_1/Q                                                                                                                                                                                                           | vx1_link/vx1_tx_link/Reset_Blk/Q_replN_1                                                                                                                                                                                        |
+-----------+-----------+------------------------+--------------------+--------------------+--------------+-------------+-----------------+---------------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


4. Local Clock Details
----------------------

+----------+---------------------------+---------------------+-----------------------------------+--------------+-------------+-----------------+--------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Local Id | Driver Type/Pin           | Constraint          | Site/BEL                          | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                          | Driver Pin                                                                                                                                                                                                                                                                       | Net                                                                                                                                                                                                                           |
+----------+---------------------------+---------------------+-----------------------------------+--------------+-------------+-----------------+--------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 0        | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y0  | GTHE4_CHANNEL_X0Y0/GTHE4_CHANNEL  | X3Y0         |          15 |               0 |       13.468 | GTHE4_CHANNEL_RXOUTCLKPCS[0]   | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] |
| 1        | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y1  | GTHE4_CHANNEL_X0Y1/GTHE4_CHANNEL  | X3Y0         |          15 |               0 |       13.468 | GTHE4_CHANNEL_RXOUTCLKPCS[1]   | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] |
| 2        | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y2  | GTHE4_CHANNEL_X0Y2/GTHE4_CHANNEL  | X3Y0         |          15 |               0 |       13.468 | GTHE4_CHANNEL_RXOUTCLKPCS[2]   | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] |
| 3        | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y3  | GTHE4_CHANNEL_X0Y3/GTHE4_CHANNEL  | X3Y0         |          15 |               0 |       13.468 | GTHE4_CHANNEL_RXOUTCLKPCS[3]   | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] |
| 4        | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y4  | GTHE4_CHANNEL_X0Y4/GTHE4_CHANNEL  | X3Y1         |          15 |               0 |       13.468 | GTHE4_CHANNEL_RXOUTCLKPCS[0]_1 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] |
| 5        | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y5  | GTHE4_CHANNEL_X0Y5/GTHE4_CHANNEL  | X3Y1         |          15 |               0 |       13.468 | GTHE4_CHANNEL_RXOUTCLKPCS[1]_1 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] |
| 6        | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y6  | GTHE4_CHANNEL_X0Y6/GTHE4_CHANNEL  | X3Y1         |          15 |               0 |       13.468 | GTHE4_CHANNEL_RXOUTCLKPCS[2]_1 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] |
| 7        | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y7  | GTHE4_CHANNEL_X0Y7/GTHE4_CHANNEL  | X3Y1         |          15 |               0 |       13.468 | GTHE4_CHANNEL_RXOUTCLKPCS[3]_1 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] |
| 8        | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y8  | GTHE4_CHANNEL_X0Y8/GTHE4_CHANNEL  | X3Y2         |          15 |               0 |       13.468 | GTHE4_CHANNEL_RXOUTCLKPCS[0]_2 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] |
| 9        | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y9  | GTHE4_CHANNEL_X0Y9/GTHE4_CHANNEL  | X3Y2         |          15 |               0 |       13.468 | GTHE4_CHANNEL_RXOUTCLKPCS[1]_2 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] |
| 10       | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y10 | GTHE4_CHANNEL_X0Y10/GTHE4_CHANNEL | X3Y2         |          15 |               0 |       13.468 | GTHE4_CHANNEL_RXOUTCLKPCS[2]_2 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] |
| 11       | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y11 | GTHE4_CHANNEL_X0Y11/GTHE4_CHANNEL | X3Y2         |          15 |               0 |       13.468 | GTHE4_CHANNEL_RXOUTCLKPCS[3]_2 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] |
| 12       | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y12 | GTHE4_CHANNEL_X0Y12/GTHE4_CHANNEL | X3Y3         |          15 |               0 |       13.468 | GTHE4_CHANNEL_RXOUTCLKPCS[0]_3 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] |
| 13       | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y13 | GTHE4_CHANNEL_X0Y13/GTHE4_CHANNEL | X3Y3         |          15 |               0 |       13.468 | GTHE4_CHANNEL_RXOUTCLKPCS[1]_3 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] |
| 14       | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y14 | GTHE4_CHANNEL_X0Y14/GTHE4_CHANNEL | X3Y3         |          15 |               0 |       13.468 | GTHE4_CHANNEL_RXOUTCLKPCS[2]_3 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] |
| 15       | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y15 | GTHE4_CHANNEL_X0Y15/GTHE4_CHANNEL | X3Y3         |          15 |               0 |       13.468 | GTHE4_CHANNEL_RXOUTCLKPCS[3]_3 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] |
| 16       | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y16 | GTHE4_CHANNEL_X0Y16/GTHE4_CHANNEL | X3Y4         |          15 |               0 |       13.468 | GTHE4_CHANNEL_RXOUTCLKPCS[0]_4 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] |
| 17       | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y17 | GTHE4_CHANNEL_X0Y17/GTHE4_CHANNEL | X3Y4         |          15 |               0 |       13.468 | GTHE4_CHANNEL_RXOUTCLKPCS[1]_4 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] |
| 18       | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y18 | GTHE4_CHANNEL_X0Y18/GTHE4_CHANNEL | X3Y4         |          15 |               0 |       13.468 | GTHE4_CHANNEL_RXOUTCLKPCS[2]_4 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] |
| 19       | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y19 | GTHE4_CHANNEL_X0Y19/GTHE4_CHANNEL | X3Y4         |          15 |               0 |       13.468 | GTHE4_CHANNEL_RXOUTCLKPCS[3]_4 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] |
| 20       | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y20 | GTHE4_CHANNEL_X0Y20/GTHE4_CHANNEL | X3Y5         |          15 |               0 |       13.468 | GTHE4_CHANNEL_RXOUTCLKPCS[0]_5 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[5].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[5].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] |
| 21       | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y21 | GTHE4_CHANNEL_X0Y21/GTHE4_CHANNEL | X3Y5         |          15 |               0 |       13.468 | GTHE4_CHANNEL_RXOUTCLKPCS[1]_5 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[5].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[5].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] |
| 22       | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y22 | GTHE4_CHANNEL_X0Y22/GTHE4_CHANNEL | X3Y5         |          15 |               0 |       13.468 | GTHE4_CHANNEL_RXOUTCLKPCS[2]_5 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[5].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[5].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] |
| 23       | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y23 | GTHE4_CHANNEL_X0Y23/GTHE4_CHANNEL | X3Y5         |          15 |               0 |       13.468 | GTHE4_CHANNEL_RXOUTCLKPCS[3]_5 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[5].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[5].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] |
| 24       | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y24 | GTHE4_CHANNEL_X0Y24/GTHE4_CHANNEL | X3Y6         |          15 |               0 |       13.468 | GTHE4_CHANNEL_RXOUTCLKPCS[0]_6 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[6].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[6].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] |
| 25       | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y25 | GTHE4_CHANNEL_X0Y25/GTHE4_CHANNEL | X3Y6         |          15 |               0 |       13.468 | GTHE4_CHANNEL_RXOUTCLKPCS[1]_6 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[6].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[6].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] |
| 26       | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y26 | GTHE4_CHANNEL_X0Y26/GTHE4_CHANNEL | X3Y6         |          15 |               0 |       13.468 | GTHE4_CHANNEL_RXOUTCLKPCS[2]_6 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[6].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[6].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] |
| 27       | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y27 | GTHE4_CHANNEL_X0Y27/GTHE4_CHANNEL | X3Y6         |          15 |               0 |       13.468 | GTHE4_CHANNEL_RXOUTCLKPCS[3]_6 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[6].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[6].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] |
| 28       | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y28 | GTHE4_CHANNEL_X0Y28/GTHE4_CHANNEL | X3Y7         |          15 |               0 |       13.468 | GTHE4_CHANNEL_RXOUTCLKPCS[0]_7 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[7].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[7].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] |
| 29       | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y29 | GTHE4_CHANNEL_X0Y29/GTHE4_CHANNEL | X3Y7         |          15 |               0 |       13.468 | GTHE4_CHANNEL_RXOUTCLKPCS[1]_7 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[7].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[7].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] |
| 30       | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y30 | GTHE4_CHANNEL_X0Y30/GTHE4_CHANNEL | X3Y7         |          15 |               0 |       13.468 | GTHE4_CHANNEL_RXOUTCLKPCS[2]_7 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[7].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[7].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] |
| 31       | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y31 | GTHE4_CHANNEL_X0Y31/GTHE4_CHANNEL | X3Y7         |          15 |               0 |       13.468 | GTHE4_CHANNEL_RXOUTCLKPCS[3]_7 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[7].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[7].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] |
+----------+---------------------------+---------------------+-----------------------------------+--------------+-------------+-----------------+--------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
*** Non-Clock Loads column represents cell count of non-clock pin loads


5. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
|                   |  Global Clock |     BUFGCE    |   BUFGCE_DIV  |    BUFGCTRL   |    BUFG_GT    |      MMCM     |      PLL      |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| Clock Region Name | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| X0Y0              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y0              |     3 |    24 |     2 |    24 |     0 |     4 |     1 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y0              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y1              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y1              |     9 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y1              |     9 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     2 |    24 |     0 |     0 |     0 |     0 |
| X0Y2              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y2              |    11 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y2              |    11 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y3              |    14 |    24 |     7 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     1 |     1 |     0 |     2 |
| X3Y3              |    13 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y4              |     9 |    24 |     2 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     1 |     1 |     0 |     2 |
| X3Y4              |     9 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y5              |     8 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y5              |     8 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y6              |     8 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y6              |     8 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y7              |     5 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y7              |     5 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y0              |      0 |      24 |      0 |   19200 |      0 |    5280 |      0 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y0              |      3 |      24 |      0 |   19200 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |     144 |      0 |       0 |      0 |       0 |
| X3Y0              |      3 |      24 |     84 |   23040 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      72 |      4 |       4 |      0 |       1 |
| X0Y1              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y1              |      0 |      24 |      0 |   19200 |      0 |    5280 |      0 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y1              |      9 |      24 |      0 |   19200 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |     144 |      0 |       0 |      0 |       0 |
| X3Y1              |      9 |      24 |   2871 |   23040 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      72 |      4 |       4 |      0 |       0 |
| X0Y2              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y2              |      0 |      24 |      0 |   19200 |      0 |    5280 |      0 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y2              |     11 |      24 |   1950 |   19200 |     22 |    5760 |      0 |      24 |      0 |       0 |      0 |     144 |      0 |       0 |      0 |       0 |
| X3Y2              |     11 |      24 |   6227 |   23040 |     71 |    4800 |      6 |      48 |      0 |       0 |      0 |      72 |      4 |       4 |      0 |       0 |
| X0Y3              |      0 |      24 |      0 |   20160 |      0 |    3840 |      0 |      48 |      0 |      16 |      0 |      48 |      0 |       4 |      0 |       1 |
| X1Y3              |      0 |      24 |      0 |   20160 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y3              |     14 |      24 |   1939 |   19200 |     78 |    5760 |      6 |      24 |      0 |       0 |      3 |     144 |      0 |       0 |      0 |       0 |
| X3Y3              |     13 |      24 |   9446 |   23040 |    757 |    4800 |     32 |      48 |      0 |       0 |      0 |      72 |      4 |       4 |      0 |       1 |
| X0Y4              |      0 |      24 |      0 |   20160 |      0 |    3840 |      0 |      48 |      0 |      16 |      0 |      48 |      0 |       4 |      0 |       1 |
| X1Y4              |      0 |      24 |      0 |   20160 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y4              |      9 |      24 |    599 |   19200 |     46 |    5760 |      6 |      24 |      0 |       0 |      0 |     144 |      0 |       0 |      0 |       0 |
| X3Y4              |      9 |      24 |   7888 |   23040 |    638 |    4800 |     27 |      48 |      0 |       0 |      0 |      72 |      4 |       4 |      0 |       0 |
| X0Y5              |      0 |      24 |      0 |   20160 |      0 |    3840 |      0 |      48 |      0 |      16 |      0 |      48 |      0 |       4 |      0 |       1 |
| X1Y5              |      0 |      24 |      0 |   20160 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y5              |      8 |      24 |      0 |   19200 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |     144 |      0 |       0 |      0 |       0 |
| X3Y5              |      8 |      24 |   4938 |   23040 |     35 |    4800 |      0 |      48 |      0 |       0 |      0 |      72 |      4 |       4 |      0 |       0 |
| X0Y6              |      0 |      24 |      0 |   20160 |      0 |    3840 |      0 |      48 |      0 |      16 |      0 |      48 |      0 |       4 |      0 |       1 |
| X1Y6              |      0 |      24 |      0 |   20160 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y6              |      8 |      24 |      0 |   19200 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |     144 |      0 |       0 |      0 |       0 |
| X3Y6              |      8 |      24 |   2629 |   23040 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      72 |      4 |       4 |      0 |       0 |
| X0Y7              |      0 |      24 |      0 |   20160 |      0 |    3840 |      0 |      48 |      0 |      16 |      0 |      48 |      0 |       4 |      0 |       1 |
| X1Y7              |      0 |      24 |      0 |   20160 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y7              |      5 |      24 |      0 |   19200 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |     144 |      0 |       0 |      0 |       0 |
| X3Y7              |      5 |      24 |    181 |   23040 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      72 |      4 |       4 |      0 |       0 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


7. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+----+----+
|    | X0 | X1 | X2 | X3 |
+----+----+----+----+----+
| Y7 |  0 |  0 |  5 |  5 |
| Y6 |  0 |  0 |  8 |  8 |
| Y5 |  0 |  0 |  8 |  8 |
| Y4 |  0 |  0 |  9 |  9 |
| Y3 |  0 |  0 | 14 | 13 |
| Y2 |  0 |  0 | 13 | 11 |
| Y1 |  0 |  0 | 11 |  9 |
| Y0 |  0 |  0 |  6 |  3 |
+----+----+----+----+----+


8. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0              |    4 |    24 | 16.67 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X3Y0              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y1              |    3 |    24 | 12.50 |    9 |    24 | 37.50 |    3 |    24 | 12.50 |    9 |    24 | 37.50 |
| X3Y1              |    4 |    24 | 16.67 |    9 |    24 | 37.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y2              |    0 |    24 |  0.00 |   11 |    24 | 45.83 |    5 |    24 | 20.83 |   12 |    24 | 50.00 |
| X3Y2              |    0 |    24 |  0.00 |   11 |    24 | 45.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    4 |    24 | 16.67 |   11 |    24 | 45.83 |
| X3Y3              |    0 |    24 |  0.00 |   13 |    24 | 54.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    2 |    24 |  8.33 |    9 |    24 | 37.50 |    1 |    24 |  4.17 |    8 |    24 | 33.33 |
| X3Y4              |    0 |    24 |  0.00 |    9 |    24 | 37.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y5              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    8 |    24 | 33.33 |
| X3Y5              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y6              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    5 |    24 | 20.83 |
| X3Y6              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y7              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y7              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


9. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                 |
+-----------+-----------------+-------------------+--------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | BUFG_GT/O       | X3Y1              | gtwiz_userclk_rx_srcclk_out[0] |      13.468 | {0.000 6.734} | X2Y3     |       19875 |        0 |              0 |       32 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
+-----------+-----------------+-------------------+--------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+---------+-----------+-----------------------+
|    | X0 | X1 | X2      | X3        | HORIZONTAL PROG DELAY |
+----+----+----+---------+-----------+-----------------------+
| Y7 |  0 |  0 |       0 |        44 |                     0 |
| Y6 |  0 |  0 |       0 |      1437 |                     1 |
| Y5 |  0 |  0 |       0 |      2879 |                     2 |
| Y4 |  0 |  0 |     205 |      5412 |                     3 |
| Y3 |  0 |  0 | (R) 450 |      5135 |                     3 |
| Y2 |  0 |  0 |       0 |      3004 |                     2 |
| Y1 |  0 |  0 |       0 |  (D) 1306 |                     1 |
| Y0 |  0 |  0 |       0 |        35 |                     0 |
+----+----+----+---------+-----------+-----------------------+


10. Device Cell Placement Summary for Global Clock g1
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                               |
+-----------+-----------------+-------------------+--------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------+
| g1        | BUFGCE/O        | X2Y4              | clk_out1_CPU_block_clk_wiz_1_1 |      10.000 | {0.000 5.000} | X2Y3     |        7380 |        0 |              1 |        0 | CPU_block/clk_wiz_1/inst/clk_out1 |
+-----------+-----------------+-------------------+--------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----------+-------+-----------------------+
|    | X0 | X1 | X2       | X3    | HORIZONTAL PROG DELAY |
+----+----+----+----------+-------+-----------------------+
| Y7 |  0 |  0 |        0 |     0 |                     - |
| Y6 |  0 |  0 |        0 |     0 |                     - |
| Y5 |  0 |  0 |        0 |     0 |                     - |
| Y4 |  0 |  0 |  (D) 446 |   653 |                     1 |
| Y3 |  0 |  0 | (R) 1232 |  2195 |                     1 |
| Y2 |  0 |  0 |     1972 |   883 |                     0 |
| Y1 |  0 |  0 |        0 |     0 |                     - |
| Y0 |  0 |  0 |        0 |     0 |                     - |
+----+----+----+----------+-------+-----------------------+


11. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                 |
+-----------+-----------------+-------------------+--------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g2        | BUFG_GT/O       | X3Y1              | gtwiz_userclk_tx_srcclk_out[0] |      13.468 | {0.000 6.734} | X2Y3     |        7763 |        0 |              0 |       32 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-----------+-----------------+-------------------+--------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-------+----------+-----------------------+
|    | X0 | X1 | X2    | X3       | HORIZONTAL PROG DELAY |
+----+----+----+-------+----------+-----------------------+
| Y7 |  0 |  0 |     0 |        4 |                     0 |
| Y6 |  0 |  0 |     0 |      433 |                     1 |
| Y5 |  0 |  0 |     0 |     1522 |                     2 |
| Y4 |  0 |  0 |     0 |     1910 |                     3 |
| Y3 |  0 |  0 | (R) 6 |     1854 |                     3 |
| Y2 |  0 |  0 |     0 |     1534 |                     2 |
| Y1 |  0 |  0 |     0 |  (D) 528 |                     1 |
| Y0 |  0 |  0 |     0 |        4 |                     0 |
+----+----+----+-------+----------+-----------------------+


12. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+---------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock   | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                  |
+-----------+-----------------+-------------------+---------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------+
| g3        | BUFGCE/O        | X2Y4              | freerun |      20.000 | {0.000 10.000} | X2Y4     |        4226 |        0 |              1 |        0 | FPGA_50MHz_IBUF_BUFG |
+-----------+-----------------+-------------------+---------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----------+------+-----------------------+
|    | X0 | X1 | X2        | X3   | HORIZONTAL PROG DELAY |
+----+----+----+-----------+------+-----------------------+
| Y7 |  0 |  0 |         0 |  141 |                     1 |
| Y6 |  0 |  0 |         0 |  647 |                     2 |
| Y5 |  0 |  0 |         0 |  520 |                     3 |
| Y4 |  0 |  0 | (R) (D) 1 |  527 |                     3 |
| Y3 |  0 |  0 |        91 |  728 |                     2 |
| Y2 |  0 |  0 |         0 |  753 |                     1 |
| Y1 |  0 |  0 |         0 |  819 |                     0 |
| Y0 |  0 |  0 |         0 |    0 |                     - |
+----+----+----+-----------+------+-----------------------+


13. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                               | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                    |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| g4        | BUFGCE/O        | X2Y0              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK |      50.000 | {0.000 25.000} | X2Y2     |         465 |        0 |              0 |        0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+--------+------+-----------------------+
|    | X0 | X1 | X2     | X3   | HORIZONTAL PROG DELAY |
+----+----+----+--------+------+-----------------------+
| Y7 |  0 |  0 |      0 |    0 |                     - |
| Y6 |  0 |  0 |      0 |    0 |                     - |
| Y5 |  0 |  0 |      0 |    0 |                     - |
| Y4 |  0 |  0 |      0 |    0 |                     - |
| Y3 |  0 |  0 |    160 |  146 |                     1 |
| Y2 |  0 |  0 |  (R) 0 |    0 |                     - |
| Y1 |  0 |  0 |      0 |  159 |                     0 |
| Y0 |  0 |  0 |  (D) 0 |    0 |                     - |
+----+----+----+--------+------+-----------------------+


14. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                   | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                      |
+-----------+-----------------+-------------------+---------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------+
| g5        | BUFGCTRL/O      | X2Y0              | CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK |      33.333 | {0.000 16.667} | X2Y2     |         249 |        0 |              0 |        0 | CPU_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |
+-----------+-----------------+-------------------+---------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+--------+-----+-----------------------+
|    | X0 | X1 | X2     | X3  | HORIZONTAL PROG DELAY |
+----+----+----+--------+-----+-----------------------+
| Y7 |  0 |  0 |      0 |   0 |                     - |
| Y6 |  0 |  0 |      0 |   0 |                     - |
| Y5 |  0 |  0 |      0 |   0 |                     - |
| Y4 |  0 |  0 |      0 |   0 |                     - |
| Y3 |  0 |  0 |     86 |  88 |                     0 |
| Y2 |  0 |  0 |  (R) 0 |  75 |                     0 |
| Y1 |  0 |  0 |      0 |   0 |                     - |
| Y0 |  0 |  0 |  (D) 0 |   0 |                     - |
+----+----+----+--------+-----+-----------------------+


15. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                     | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                   |
+-----------+-----------------+-------------------+-----------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------+
| g6        | BUFGCE/O        | X2Y0              | CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE |      66.666 | {0.000 33.333} | X2Y3     |          42 |        0 |              0 |        0 | CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE |
+-----------+-----------------+-------------------+-----------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+--------+-----+-----------------------+
|    | X0 | X1 | X2     | X3  | HORIZONTAL PROG DELAY |
+----+----+----+--------+-----+-----------------------+
| Y7 |  0 |  0 |      0 |   0 |                     - |
| Y6 |  0 |  0 |      0 |   0 |                     - |
| Y5 |  0 |  0 |      0 |   0 |                     - |
| Y4 |  0 |  0 |      0 |   0 |                     - |
| Y3 |  0 |  0 |  (R) 4 |  38 |                     0 |
| Y2 |  0 |  0 |      0 |   0 |                     - |
| Y1 |  0 |  0 |      0 |   0 |                     - |
| Y0 |  0 |  0 |  (D) 0 |   0 |                     - |
+----+----+----+--------+-----+-----------------------+


16. Device Cell Placement Summary for Global Clock g7
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                               |
+-----------+-----------------+-------------------+--------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------+
| g7        | BUFGCE/O        | X2Y3              | clk_out1_CPU_block_clk_wiz_0_0 |      13.468 | {0.000 6.734} | X2Y3     |           1 |        0 |              0 |        0 | CPU_block/clk_wiz_0/inst/clk_out1 |
+-----------+-----------------+-------------------+--------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----------+----+-----------------------+
|    | X0 | X1 | X2        | X3 | HORIZONTAL PROG DELAY |
+----+----+----+-----------+----+-----------------------+
| Y7 |  0 |  0 |         0 |  0 |                     - |
| Y6 |  0 |  0 |         0 |  0 |                     - |
| Y5 |  0 |  0 |         0 |  0 |                     - |
| Y4 |  0 |  0 |         0 |  0 |                     - |
| Y3 |  0 |  0 | (R) (D) 0 |  1 |                     0 |
| Y2 |  0 |  0 |         0 |  0 |                     - |
| Y1 |  0 |  0 |         0 |  0 |                     - |
| Y0 |  0 |  0 |         0 |  0 |                     - |
+----+----+----+-----------+----+-----------------------+


17. Device Cell Placement Summary for Global Clock g8
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                   |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------+
| g8        | BUFGCE/O        | X2Y3              |       |             |               | X2Y3     |        2332 |        0 |              0 |        0 | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+------------+------+-----------------------+
|    | X0 | X1 | X2         | X3   | HORIZONTAL PROG DELAY |
+----+----+----+------------+------+-----------------------+
| Y7 |  0 |  0 |          0 |    0 |                     - |
| Y6 |  0 |  0 |          0 |    0 |                     - |
| Y5 |  0 |  0 |          0 |    0 |                     - |
| Y4 |  0 |  0 |          0 |    0 |                     - |
| Y3 |  0 |  0 | (R) (D) 25 |    0 |                     0 |
| Y2 |  0 |  0 |       1770 |  537 |                     0 |
| Y1 |  0 |  0 |          0 |    0 |                     - |
| Y0 |  0 |  0 |          0 |    0 |                     - |
+----+----+----+------------+------+-----------------------+


18. Device Cell Placement Summary for Global Clock g9
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                       |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
| g9        | BUFGCE/O        | X2Y3              |       |             |               | X2Y3     |        1696 |        0 |              0 |        0 | vx1_link/vx1_rx_link/Reset_Blk/LCLK_RESET |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----------+------+-----------------------+
|    | X0 | X1 | X2        | X3   | HORIZONTAL PROG DELAY |
+----+----+----+-----------+------+-----------------------+
| Y7 |  0 |  0 |         0 |  110 |                     0 |
| Y6 |  0 |  0 |         0 |  314 |                     0 |
| Y5 |  0 |  0 |         0 |  212 |                     0 |
| Y4 |  0 |  0 |         0 |  212 |                     0 |
| Y3 |  0 |  0 | (R) (D) 0 |  198 |                     0 |
| Y2 |  0 |  0 |         0 |  278 |                     0 |
| Y1 |  0 |  0 |         0 |  372 |                     0 |
| Y0 |  0 |  0 |         0 |    0 |                     - |
+----+----+----+-----------+------+-----------------------+


19. Device Cell Placement Summary for Global Clock g10
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                       |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
| g10       | BUFGCE/O        | X2Y3              |       |             |               | X2Y3     |        7958 |        0 |              0 |        0 | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----------+-------+-----------------------+
|    | X0 | X1 | X2        | X3    | HORIZONTAL PROG DELAY |
+----+----+----+-----------+-------+-----------------------+
| Y7 |  0 |  0 |         0 |    32 |                     0 |
| Y6 |  0 |  0 |         0 |  1413 |                     0 |
| Y5 |  0 |  0 |         0 |  1521 |                     0 |
| Y4 |  0 |  0 |         0 |  1008 |                     0 |
| Y3 |  0 |  0 | (R) (D) 0 |   993 |                     0 |
| Y2 |  0 |  0 |         0 |  1679 |                     0 |
| Y1 |  0 |  0 |         0 |  1282 |                     0 |
| Y0 |  0 |  0 |         0 |    30 |                     0 |
+----+----+----+-----------+-------+-----------------------+


20. Device Cell Placement Summary for Global Clock g11
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                       |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
| g11       | BUFGCE/O        | X2Y3              |       |             |               | X2Y3     |        1088 |        0 |              0 |        0 | vx1_link/vx1_tx_link/Reset_Blk/LCLK_RESET |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----------+------+-----------------------+
|    | X0 | X1 | X2        | X3   | HORIZONTAL PROG DELAY |
+----+----+----+-----------+------+-----------------------+
| Y7 |  0 |  0 |         0 |    0 |                     - |
| Y6 |  0 |  0 |         0 |  204 |                     0 |
| Y5 |  0 |  0 |         0 |  188 |                     0 |
| Y4 |  0 |  0 |         0 |  152 |                     0 |
| Y3 |  0 |  0 | (R) (D) 0 |  136 |                     0 |
| Y2 |  0 |  0 |         0 |  151 |                     0 |
| Y1 |  0 |  0 |         0 |  257 |                     0 |
| Y0 |  0 |  0 |         0 |    0 |                     - |
+----+----+----+-----------+------+-----------------------+


21. Device Cell Placement Summary for Global Clock g12
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                       |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
| g12       | BUFGCE/O        | X2Y3              |       |             |               | X2Y3     |        1664 |        0 |              0 |        0 | vx1_link/vx1_tx_link/Reset_Blk/PCLK_RESET |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----------+------+-----------------------+
|    | X0 | X1 | X2        | X3   | HORIZONTAL PROG DELAY |
+----+----+----+-----------+------+-----------------------+
| Y7 |  0 |  0 |         0 |    0 |                     - |
| Y6 |  0 |  0 |         0 |  189 |                     0 |
| Y5 |  0 |  0 |         0 |  385 |                     0 |
| Y4 |  0 |  0 |         0 |  258 |                     0 |
| Y3 |  0 |  0 | (R) (D) 0 |  226 |                     0 |
| Y2 |  0 |  0 |         0 |  394 |                     0 |
| Y1 |  0 |  0 |         0 |  212 |                     0 |
| Y0 |  0 |  0 |         0 |    0 |                     - |
+----+----+----+-----------+------+-----------------------+


22. Device Cell Placement Summary for Global Clock g13
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                         |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------+
| g13       | BUFGCE/O        | X2Y3              |       |             |               | X2Y3     |        1184 |        0 |              0 |        0 | vx1_link/vx1_tx_link/Reset_Blk/PHYCLK_RESET |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----------+------+-----------------------+
|    | X0 | X1 | X2        | X3   | HORIZONTAL PROG DELAY |
+----+----+----+-----------+------+-----------------------+
| Y7 |  0 |  0 |         0 |    0 |                     - |
| Y6 |  0 |  0 |         0 |  222 |                     0 |
| Y5 |  0 |  0 |         0 |  208 |                     0 |
| Y4 |  0 |  0 |         0 |  162 |                     0 |
| Y3 |  0 |  0 | (R) (D) 0 |  148 |                     0 |
| Y2 |  0 |  0 |         0 |  156 |                     0 |
| Y1 |  0 |  0 |         0 |  288 |                     0 |
| Y0 |  0 |  0 |         0 |    0 |                     - |
+----+----+----+-----------+------+-----------------------+


23. Clock Region Cell Placement per Global Clock: Region X2Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0+       | 6     | BUFG_GT/O       | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g2+       | 17    | BUFG_GT/O       | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g4+       | 20    | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                              |
| g5+       | 11    | BUFGCTRL/O      | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | CPU_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                            |
| g6+       | 10    | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                               |
| g10+      | 1     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


24. Clock Region Cell Placement per Global Clock: Region X3Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 6     | BUFG_GT/O       | None       |          35 |               0 | 31 |           0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g2        | 17    | BUFG_GT/O       | None       |           4 |               0 |  0 |           0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g10       | 1     | BUFGCE/O        | None       |           0 |              30 | 30 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


25. Clock Region Cell Placement per Global Clock: Region X2Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0+       | 6     | BUFG_GT/O       | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g2+       | 17    | BUFG_GT/O       | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g3+       | 12    | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                |
| g4+       | 20    | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                              |
| g5+       | 11    | BUFGCTRL/O      | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | CPU_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                            |
| g6+       | 10    | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                               |
| g9+       | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_rx_link/Reset_Blk/LCLK_RESET                                                                                                                                                                           |
| g10+      | 1     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                           |
| g11+      | 2     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_tx_link/Reset_Blk/LCLK_RESET                                                                                                                                                                           |
| g12+      | 3     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_tx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                           |
| g13+      | 4     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_tx_link/Reset_Blk/PHYCLK_RESET                                                                                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


26. Clock Region Cell Placement per Global Clock: Region X3Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 6     | BUFG_GT/O       | None       |        1306 |               0 | 1302 |           0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g2        | 17    | BUFG_GT/O       | None       |         528 |               0 |  524 |           0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g3        | 12    | BUFGCE/O        | None       |         819 |               0 |  819 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                |
| g4        | 20    | BUFGCE/O        | None       |         159 |               0 |  159 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                              |
| g9        | 0     | BUFGCE/O        | None       |           0 |             372 |  372 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_rx_link/Reset_Blk/LCLK_RESET                                                                                                                                                                           |
| g10       | 1     | BUFGCE/O        | None       |           0 |            1282 | 1275 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                           |
| g11       | 2     | BUFGCE/O        | None       |           0 |             257 |  257 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_tx_link/Reset_Blk/LCLK_RESET                                                                                                                                                                           |
| g12       | 3     | BUFGCE/O        | None       |           0 |             212 |  212 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_tx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                           |
| g13       | 4     | BUFGCE/O        | None       |           0 |             288 |  288 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_tx_link/Reset_Blk/PHYCLK_RESET                                                                                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


27. Clock Region Cell Placement per Global Clock: Region X2Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0+       | 6     | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g1        | 15    | BUFGCE/O        | None       |        1972 |               0 | 1950 |          22 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                   |
| g2+       | 17    | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g3+       | 12    | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                |
| g4+       | 20    | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                              |
| g5+       | 11    | BUFGCTRL/O      | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | CPU_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                            |
| g6+       | 10    | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                               |
| g8        | 8     | BUFGCE/O        | None       |           0 |            1770 | 1770 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                               |
| g9+       | 0     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_rx_link/Reset_Blk/LCLK_RESET                                                                                                                                                                           |
| g10+      | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                           |
| g11+      | 2     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_tx_link/Reset_Blk/LCLK_RESET                                                                                                                                                                           |
| g12+      | 3     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_tx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                           |
| g13+      | 4     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_tx_link/Reset_Blk/PHYCLK_RESET                                                                                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


28. Clock Region Cell Placement per Global Clock: Region X3Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 6     | BUFG_GT/O       | None       |        3004 |               0 | 2966 |          34 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g1        | 15    | BUFGCE/O        | None       |         883 |               0 |  846 |          34 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                   |
| g2        | 17    | BUFG_GT/O       | None       |        1534 |               0 | 1530 |           0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g3        | 12    | BUFGCE/O        | None       |         753 |               0 |  753 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                |
| g5        | 11    | BUFGCTRL/O      | None       |          75 |               0 |   72 |           3 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | CPU_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                            |
| g8        | 8     | BUFGCE/O        | None       |           0 |             537 |  537 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                               |
| g9        | 0     | BUFGCE/O        | None       |           0 |             278 |  278 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_rx_link/Reset_Blk/LCLK_RESET                                                                                                                                                                           |
| g10       | 1     | BUFGCE/O        | None       |           0 |            1679 | 1674 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                           |
| g11       | 2     | BUFGCE/O        | None       |           0 |             151 |  151 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_tx_link/Reset_Blk/LCLK_RESET                                                                                                                                                                           |
| g12       | 3     | BUFGCE/O        | None       |           0 |             394 |  394 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_tx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                           |
| g13       | 4     | BUFGCE/O        | None       |           0 |             156 |  156 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_tx_link/Reset_Blk/PHYCLK_RESET                                                                                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


29. Clock Region Cell Placement per Global Clock: Region X2Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 6     | BUFG_GT/O       | None       |         450 |               0 |  384 |          62 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g1        | 15    | BUFGCE/O        | None       |        1231 |               1 | 1216 |           8 |    4 |    0 |   3 |  0 |    1 |   0 |       0 | CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                   |
| g2        | 17    | BUFG_GT/O       | None       |           6 |               0 |    6 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g3        | 12    | BUFGCE/O        | None       |          91 |               0 |   91 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                |
| g4        | 20    | BUFGCE/O        | None       |         160 |               0 |  160 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                              |
| g5        | 11    | BUFGCTRL/O      | None       |          86 |               0 |   78 |           8 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | CPU_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                            |
| g6        | 10    | BUFGCE/O        | None       |           4 |               0 |    4 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                               |
| g7+       | 23    | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | CPU_block/clk_wiz_0/inst/clk_out1                                                                                                                                                                                   |
| g8        | 8     | BUFGCE/O        | None       |           0 |              25 |   25 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                               |
| g9+       | 0     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_rx_link/Reset_Blk/LCLK_RESET                                                                                                                                                                           |
| g10+      | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                           |
| g11+      | 2     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_tx_link/Reset_Blk/LCLK_RESET                                                                                                                                                                           |
| g12+      | 3     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_tx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                           |
| g13+      | 4     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_tx_link/Reset_Blk/PHYCLK_RESET                                                                                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


30. Clock Region Cell Placement per Global Clock: Region X3Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 6     | BUFG_GT/O       | None       |        5134 |               1 | 4493 |         622 |   15 |    0 |   0 |  4 |    0 |   0 |       0 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g1        | 15    | BUFGCE/O        | None       |        2195 |               0 | 2062 |         117 |   16 |    0 |   0 |  0 |    0 |   0 |       0 | CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                   |
| g2        | 17    | BUFG_GT/O       | None       |        1854 |               0 | 1847 |           3 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g3        | 12    | BUFGCE/O        | None       |         728 |               0 |  728 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                |
| g4        | 20    | BUFGCE/O        | None       |         146 |               0 |  143 |           3 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                              |
| g5        | 11    | BUFGCTRL/O      | None       |          88 |               0 |   76 |          12 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | CPU_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                            |
| g6        | 10    | BUFGCE/O        | None       |          37 |               1 |   37 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                               |
| g7        | 23    | BUFGCE/O        | None       |           0 |               1 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | CPU_block/clk_wiz_0/inst/clk_out1                                                                                                                                                                                   |
| g9        | 0     | BUFGCE/O        | None       |           0 |             198 |  198 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_rx_link/Reset_Blk/LCLK_RESET                                                                                                                                                                           |
| g10       | 1     | BUFGCE/O        | None       |           0 |             993 |  989 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                           |
| g11       | 2     | BUFGCE/O        | None       |           0 |             136 |  136 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_tx_link/Reset_Blk/LCLK_RESET                                                                                                                                                                           |
| g12       | 3     | BUFGCE/O        | None       |           0 |             226 |  226 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_tx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                           |
| g13       | 4     | BUFGCE/O        | None       |           0 |             148 |  148 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_tx_link/Reset_Blk/PHYCLK_RESET                                                                                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


31. Clock Region Cell Placement per Global Clock: Region X2Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 6     | BUFG_GT/O       | None       |         205 |               0 | 170 |          32 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g1        | 15    | BUFGCE/O        | None       |         446 |               0 | 429 |          14 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                   |
| g2+       | 17    | BUFG_GT/O       | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g3        | 12    | BUFGCE/O        | None       |           0 |               1 |   0 |           0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                |
| g9+       | 0     | BUFGCE/O        | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_rx_link/Reset_Blk/LCLK_RESET                                                                                                                                                                           |
| g10+      | 1     | BUFGCE/O        | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                           |
| g11+      | 2     | BUFGCE/O        | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_tx_link/Reset_Blk/LCLK_RESET                                                                                                                                                                           |
| g12+      | 3     | BUFGCE/O        | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_tx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                           |
| g13+      | 4     | BUFGCE/O        | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_tx_link/Reset_Blk/PHYCLK_RESET                                                                                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


32. Clock Region Cell Placement per Global Clock: Region X3Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 6     | BUFG_GT/O       | None       |        5412 |               0 | 4770 |         624 |   14 |    0 |   0 |  4 |    0 |   0 |       0 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g1        | 15    | BUFGCE/O        | None       |         653 |               0 |  625 |          14 |   14 |    0 |   0 |  0 |    0 |   0 |       0 | CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                   |
| g2        | 17    | BUFG_GT/O       | None       |        1910 |               0 | 1906 |           0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g3        | 12    | BUFGCE/O        | None       |         527 |               0 |  527 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                |
| g9        | 0     | BUFGCE/O        | None       |           0 |             212 |  212 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_rx_link/Reset_Blk/LCLK_RESET                                                                                                                                                                           |
| g10       | 1     | BUFGCE/O        | None       |           0 |            1008 | 1004 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                           |
| g11       | 2     | BUFGCE/O        | None       |           0 |             152 |  152 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_tx_link/Reset_Blk/LCLK_RESET                                                                                                                                                                           |
| g12       | 3     | BUFGCE/O        | None       |           0 |             258 |  258 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_tx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                           |
| g13       | 4     | BUFGCE/O        | None       |           0 |             162 |  162 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_tx_link/Reset_Blk/PHYCLK_RESET                                                                                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


33. Clock Region Cell Placement per Global Clock: Region X2Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0+       | 6     | BUFG_GT/O       | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g2+       | 17    | BUFG_GT/O       | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g3+       | 12    | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                |
| g9+       | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_rx_link/Reset_Blk/LCLK_RESET                                                                                                                                                                           |
| g10+      | 1     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                           |
| g11+      | 2     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_tx_link/Reset_Blk/LCLK_RESET                                                                                                                                                                           |
| g12+      | 3     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_tx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                           |
| g13+      | 4     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_tx_link/Reset_Blk/PHYCLK_RESET                                                                                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


34. Clock Region Cell Placement per Global Clock: Region X3Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 6     | BUFG_GT/O       | None       |        2879 |               0 | 2840 |          35 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g2        | 17    | BUFG_GT/O       | None       |        1522 |               0 | 1518 |           0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g3        | 12    | BUFGCE/O        | None       |         520 |               0 |  520 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                |
| g9        | 0     | BUFGCE/O        | None       |           0 |             212 |  212 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_rx_link/Reset_Blk/LCLK_RESET                                                                                                                                                                           |
| g10       | 1     | BUFGCE/O        | None       |           0 |            1521 | 1516 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                           |
| g11       | 2     | BUFGCE/O        | None       |           0 |             188 |  188 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_tx_link/Reset_Blk/LCLK_RESET                                                                                                                                                                           |
| g12       | 3     | BUFGCE/O        | None       |           0 |             385 |  385 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_tx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                           |
| g13       | 4     | BUFGCE/O        | None       |           0 |             208 |  208 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_tx_link/Reset_Blk/PHYCLK_RESET                                                                                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


35. Clock Region Cell Placement per Global Clock: Region X2Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0+       | 6     | BUFG_GT/O       | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g2+       | 17    | BUFG_GT/O       | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g3+       | 12    | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                |
| g9+       | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_rx_link/Reset_Blk/LCLK_RESET                                                                                                                                                                           |
| g10+      | 1     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                           |
| g11+      | 2     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_tx_link/Reset_Blk/LCLK_RESET                                                                                                                                                                           |
| g12+      | 3     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_tx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                           |
| g13+      | 4     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_tx_link/Reset_Blk/PHYCLK_RESET                                                                                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


36. Clock Region Cell Placement per Global Clock: Region X3Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 6     | BUFG_GT/O       | None       |        1437 |               0 | 1433 |           0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g2        | 17    | BUFG_GT/O       | None       |         433 |               0 |  429 |           0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g3        | 12    | BUFGCE/O        | None       |         647 |               0 |  647 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                |
| g9        | 0     | BUFGCE/O        | None       |           0 |             314 |  314 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_rx_link/Reset_Blk/LCLK_RESET                                                                                                                                                                           |
| g10       | 1     | BUFGCE/O        | None       |           0 |            1413 | 1406 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                           |
| g11       | 2     | BUFGCE/O        | None       |           0 |             204 |  204 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_tx_link/Reset_Blk/LCLK_RESET                                                                                                                                                                           |
| g12       | 3     | BUFGCE/O        | None       |           0 |             189 |  189 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_tx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                           |
| g13       | 4     | BUFGCE/O        | None       |           0 |             222 |  222 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_tx_link/Reset_Blk/PHYCLK_RESET                                                                                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


37. Clock Region Cell Placement per Global Clock: Region X2Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0+       | 6     | BUFG_GT/O       | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g2+       | 17    | BUFG_GT/O       | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g3+       | 12    | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                |
| g9+       | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_rx_link/Reset_Blk/LCLK_RESET                                                                                                                                                                           |
| g10+      | 1     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


38. Clock Region Cell Placement per Global Clock: Region X3Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 6     | BUFG_GT/O       | None       |          44 |               0 |  40 |           0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| g2        | 17    | BUFG_GT/O       | None       |           4 |               0 |   0 |           0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g3        | 12    | BUFGCE/O        | None       |         141 |               0 | 141 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                |
| g9        | 0     | BUFGCE/O        | None       |           0 |             110 | 110 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_rx_link/Reset_Blk/LCLK_RESET                                                                                                                                                                           |
| g10       | 1     | BUFGCE/O        | None       |           0 |              32 |  32 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


