strict digraph "" {
	node [label="\N"];
	"17:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f2304b74250>",
		def_var="['q']",
		fillcolor=deepskyblue,
		label="17:AS
q = (we)? ram[addr] : 8'bZZZZZZZZ;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['we', 'ram', 'addr']"];
}
