# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do reg_bit_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Cursos_youtube/VHDL/codes/Workspace/video_aulas_vhdl/0024_vhdl24_register/bit_version/reg_bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:28 on Aug 04,2019
# vcom -reportprogress 300 -93 -work work D:/Cursos_youtube/VHDL/codes/Workspace/video_aulas_vhdl/0024_vhdl24_register/bit_version/reg_bit.vhd 
# -- Loading package STANDARD
# -- Compiling entity reg_bit
# -- Compiling architecture async of reg_bit
# -- Compiling architecture sync of reg_bit
# -- Loading entity reg_bit
# End time: 12:44:28 on Aug 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Cursos_youtube/VHDL/codes/Workspace/video_aulas_vhdl/0024_vhdl24_register/bit_version/reg_bit_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:28 on Aug 04,2019
# vcom -reportprogress 300 -93 -work work D:/Cursos_youtube/VHDL/codes/Workspace/video_aulas_vhdl/0024_vhdl24_register/bit_version/reg_bit_tb.vhd 
# -- Loading package STANDARD
# -- Compiling entity reg_bit_tb
# -- Compiling architecture sim of reg_bit_tb
# -- Loading entity reg_bit
# End time: 12:44:28 on Aug 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  reg_bit_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" reg_bit_tb 
# Start time: 12:44:28 on Aug 04,2019
# Loading std.standard
# Loading work.reg_bit_tb(sim)
# Loading work.reg_bit(sync)
# Loading work.reg_bit(async)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
# End time: 13:41:42 on Aug 04,2019, Elapsed time: 0:57:14
# Errors: 0, Warnings: 0
