Info: Generated by version: 19.2 build 57
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/u204427/ternary_matmul_afu/hw/rtl/ternary_matmul_afu/S10/ip/matmul_afu_system_fixed/matmul_afu_start_matmul.ip --block-symbol-file --output-directory=/home/u204427/ternary_matmul_afu/hw/rtl/ternary_matmul_afu/S10/ip/matmul_afu_system_fixed/matmul_afu_start_matmul --family="Stratix 10" --part=1SX280HN2F43E2VG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u204427/ternary_matmul_afu/hw/rtl/ternary_matmul_afu/S10/ip/matmul_afu_system_fixed/matmul_afu_start_matmul.ip --synthesis=VERILOG --output-directory=/home/u204427/ternary_matmul_afu/hw/rtl/ternary_matmul_afu/S10/ip/matmul_afu_system_fixed/matmul_afu_start_matmul --family="Stratix 10" --part=1SX280HN2F43E2VG
Info: matmul_afu_start_matmul: "Transforming system: matmul_afu_start_matmul"
Info: matmul_afu_start_matmul: "Naming system components in system: matmul_afu_start_matmul"
Info: matmul_afu_start_matmul: "Processing generation queue"
Info: matmul_afu_start_matmul: "Generating: matmul_afu_start_matmul"
Info: matmul_afu_start_matmul: "Generating: matmul_afu_start_matmul_altera_avalon_pio_191_c7abcui"
Info: matmul_afu_start_matmul: Starting RTL generation for module 'matmul_afu_start_matmul_altera_avalon_pio_191_c7abcui'
Info: matmul_afu_start_matmul:   Generation command is [exec /glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/quartus/linux64/perl/bin/perl -I /glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/quartus/linux64/perl/lib -I /glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/quartus/sopc_builder/bin/europa -I /glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/quartus/sopc_builder/bin/perl_lib -I /glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/quartus/sopc_builder/bin -I /glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/quartus/../ip/altera/sopc_builder_ip/common -I /glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=matmul_afu_start_matmul_altera_avalon_pio_191_c7abcui --dir=/tmp/alt9869_6704309105293074094.dir/0004_matmul_afu_start_matmul_gen/ --quartus_dir=/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/quartus --verilog --config=/tmp/alt9869_6704309105293074094.dir/0004_matmul_afu_start_matmul_gen//matmul_afu_start_matmul_altera_avalon_pio_191_c7abcui_component_configuration.pl  --do_build_sim=0  ]
Info: matmul_afu_start_matmul: Done RTL generation for module 'matmul_afu_start_matmul_altera_avalon_pio_191_c7abcui'
Info: matmul_afu_start_matmul: Done "matmul_afu_start_matmul" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
