$date
	Thu Sep 20 18:19:22 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testMultiplexer $end
$var wire 1 ! out $end
$var wire 1 " my_out $end
$var reg 1 # addr0 $end
$var reg 1 $ addr1 $end
$var reg 1 % in0 $end
$var reg 1 & in1 $end
$var reg 1 ' in2 $end
$var reg 1 ( in3 $end
$scope module mux $end
$var wire 1 # address0 $end
$var wire 1 $ address1 $end
$var wire 1 % in0 $end
$var wire 1 & in1 $end
$var wire 1 ' in2 $end
$var wire 1 ( in3 $end
$var wire 1 ! out $end
$var wire 4 ) inputs [3:0] $end
$var wire 2 * address [1:0] $end
$upscope $end
$scope module my_mux $end
$var wire 1 % A $end
$var wire 1 + AS0 $end
$var wire 1 , AS1 $end
$var wire 1 - AorB $end
$var wire 1 & B $end
$var wire 1 . BS0 $end
$var wire 1 / BS1 $end
$var wire 1 ' C $end
$var wire 1 0 CS0 $end
$var wire 1 1 CS1 $end
$var wire 1 2 CorD $end
$var wire 1 ( D $end
$var wire 1 3 DS0 $end
$var wire 1 4 DS1 $end
$var wire 1 # S0 $end
$var wire 1 $ S1 $end
$var wire 1 5 nS0 $end
$var wire 1 6 nS1 $end
$var wire 1 " out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
b0 *
b0 )
0(
0'
0&
0%
0$
0#
x"
0!
$end
#50000
16
15
04
01
03
00
0.
0+
#100000
02
0/
0,
#150000
0-
#200000
0"
#500000
1!
b1 )
1%
#550000
1+
#600000
1,
#650000
1-
#700000
1"
#1000000
b0 )
0%
0!
b1 *
1#
#1050000
0+
05
#1100000
0,
#1150000
0-
#1200000
0"
#1500000
1!
b10 )
1&
#1550000
1.
#1600000
1/
#1650000
1-
#1700000
1"
#2000000
b0 )
0&
1$
0!
b10 *
0#
#2050000
06
15
0.
#2100000
0/
#2150000
0-
#2200000
0"
#2500000
1!
b100 )
1'
#2550000
10
#2600000
11
#2650000
12
#2700000
1"
#3000000
b0 )
0'
0!
b11 *
1#
#3050000
00
05
#3100000
01
#3150000
02
#3200000
0"
#3500000
1!
b1000 )
1(
#3550000
13
#3600000
14
#3650000
12
#3700000
1"
#4000000
