// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kernel (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        in_r_TDATA,
        in_r_TVALID,
        in_r_TREADY,
        in_r_TKEEP,
        in_r_TSTRB,
        in_r_TLAST,
        out_r_TDATA,
        out_r_TVALID,
        out_r_TREADY,
        out_r_TKEEP,
        out_r_TSTRB,
        out_r_TLAST,
        in_r_TDATA_blk_n,
        out_r_TDATA_blk_n
);

parameter    ap_ST_fsm_pp0_stage0 = 30'd1;
parameter    ap_ST_fsm_pp0_stage1 = 30'd2;
parameter    ap_ST_fsm_pp0_stage5 = 30'd4;
parameter    ap_ST_fsm_pp0_stage2 = 30'd8;
parameter    ap_ST_fsm_pp0_stage3 = 30'd16;
parameter    ap_ST_fsm_pp0_stage4 = 30'd32;
parameter    ap_ST_fsm_pp0_stage6 = 30'd64;
parameter    ap_ST_fsm_pp0_stage7 = 30'd128;
parameter    ap_ST_fsm_pp0_stage8 = 30'd256;
parameter    ap_ST_fsm_pp0_stage10 = 30'd512;
parameter    ap_ST_fsm_pp0_stage11 = 30'd1024;
parameter    ap_ST_fsm_pp0_stage12 = 30'd2048;
parameter    ap_ST_fsm_pp0_stage13 = 30'd4096;
parameter    ap_ST_fsm_pp0_stage14 = 30'd8192;
parameter    ap_ST_fsm_pp0_stage15 = 30'd16384;
parameter    ap_ST_fsm_pp0_stage9 = 30'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 30'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 30'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 30'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 30'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 30'd1048576;
parameter    ap_ST_fsm_pp0_stage21 = 30'd2097152;
parameter    ap_ST_fsm_pp0_stage22 = 30'd4194304;
parameter    ap_ST_fsm_pp0_stage23 = 30'd8388608;
parameter    ap_ST_fsm_pp0_stage24 = 30'd16777216;
parameter    ap_ST_fsm_pp0_stage25 = 30'd33554432;
parameter    ap_ST_fsm_pp0_stage26 = 30'd67108864;
parameter    ap_ST_fsm_pp0_stage27 = 30'd134217728;
parameter    ap_ST_fsm_pp0_stage28 = 30'd268435456;
parameter    ap_ST_fsm_pp0_stage29 = 30'd536870912;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [63:0] in_r_TDATA;
input   in_r_TVALID;
output   in_r_TREADY;
input  [7:0] in_r_TKEEP;
input  [7:0] in_r_TSTRB;
input  [0:0] in_r_TLAST;
output  [127:0] out_r_TDATA;
output   out_r_TVALID;
input   out_r_TREADY;
output  [15:0] out_r_TKEEP;
output  [15:0] out_r_TSTRB;
output  [0:0] out_r_TLAST;
output   in_r_TDATA_blk_n;
output   out_r_TDATA_blk_n;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_r_TREADY;
reg out_r_TVALID;
reg in_r_TDATA_blk_n;
reg out_r_TDATA_blk_n;

(* fsm_encoding = "none" *) reg   [29:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage29;
wire    ap_block_state31_pp0_stage29_iter0;
wire    ap_block_pp0_stage29_11001;
reg   [31:0] l1_iteration;
reg   [15:0] l1_write_col_offset;
reg   [7:0] l1_write_row_offset;
reg   [7:0] l1_channel_idx;
reg   [15:0] l1_read_col_offset;
reg   [9:0] l1_stripes_0_0_address0;
reg    l1_stripes_0_0_ce0;
wire   [7:0] l1_stripes_0_0_q0;
reg   [9:0] l1_stripes_0_0_address1;
reg    l1_stripes_0_0_ce1;
reg    l1_stripes_0_0_we1;
reg   [7:0] l1_stripes_0_0_d1;
wire   [7:0] l1_stripes_0_0_q1;
reg   [9:0] l1_stripes_0_1_address0;
reg    l1_stripes_0_1_ce0;
wire   [7:0] l1_stripes_0_1_q0;
reg   [9:0] l1_stripes_0_1_address1;
reg    l1_stripes_0_1_ce1;
reg    l1_stripes_0_1_we1;
reg   [7:0] l1_stripes_0_1_d1;
wire   [7:0] l1_stripes_0_1_q1;
reg   [9:0] l1_stripes_0_2_address0;
reg    l1_stripes_0_2_ce0;
wire   [7:0] l1_stripes_0_2_q0;
reg   [9:0] l1_stripes_0_2_address1;
reg    l1_stripes_0_2_ce1;
reg    l1_stripes_0_2_we1;
reg   [7:0] l1_stripes_0_2_d1;
wire   [7:0] l1_stripes_0_2_q1;
reg   [9:0] l1_stripes_0_3_address0;
reg    l1_stripes_0_3_ce0;
wire   [7:0] l1_stripes_0_3_q0;
reg   [9:0] l1_stripes_0_3_address1;
reg    l1_stripes_0_3_ce1;
reg    l1_stripes_0_3_we1;
reg   [7:0] l1_stripes_0_3_d1;
wire   [7:0] l1_stripes_0_3_q1;
reg   [9:0] l1_stripes_0_4_address0;
reg    l1_stripes_0_4_ce0;
wire   [7:0] l1_stripes_0_4_q0;
reg   [9:0] l1_stripes_0_4_address1;
reg    l1_stripes_0_4_ce1;
reg    l1_stripes_0_4_we1;
reg   [7:0] l1_stripes_0_4_d1;
wire   [7:0] l1_stripes_0_4_q1;
reg   [9:0] l1_stripes_0_5_address0;
reg    l1_stripes_0_5_ce0;
wire   [7:0] l1_stripes_0_5_q0;
reg   [9:0] l1_stripes_0_5_address1;
reg    l1_stripes_0_5_ce1;
reg    l1_stripes_0_5_we1;
reg   [7:0] l1_stripes_0_5_d1;
wire   [7:0] l1_stripes_0_5_q1;
reg   [9:0] l1_stripes_1_0_address0;
reg    l1_stripes_1_0_ce0;
wire   [7:0] l1_stripes_1_0_q0;
reg   [9:0] l1_stripes_1_0_address1;
reg    l1_stripes_1_0_ce1;
reg    l1_stripes_1_0_we1;
reg   [7:0] l1_stripes_1_0_d1;
wire   [7:0] l1_stripes_1_0_q1;
reg   [9:0] l1_stripes_1_1_address0;
reg    l1_stripes_1_1_ce0;
wire   [7:0] l1_stripes_1_1_q0;
reg   [9:0] l1_stripes_1_1_address1;
reg    l1_stripes_1_1_ce1;
reg    l1_stripes_1_1_we1;
reg   [7:0] l1_stripes_1_1_d1;
wire   [7:0] l1_stripes_1_1_q1;
reg   [9:0] l1_stripes_1_2_address0;
reg    l1_stripes_1_2_ce0;
wire   [7:0] l1_stripes_1_2_q0;
reg   [9:0] l1_stripes_1_2_address1;
reg    l1_stripes_1_2_ce1;
reg    l1_stripes_1_2_we1;
reg   [7:0] l1_stripes_1_2_d1;
wire   [7:0] l1_stripes_1_2_q1;
reg   [9:0] l1_stripes_1_3_address0;
reg    l1_stripes_1_3_ce0;
wire   [7:0] l1_stripes_1_3_q0;
reg   [9:0] l1_stripes_1_3_address1;
reg    l1_stripes_1_3_ce1;
reg    l1_stripes_1_3_we1;
reg   [7:0] l1_stripes_1_3_d1;
wire   [7:0] l1_stripes_1_3_q1;
reg   [9:0] l1_stripes_1_4_address0;
reg    l1_stripes_1_4_ce0;
wire   [7:0] l1_stripes_1_4_q0;
reg   [9:0] l1_stripes_1_4_address1;
reg    l1_stripes_1_4_ce1;
reg    l1_stripes_1_4_we1;
reg   [7:0] l1_stripes_1_4_d1;
wire   [7:0] l1_stripes_1_4_q1;
reg   [9:0] l1_stripes_1_5_address0;
reg    l1_stripes_1_5_ce0;
wire   [7:0] l1_stripes_1_5_q0;
reg   [9:0] l1_stripes_1_5_address1;
reg    l1_stripes_1_5_ce1;
reg    l1_stripes_1_5_we1;
reg   [7:0] l1_stripes_1_5_d1;
wire   [7:0] l1_stripes_1_5_q1;
reg   [9:0] l1_stripes_2_0_address0;
reg    l1_stripes_2_0_ce0;
wire   [7:0] l1_stripes_2_0_q0;
reg   [9:0] l1_stripes_2_0_address1;
reg    l1_stripes_2_0_ce1;
reg    l1_stripes_2_0_we1;
reg   [7:0] l1_stripes_2_0_d1;
wire   [7:0] l1_stripes_2_0_q1;
reg   [9:0] l1_stripes_2_1_address0;
reg    l1_stripes_2_1_ce0;
wire   [7:0] l1_stripes_2_1_q0;
reg   [9:0] l1_stripes_2_1_address1;
reg    l1_stripes_2_1_ce1;
reg    l1_stripes_2_1_we1;
reg   [7:0] l1_stripes_2_1_d1;
wire   [7:0] l1_stripes_2_1_q1;
reg   [9:0] l1_stripes_2_2_address0;
reg    l1_stripes_2_2_ce0;
wire   [7:0] l1_stripes_2_2_q0;
reg   [9:0] l1_stripes_2_2_address1;
reg    l1_stripes_2_2_ce1;
reg    l1_stripes_2_2_we1;
reg   [7:0] l1_stripes_2_2_d1;
wire   [7:0] l1_stripes_2_2_q1;
reg   [9:0] l1_stripes_2_3_address0;
reg    l1_stripes_2_3_ce0;
wire   [7:0] l1_stripes_2_3_q0;
reg   [9:0] l1_stripes_2_3_address1;
reg    l1_stripes_2_3_ce1;
reg    l1_stripes_2_3_we1;
reg   [7:0] l1_stripes_2_3_d1;
wire   [7:0] l1_stripes_2_3_q1;
reg   [9:0] l1_stripes_2_4_address0;
reg    l1_stripes_2_4_ce0;
wire   [7:0] l1_stripes_2_4_q0;
reg   [9:0] l1_stripes_2_4_address1;
reg    l1_stripes_2_4_ce1;
reg    l1_stripes_2_4_we1;
reg   [7:0] l1_stripes_2_4_d1;
wire   [7:0] l1_stripes_2_4_q1;
reg   [9:0] l1_stripes_2_5_address0;
reg    l1_stripes_2_5_ce0;
wire   [7:0] l1_stripes_2_5_q0;
reg   [9:0] l1_stripes_2_5_address1;
reg    l1_stripes_2_5_ce1;
reg    l1_stripes_2_5_we1;
reg   [7:0] l1_stripes_2_5_d1;
wire   [7:0] l1_stripes_2_5_q1;
reg   [15:0] l1_maxes_0;
reg   [15:0] l1_maxes_1;
reg   [15:0] l1_maxes_2;
reg   [15:0] l1_maxes_3;
reg   [15:0] l2_write_col_offset;
reg   [31:0] l2_iteration;
reg   [7:0] l2_read_row_offset;
reg   [15:0] l2_read_col_offset;
reg   [8:0] l2_stripes_2_0_address0;
reg    l2_stripes_2_0_ce0;
wire   [7:0] l2_stripes_2_0_q0;
reg   [8:0] l2_stripes_2_0_address1;
reg    l2_stripes_2_0_ce1;
reg    l2_stripes_2_0_we1;
wire   [7:0] l2_stripes_2_0_d1;
wire   [7:0] l2_stripes_2_0_q1;
reg   [8:0] l2_stripes_2_1_address0;
reg    l2_stripes_2_1_ce0;
wire   [7:0] l2_stripes_2_1_q0;
reg   [8:0] l2_stripes_2_1_address1;
reg    l2_stripes_2_1_ce1;
reg    l2_stripes_2_1_we1;
wire   [7:0] l2_stripes_2_1_d1;
wire   [7:0] l2_stripes_2_1_q1;
reg   [8:0] l2_stripes_2_2_address0;
reg    l2_stripes_2_2_ce0;
wire   [7:0] l2_stripes_2_2_q0;
reg   [8:0] l2_stripes_2_2_address1;
reg    l2_stripes_2_2_ce1;
reg    l2_stripes_2_2_we1;
wire   [7:0] l2_stripes_2_2_d1;
wire   [7:0] l2_stripes_2_2_q1;
reg   [8:0] l2_stripes_2_3_address0;
reg    l2_stripes_2_3_ce0;
wire   [7:0] l2_stripes_2_3_q0;
reg   [8:0] l2_stripes_2_3_address1;
reg    l2_stripes_2_3_ce1;
reg    l2_stripes_2_3_we1;
wire   [7:0] l2_stripes_2_3_d1;
wire   [7:0] l2_stripes_2_3_q1;
reg   [8:0] l2_stripes_2_4_address0;
reg    l2_stripes_2_4_ce0;
wire   [7:0] l2_stripes_2_4_q0;
reg   [8:0] l2_stripes_2_4_address1;
reg    l2_stripes_2_4_ce1;
reg    l2_stripes_2_4_we1;
wire   [7:0] l2_stripes_2_4_d1;
wire   [7:0] l2_stripes_2_4_q1;
reg   [8:0] l2_stripes_2_5_address0;
reg    l2_stripes_2_5_ce0;
wire   [7:0] l2_stripes_2_5_q0;
reg   [8:0] l2_stripes_2_5_address1;
reg    l2_stripes_2_5_ce1;
reg    l2_stripes_2_5_we1;
wire   [7:0] l2_stripes_2_5_d1;
wire   [7:0] l2_stripes_2_5_q1;
reg   [8:0] l2_stripes_0_0_address0;
reg    l2_stripes_0_0_ce0;
wire   [7:0] l2_stripes_0_0_q0;
reg   [8:0] l2_stripes_0_0_address1;
reg    l2_stripes_0_0_ce1;
reg    l2_stripes_0_0_we1;
wire   [7:0] l2_stripes_0_0_d1;
wire   [7:0] l2_stripes_0_0_q1;
reg   [8:0] l2_stripes_0_1_address0;
reg    l2_stripes_0_1_ce0;
wire   [7:0] l2_stripes_0_1_q0;
reg   [8:0] l2_stripes_0_1_address1;
reg    l2_stripes_0_1_ce1;
reg    l2_stripes_0_1_we1;
wire   [7:0] l2_stripes_0_1_d1;
wire   [7:0] l2_stripes_0_1_q1;
reg   [8:0] l2_stripes_0_2_address0;
reg    l2_stripes_0_2_ce0;
wire   [7:0] l2_stripes_0_2_q0;
reg   [8:0] l2_stripes_0_2_address1;
reg    l2_stripes_0_2_ce1;
reg    l2_stripes_0_2_we1;
wire   [7:0] l2_stripes_0_2_d1;
wire   [7:0] l2_stripes_0_2_q1;
reg   [8:0] l2_stripes_0_3_address0;
reg    l2_stripes_0_3_ce0;
wire   [7:0] l2_stripes_0_3_q0;
reg   [8:0] l2_stripes_0_3_address1;
reg    l2_stripes_0_3_ce1;
reg    l2_stripes_0_3_we1;
wire   [7:0] l2_stripes_0_3_d1;
wire   [7:0] l2_stripes_0_3_q1;
reg   [8:0] l2_stripes_0_4_address0;
reg    l2_stripes_0_4_ce0;
wire   [7:0] l2_stripes_0_4_q0;
reg   [8:0] l2_stripes_0_4_address1;
reg    l2_stripes_0_4_ce1;
reg    l2_stripes_0_4_we1;
wire   [7:0] l2_stripes_0_4_d1;
wire   [7:0] l2_stripes_0_4_q1;
reg   [8:0] l2_stripes_0_5_address0;
reg    l2_stripes_0_5_ce0;
wire   [7:0] l2_stripes_0_5_q0;
reg   [8:0] l2_stripes_0_5_address1;
reg    l2_stripes_0_5_ce1;
reg    l2_stripes_0_5_we1;
wire   [7:0] l2_stripes_0_5_d1;
wire   [7:0] l2_stripes_0_5_q1;
reg   [15:0] l2_kernel_sums_0;
reg   [15:0] l2_kernel_sums_1;
reg   [15:0] l2_kernel_sums_2;
reg   [15:0] l2_kernel_sums_3;
reg   [15:0] l2_kernel_sums_4;
reg   [15:0] l2_kernel_sums_5;
reg   [15:0] l2_kernel_sums_6;
reg   [15:0] l2_kernel_sums_7;
reg   [8:0] l2_stripes_3_0_address0;
reg    l2_stripes_3_0_ce0;
wire   [7:0] l2_stripes_3_0_q0;
reg   [8:0] l2_stripes_3_0_address1;
reg    l2_stripes_3_0_ce1;
reg    l2_stripes_3_0_we1;
wire   [7:0] l2_stripes_3_0_d1;
wire   [7:0] l2_stripes_3_0_q1;
reg   [8:0] l2_stripes_3_1_address0;
reg    l2_stripes_3_1_ce0;
wire   [7:0] l2_stripes_3_1_q0;
reg   [8:0] l2_stripes_3_1_address1;
reg    l2_stripes_3_1_ce1;
reg    l2_stripes_3_1_we1;
wire   [7:0] l2_stripes_3_1_d1;
wire   [7:0] l2_stripes_3_1_q1;
reg   [8:0] l2_stripes_3_2_address0;
reg    l2_stripes_3_2_ce0;
wire   [7:0] l2_stripes_3_2_q0;
reg   [8:0] l2_stripes_3_2_address1;
reg    l2_stripes_3_2_ce1;
reg    l2_stripes_3_2_we1;
wire   [7:0] l2_stripes_3_2_d1;
wire   [7:0] l2_stripes_3_2_q1;
reg   [8:0] l2_stripes_3_3_address0;
reg    l2_stripes_3_3_ce0;
wire   [7:0] l2_stripes_3_3_q0;
reg   [8:0] l2_stripes_3_3_address1;
reg    l2_stripes_3_3_ce1;
reg    l2_stripes_3_3_we1;
wire   [7:0] l2_stripes_3_3_d1;
wire   [7:0] l2_stripes_3_3_q1;
reg   [8:0] l2_stripes_3_4_address0;
reg    l2_stripes_3_4_ce0;
wire   [7:0] l2_stripes_3_4_q0;
reg   [8:0] l2_stripes_3_4_address1;
reg    l2_stripes_3_4_ce1;
reg    l2_stripes_3_4_we1;
wire   [7:0] l2_stripes_3_4_d1;
wire   [7:0] l2_stripes_3_4_q1;
reg   [8:0] l2_stripes_3_5_address0;
reg    l2_stripes_3_5_ce0;
wire   [7:0] l2_stripes_3_5_q0;
reg   [8:0] l2_stripes_3_5_address1;
reg    l2_stripes_3_5_ce1;
reg    l2_stripes_3_5_we1;
wire   [7:0] l2_stripes_3_5_d1;
wire   [7:0] l2_stripes_3_5_q1;
reg   [8:0] l2_stripes_1_0_address0;
reg    l2_stripes_1_0_ce0;
wire   [7:0] l2_stripes_1_0_q0;
reg   [8:0] l2_stripes_1_0_address1;
reg    l2_stripes_1_0_ce1;
reg    l2_stripes_1_0_we1;
wire   [7:0] l2_stripes_1_0_d1;
wire   [7:0] l2_stripes_1_0_q1;
reg   [8:0] l2_stripes_1_1_address0;
reg    l2_stripes_1_1_ce0;
wire   [7:0] l2_stripes_1_1_q0;
reg   [8:0] l2_stripes_1_1_address1;
reg    l2_stripes_1_1_ce1;
reg    l2_stripes_1_1_we1;
wire   [7:0] l2_stripes_1_1_d1;
wire   [7:0] l2_stripes_1_1_q1;
reg   [8:0] l2_stripes_1_2_address0;
reg    l2_stripes_1_2_ce0;
wire   [7:0] l2_stripes_1_2_q0;
reg   [8:0] l2_stripes_1_2_address1;
reg    l2_stripes_1_2_ce1;
reg    l2_stripes_1_2_we1;
wire   [7:0] l2_stripes_1_2_d1;
wire   [7:0] l2_stripes_1_2_q1;
reg   [8:0] l2_stripes_1_3_address0;
reg    l2_stripes_1_3_ce0;
wire   [7:0] l2_stripes_1_3_q0;
reg   [8:0] l2_stripes_1_3_address1;
reg    l2_stripes_1_3_ce1;
reg    l2_stripes_1_3_we1;
wire   [7:0] l2_stripes_1_3_d1;
wire   [7:0] l2_stripes_1_3_q1;
reg   [8:0] l2_stripes_1_4_address0;
reg    l2_stripes_1_4_ce0;
wire   [7:0] l2_stripes_1_4_q0;
reg   [8:0] l2_stripes_1_4_address1;
reg    l2_stripes_1_4_ce1;
reg    l2_stripes_1_4_we1;
wire   [7:0] l2_stripes_1_4_d1;
wire   [7:0] l2_stripes_1_4_q1;
reg   [8:0] l2_stripes_1_5_address0;
reg    l2_stripes_1_5_ce0;
wire   [7:0] l2_stripes_1_5_q0;
reg   [8:0] l2_stripes_1_5_address1;
reg    l2_stripes_1_5_ce1;
reg    l2_stripes_1_5_we1;
wire   [7:0] l2_stripes_1_5_d1;
wire   [7:0] l2_stripes_1_5_q1;
reg   [15:0] l2_maxes_0;
reg   [15:0] l2_maxes_1;
reg   [15:0] l2_maxes_2;
reg   [15:0] l2_maxes_3;
reg   [15:0] l2_maxes_4;
reg   [15:0] l2_maxes_5;
reg   [15:0] l2_maxes_6;
reg   [15:0] l2_maxes_7;
reg   [7:0] l1_read_row_offset;
reg   [7:0] l2_write_row_offset;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln33_reg_14253;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
reg   [0:0] and_ln147_reg_15998;
reg   [0:0] icmp_ln182_reg_16119;
wire   [7:0] grp_fu_3530_p3;
reg   [7:0] reg_3603;
wire    ap_CS_fsm_pp0_stage25;
wire    ap_block_state27_pp0_stage25_iter0;
wire    ap_block_pp0_stage25_11001;
wire   [0:0] icmp_ln33_fu_3619_p2;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state32_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln57_fu_3625_p2;
reg   [0:0] icmp_ln57_reg_14257;
wire   [0:0] icmp_ln51_fu_3631_p2;
reg   [0:0] icmp_ln51_reg_14261;
wire   [0:0] icmp_ln67_fu_3647_p2;
reg   [0:0] icmp_ln67_reg_14265;
wire   [0:0] trunc_ln71_fu_3653_p1;
reg   [0:0] trunc_ln71_reg_14269;
reg   [0:0] tmp_90_reg_14274;
wire   [0:0] icmp_ln115_fu_3665_p2;
reg   [0:0] icmp_ln115_reg_14282;
wire   [0:0] icmp_ln212_fu_3677_p2;
reg   [0:0] icmp_ln212_reg_14286;
reg   [15:0] l1_write_col_offset_s_reg_14294;
reg    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state33_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
reg   [63:0] tmp_data_V_1_reg_14300;
reg   [7:0] l1_channel_idx_load_reg_14311;
wire   [1:0] trunc_ln40_fu_3778_p1;
wire   [2:0] trunc_ln40_1_fu_3782_p1;
reg   [2:0] trunc_ln40_1_reg_14320;
wire   [0:0] icmp_ln42_fu_4076_p2;
reg   [0:0] icmp_ln42_reg_14327;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state34_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire   [15:0] select_ln42_fu_4087_p3;
reg   [15:0] select_ln42_reg_14332;
wire   [1:0] trunc_ln40_2_fu_4151_p1;
wire   [7:0] add_ln41_1_fu_4155_p2;
reg   [7:0] add_ln41_1_reg_14342;
reg   [7:0] p_Result_s_reg_14348;
reg   [7:0] p_Result_3_reg_14370;
reg   [7:0] p_Result_4_reg_14392;
reg   [7:0] p_Result_5_reg_14414;
reg   [7:0] p_Result_6_reg_14436;
reg   [7:0] p_Result_7_reg_14458;
wire   [0:0] icmp_ln42_1_fu_4215_p2;
reg   [0:0] icmp_ln42_1_reg_14480;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_state35_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire   [1:0] trunc_ln40_3_fu_4261_p1;
wire   [0:0] icmp_ln42_2_fu_4271_p2;
reg   [0:0] icmp_ln42_2_reg_14489;
wire   [15:0] select_ln42_4_fu_4283_p3;
reg   [15:0] select_ln42_4_reg_14494;
wire   [7:0] select_ln42_5_fu_4291_p3;
reg   [7:0] select_ln42_5_reg_14501;
wire   [1:0] trunc_ln40_4_fu_4299_p1;
reg   [1:0] trunc_ln40_4_reg_14506;
wire   [15:0] select_ln42_6_fu_4340_p3;
reg   [15:0] select_ln42_6_reg_14510;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_state36_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire   [1:0] trunc_ln40_5_fu_4355_p1;
reg   [1:0] trunc_ln40_5_reg_14517;
wire   [7:0] add_ln41_4_fu_4359_p2;
reg   [7:0] add_ln41_4_reg_14521;
wire   [0:0] icmp_ln42_4_fu_4365_p2;
reg   [0:0] icmp_ln42_4_reg_14526;
wire   [0:0] or_ln42_2_fu_4380_p2;
reg   [0:0] or_ln42_2_reg_14533;
wire   [1:0] trunc_ln40_6_fu_4413_p1;
reg   [1:0] trunc_ln40_6_reg_14538;
wire    ap_block_state7_pp0_stage5_iter0;
wire    ap_block_state3_pp0_stage5_iter1;
reg    ap_predicate_op262_write_state3;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage5_11001;
wire   [0:0] icmp_ln42_5_fu_4423_p2;
reg   [0:0] icmp_ln42_5_reg_14542;
wire   [1:0] trunc_ln40_7_fu_4437_p1;
reg   [1:0] trunc_ln40_7_reg_14548;
wire   [7:0] add_ln41_6_fu_4441_p2;
reg   [7:0] add_ln41_6_reg_14552;
wire   [15:0] select_ln42_10_fu_4486_p3;
reg   [15:0] select_ln42_10_reg_14558;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state8_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire   [0:0] icmp_ln42_6_fu_4493_p2;
reg   [0:0] icmp_ln42_6_reg_14565;
wire   [1:0] trunc_ln40_8_fu_4505_p1;
reg   [1:0] trunc_ln40_8_reg_14570;
wire   [0:0] icmp_ln42_7_fu_4515_p2;
reg   [0:0] icmp_ln42_7_reg_14574;
wire   [0:0] or_ln42_6_fu_4537_p2;
reg   [0:0] or_ln42_6_reg_14579;
wire   [15:0] select_ln42_12_fu_4582_p3;
reg   [15:0] select_ln42_12_reg_14584;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state9_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
wire   [15:0] select_ln42_14_fu_4594_p3;
reg   [7:0] l1_read_row_offset_l_reg_14594;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
wire   [2:0] select_ln81_fu_4666_p3;
reg   [2:0] select_ln81_reg_14599;
reg   [7:0] l1_stripes_0_0_load_reg_14612;
reg   [7:0] l1_stripes_0_1_load_reg_14619;
reg   [7:0] l1_stripes_0_2_load_reg_14626;
reg   [7:0] l1_stripes_0_3_load_reg_14633;
reg   [7:0] l1_stripes_0_4_load_reg_14640;
reg   [7:0] l1_stripes_0_5_load_reg_14647;
reg   [7:0] l1_stripes_1_0_load_reg_14654;
reg   [7:0] l1_stripes_1_1_load_reg_14661;
reg   [7:0] l1_stripes_1_2_load_reg_14668;
reg   [7:0] l1_stripes_1_3_load_reg_14675;
reg   [7:0] l1_stripes_1_4_load_reg_14682;
reg   [7:0] l1_stripes_1_5_load_reg_14689;
reg   [7:0] l1_stripes_2_0_load_reg_14696;
reg   [7:0] l1_stripes_2_1_load_reg_14703;
reg   [7:0] l1_stripes_2_2_load_reg_14710;
reg   [7:0] l1_stripes_2_3_load_reg_14717;
reg   [7:0] l1_stripes_2_4_load_reg_14724;
reg   [7:0] l1_stripes_2_5_load_reg_14731;
reg   [7:0] l1_stripes_0_0_load_1_reg_14738;
reg   [7:0] l1_stripes_0_1_load_1_reg_14745;
reg   [7:0] l1_stripes_0_2_load_1_reg_14752;
reg   [7:0] l1_stripes_0_3_load_1_reg_14759;
reg   [7:0] l1_stripes_0_4_load_1_reg_14766;
reg   [7:0] l1_stripes_0_5_load_1_reg_14773;
reg   [7:0] l1_stripes_1_0_load_1_reg_14780;
reg   [7:0] l1_stripes_1_1_load_1_reg_14787;
reg   [7:0] l1_stripes_1_2_load_1_reg_14794;
reg   [7:0] l1_stripes_1_3_load_1_reg_14801;
reg   [7:0] l1_stripes_1_4_load_1_reg_14808;
reg   [7:0] l1_stripes_1_5_load_1_reg_14815;
reg   [7:0] l1_stripes_2_0_load_1_reg_14822;
reg   [7:0] l1_stripes_2_1_load_1_reg_14829;
reg   [7:0] l1_stripes_2_2_load_1_reg_14836;
reg   [7:0] l1_stripes_2_3_load_1_reg_14843;
reg   [7:0] l1_stripes_2_4_load_1_reg_14850;
reg   [7:0] l1_stripes_2_5_load_1_reg_14857;
wire   [2:0] select_ln81_1_fu_4738_p3;
reg   [2:0] select_ln81_1_reg_14954;
wire   [2:0] select_ln81_2_fu_4785_p3;
reg   [2:0] select_ln81_2_reg_14967;
wire   [7:0] tmp_2_fu_4793_p8;
reg   [7:0] tmp_2_reg_14980;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_11001;
wire   [12:0] zext_ln92_16_fu_4812_p1;
reg   [12:0] zext_ln92_16_reg_14987;
wire   [7:0] tmp_4_fu_4834_p8;
reg   [7:0] tmp_4_reg_14992;
wire   [7:0] tmp_5_fu_4845_p8;
reg   [7:0] tmp_5_reg_15000;
wire  signed [12:0] grp_fu_14015_p3;
reg  signed [12:0] add_ln92_2_reg_15009;
reg   [7:0] l1_stripes_0_0_load_2_reg_15014;
reg   [7:0] l1_stripes_0_1_load_2_reg_15021;
reg   [7:0] l1_stripes_0_2_load_2_reg_15028;
reg   [7:0] l1_stripes_0_3_load_2_reg_15035;
reg   [7:0] l1_stripes_0_4_load_2_reg_15042;
reg   [7:0] l1_stripes_0_5_load_2_reg_15049;
reg   [7:0] l1_stripes_1_0_load_2_reg_15056;
reg   [7:0] l1_stripes_1_1_load_2_reg_15061;
reg   [7:0] l1_stripes_1_2_load_2_reg_15066;
reg   [7:0] l1_stripes_1_3_load_2_reg_15071;
reg   [7:0] l1_stripes_1_4_load_2_reg_15076;
reg   [7:0] l1_stripes_1_5_load_2_reg_15081;
wire   [7:0] tmp_7_fu_4860_p8;
reg   [7:0] tmp_7_reg_15086;
reg   [7:0] l1_stripes_2_0_load_2_reg_15095;
reg   [7:0] l1_stripes_2_1_load_2_reg_15102;
reg   [7:0] l1_stripes_2_2_load_2_reg_15109;
reg   [7:0] l1_stripes_2_3_load_2_reg_15116;
reg   [7:0] l1_stripes_2_4_load_2_reg_15123;
reg   [7:0] l1_stripes_2_5_load_2_reg_15130;
wire   [7:0] tmp_10_fu_4877_p8;
reg   [7:0] tmp_10_reg_15137;
wire   [7:0] tmp_16_fu_4888_p8;
reg   [7:0] tmp_16_reg_15147;
wire   [12:0] sub_ln92_1_fu_4970_p2;
reg   [12:0] sub_ln92_1_reg_15156;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
wire   [13:0] add_ln92_fu_5140_p2;
reg   [13:0] add_ln92_reg_15161;
wire   [10:0] sub_ln92_9_fu_5162_p2;
reg  signed [10:0] sub_ln92_9_reg_15166;
wire   [7:0] tmp_6_fu_5310_p8;
reg   [7:0] tmp_6_reg_15171;
wire   [12:0] zext_ln92_38_fu_5321_p1;
reg   [12:0] zext_ln92_38_reg_15177;
wire   [14:0] add_ln92_6_fu_5370_p2;
reg   [14:0] add_ln92_6_reg_15182;
wire   [12:0] add_ln92_7_fu_5432_p2;
reg   [12:0] add_ln92_7_reg_15187;
wire   [7:0] tmp_8_fu_5438_p8;
reg   [7:0] tmp_8_reg_15192;
wire   [10:0] shl_ln92_25_fu_5449_p3;
reg   [10:0] shl_ln92_25_reg_15198;
wire   [7:0] tmp_9_fu_5467_p8;
reg   [7:0] tmp_9_reg_15203;
wire   [7:0] tmp_11_fu_5560_p8;
reg   [7:0] tmp_11_reg_15211;
wire   [9:0] shl_ln92_34_fu_5575_p3;
reg   [9:0] shl_ln92_34_reg_15217;
wire   [13:0] add_ln92_12_fu_5597_p2;
reg   [13:0] add_ln92_12_reg_15222;
wire   [7:0] tmp_12_fu_5603_p8;
reg   [7:0] tmp_12_reg_15227;
wire   [14:0] sub_ln92_36_fu_5633_p2;
reg   [14:0] sub_ln92_36_reg_15236;
wire   [7:0] tmp_14_fu_5685_p8;
reg   [7:0] tmp_14_reg_15241;
wire   [7:0] tmp_15_fu_5696_p8;
reg   [7:0] tmp_15_reg_15249;
wire   [13:0] add_ln92_17_fu_5707_p2;
reg   [13:0] add_ln92_17_reg_15257;
(* use_dsp48 = "no" *) wire   [13:0] add_ln92_23_fu_5758_p2;
reg   [13:0] add_ln92_23_reg_15262;
wire   [12:0] add_ln92_24_fu_5779_p2;
reg   [12:0] add_ln92_24_reg_15267;
wire   [7:0] tmp_17_fu_5785_p8;
reg   [7:0] tmp_17_reg_15272;
wire   [7:0] tmp_18_fu_5796_p8;
reg   [7:0] tmp_18_reg_15279;
wire   [7:0] tmp_21_fu_5807_p8;
reg   [7:0] tmp_21_reg_15287;
wire   [12:0] zext_ln92_119_fu_5826_p1;
reg   [12:0] zext_ln92_119_reg_15292;
wire   [11:0] shl_ln92_57_fu_5830_p3;
reg   [11:0] shl_ln92_57_reg_15297;
wire   [12:0] add_ln92_32_fu_5848_p2;
reg   [12:0] add_ln92_32_reg_15302;
wire   [12:0] add_ln92_36_fu_5854_p2;
reg   [12:0] add_ln92_36_reg_15307;
wire   [7:0] tmp_23_fu_5860_p8;
reg   [7:0] tmp_23_reg_15312;
wire   [11:0] sub_ln92_62_fu_5883_p2;
reg   [11:0] sub_ln92_62_reg_15320;
wire   [7:0] tmp_29_fu_5889_p8;
reg   [7:0] tmp_29_reg_15325;
wire  signed [12:0] grp_fu_14023_p3;
reg  signed [12:0] add_ln104_reg_15334;
wire   [13:0] sub_ln92_26_fu_6055_p2;
reg   [13:0] sub_ln92_26_reg_15339;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
wire   [9:0] shl_ln92_28_fu_6075_p3;
reg   [9:0] shl_ln92_28_reg_15344;
wire   [11:0] sub_ln92_34_fu_6197_p2;
reg   [11:0] sub_ln92_34_reg_15349;
wire  signed [13:0] sext_ln92_44_fu_6389_p1;
reg  signed [13:0] sext_ln92_44_reg_15354;
(* use_dsp48 = "no" *) wire   [13:0] add_ln92_18_fu_6414_p2;
reg   [13:0] add_ln92_18_reg_15359;
wire   [13:0] add_ln92_25_fu_6460_p2;
reg   [13:0] add_ln92_25_reg_15364;
wire   [12:0] zext_ln92_99_fu_6469_p1;
reg   [12:0] zext_ln92_99_reg_15369;
wire   [13:0] add_ln92_26_fu_6507_p2;
reg   [13:0] add_ln92_26_reg_15374;
wire   [13:0] add_ln92_28_fu_6519_p2;
reg   [13:0] add_ln92_28_reg_15379;
(* use_dsp48 = "no" *) wire   [14:0] sub_ln92_50_fu_6551_p2;
reg  signed [14:0] sub_ln92_50_reg_15384;
wire   [7:0] tmp_19_fu_6605_p8;
reg   [7:0] tmp_19_reg_15389;
wire   [11:0] shl_ln92_53_fu_6667_p3;
reg   [11:0] shl_ln92_53_reg_15395;
wire   [14:0] sub_ln92_56_fu_6687_p2;
reg   [14:0] sub_ln92_56_reg_15400;
wire   [15:0] add_ln92_39_fu_6771_p2;
reg   [15:0] add_ln92_39_reg_15405;
wire   [7:0] tmp_22_fu_6777_p8;
reg   [7:0] tmp_22_reg_15410;
wire   [8:0] shl_ln92_59_fu_6788_p3;
reg   [8:0] shl_ln92_59_reg_15416;
wire   [12:0] zext_ln92_127_fu_6806_p1;
reg   [12:0] zext_ln92_127_reg_15421;
wire   [13:0] add_ln92_41_fu_6835_p2;
reg   [13:0] add_ln92_41_reg_15426;
wire   [12:0] add_ln92_43_fu_6841_p2;
reg  signed [12:0] add_ln92_43_reg_15431;
wire   [7:0] tmp_24_fu_6847_p8;
reg   [7:0] tmp_24_reg_15436;
wire   [7:0] tmp_25_fu_6858_p8;
reg   [7:0] tmp_25_reg_15447;
wire   [14:0] zext_ln92_138_fu_6869_p1;
reg   [14:0] zext_ln92_138_reg_15454;
wire   [14:0] sub_ln92_68_fu_6873_p2;
reg   [14:0] sub_ln92_68_reg_15459;
wire   [12:0] zext_ln92_146_fu_6886_p1;
reg   [12:0] zext_ln92_146_reg_15464;
wire   [14:0] add_ln104_1_fu_6910_p2;
reg   [14:0] add_ln104_1_reg_15469;
wire   [14:0] add_ln104_15_fu_6921_p2;
reg   [14:0] add_ln104_15_reg_15474;
wire   [12:0] add_ln104_21_fu_6927_p2;
reg   [12:0] add_ln104_21_reg_15479;
wire   [13:0] add_ln104_27_fu_6938_p2;
reg   [13:0] add_ln104_27_reg_15484;
wire   [12:0] grp_fu_14040_p3;
reg   [12:0] add_ln104_29_reg_15489;
wire  signed [13:0] grp_fu_14048_p3;
reg  signed [13:0] add_ln104_31_reg_15494;
wire   [9:0] shl_ln92_67_fu_7192_p3;
reg   [9:0] shl_ln92_67_reg_15499;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_11001;
wire   [15:0] add_ln104_8_fu_7228_p2;
reg   [15:0] add_ln104_8_reg_15504;
wire   [15:0] add_ln104_10_fu_7240_p2;
reg   [15:0] add_ln104_10_reg_15509;
wire   [13:0] add_ln104_12_fu_7252_p2;
reg   [13:0] add_ln104_12_reg_15514;
wire   [15:0] add_ln104_18_fu_7281_p2;
reg   [15:0] add_ln104_18_reg_15519;
wire   [15:0] add_ln104_23_fu_7300_p2;
reg   [15:0] add_ln104_23_reg_15524;
wire   [15:0] add_ln104_6_fu_7337_p2;
reg   [15:0] add_ln104_6_reg_15529;
wire   [14:0] add_ln104_34_fu_7353_p2;
reg   [14:0] add_ln104_34_reg_15535;
reg   [7:0] l2_write_row_offset_2_reg_15540;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_pp0_stage15_11001;
wire   [13:0] sub_ln92_27_fu_7384_p2;
reg   [13:0] sub_ln92_27_reg_15548;
wire   [14:0] sub_ln92_58_fu_7405_p2;
reg   [14:0] sub_ln92_58_reg_15553;
wire   [15:0] add_ln104_4_fu_7419_p2;
reg   [15:0] add_ln104_4_reg_15558;
wire   [15:0] select_ln112_2_fu_7433_p3;
reg   [15:0] select_ln112_2_reg_15564;
wire   [63:0] zext_ln119_fu_7444_p1;
reg   [63:0] zext_ln119_reg_15569;
wire   [2:0] trunc_ln119_fu_7454_p1;
reg   [2:0] trunc_ln119_reg_15591;
wire   [0:0] icmp_ln124_fu_7480_p2;
reg   [0:0] icmp_ln124_reg_15595;
wire   [15:0] add_ln87_fu_7507_p2;
reg   [15:0] add_ln87_reg_15601;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state17_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_11001;
wire   [0:0] icmp_ln135_fu_7569_p2;
reg   [0:0] icmp_ln135_reg_15786;
wire   [14:0] add_ln92_45_fu_7610_p2;
reg   [14:0] add_ln92_45_reg_15791;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_state18_pp0_stage16_iter0;
wire    ap_block_pp0_stage16_11001;
wire   [15:0] add_ln104_5_fu_7635_p2;
reg   [15:0] add_ln104_5_reg_15796;
wire   [15:0] select_ln112_fu_7649_p3;
reg   [15:0] select_ln112_reg_15802;
wire   [0:0] trunc_ln147_1_fu_7680_p1;
reg   [0:0] trunc_ln147_1_reg_15807;
wire   [0:0] and_ln147_fu_7704_p2;
reg   [0:0] tmp_96_reg_16002;
wire   [16:0] zext_ln156_fu_7740_p1;
reg   [16:0] zext_ln156_reg_16010;
wire   [63:0] zext_ln167_fu_7744_p1;
reg   [63:0] zext_ln167_reg_16015;
wire   [63:0] zext_ln167_18_fu_7760_p1;
reg   [63:0] zext_ln167_18_reg_16067;
wire   [0:0] icmp_ln182_fu_7770_p2;
wire   [0:0] tmp_last_V_fu_7776_p2;
reg   [0:0] tmp_last_V_reg_16123;
wire   [0:0] icmp_ln199_fu_7788_p2;
reg   [0:0] icmp_ln199_reg_16128;
wire   [0:0] icmp_ln220_fu_7814_p2;
reg   [0:0] icmp_ln220_reg_16133;
wire   [15:0] add_ln104_7_fu_7863_p2;
reg   [15:0] add_ln104_7_reg_16139;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_state19_pp0_stage17_iter0;
wire    ap_block_pp0_stage17_11001;
wire   [15:0] select_ln112_1_fu_7878_p3;
reg   [15:0] select_ln112_1_reg_16145;
reg   [8:0] l2_stripes_3_0_addr_reg_16150;
reg   [8:0] l2_stripes_3_1_addr_reg_16155;
reg   [8:0] l2_stripes_3_2_addr_reg_16160;
reg   [8:0] l2_stripes_3_3_addr_reg_16165;
reg   [8:0] l2_stripes_3_4_addr_reg_16170;
reg   [8:0] l2_stripes_3_5_addr_reg_16175;
reg   [7:0] l2_stripes_2_0_load_reg_16180;
reg   [7:0] l2_stripes_2_1_load_reg_16187;
reg   [7:0] l2_stripes_2_2_load_reg_16194;
reg   [7:0] l2_stripes_2_3_load_reg_16201;
reg   [7:0] l2_stripes_2_4_load_reg_16208;
reg   [7:0] l2_stripes_2_5_load_reg_16215;
reg   [7:0] l2_stripes_2_0_load_1_reg_16252;
reg   [7:0] l2_stripes_2_1_load_1_reg_16260;
reg   [7:0] l2_stripes_2_2_load_1_reg_16268;
reg   [7:0] l2_stripes_2_3_load_1_reg_16276;
reg   [7:0] l2_stripes_2_4_load_1_reg_16284;
reg   [7:0] l2_stripes_2_5_load_1_reg_16292;
wire   [63:0] zext_ln167_35_fu_7906_p1;
reg   [63:0] zext_ln167_35_reg_16330;
wire   [15:0] select_ln112_3_fu_7925_p3;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_state20_pp0_stage18_iter0;
wire    ap_block_pp0_stage18_11001;
wire   [7:0] select_ln124_1_fu_7967_p3;
wire   [7:0] select_ln139_fu_7984_p3;
reg   [7:0] l2_read_row_offset_l_reg_16397;
wire   [2:0] select_ln157_fu_8030_p3;
reg   [2:0] select_ln157_reg_16402;
reg   [7:0] l2_stripes_0_0_load_reg_16416;
reg   [7:0] l2_stripes_0_1_load_reg_16421;
reg   [7:0] l2_stripes_0_2_load_reg_16426;
reg   [7:0] l2_stripes_0_3_load_reg_16431;
reg   [7:0] l2_stripes_0_4_load_reg_16436;
reg   [7:0] l2_stripes_0_5_load_reg_16441;
wire   [7:0] select_ln149_fu_8051_p3;
reg   [7:0] select_ln149_reg_16446;
reg   [7:0] l2_stripes_0_0_load_1_reg_16486;
reg   [7:0] l2_stripes_0_1_load_1_reg_16493;
reg   [7:0] l2_stripes_0_2_load_1_reg_16500;
reg   [7:0] l2_stripes_0_3_load_1_reg_16507;
reg   [7:0] l2_stripes_0_4_load_1_reg_16514;
reg   [7:0] l2_stripes_0_5_load_1_reg_16521;
reg   [7:0] l2_stripes_2_0_load_2_reg_16558;
reg   [7:0] l2_stripes_2_1_load_2_reg_16566;
reg   [7:0] l2_stripes_2_2_load_2_reg_16574;
reg   [7:0] l2_stripes_2_3_load_2_reg_16582;
reg   [7:0] l2_stripes_2_4_load_2_reg_16590;
reg   [7:0] l2_stripes_2_5_load_2_reg_16598;
wire   [2:0] select_ln157_1_fu_8095_p3;
reg   [2:0] select_ln157_1_reg_16636;
wire   [7:0] tmp_42_fu_8103_p8;
reg   [7:0] tmp_42_reg_16650;
wire   [7:0] tmp_43_fu_8115_p8;
reg   [7:0] tmp_43_reg_16655;
wire   [2:0] select_ln157_2_fu_8172_p3;
reg   [2:0] select_ln157_2_reg_16660;
wire   [12:0] zext_ln167_1_fu_8204_p1;
reg   [12:0] zext_ln167_1_reg_16682;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_state21_pp0_stage19_iter0;
wire    ap_block_pp0_stage19_11001;
wire   [12:0] mul_ln167_fu_8207_p2;
reg   [12:0] mul_ln167_reg_16687;
wire  signed [12:0] mul_ln167_2_fu_14096_p2;
reg  signed [12:0] mul_ln167_2_reg_16692;
reg   [7:0] l2_stripes_1_0_load_reg_16727;
reg   [7:0] l2_stripes_1_1_load_reg_16736;
reg   [7:0] l2_stripes_1_2_load_reg_16745;
reg   [7:0] l2_stripes_1_3_load_reg_16754;
reg   [7:0] l2_stripes_1_4_load_reg_16763;
reg   [7:0] l2_stripes_1_5_load_reg_16772;
wire   [7:0] select_ln149_2_fu_8242_p3;
reg   [7:0] select_ln149_2_reg_16781;
reg   [7:0] l2_stripes_1_0_load_1_reg_16823;
reg   [7:0] l2_stripes_1_1_load_1_reg_16830;
reg   [7:0] l2_stripes_1_2_load_1_reg_16837;
reg   [7:0] l2_stripes_1_3_load_1_reg_16844;
reg   [7:0] l2_stripes_1_4_load_1_reg_16851;
reg   [7:0] l2_stripes_1_5_load_1_reg_16858;
reg   [7:0] l2_stripes_0_0_load_2_reg_16865;
reg   [7:0] l2_stripes_0_1_load_2_reg_16872;
reg   [7:0] l2_stripes_0_2_load_2_reg_16879;
reg   [7:0] l2_stripes_0_3_load_2_reg_16886;
reg   [7:0] l2_stripes_0_4_load_2_reg_16893;
reg   [7:0] l2_stripes_0_5_load_2_reg_16900;
wire   [7:0] select_ln149_4_fu_8260_p3;
reg   [7:0] select_ln149_4_reg_16907;
wire   [7:0] select_ln149_6_fu_8267_p3;
reg   [7:0] select_ln149_6_reg_16947;
wire  signed [12:0] select_ln167_53_fu_8272_p3;
reg  signed [12:0] select_ln167_53_reg_16958;
wire   [12:0] zext_ln167_72_fu_8279_p1;
reg   [12:0] zext_ln167_72_reg_16963;
wire  signed [12:0] mul_ln167_14_fu_14102_p2;
reg  signed [12:0] mul_ln167_14_reg_16969;
reg   [7:0] l2_stripes_3_0_load_reg_16974;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_state22_pp0_stage20_iter0;
wire    ap_block_pp0_stage20_11001;
reg   [7:0] l2_stripes_3_1_load_reg_16981;
reg   [7:0] l2_stripes_3_2_load_reg_16988;
reg   [7:0] l2_stripes_3_3_load_reg_16995;
reg   [7:0] l2_stripes_3_4_load_reg_17002;
reg   [7:0] l2_stripes_3_5_load_reg_17009;
wire   [7:0] select_ln149_1_fu_8311_p3;
reg   [7:0] select_ln149_1_reg_17016;
wire   [12:0] zext_ln167_28_fu_8325_p1;
reg   [12:0] zext_ln167_28_reg_17027;
wire  signed [12:0] mul_ln167_6_fu_14108_p2;
reg  signed [12:0] mul_ln167_6_reg_17032;
wire   [12:0] select_ln167_21_fu_8334_p3;
reg   [12:0] select_ln167_21_reg_17037;
reg   [7:0] l2_stripes_3_0_load_1_reg_17042;
reg   [7:0] l2_stripes_3_1_load_1_reg_17049;
reg   [7:0] l2_stripes_3_2_load_1_reg_17056;
reg   [7:0] l2_stripes_3_3_load_1_reg_17063;
reg   [7:0] l2_stripes_3_4_load_1_reg_17070;
reg   [7:0] l2_stripes_3_5_load_1_reg_17077;
wire   [12:0] zext_ln167_46_fu_8341_p1;
reg   [12:0] zext_ln167_46_reg_17084;
wire  signed [12:0] mul_ln167_10_fu_14114_p2;
reg  signed [12:0] mul_ln167_10_reg_17091;
reg   [7:0] l2_stripes_1_0_load_2_reg_17126;
reg   [7:0] l2_stripes_1_1_load_2_reg_17133;
reg   [7:0] l2_stripes_1_2_load_2_reg_17140;
reg   [7:0] l2_stripes_1_3_load_2_reg_17147;
reg   [7:0] l2_stripes_1_4_load_2_reg_17154;
reg   [7:0] l2_stripes_1_5_load_2_reg_17161;
wire   [0:0] or_ln212_fu_8357_p2;
wire   [11:0] zext_ln167_10_fu_8400_p1;
reg   [11:0] zext_ln167_10_reg_17175;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_state23_pp0_stage21_iter0;
wire    ap_block_pp0_stage21_11001;
wire  signed [11:0] mul_ln167_3_fu_14120_p2;
reg  signed [11:0] mul_ln167_3_reg_17180;
wire  signed [12:0] mul_ln167_11_fu_14126_p2;
reg  signed [12:0] mul_ln167_11_reg_17185;
reg   [7:0] l2_stripes_3_0_load_2_reg_17190;
reg   [7:0] l2_stripes_3_1_load_2_reg_17197;
reg   [7:0] l2_stripes_3_2_load_2_reg_17204;
reg   [7:0] l2_stripes_3_3_load_2_reg_17211;
reg   [7:0] l2_stripes_3_4_load_2_reg_17218;
reg   [7:0] l2_stripes_3_5_load_2_reg_17225;
wire   [7:0] select_ln149_7_fu_8432_p3;
reg   [7:0] select_ln149_7_reg_17232;
wire   [12:0] select_ln167_92_fu_8456_p3;
reg   [12:0] select_ln167_92_reg_17244;
wire   [12:0] mul_ln167_1_fu_8463_p2;
reg   [12:0] mul_ln167_1_reg_17249;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_state24_pp0_stage22_iter0;
wire    ap_block_pp0_stage22_11001;
wire   [12:0] zext_ln167_79_fu_8468_p1;
reg   [12:0] zext_ln167_79_reg_17254;
wire  signed [12:0] mul_ln167_15_fu_14131_p2;
reg  signed [12:0] mul_ln167_15_reg_17260;
wire  signed [11:0] mul_ln167_17_fu_14137_p2;
reg  signed [11:0] mul_ln167_17_reg_17265;
wire   [7:0] select_ln149_9_fu_8510_p3;
reg   [7:0] select_ln149_9_reg_17270;
wire   [12:0] zext_ln167_9_fu_8517_p1;
reg   [12:0] zext_ln167_9_reg_17280;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_state25_pp0_stage23_iter0;
wire    ap_block_pp0_stage23_11001;
wire   [12:0] mul_ln167_4_fu_8520_p2;
reg   [12:0] mul_ln167_4_reg_17285;
wire   [12:0] zext_ln167_112_fu_8533_p1;
reg   [12:0] zext_ln167_112_reg_17291;
wire  signed [12:0] mul_ln167_20_fu_14143_p2;
reg  signed [12:0] mul_ln167_20_reg_17296;
wire  signed [12:0] mul_ln167_21_fu_14149_p2;
reg  signed [12:0] mul_ln167_21_reg_17301;
wire   [7:0] select_ln149_10_fu_8565_p3;
reg   [7:0] select_ln149_10_reg_17306;
wire   [7:0] select_ln149_11_fu_8594_p3;
reg   [7:0] select_ln149_11_reg_17317;
wire   [12:0] mul_ln167_5_fu_8601_p2;
reg   [12:0] mul_ln167_5_reg_17328;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_state26_pp0_stage24_iter0;
wire    ap_block_pp0_stage24_11001;
wire   [11:0] zext_ln167_113_fu_8606_p1;
reg   [11:0] zext_ln167_113_reg_17333;
wire  signed [11:0] mul_ln167_26_fu_14155_p2;
reg  signed [11:0] mul_ln167_26_reg_17344;
wire   [11:0] zext_ln167_126_fu_8616_p1;
reg   [11:0] zext_ln167_126_reg_17349;
wire  signed [11:0] mul_ln167_28_fu_14161_p2;
reg  signed [11:0] mul_ln167_28_reg_17356;
wire   [7:0] grp_fu_3486_p8;
reg   [7:0] tmp_56_reg_17361;
wire   [7:0] grp_fu_3497_p8;
reg   [7:0] tmp_58_reg_17367;
wire   [12:0] mul_ln167_9_fu_8626_p2;
reg   [12:0] mul_ln167_9_reg_17372;
wire   [12:0] zext_ln167_125_fu_8634_p1;
reg   [12:0] zext_ln167_125_reg_17377;
wire  signed [12:0] mul_ln167_29_fu_14167_p2;
reg  signed [12:0] mul_ln167_29_reg_17383;
wire   [7:0] select_ln149_14_fu_8644_p3;
reg   [7:0] select_ln149_14_reg_17388;
wire   [12:0] zext_ln167_139_fu_8649_p1;
reg   [12:0] zext_ln167_139_reg_17398;
wire  signed [12:0] mul_ln167_31_fu_14173_p2;
reg  signed [12:0] mul_ln167_31_reg_17404;
wire   [7:0] select_ln149_28_fu_8660_p3;
reg   [7:0] select_ln149_28_reg_17409;
(* use_dsp48 = "no" *) wire   [12:0] add_ln167_155_fu_8667_p2;
reg   [12:0] add_ln167_155_reg_17416;
wire   [7:0] select_ln149_5_fu_8694_p3;
reg   [7:0] select_ln149_5_reg_17421;
wire    ap_CS_fsm_pp0_stage26;
wire    ap_block_state28_pp0_stage26_iter0;
wire    ap_block_pp0_stage26_11001;
wire   [12:0] zext_ln167_61_fu_8701_p1;
reg   [12:0] zext_ln167_61_reg_17431;
wire   [12:0] mul_ln167_12_fu_8705_p2;
reg   [12:0] mul_ln167_12_reg_17439;
wire   [12:0] zext_ln167_180_fu_8711_p1;
reg   [12:0] zext_ln167_180_reg_17444;
wire  signed [12:0] mul_ln167_33_fu_14179_p2;
reg  signed [12:0] mul_ln167_33_reg_17449;
wire   [12:0] zext_ln167_220_fu_8729_p1;
reg   [12:0] zext_ln167_220_reg_17454;
wire  signed [12:0] mul_ln167_36_fu_14185_p2;
reg  signed [12:0] mul_ln167_36_reg_17462;
wire  signed [12:0] mul_ln167_13_fu_14191_p2;
reg  signed [12:0] mul_ln167_13_reg_17467;
wire    ap_CS_fsm_pp0_stage27;
wire    ap_block_state29_pp0_stage27_iter0;
wire    ap_block_pp0_stage27_11001;
wire   [12:0] mul_ln167_16_fu_8739_p2;
reg   [12:0] mul_ln167_16_reg_17472;
wire  signed [12:0] mul_ln167_22_fu_14196_p2;
reg  signed [12:0] mul_ln167_22_reg_17477;
wire   [7:0] grp_fu_3559_p8;
reg   [7:0] tmp_71_reg_17482;
wire   [7:0] grp_fu_3570_p8;
reg   [7:0] tmp_72_reg_17488;
wire   [13:0] add_ln167_142_fu_8757_p2;
reg   [13:0] add_ln167_142_reg_17494;
wire   [7:0] select_ln149_3_fu_8785_p3;
reg   [7:0] select_ln149_3_reg_17499;
wire    ap_CS_fsm_pp0_stage28;
wire    ap_block_state30_pp0_stage28_iter0;
wire    ap_block_pp0_stage28_11001;
wire   [7:0] select_ln149_8_fu_8817_p3;
reg   [7:0] select_ln149_8_reg_17511;
wire   [11:0] zext_ln167_93_fu_8824_p1;
reg   [11:0] zext_ln167_93_reg_17521;
wire   [11:0] mul_ln167_18_fu_8828_p2;
reg   [11:0] mul_ln167_18_reg_17527;
wire  signed [12:0] mul_ln167_24_fu_14201_p2;
reg  signed [12:0] mul_ln167_24_reg_17532;
wire  signed [12:0] select_ln167_97_fu_8847_p3;
reg  signed [12:0] select_ln167_97_reg_17537;
wire   [10:0] zext_ln167_141_fu_8861_p1;
reg   [10:0] zext_ln167_141_reg_17542;
wire   [10:0] sub_ln167_82_fu_8865_p2;
reg   [10:0] sub_ln167_82_reg_17547;
wire   [7:0] grp_fu_3581_p8;
reg   [7:0] tmp_59_reg_17552;
wire   [7:0] tmp_60_fu_8871_p8;
reg   [7:0] tmp_60_reg_17557;
wire   [7:0] select_ln149_17_fu_8904_p3;
reg   [7:0] select_ln149_17_reg_17563;
wire   [7:0] select_ln149_18_fu_8922_p3;
reg   [7:0] select_ln149_18_reg_17570;
wire  signed [12:0] mul_ln167_34_fu_14207_p2;
reg  signed [12:0] mul_ln167_34_reg_17581;
wire   [7:0] select_ln149_24_fu_8938_p3;
reg   [7:0] select_ln149_24_reg_17586;
wire   [7:0] select_ln149_25_fu_8955_p3;
reg   [7:0] select_ln149_25_reg_17597;
wire   [7:0] tmp_76_fu_8962_p8;
reg   [7:0] tmp_76_reg_17607;
wire   [7:0] tmp_78_fu_8973_p8;
reg   [7:0] tmp_78_reg_17613;
wire   [7:0] grp_fu_3537_p8;
reg   [7:0] tmp_81_reg_17618;
wire   [7:0] grp_fu_3548_p8;
reg   [7:0] tmp_82_reg_17624;
wire   [13:0] add_ln167_146_fu_8984_p2;
reg   [13:0] add_ln167_146_reg_17629;
wire   [12:0] sub_ln167_10_fu_9316_p2;
reg   [12:0] sub_ln167_10_reg_17634;
wire   [12:0] select_ln167_16_fu_9429_p3;
reg   [12:0] select_ln167_16_reg_17639;
wire  signed [11:0] select_ln167_33_fu_9515_p3;
reg  signed [11:0] select_ln167_33_reg_17644;
wire   [11:0] zext_ln167_32_fu_9522_p1;
reg   [11:0] zext_ln167_32_reg_17649;
wire   [11:0] zext_ln167_37_fu_9565_p1;
reg   [11:0] zext_ln167_37_reg_17655;
wire   [11:0] add_ln167_5_fu_9774_p2;
reg   [11:0] add_ln167_5_reg_17661;
wire   [8:0] select_ln167_38_fu_9880_p3;
reg   [8:0] select_ln167_38_reg_17666;
wire   [11:0] select_ln167_48_fu_10164_p3;
reg   [11:0] select_ln167_48_reg_17671;
wire   [12:0] sub_ln167_59_fu_10261_p2;
reg  signed [12:0] sub_ln167_59_reg_17676;
wire   [8:0] shl_ln167_19_fu_10280_p3;
reg   [8:0] shl_ln167_19_reg_17681;
wire   [12:0] select_ln167_54_fu_10317_p3;
reg   [12:0] select_ln167_54_reg_17686;
wire   [10:0] add_ln167_7_fu_10359_p2;
reg   [10:0] add_ln167_7_reg_17691;
wire   [12:0] zext_ln167_97_fu_10460_p1;
reg   [12:0] zext_ln167_97_reg_17696;
wire   [11:0] sub_ln167_67_fu_10604_p2;
reg   [11:0] sub_ln167_67_reg_17701;
wire   [11:0] select_ln167_90_fu_11066_p3;
reg   [11:0] select_ln167_90_reg_17706;
wire   [12:0] add_ln167_11_fu_11140_p2;
reg   [12:0] add_ln167_11_reg_17711;
wire   [13:0] add_ln167_15_fu_11166_p2;
reg   [13:0] add_ln167_15_reg_17716;
wire   [13:0] add_ln167_18_fu_11182_p2;
reg   [13:0] add_ln167_18_reg_17721;
wire   [13:0] add_ln167_19_fu_11188_p2;
reg   [13:0] add_ln167_19_reg_17726;
wire   [12:0] add_ln167_20_fu_11194_p2;
reg   [12:0] add_ln167_20_reg_17731;
wire   [7:0] select_ln149_16_fu_11387_p3;
reg   [7:0] select_ln149_16_reg_17736;
wire   [7:0] select_ln149_22_fu_11821_p3;
reg   [7:0] select_ln149_22_reg_17742;
wire   [11:0] sub_ln167_120_fu_12029_p2;
reg   [11:0] sub_ln167_120_reg_17752;
wire   [12:0] zext_ln167_204_fu_12035_p1;
reg   [12:0] zext_ln167_204_reg_17757;
wire  signed [11:0] sub_ln167_121_fu_12042_p2;
reg  signed [11:0] sub_ln167_121_reg_17762;
wire  signed [12:0] grp_fu_14219_p3;
reg  signed [12:0] add_ln167_33_reg_17767;
wire   [13:0] add_ln167_35_fu_12305_p2;
reg   [13:0] add_ln167_35_reg_17772;
wire   [14:0] add_ln167_41_fu_12337_p2;
reg   [14:0] add_ln167_41_reg_17777;
wire   [13:0] add_ln167_43_fu_12343_p2;
reg   [13:0] add_ln167_43_reg_17782;
wire   [8:0] shl_ln167_70_fu_12349_p3;
reg   [8:0] shl_ln167_70_reg_17787;
wire   [13:0] add_ln167_53_fu_12356_p2;
reg   [13:0] add_ln167_53_reg_17792;
wire   [14:0] add_ln167_58_fu_12388_p2;
reg   [14:0] add_ln167_58_reg_17797;
wire   [11:0] add_ln167_60_fu_12394_p2;
reg   [11:0] add_ln167_60_reg_17802;
wire   [13:0] add_ln167_61_fu_12400_p2;
reg   [13:0] add_ln167_61_reg_17807;
wire   [13:0] add_ln167_64_fu_12406_p2;
reg   [13:0] add_ln167_64_reg_17812;
wire   [15:0] add_ln167_72_fu_12428_p2;
reg   [15:0] add_ln167_72_reg_17817;
wire   [14:0] add_ln167_76_fu_12464_p2;
reg   [14:0] add_ln167_76_reg_17822;
wire   [12:0] add_ln167_78_fu_12470_p2;
reg   [12:0] add_ln167_78_reg_17827;
wire   [13:0] add_ln167_80_fu_12486_p2;
reg   [13:0] add_ln167_80_reg_17832;
wire   [12:0] add_ln167_82_fu_12492_p2;
reg   [12:0] add_ln167_82_reg_17837;
wire   [15:0] add_ln167_88_fu_12535_p2;
reg   [15:0] add_ln167_88_reg_17842;
wire   [13:0] add_ln167_89_fu_12541_p2;
reg   [13:0] add_ln167_89_reg_17847;
wire   [14:0] add_ln167_94_fu_12573_p2;
reg   [14:0] add_ln167_94_reg_17852;
wire   [14:0] add_ln167_99_fu_12605_p2;
reg   [14:0] add_ln167_99_reg_17857;
wire   [14:0] add_ln167_103_fu_12637_p2;
reg   [14:0] add_ln167_103_reg_17862;
wire   [15:0] add_ln167_106_fu_12654_p2;
reg   [15:0] add_ln167_106_reg_17867;
wire   [13:0] add_ln167_107_fu_12660_p2;
reg   [13:0] add_ln167_107_reg_17872;
wire   [14:0] add_ln167_112_fu_12696_p2;
reg   [14:0] add_ln167_112_reg_17877;
wire   [14:0] add_ln167_117_fu_12728_p2;
reg   [14:0] add_ln167_117_reg_17882;
wire   [14:0] add_ln167_121_fu_12760_p2;
reg   [14:0] add_ln167_121_reg_17887;
wire   [13:0] add_ln167_126_fu_12817_p2;
reg   [13:0] add_ln167_126_reg_17892;
wire   [13:0] add_ln167_127_fu_12823_p2;
reg   [13:0] add_ln167_127_reg_17897;
wire   [15:0] add_ln167_134_fu_12845_p2;
reg   [15:0] add_ln167_134_reg_17902;
wire   [14:0] add_ln167_138_fu_12877_p2;
reg   [14:0] add_ln167_138_reg_17907;
wire   [7:0] select_ln149_30_fu_12883_p3;
reg   [7:0] select_ln149_30_reg_17912;
wire   [15:0] add_ln167_144_fu_12908_p2;
reg   [15:0] add_ln167_144_reg_17918;
wire   [13:0] add_ln167_154_fu_12939_p2;
reg   [13:0] add_ln167_154_reg_17923;
wire   [11:0] select_ln167_29_fu_12964_p3;
reg   [11:0] select_ln167_29_reg_17928;
wire   [8:0] sub_ln167_43_fu_12976_p2;
reg   [8:0] sub_ln167_43_reg_17933;
wire   [15:0] add_ln167_23_fu_13061_p2;
reg   [15:0] add_ln167_23_reg_17938;
wire   [8:0] shl_ln167_58_fu_13162_p3;
reg   [8:0] shl_ln167_58_reg_17943;
wire   [15:0] add_ln167_37_fu_13249_p2;
reg   [15:0] add_ln167_37_reg_17948;
wire   [14:0] add_ln167_45_fu_13267_p2;
reg   [14:0] add_ln167_45_reg_17953;
wire  signed [12:0] mul_ln167_37_fu_14233_p2;
reg  signed [12:0] mul_ln167_37_reg_17958;
wire   [15:0] add_ln167_59_fu_13298_p2;
reg   [15:0] add_ln167_59_reg_17963;
wire   [14:0] add_ln167_63_fu_13316_p2;
reg   [14:0] add_ln167_63_reg_17968;
wire  signed [12:0] select_ln167_140_fu_13322_p3;
reg  signed [12:0] select_ln167_140_reg_17973;
wire   [15:0] add_ln167_105_fu_13358_p2;
reg   [15:0] add_ln167_105_reg_17978;
wire   [15:0] add_ln167_123_fu_13393_p2;
reg   [15:0] add_ln167_123_reg_17984;
wire   [13:0] add_ln167_129_fu_13405_p2;
reg   [13:0] add_ln167_129_reg_17990;
wire   [15:0] add_ln167_47_fu_13536_p2;
reg   [15:0] add_ln167_47_reg_17995;
wire   [12:0] add_ln167_48_fu_13544_p2;
reg   [12:0] add_ln167_48_reg_18001;
wire   [15:0] add_ln167_49_fu_13550_p2;
reg   [15:0] add_ln167_49_reg_18006;
wire   [13:0] add_ln167_85_fu_13568_p2;
reg   [13:0] add_ln167_85_reg_18011;
wire   [15:0] add_ln167_140_fu_13607_p2;
reg   [15:0] add_ln167_140_reg_18016;
wire   [14:0] add_ln167_149_fu_13625_p2;
reg   [14:0] add_ln167_149_reg_18022;
wire   [15:0] add_ln167_51_fu_13730_p2;
reg   [15:0] add_ln167_51_reg_18027;
wire   [13:0] add_ln167_66_fu_13771_p2;
reg   [13:0] add_ln167_66_reg_18033;
wire   [15:0] add_ln167_87_fu_13810_p2;
reg   [15:0] add_ln167_87_reg_18038;
wire   [15:0] add_ln167_69_fu_13873_p2;
reg   [15:0] add_ln167_69_reg_18044;
wire   [13:0] add_ln167_157_fu_13925_p2;
reg   [13:0] add_ln167_157_reg_18050;
wire   [15:0] add_ln167_145_fu_13977_p2;
reg   [15:0] add_ln167_145_reg_18055;
wire   [7:0] select_ln203_fu_14007_p3;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage29_subdone;
reg   [0:0] ap_phi_mux_l2_read_row_offset_f_phi_fu_3153_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_l2_read_row_offset_f_reg_3150;
reg   [0:0] ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3150;
wire   [7:0] ap_phi_reg_pp0_iter0_l2_read_row_offset_n_reg_3160;
reg   [7:0] ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3160;
reg   [0:0] ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3174_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_l2_maxes_0_flag_1_reg_3170;
reg   [0:0] ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3170;
reg   [15:0] ap_phi_mux_l2_maxes_0_new_1_phi_fu_3185_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_0_new_1_reg_3181;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3181;
wire   [15:0] select_ln173_8_fu_3920_p3;
reg   [15:0] ap_phi_mux_l2_maxes_1_new_1_phi_fu_3196_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_1_new_1_reg_3192;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3192;
wire   [15:0] select_ln173_9_fu_3928_p3;
reg   [15:0] ap_phi_mux_l2_maxes_2_new_1_phi_fu_3207_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_2_new_1_reg_3203;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3203;
wire   [15:0] select_ln173_10_fu_3936_p3;
reg   [15:0] ap_phi_mux_l2_maxes_3_new_1_phi_fu_3218_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_3_new_1_reg_3214;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3214;
wire   [15:0] select_ln173_11_fu_3944_p3;
reg   [15:0] ap_phi_mux_l2_maxes_4_new_1_phi_fu_3229_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_4_new_1_reg_3225;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3225;
wire   [15:0] select_ln173_12_fu_3952_p3;
reg   [15:0] ap_phi_mux_l2_maxes_5_new_1_phi_fu_3240_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_5_new_1_reg_3236;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3236;
wire   [15:0] select_ln173_13_fu_3960_p3;
reg   [15:0] ap_phi_mux_l2_maxes_6_new_1_phi_fu_3251_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_6_new_1_reg_3247;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3247;
wire   [15:0] select_ln173_14_fu_3968_p3;
reg   [15:0] ap_phi_mux_l2_maxes_7_new_1_phi_fu_3262_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_7_new_1_reg_3258;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3258;
wire   [15:0] select_ln173_15_fu_3976_p3;
reg   [0:0] ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3273_p4;
reg   [7:0] ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3285_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_l2_read_row_offset_n_1_reg_3281;
wire   [0:0] ap_phi_mux_l1_write_col_offset_1_phi_fu_3298_p8;
reg   [0:0] ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3293;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state10_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
reg   [15:0] ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3311;
reg   [0:0] ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3328;
reg   [7:0] ap_phi_reg_pp0_iter0_l1_read_row_offset_n_1_reg_3340;
reg   [15:0] ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3352;
reg   [15:0] ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3363;
reg   [15:0] ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3374;
reg   [15:0] ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3385;
reg   [0:0] ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3396;
reg   [7:0] ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3408;
reg   [0:0] ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3418;
reg   [7:0] ap_phi_reg_pp0_iter0_l1_read_row_offset_n_reg_3430;
reg   [0:0] ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3442;
reg   [7:0] ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3454;
wire   [63:0] zext_ln40_fu_3752_p1;
wire   [63:0] zext_ln40_1_fu_4129_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln40_2_fu_4239_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln40_3_fu_4303_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln40_4_fu_4386_p1;
wire   [63:0] zext_ln40_5_fu_4458_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln40_6_fu_4556_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln40_7_fu_4601_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln92_8_fu_4679_p1;
wire    ap_block_pp0_stage10;
wire    ap_block_pp0_stage15;
wire   [63:0] zext_ln92_fu_7513_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln92_4_fu_7541_p1;
wire    ap_block_pp0_stage16;
wire    ap_block_pp0_stage17;
wire    ap_block_pp0_stage18;
wire    ap_block_pp0_stage19;
wire    ap_block_pp0_stage20;
wire   [31:0] select_ln212_fu_3683_p3;
wire   [7:0] select_ln61_fu_3712_p3;
wire   [7:0] grp_fu_3464_p2;
wire   [7:0] select_ln42_15_fu_4542_p3;
wire   [15:0] select_ln135_fu_7575_p3;
wire   [15:0] select_ln124_fu_7486_p3;
wire   [31:0] select_ln220_fu_7820_p3;
wire   [7:0] select_ln220_1_fu_4058_p3;
wire   [0:0] or_ln220_fu_4053_p2;
wire   [15:0] select_ln199_fu_7794_p3;
wire   [15:0] select_ln173_fu_13631_p3;
wire   [15:0] select_ln173_1_fu_13816_p3;
wire   [15:0] select_ln173_2_fu_13931_p3;
wire   [15:0] select_ln173_3_fu_13823_p3;
wire    ap_block_pp0_stage29;
wire   [15:0] select_ln173_4_fu_13411_p3;
wire   [15:0] select_ln173_5_fu_13418_p3;
wire   [15:0] select_ln173_6_fu_13638_p3;
wire   [15:0] select_ln173_7_fu_13983_p3;
wire   [7:0] select_ln212_1_fu_8362_p3;
wire   [7:0] select_ln212_2_fu_8374_p3;
wire   [0:0] or_ln212_1_fu_8369_p2;
wire    ap_block_pp0_stage5_01001;
wire   [7:0] trunc_ln681_fu_3730_p1;
reg   [2:0] grp_fu_3469_p7;
wire    ap_block_pp0_stage21;
wire    ap_block_pp0_stage24;
wire    ap_block_pp0_stage25;
wire   [7:0] grp_fu_3508_p8;
wire   [7:0] grp_fu_3519_p8;
wire    ap_block_pp0_stage28;
wire    ap_block_pp0_stage27;
wire   [9:0] trunc_ln33_1_fu_3615_p1;
wire   [20:0] tmp_85_fu_3637_p4;
wire   [1:0] trunc_ln33_fu_3611_p1;
wire   [31:0] add_ln211_fu_3671_p2;
wire   [0:0] icmp_ln61_fu_3706_p2;
wire   [0:0] icmp_ln177_fu_3824_p2;
wire   [0:0] icmp_ln177_1_fu_3836_p2;
wire   [0:0] icmp_ln177_2_fu_3848_p2;
wire   [0:0] icmp_ln177_3_fu_3860_p2;
wire   [0:0] icmp_ln177_4_fu_3872_p2;
wire   [0:0] icmp_ln177_5_fu_3884_p2;
wire   [0:0] icmp_ln177_6_fu_3896_p2;
wire   [0:0] icmp_ln177_7_fu_3908_p2;
wire   [15:0] select_ln177_fu_3829_p3;
wire   [15:0] select_ln177_1_fu_3841_p3;
wire   [15:0] select_ln177_2_fu_3853_p3;
wire   [15:0] select_ln177_3_fu_3865_p3;
wire   [15:0] select_ln177_4_fu_3877_p3;
wire   [15:0] select_ln177_5_fu_3889_p3;
wire   [15:0] select_ln177_6_fu_3901_p3;
wire   [15:0] select_ln177_7_fu_3913_p3;
wire   [7:0] add_ln41_fu_4071_p2;
wire   [15:0] add_ln45_fu_4082_p2;
wire   [7:0] select_ln42_1_fu_4094_p3;
wire   [15:0] add_ln45_1_fu_4220_p2;
wire   [15:0] select_ln42_2_fu_4225_p3;
wire   [7:0] select_ln42_3_fu_4232_p3;
wire   [7:0] add_ln41_2_fu_4265_p2;
wire   [15:0] add_ln45_2_fu_4277_p2;
wire   [7:0] add_ln41_3_fu_4324_p2;
wire   [0:0] icmp_ln42_3_fu_4329_p2;
wire   [15:0] add_ln45_3_fu_4335_p2;
wire   [7:0] select_ln42_7_fu_4347_p3;
wire   [0:0] or_ln42_1_fu_4375_p2;
wire   [0:0] or_ln42_fu_4371_p2;
wire   [7:0] select_ln42_9_fu_4407_p3;
wire   [7:0] add_ln41_5_fu_4417_p2;
wire   [7:0] select_ln42_11_fu_4429_p3;
wire   [15:0] add_ln45_4_fu_4447_p2;
wire   [15:0] select_ln42_8_fu_4452_p3;
wire   [15:0] add_ln45_5_fu_4480_p2;
wire   [7:0] select_ln42_13_fu_4498_p3;
wire   [7:0] add_ln41_7_fu_4509_p2;
wire   [0:0] or_ln42_4_fu_4525_p2;
wire   [0:0] or_ln42_3_fu_4521_p2;
wire   [0:0] or_ln42_5_fu_4531_p2;
wire   [15:0] add_ln45_6_fu_4577_p2;
wire   [15:0] add_ln45_7_fu_4588_p2;
wire   [7:0] zext_ln80_fu_4632_p1;
wire   [7:0] add_ln80_fu_4642_p2;
wire   [2:0] trunc_ln80_fu_4638_p1;
wire   [2:0] zext_ln80_1_fu_4635_p1;
wire   [2:0] add_ln83_fu_4654_p2;
wire   [0:0] icmp_ln81_fu_4648_p2;
wire   [2:0] add_ln81_fu_4660_p2;
wire   [15:0] add_ln87_2_fu_4674_p2;
wire   [7:0] select_ln80_fu_4701_p3;
wire   [7:0] add_ln80_1_fu_4708_p2;
wire   [2:0] add_ln83_3_fu_4720_p2;
wire   [2:0] add_ln83_1_fu_4726_p2;
wire   [0:0] icmp_ln81_1_fu_4714_p2;
wire   [2:0] add_ln81_1_fu_4732_p2;
wire   [1:0] or_ln_fu_4746_p3;
wire   [7:0] zext_ln80_2_fu_4753_p1;
wire   [7:0] add_ln80_2_fu_4761_p2;
wire   [2:0] zext_ln80_3_fu_4757_p1;
wire   [2:0] add_ln83_2_fu_4773_p2;
wire   [0:0] icmp_ln81_2_fu_4767_p2;
wire   [2:0] add_ln81_2_fu_4779_p2;
wire    ap_block_pp0_stage11;
wire   [11:0] tmp_28_fu_4804_p3;
wire   [9:0] shl_ln92_s_fu_4816_p3;
wire   [12:0] zext_ln92_18_fu_4824_p1;
wire    ap_block_pp0_stage12;
wire   [7:0] tmp_fu_4905_p8;
wire   [10:0] shl_ln_fu_4920_p3;
wire   [8:0] shl_ln92_1_fu_4932_p3;
wire   [11:0] zext_ln92_2_fu_4928_p1;
wire   [11:0] zext_ln92_5_fu_4944_p1;
wire   [11:0] sub_ln92_fu_4948_p2;
wire   [11:0] shl_ln92_2_fu_4958_p3;
wire   [12:0] zext_ln92_6_fu_4966_p1;
wire   [12:0] zext_ln92_3_fu_4940_p1;
wire   [11:0] sub_ln92_2_fu_4976_p2;
wire   [11:0] zext_ln92_1_fu_4916_p1;
wire   [11:0] sub_ln92_3_fu_4986_p2;
wire   [7:0] tmp_1_fu_4996_p8;
wire   [11:0] shl_ln92_3_fu_5011_p3;
wire   [9:0] shl_ln92_4_fu_5023_p3;
wire   [12:0] zext_ln92_10_fu_5031_p1;
wire   [12:0] zext_ln92_9_fu_5019_p1;
wire   [12:0] sub_ln92_4_fu_5035_p2;
wire   [8:0] shl_ln92_5_fu_5045_p3;
wire   [10:0] shl_ln92_6_fu_5057_p3;
wire   [11:0] zext_ln92_12_fu_5065_p1;
wire   [11:0] zext_ln92_7_fu_5007_p1;
wire   [12:0] zext_ln92_13_fu_5075_p1;
wire   [12:0] sub_ln92_72_fu_5078_p2;
wire   [7:0] tmp_3_fu_5087_p8;
wire   [11:0] shl_ln92_9_fu_5102_p3;
wire   [8:0] shl_ln92_10_fu_5114_p3;
wire   [12:0] zext_ln92_20_fu_5110_p1;
wire   [12:0] zext_ln92_22_fu_5126_p1;
wire   [12:0] sub_ln92_8_fu_5130_p2;
wire  signed [13:0] sext_ln92_7_fu_5136_p1;
wire  signed [13:0] sext_ln92_fu_4954_p1;
wire   [9:0] shl_ln92_11_fu_5146_p3;
wire   [10:0] zext_ln92_24_fu_5158_p1;
wire   [10:0] zext_ln92_19_fu_5098_p1;
wire   [10:0] shl_ln92_12_fu_5168_p3;
wire   [11:0] zext_ln92_21_fu_5122_p1;
wire   [11:0] zext_ln92_25_fu_5176_p1;
wire   [11:0] sub_ln92_10_fu_5180_p2;
wire   [12:0] zext_ln92_23_fu_5154_p1;
wire   [12:0] sub_ln92_11_fu_5190_p2;
wire   [10:0] shl_ln92_13_fu_5203_p3;
wire   [11:0] zext_ln92_28_fu_5210_p1;
wire   [11:0] sub_ln92_12_fu_5214_p2;
wire  signed [12:0] sext_ln92_11_fu_5220_p1;
wire   [12:0] zext_ln92_26_fu_5200_p1;
wire   [12:0] sub_ln92_13_fu_5224_p2;
wire   [11:0] shl_ln92_14_fu_5234_p3;
wire   [9:0] shl_ln92_15_fu_5245_p3;
wire   [12:0] zext_ln92_29_fu_5241_p1;
wire   [12:0] zext_ln92_31_fu_5256_p1;
wire   [12:0] sub_ln92_14_fu_5260_p2;
wire   [11:0] sub_ln92_5_fu_5069_p2;
wire   [11:0] zext_ln92_30_fu_5252_p1;
wire   [11:0] sub_ln92_15_fu_5270_p2;
wire   [10:0] tmp_84_fu_5283_p3;
wire   [11:0] zext_ln92_33_fu_5280_p1;
wire   [11:0] zext_ln92_36_fu_5290_p1;
wire   [11:0] sub_ln92_73_fu_5294_p2;
wire  signed [13:0] sext_ln92_16_fu_5300_p1;
wire  signed [13:0] sext_ln92_5_fu_5083_p1;
wire   [10:0] shl_ln92_21_fu_5328_p3;
wire   [8:0] shl_ln92_22_fu_5339_p3;
wire   [11:0] zext_ln92_43_fu_5346_p1;
wire   [11:0] zext_ln92_42_fu_5335_p1;
wire   [11:0] sub_ln92_19_fu_5350_p2;
wire  signed [13:0] sext_ln92_19_fu_5356_p1;
wire  signed [13:0] sext_ln92_12_fu_5230_p1;
wire   [13:0] add_ln92_5_fu_5360_p2;
wire  signed [14:0] sext_ln92_4_fu_5041_p1;
wire  signed [14:0] sext_ln92_20_fu_5366_p1;
wire   [11:0] shl_ln92_23_fu_5376_p3;
wire   [9:0] shl_ln92_24_fu_5387_p3;
wire   [12:0] zext_ln92_44_fu_5383_p1;
wire   [12:0] zext_ln92_46_fu_5398_p1;
wire   [12:0] sub_ln92_20_fu_5402_p2;
wire   [11:0] zext_ln92_45_fu_5394_p1;
wire   [11:0] sub_ln92_21_fu_5412_p2;
wire   [11:0] zext_ln92_41_fu_5325_p1;
wire   [11:0] sub_ln92_22_fu_5422_p2;
wire  signed [12:0] sext_ln92_23_fu_5428_p1;
wire  signed [12:0] sext_ln92_14_fu_5276_p1;
wire   [13:0] add_ln92_1_fu_5304_p2;
wire   [13:0] zext_ln92_48_fu_5457_p1;
wire   [10:0] shl_ln92_29_fu_5481_p3;
wire   [8:0] shl_ln92_30_fu_5492_p3;
wire  signed [13:0] sext_ln92_13_fu_5266_p1;
wire   [13:0] zext_ln92_11_fu_5053_p1;
wire   [13:0] add_ln92_8_fu_5503_p2;
wire   [11:0] zext_ln92_59_fu_5488_p1;
wire   [11:0] zext_ln92_60_fu_5499_p1;
wire   [11:0] add_ln92_9_fu_5513_p2;
wire  signed [13:0] sext_ln92_21_fu_5408_p1;
wire   [13:0] zext_ln92_61_fu_5519_p1;
wire   [13:0] add_ln92_10_fu_5523_p2;
wire  signed [14:0] sext_ln92_29_fu_5509_p1;
wire  signed [14:0] sext_ln92_30_fu_5529_p1;
wire   [9:0] shl_ln92_31_fu_5539_p3;
wire   [10:0] zext_ln92_62_fu_5546_p1;
wire   [10:0] zext_ln92_57_fu_5478_p1;
wire   [10:0] sub_ln92_29_fu_5550_p2;
wire   [10:0] zext_ln92_68_fu_5583_p1;
wire   [10:0] zext_ln92_65_fu_5571_p1;
wire   [10:0] sub_ln92_33_fu_5587_p2;
wire  signed [13:0] sext_ln92_34_fu_5593_p1;
wire   [13:0] sub_ln92_25_fu_5461_p2;
wire   [7:0] tmp_13_fu_5614_p8;
wire   [14:0] add_ln92_11_fu_5533_p2;
wire   [14:0] zext_ln92_77_fu_5629_p1;
wire   [11:0] shl_ln92_37_fu_5639_p3;
wire   [9:0] shl_ln92_38_fu_5651_p3;
wire   [12:0] zext_ln92_79_fu_5659_p1;
wire   [12:0] zext_ln92_78_fu_5647_p1;
wire  signed [12:0] sub_ln92_37_fu_5663_p2;
wire   [10:0] shl_ln92_39_fu_5673_p3;
wire  signed [13:0] sext_ln92_10_fu_5196_p1;
wire  signed [13:0] sext_ln92_3_fu_4992_p1;
wire   [10:0] shl_ln92_46_fu_5716_p3;
wire   [8:0] shl_ln92_47_fu_5727_p3;
wire   [11:0] zext_ln92_96_fu_5734_p1;
wire   [11:0] zext_ln92_95_fu_5723_p1;
wire  signed [11:0] sub_ln92_43_fu_5738_p2;
wire  signed [12:0] sext_ln92_31_fu_5556_p1;
wire  signed [12:0] sext_ln92_22_fu_5418_p1;
wire   [12:0] add_ln92_21_fu_5748_p2;
wire  signed [13:0] sext_ln92_52_fu_5754_p1;
wire  signed [13:0] grp_fu_14031_p3;
wire   [11:0] sub_ln92_46_fu_5763_p2;
wire  signed [12:0] sext_ln92_54_fu_5769_p1;
wire   [12:0] zext_ln92_93_fu_5713_p1;
wire   [12:0] sub_ln92_47_fu_5773_p2;
wire   [12:0] zext_ln92_80_fu_5681_p1;
wire   [8:0] shl_ln92_56_fu_5818_p3;
wire   [12:0] zext_ln92_121_fu_5838_p1;
wire  signed [12:0] sext_ln92_9_fu_5186_p1;
wire  signed [12:0] sext_ln92_2_fu_4982_p1;
wire   [12:0] sub_ln92_57_fu_5842_p2;
wire   [10:0] shl_ln92_62_fu_5871_p3;
wire   [11:0] zext_ln92_130_fu_5879_p1;
wire    ap_block_pp0_stage13;
wire   [8:0] shl_ln92_7_fu_5900_p3;
wire   [10:0] shl_ln92_8_fu_5915_p3;
wire   [11:0] zext_ln92_15_fu_5911_p1;
wire   [11:0] zext_ln92_17_fu_5922_p1;
wire   [11:0] sub_ln92_6_fu_5926_p2;
wire   [11:0] shl_ln92_16_fu_5936_p3;
wire   [9:0] shl_ln92_17_fu_5947_p3;
wire   [12:0] zext_ln92_35_fu_5954_p1;
wire   [12:0] zext_ln92_34_fu_5943_p1;
wire   [12:0] sub_ln92_16_fu_5958_p2;
wire  signed [13:0] sext_ln92_15_fu_5964_p1;
wire   [13:0] zext_ln92_14_fu_5907_p1;
wire   [8:0] shl_ln92_18_fu_5974_p3;
wire   [11:0] shl_ln92_19_fu_5988_p3;
wire   [13:0] zext_ln92_39_fu_5995_p1;
wire   [10:0] shl_ln92_20_fu_6004_p3;
wire   [11:0] zext_ln92_49_fu_6021_p1;
wire   [11:0] sub_ln92_23_fu_6024_p2;
wire  signed [12:0] sext_ln92_25_fu_6030_p1;
wire   [12:0] zext_ln92_47_fu_6018_p1;
wire   [12:0] sub_ln92_24_fu_6034_p2;
wire   [11:0] shl_ln92_26_fu_6044_p3;
wire  signed [13:0] sext_ln92_17_fu_5985_p1;
wire   [13:0] zext_ln92_50_fu_6051_p1;
wire   [8:0] shl_ln92_27_fu_6064_p3;
wire   [10:0] zext_ln92_52_fu_6061_p1;
wire   [10:0] zext_ln92_55_fu_6082_p1;
wire   [10:0] sub_ln92_74_fu_6086_p2;
wire   [14:0] zext_ln92_58_fu_6096_p1;
wire   [11:0] shl_ln92_32_fu_6104_p3;
wire  signed [13:0] sext_ln92_24_fu_6015_p1;
wire   [13:0] zext_ln92_63_fu_6111_p1;
wire   [10:0] shl_ln92_33_fu_6124_p3;
wire   [11:0] zext_ln92_66_fu_6131_p1;
wire   [11:0] sub_ln92_31_fu_6135_p2;
wire  signed [12:0] sext_ln92_32_fu_6141_p1;
wire   [12:0] zext_ln92_64_fu_6121_p1;
wire   [12:0] sub_ln92_32_fu_6145_p2;
wire   [10:0] shl_ln92_35_fu_6167_p3;
wire   [8:0] shl_ln92_36_fu_6182_p3;
wire   [11:0] zext_ln92_74_fu_6193_p1;
wire   [11:0] zext_ln92_72_fu_6178_p1;
wire   [11:0] tmp_86_fu_6203_p3;
wire   [12:0] zext_ln92_69_fu_6161_p1;
wire   [12:0] zext_ln92_75_fu_6210_p1;
wire   [12:0] sub_ln92_75_fu_6214_p2;
wire   [12:0] zext_ln92_73_fu_6189_p1;
wire   [12:0] sub_ln92_35_fu_6224_p2;
wire   [10:0] shl_ln92_40_fu_6234_p3;
wire   [8:0] shl_ln92_41_fu_6245_p3;
wire   [11:0] zext_ln92_83_fu_6256_p1;
wire   [11:0] zext_ln92_81_fu_6241_p1;
wire   [11:0] sub_ln92_38_fu_6260_p2;
wire   [9:0] shl_ln92_42_fu_6270_p3;
wire  signed [14:0] sext_ln92_35_fu_6158_p1;
wire   [14:0] zext_ln92_85_fu_6281_p1;
wire   [11:0] shl_ln92_43_fu_6291_p3;
wire   [12:0] zext_ln92_82_fu_6252_p1;
wire   [12:0] zext_ln92_86_fu_6298_p1;
wire   [12:0] sub_ln92_40_fu_6302_p2;
wire   [12:0] zext_ln92_84_fu_6277_p1;
wire   [12:0] sub_ln92_41_fu_6312_p2;
wire   [10:0] shl_ln92_44_fu_6325_p3;
wire   [13:0] zext_ln92_53_fu_6071_p1;
wire   [13:0] sub_ln92_18_fu_5999_p2;
wire   [13:0] add_ln92_13_fu_6336_p2;
wire   [11:0] zext_ln92_70_fu_6164_p1;
wire   [11:0] zext_ln92_88_fu_6332_p1;
wire   [11:0] add_ln92_14_fu_6346_p2;
wire   [12:0] zext_ln92_71_fu_6174_p1;
wire   [12:0] zext_ln92_89_fu_6352_p1;
wire   [12:0] add_ln92_15_fu_6356_p2;
wire  signed [14:0] sext_ln92_43_fu_6342_p1;
wire   [14:0] zext_ln92_90_fu_6362_p1;
wire   [8:0] shl_ln92_45_fu_6372_p3;
wire   [11:0] zext_ln92_91_fu_6379_p1;
wire   [11:0] sub_ln92_42_fu_6383_p2;
wire   [11:0] tmp_87_fu_6393_p3;
wire   [12:0] zext_ln92_87_fu_6322_p1;
wire   [12:0] zext_ln92_92_fu_6400_p1;
wire   [12:0] sub_ln92_76_fu_6404_p2;
wire  signed [13:0] sext_ln92_45_fu_6410_p1;
wire  signed [13:0] sext_ln92_38_fu_6230_p1;
wire   [9:0] shl_ln92_48_fu_6423_p3;
wire   [10:0] zext_ln92_97_fu_6430_p1;
wire   [10:0] sub_ln92_44_fu_6434_p2;
wire  signed [11:0] sext_ln92_49_fu_6440_p1;
wire   [11:0] zext_ln92_94_fu_6420_p1;
wire   [11:0] sub_ln92_45_fu_6444_p2;
wire   [13:0] sub_ln92_30_fu_6115_p2;
wire  signed [13:0] sext_ln92_55_fu_6457_p1;
wire   [10:0] shl_ln92_49_fu_6472_p3;
wire   [11:0] zext_ln92_101_fu_6483_p1;
wire   [11:0] sub_ln92_48_fu_6487_p2;
wire  signed [12:0] sext_ln92_57_fu_6493_p1;
wire   [12:0] sub_ln92_49_fu_6497_p2;
wire  signed [13:0] sext_ln92_26_fu_6040_p1;
wire   [13:0] sub_ln92_17_fu_5968_p2;
wire  signed [13:0] sext_ln92_58_fu_6503_p1;
wire  signed [13:0] sext_ln92_40_fu_6266_p1;
wire  signed [13:0] sext_ln92_33_fu_6151_p1;
wire   [13:0] add_ln92_27_fu_6513_p2;
wire   [14:0] zext_ln92_98_fu_6466_p1;
wire   [14:0] sub_ln92_39_fu_6285_p2;
wire   [14:0] zext_ln92_100_fu_6479_p1;
wire   [14:0] add_ln92_30_fu_6525_p2;
wire   [8:0] shl_ln92_50_fu_6540_p3;
wire   [14:0] add_ln92_16_fu_6366_p2;
wire   [14:0] zext_ln92_105_fu_6547_p1;
wire   [10:0] shl_ln92_51_fu_6557_p3;
wire   [11:0] zext_ln92_106_fu_6564_p1;
wire   [11:0] sub_ln92_51_fu_6568_p2;
wire  signed [12:0] sext_ln92_62_fu_6574_p1;
wire   [12:0] zext_ln92_104_fu_6537_p1;
wire   [11:0] tmp_88_fu_6584_p3;
wire   [12:0] zext_ln92_107_fu_6591_p1;
wire   [12:0] sub_ln92_77_fu_6595_p2;
wire   [9:0] tmp_89_fu_6624_p3;
wire   [10:0] zext_ln92_109_fu_6616_p1;
wire   [10:0] zext_ln92_111_fu_6632_p1;
wire   [10:0] sub_ln92_78_fu_6636_p2;
wire  signed [14:0] sext_ln92_53_fu_6454_p1;
wire   [14:0] zext_ln92_110_fu_6620_p1;
wire   [7:0] tmp_20_fu_6652_p8;
wire   [8:0] shl_ln92_54_fu_6675_p3;
wire   [14:0] add_ln92_31_fu_6531_p2;
wire   [14:0] zext_ln92_115_fu_6683_p1;
wire   [12:0] zext_ln92_113_fu_6663_p1;
wire   [12:0] zext_ln92_116_fu_6693_p1;
wire   [10:0] shl_ln92_55_fu_6703_p3;
wire  signed [11:0] sext_ln92_28_fu_6092_p1;
wire   [11:0] zext_ln92_40_fu_6011_p1;
wire   [11:0] add_ln92_33_fu_6718_p2;
wire  signed [13:0] sext_ln92_66_fu_6715_p1;
wire  signed [13:0] sext_ln92_67_fu_6724_p1;
wire   [13:0] add_ln92_34_fu_6728_p2;
wire  signed [13:0] sext_ln92_37_fu_6220_p1;
wire   [13:0] add_ln92_35_fu_6738_p2;
wire  signed [13:0] sext_ln92_63_fu_6601_p1;
wire  signed [13:0] sext_ln92_70_fu_6748_p1;
wire   [13:0] add_ln92_37_fu_6751_p2;
wire  signed [14:0] sext_ln92_69_fu_6744_p1;
wire  signed [14:0] sext_ln92_71_fu_6757_p1;
wire   [14:0] add_ln92_38_fu_6761_p2;
wire  signed [15:0] sext_ln92_68_fu_6734_p1;
wire  signed [15:0] sext_ln92_72_fu_6767_p1;
wire   [14:0] zext_ln92_125_fu_6796_p1;
wire   [14:0] sub_ln92_53_fu_6646_p2;
wire  signed [12:0] sext_ln92_76_fu_6809_p1;
wire   [8:0] shl_ln92_63_fu_6818_p3;
wire   [12:0] zext_ln92_131_fu_6825_p1;
wire  signed [13:0] sext_ln92_42_fu_6318_p1;
wire   [13:0] zext_ln92_67_fu_6155_p1;
wire   [12:0] sub_ln92_64_fu_6829_p2;
wire   [12:0] zext_ln92_117_fu_6711_p1;
wire   [14:0] add_ln92_40_fu_6800_p2;
wire   [11:0] tmp_93_fu_6879_p3;
wire   [8:0] shl_ln92_68_fu_6890_p3;
wire   [12:0] zext_ln92_147_fu_6897_p1;
wire   [14:0] sub_ln92_28_fu_6099_p2;
wire  signed [14:0] sext_ln104_fu_6907_p1;
wire  signed [14:0] sext_ln92_64_fu_6642_p1;
wire  signed [14:0] sext_ln92_50_fu_6450_p1;
wire   [14:0] add_ln104_14_fu_6916_p2;
wire   [12:0] sub_ln92_52_fu_6578_p2;
wire  signed [13:0] sext_ln92_41_fu_6308_p1;
wire  signed [13:0] sext_ln92_6_fu_5932_p1;
wire   [13:0] zext_ln92_37_fu_5981_p1;
wire   [13:0] add_ln104_26_fu_6932_p2;
wire   [12:0] sub_ln92_63_fu_6812_p2;
wire   [12:0] sub_ln92_70_fu_6901_p2;
wire  signed [12:0] add_ln104_30_fu_6944_p2;
wire    ap_block_pp0_stage14;
wire  signed [14:0] sext_ln92_59_fu_6957_p1;
wire  signed [14:0] sext_ln92_60_fu_6960_p1;
wire   [14:0] add_ln92_29_fu_6963_p2;
wire   [10:0] shl_ln92_52_fu_6976_p3;
wire  signed [14:0] sext_ln92_56_fu_6954_p1;
wire   [14:0] zext_ln92_112_fu_6983_p1;
wire  signed [15:0] sext_ln92_61_fu_6969_p1;
wire   [15:0] zext_ln92_114_fu_6993_p1;
wire   [10:0] shl_ln92_58_fu_7008_p3;
wire   [11:0] zext_ln92_124_fu_7015_p1;
wire   [11:0] zext_ln92_126_fu_7019_p1;
wire   [11:0] sub_ln92_59_fu_7022_p2;
wire   [11:0] shl_ln92_60_fu_7032_p3;
wire   [12:0] zext_ln92_128_fu_7039_p1;
wire   [12:0] sub_ln92_60_fu_7043_p2;
wire   [9:0] shl_ln92_61_fu_7052_p3;
wire   [14:0] zext_ln92_129_fu_7059_p1;
wire   [9:0] tmp_91_fu_7080_p3;
wire   [10:0] zext_ln92_132_fu_7071_p1;
wire   [10:0] zext_ln92_135_fu_7087_p1;
wire   [10:0] sub_ln92_80_fu_7091_p2;
wire   [11:0] shl_ln92_64_fu_7101_p3;
wire   [12:0] zext_ln92_136_fu_7108_p1;
wire   [12:0] zext_ln92_133_fu_7074_p1;
wire   [12:0] sub_ln92_65_fu_7112_p2;
wire   [15:0] zext_ln92_27_fu_7068_p1;
wire   [10:0] tmp_92_fu_7127_p3;
wire   [11:0] zext_ln92_134_fu_7077_p1;
wire   [11:0] zext_ln92_137_fu_7134_p1;
wire   [11:0] sub_ln92_81_fu_7138_p2;
wire   [10:0] shl_ln92_65_fu_7151_p3;
wire   [11:0] zext_ln92_140_fu_7158_p1;
wire   [11:0] zext_ln92_139_fu_7148_p1;
wire   [11:0] sub_ln92_67_fu_7162_p2;
wire   [9:0] shl_ln92_66_fu_7172_p3;
wire   [10:0] zext_ln92_145_fu_7199_p1;
wire   [10:0] zext_ln92_143_fu_7189_p1;
wire   [10:0] sub_ln92_69_fu_7203_p2;
wire   [12:0] zext_ln92_142_fu_7186_p1;
wire   [12:0] sub_ln92_82_fu_7213_p2;
wire  signed [14:0] grp_fu_14063_p3;
wire  signed [15:0] sext_ln104_1_fu_7222_p1;
wire  signed [15:0] sext_ln104_2_fu_7225_p1;
wire   [15:0] sub_ln92_55_fu_6996_p2;
wire  signed [15:0] sext_ln92_80_fu_7097_p1;
wire  signed [15:0] sext_ln92_83_fu_7168_p1;
wire   [15:0] add_ln104_9_fu_7234_p2;
wire   [13:0] zext_ln92_108_fu_6973_p1;
wire  signed [13:0] sext_ln92_75_fu_7048_p1;
wire  signed [13:0] sext_ln92_85_fu_7209_p1;
wire   [13:0] add_ln104_11_fu_7246_p2;
wire   [12:0] zext_ln92_141_fu_7179_p1;
wire  signed [12:0] sext_ln92_74_fu_7028_p1;
wire   [12:0] add_ln104_16_fu_7261_p2;
wire  signed [13:0] sext_ln92_81_fu_7118_p1;
wire  signed [13:0] sext_ln104_5_fu_7267_p1;
wire   [13:0] add_ln104_17_fu_7271_p2;
wire  signed [15:0] sext_ln104_4_fu_7258_p1;
wire  signed [15:0] sext_ln104_6_fu_7277_p1;
wire   [14:0] sub_ln92_61_fu_7063_p2;
wire  signed [14:0] sext_ln92_86_fu_7218_p1;
wire   [14:0] add_ln104_22_fu_7290_p2;
wire  signed [15:0] sext_ln104_8_fu_7287_p1;
wire  signed [15:0] sext_ln104_9_fu_7296_p1;
wire  signed [15:0] sext_ln92_84_fu_7183_p1;
wire   [15:0] sub_ln92_66_fu_7122_p2;
wire   [15:0] add_ln104_25_fu_7306_p2;
wire  signed [15:0] sext_ln104_10_fu_7312_p1;
wire  signed [14:0] sext_ln104_11_fu_7321_p1;
wire  signed [14:0] sext_ln104_13_fu_7324_p1;
wire   [14:0] add_ln104_32_fu_7327_p2;
wire   [15:0] add_ln104_28_fu_7315_p2;
wire  signed [15:0] sext_ln104_14_fu_7333_p1;
wire  signed [12:0] sext_ln92_82_fu_7144_p1;
wire   [12:0] add_ln104_33_fu_7343_p2;
wire   [14:0] sub_ln92_54_fu_6987_p2;
wire  signed [14:0] sext_ln104_15_fu_7349_p1;
wire  signed [12:0] grp_fu_14072_p3;
wire  signed [13:0] sext_ln92_1_fu_7363_p1;
wire  signed [13:0] sext_ln92_18_fu_7369_p1;
wire   [13:0] add_ln92_4_fu_7372_p2;
wire   [13:0] zext_ln92_54_fu_7381_p1;
wire   [13:0] grp_fu_14080_p3;
wire  signed [14:0] sext_ln92_46_fu_7390_p1;
wire  signed [14:0] sext_ln92_47_fu_7393_p1;
wire   [14:0] add_ln92_20_fu_7396_p2;
wire   [14:0] zext_ln92_120_fu_7402_p1;
wire  signed [15:0] sext_ln104_3_fu_7411_p1;
wire   [15:0] add_ln104_13_fu_7414_p2;
wire   [0:0] icmp_ln112_2_fu_7428_p2;
wire   [15:0] add_ln123_fu_7474_p2;
wire   [15:0] zext_ln71_fu_7504_p1;
wire   [15:0] add_ln87_1_fu_7535_p2;
wire   [15:0] add_ln134_fu_7563_p2;
wire  signed [14:0] sext_ln92_27_fu_7589_p1;
wire  signed [14:0] sext_ln92_77_fu_7595_p1;
wire  signed [13:0] grp_fu_14088_p3;
wire   [14:0] add_ln92_42_fu_7598_p2;
wire  signed [14:0] sext_ln92_79_fu_7607_p1;
wire  signed [13:0] sext_ln92_36_fu_7592_p1;
wire   [13:0] add_ln104_19_fu_7616_p2;
wire   [13:0] add_ln104_20_fu_7620_p2;
wire  signed [15:0] sext_ln104_7_fu_7626_p1;
wire   [15:0] add_ln104_24_fu_7630_p2;
wire   [0:0] icmp_ln112_fu_7644_p2;
wire   [0:0] tmp_94_fu_7690_p3;
wire   [0:0] icmp_ln147_fu_7684_p2;
wire   [0:0] xor_ln147_fu_7698_p2;
wire   [0:0] tmp_95_fu_7714_p3;
wire   [15:0] zext_ln152_fu_7722_p1;
wire   [15:0] local_col_index_fu_7726_p2;
wire   [16:0] add_ln167_fu_7754_p2;
wire   [2:0] trunc_ln147_fu_7676_p1;
wire   [15:0] add_ln198_fu_7782_p2;
wire   [31:0] add_ln219_fu_7808_p2;
wire   [14:0] zext_ln92_144_fu_7837_p1;
wire   [14:0] sub_ln92_71_fu_7840_p2;
wire   [14:0] add_ln104_35_fu_7848_p2;
wire  signed [15:0] sext_ln92_73_fu_7834_p1;
wire  signed [15:0] sext_ln104_17_fu_7853_p1;
wire  signed [15:0] sext_ln104_16_fu_7845_p1;
wire   [15:0] add_ln104_36_fu_7857_p2;
wire   [0:0] icmp_ln112_1_fu_7873_p2;
wire   [16:0] add_ln167_4_fu_7901_p2;
wire   [0:0] icmp_ln112_3_fu_7920_p2;
wire   [7:0] add_ln127_fu_7948_p2;
wire   [0:0] icmp_ln128_fu_7953_p2;
wire   [7:0] select_ln128_fu_7959_p3;
wire   [7:0] add_ln138_fu_7973_p2;
wire   [0:0] icmp_ln139_fu_7978_p2;
wire   [7:0] zext_ln156_1_fu_7996_p1;
wire   [7:0] add_ln156_fu_8006_p2;
wire   [2:0] trunc_ln156_fu_7999_p1;
wire   [2:0] zext_ln156_2_fu_8003_p1;
wire   [2:0] add_ln159_fu_8018_p2;
wire   [0:0] icmp_ln157_fu_8012_p2;
wire   [2:0] add_ln157_fu_8024_p2;
wire   [2:0] tmp_30_fu_8039_p7;
wire   [7:0] tmp_30_fu_8039_p8;
wire   [7:0] grp_fu_3469_p8;
wire   [7:0] select_ln156_fu_8058_p3;
wire   [7:0] add_ln156_1_fu_8065_p2;
wire   [2:0] add_ln159_3_fu_8077_p2;
wire   [2:0] add_ln159_1_fu_8083_p2;
wire   [0:0] icmp_ln157_1_fu_8071_p2;
wire   [2:0] add_ln157_1_fu_8089_p2;
wire   [1:0] or_ln1_fu_8133_p3;
wire   [7:0] zext_ln156_3_fu_8140_p1;
wire   [7:0] add_ln156_2_fu_8148_p2;
wire   [2:0] zext_ln156_4_fu_8144_p1;
wire   [2:0] add_ln159_2_fu_8160_p2;
wire   [0:0] icmp_ln157_2_fu_8154_p2;
wire   [2:0] add_ln157_2_fu_8166_p2;
wire   [7:0] mul_ln167_fu_8207_p1;
wire   [7:0] tmp_34_fu_8220_p8;
wire   [7:0] tmp_35_fu_8231_p8;
wire   [7:0] tmp_38_fu_8249_p8;
wire   [7:0] tmp_32_fu_8283_p8;
wire   [7:0] tmp_33_fu_8300_p8;
wire   [7:0] mul_ln167_7_fu_8328_p1;
wire   [12:0] mul_ln167_7_fu_8328_p2;
wire   [7:0] add_ln216_fu_8351_p2;
wire   [7:0] tmp_44_fu_8410_p8;
wire   [7:0] tmp_45_fu_8421_p8;
wire   [7:0] select_ln149_12_fu_8439_p3;
wire   [7:0] mul_ln167_30_fu_8450_p1;
wire   [12:0] zext_ln167_135_fu_8446_p1;
wire   [12:0] mul_ln167_30_fu_8450_p2;
wire   [7:0] mul_ln167_1_fu_8463_p1;
wire    ap_block_pp0_stage22;
wire   [7:0] tmp_48_fu_8488_p8;
wire   [7:0] tmp_49_fu_8499_p8;
wire    ap_block_pp0_stage23;
wire   [7:0] mul_ln167_4_fu_8520_p1;
wire   [7:0] tmp_50_fu_8543_p8;
wire   [7:0] tmp_51_fu_8554_p8;
wire   [7:0] tmp_52_fu_8572_p8;
wire   [7:0] tmp_53_fu_8583_p8;
wire   [7:0] mul_ln167_5_fu_8601_p1;
wire   [7:0] mul_ln167_9_fu_8626_p1;
wire   [12:0] zext_ln167_124_fu_8631_p1;
wire    ap_block_pp0_stage26;
wire   [7:0] tmp_40_fu_8672_p8;
wire   [7:0] tmp_41_fu_8683_p8;
wire   [7:0] mul_ln167_12_fu_8705_p1;
wire   [7:0] mul_ln167_16_fu_8739_p1;
wire  signed [13:0] sext_ln167_97_fu_8751_p1;
wire  signed [13:0] sext_ln167_135_fu_8754_p1;
wire   [7:0] tmp_36_fu_8763_p8;
wire   [7:0] tmp_37_fu_8774_p8;
wire   [7:0] tmp_46_fu_8795_p8;
wire   [7:0] tmp_47_fu_8806_p8;
wire   [7:0] mul_ln167_18_fu_8828_p1;
wire   [9:0] shl_ln167_37_fu_8854_p3;
wire   [7:0] tmp_62_fu_8882_p8;
wire   [7:0] tmp_63_fu_8893_p8;
wire   [7:0] tmp_64_fu_8911_p8;
wire   [7:0] select_ln149_23_fu_8929_p3;
wire   [7:0] tmp_74_fu_8944_p8;
wire   [7:0] grp_fu_3592_p8;
wire  signed [13:0] sext_ln167_49_fu_8792_p1;
wire  signed [13:0] sext_ln167_84_fu_8834_p1;
wire   [12:0] select_ln167_fu_8990_p3;
wire   [8:0] shl_ln1_fu_9000_p3;
wire   [9:0] zext_ln167_2_fu_9007_p1;
wire  signed [9:0] sub_ln167_fu_9011_p2;
wire  signed [12:0] sext_ln167_1_fu_9017_p1;
wire   [9:0] shl_ln167_1_fu_9030_p3;
wire   [10:0] zext_ln167_4_fu_9037_p1;
wire  signed [10:0] sub_ln167_1_fu_9041_p2;
wire   [10:0] select_ln167_2_fu_9047_p3;
wire  signed [11:0] sext_ln167_2_fu_9054_p1;
wire   [11:0] zext_ln167_3_fu_9027_p1;
wire   [9:0] select_ln167_3_fu_9064_p3;
wire   [11:0] shl_ln167_3_fu_9086_p3;
wire   [12:0] zext_ln167_6_fu_9093_p1;
wire   [12:0] zext_ln167_7_fu_9097_p1;
wire  signed [12:0] sext_ln167_4_fu_9107_p1;
wire   [12:0] sub_ln167_3_fu_9101_p2;
wire   [12:0] select_ln167_4_fu_9111_p3;
wire   [9:0] select_ln167_5_fu_9126_p3;
wire   [15:0] zext_ln167_8_fu_9133_p1;
wire   [10:0] shl_ln167_7_fu_9157_p3;
wire   [11:0] zext_ln167_13_fu_9164_p1;
wire   [11:0] sub_ln167_5_fu_9168_p2;
wire   [8:0] shl_ln167_8_fu_9178_p3;
wire  signed [12:0] sext_ln167_6_fu_9174_p1;
wire   [12:0] zext_ln167_14_fu_9185_p1;
wire   [11:0] sub_ln167_7_fu_9195_p2;
wire  signed [12:0] sext_ln167_7_fu_9200_p1;
wire   [12:0] sub_ln167_6_fu_9189_p2;
wire   [11:0] sf2_fu_9211_p3;
wire   [11:0] select_ln167_9_fu_9218_p3;
wire   [12:0] zext_ln167_15_fu_9225_p1;
wire   [12:0] sub_ln167_8_fu_9229_p2;
wire   [8:0] zext_ln167_12_fu_9154_p1;
wire   [8:0] sub_ln167_9_fu_9239_p2;
wire  signed [11:0] sext_ln167_9_fu_9245_p1;
wire   [11:0] select_ln167_10_fu_9249_p3;
wire   [9:0] shl_ln167_s_fu_9260_p3;
wire   [12:0] zext_ln167_16_fu_9267_p1;
wire   [12:0] select_ln167_11_fu_9271_p3;
wire   [12:0] select_ln167_12_fu_9281_p3;
wire   [12:0] select_ln167_13_fu_9291_p3;
wire   [8:0] select_ln167_14_fu_9305_p3;
wire   [12:0] zext_ln167_19_fu_9312_p1;
wire   [12:0] zext_ln167_17_fu_9301_p1;
wire   [8:0] shl_ln167_4_fu_9328_p3;
wire   [10:0] tmp_97_fu_9339_p3;
wire   [11:0] zext_ln167_23_fu_9346_p1;
wire   [11:0] sf3_fu_9350_p3;
wire   [11:0] select_ln167_17_fu_9357_p3;
wire   [12:0] zext_ln167_22_fu_9335_p1;
wire   [12:0] zext_ln167_24_fu_9364_p1;
wire   [12:0] sub_ln167_11_fu_9368_p2;
wire   [9:0] tmp_98_fu_9381_p3;
wire   [10:0] zext_ln167_25_fu_9378_p1;
wire   [10:0] zext_ln167_26_fu_9388_p1;
wire   [10:0] sub_ln167_12_fu_9392_p2;
wire   [10:0] select_ln167_15_fu_9398_p3;
wire   [11:0] zext_ln167_20_fu_9322_p1;
wire   [11:0] add_ln167_1_fu_9409_p2;
wire   [11:0] sub_ln167_13_fu_9419_p2;
wire  signed [12:0] sext_ln167_17_fu_9425_p1;
wire   [12:0] zext_ln167_27_fu_9415_p1;
wire   [12:0] zext_ln167_29_fu_9439_p1;
wire   [12:0] zext_ln167_30_fu_9449_p1;
wire   [12:0] sub_ln167_14_fu_9443_p2;
wire   [12:0] select_ln167_18_fu_9453_p3;
wire   [11:0] zext_ln167_31_fu_9469_p1;
wire  signed [11:0] sub_ln167_16_fu_9473_p2;
wire  signed [12:0] sext_ln167_21_fu_9479_p1;
wire   [12:0] sub_ln167_15_fu_9464_p2;
wire   [12:0] select_ln167_19_fu_9483_p3;
wire   [8:0] zext_ln167_21_fu_9325_p1;
wire   [8:0] sub_ln167_17_fu_9494_p2;
wire  signed [11:0] sext_ln167_23_fu_9500_p1;
wire   [11:0] select_ln167_20_fu_9504_p3;
wire   [9:0] shl_ln167_2_fu_9531_p3;
wire   [10:0] zext_ln167_36_fu_9538_p1;
wire   [10:0] sub_ln167_18_fu_9542_p2;
wire  signed [11:0] sext_ln167_25_fu_9548_p1;
wire   [10:0] shl_ln167_5_fu_9558_p3;
wire   [8:0] shl_ln167_6_fu_9569_p3;
wire   [11:0] zext_ln167_38_fu_9576_p1;
wire  signed [11:0] sub_ln167_20_fu_9580_p2;
wire   [11:0] sub_ln167_19_fu_9552_p2;
wire   [11:0] shl_ln167_9_fu_9593_p3;
wire   [12:0] zext_ln167_39_fu_9600_p1;
wire  signed [12:0] sext_ln167_26_fu_9610_p1;
wire   [12:0] sub_ln167_21_fu_9604_p2;
wire   [12:0] select_ln167_24_fu_9614_p3;
wire   [9:0] zext_ln167_40_fu_9625_p1;
wire   [9:0] sub_ln167_22_fu_9629_p2;
wire   [9:0] zext_ln167_34_fu_9528_p1;
wire   [9:0] select_ln167_25_fu_9635_p3;
wire   [12:0] zext_ln167_41_fu_9646_p1;
wire   [12:0] sub_ln167_23_fu_9650_p2;
wire   [12:0] select_ln167_26_fu_9656_p3;
wire   [12:0] zext_ln167_42_fu_9667_p1;
wire   [11:0] add_ln167_2_fu_9676_p2;
wire   [12:0] zext_ln167_43_fu_9682_p1;
wire   [12:0] sub_ln167_24_fu_9670_p2;
wire   [12:0] select_ln167_27_fu_9686_p3;
wire   [10:0] zext_ln167_33_fu_9525_p1;
wire   [10:0] sub_ln167_25_fu_9701_p2;
wire   [10:0] zext_ln167_44_fu_9697_p1;
wire   [10:0] select_ln167_28_fu_9707_p3;
wire   [10:0] shl_ln167_10_fu_9718_p3;
wire   [12:0] zext_ln167_47_fu_9725_p1;
wire   [12:0] select_ln167_30_fu_9729_p3;
wire   [8:0] shl_ln167_11_fu_9739_p3;
wire   [11:0] zext_ln167_49_fu_9750_p1;
wire   [11:0] zext_ln167_48_fu_9746_p1;
wire  signed [11:0] sub_ln167_26_fu_9754_p2;
wire   [11:0] select_ln167_31_fu_9760_p3;
wire   [11:0] zext_ln167_50_fu_9771_p1;
wire  signed [12:0] sext_ln167_34_fu_9784_p1;
wire   [12:0] zext_ln167_51_fu_9780_p1;
wire   [12:0] select_ln167_32_fu_9788_p3;
wire   [9:0] tmp_99_fu_9799_p3;
wire   [11:0] zext_ln167_52_fu_9806_p1;
wire   [11:0] tmp_100_fu_9810_p3;
wire   [11:0] select_ln167_34_fu_9817_p3;
wire   [12:0] zext_ln167_53_fu_9824_p1;
wire   [11:0] sub_ln167_28_fu_9839_p2;
wire  signed [12:0] sext_ln167_38_fu_9845_p1;
wire   [12:0] zext_ln167_54_fu_9849_p1;
wire   [12:0] sub_ln167_29_fu_9853_p2;
wire   [12:0] select_ln167_36_fu_9859_p3;
wire   [8:0] shl_ln167_12_fu_9873_p3;
wire   [8:0] zext_ln167_56_fu_9870_p1;
wire   [10:0] tmp_101_fu_9890_p3;
wire   [11:0] zext_ln167_58_fu_9887_p1;
wire   [11:0] zext_ln167_59_fu_9897_p1;
wire   [9:0] shl_ln167_13_fu_9907_p3;
wire   [10:0] zext_ln167_60_fu_9914_p1;
wire   [10:0] sub_ln167_31_fu_9918_p2;
wire  signed [11:0] sext_ln167_40_fu_9924_p1;
wire   [11:0] sub_ln167_30_fu_9901_p2;
wire   [11:0] select_ln167_39_fu_9928_p3;
wire   [11:0] shl_ln167_14_fu_9939_p3;
wire   [12:0] zext_ln167_62_fu_9946_p1;
wire   [12:0] zext_ln167_63_fu_9955_p1;
wire   [12:0] sub_ln167_33_fu_9959_p2;
wire   [12:0] sub_ln167_32_fu_9950_p2;
wire   [12:0] select_ln167_40_fu_9965_p3;
wire   [9:0] zext_ln167_64_fu_9976_p1;
wire   [9:0] sub_ln167_34_fu_9980_p2;
wire  signed [12:0] sext_ln167_43_fu_9986_p1;
wire   [12:0] zext_ln167_65_fu_9996_p1;
wire   [11:0] zext_ln167_66_fu_10006_p1;
wire   [11:0] sub_ln167_36_fu_10010_p2;
wire  signed [12:0] sext_ln167_44_fu_10016_p1;
wire   [12:0] sub_ln167_35_fu_10000_p2;
wire   [12:0] select_ln167_42_fu_10020_p3;
wire   [12:0] sub_ln167_46_fu_10037_p2;
wire   [12:0] sub_ln167_37_fu_10031_p2;
wire   [12:0] select_ln167_43_fu_10042_p3;
wire   [11:0] sub_ln167_39_fu_10059_p2;
wire  signed [12:0] sext_ln167_47_fu_10065_p1;
wire   [12:0] sub_ln167_40_fu_10069_p2;
wire   [12:0] sub_ln167_38_fu_10053_p2;
wire   [12:0] select_ln167_44_fu_10074_p3;
wire   [11:0] shl_ln167_15_fu_10088_p3;
wire   [8:0] shl_ln167_16_fu_10099_p3;
wire   [12:0] zext_ln167_69_fu_10095_p1;
wire   [12:0] zext_ln167_70_fu_10106_p1;
wire   [10:0] tmp_102_fu_10116_p3;
wire   [11:0] zext_ln167_68_fu_10085_p1;
wire   [11:0] zext_ln167_71_fu_10123_p1;
wire   [11:0] sub_ln167_52_fu_10127_p2;
wire  signed [12:0] sext_ln167_50_fu_10133_p1;
wire   [12:0] sub_ln167_41_fu_10110_p2;
wire   [12:0] select_ln167_46_fu_10137_p3;
wire   [11:0] zext_ln167_74_fu_10154_p1;
wire   [11:0] sub_ln167_42_fu_10158_p2;
wire   [11:0] sub_ln167_44_fu_10171_p2;
wire   [12:0] sub_ln167_45_fu_10181_p2;
wire  signed [12:0] sext_ln167_55_fu_10177_p1;
wire   [12:0] select_ln167_50_fu_10186_p3;
wire   [9:0] shl_ln167_17_fu_10197_p3;
wire   [10:0] zext_ln167_73_fu_10151_p1;
wire   [10:0] zext_ln167_75_fu_10204_p1;
wire   [10:0] add_ln167_6_fu_10208_p2;
wire   [12:0] zext_ln167_76_fu_10214_p1;
wire   [12:0] select_ln167_51_fu_10218_p3;
wire   [11:0] sub_ln167_47_fu_10229_p2;
wire   [11:0] select_ln167_52_fu_10235_p3;
wire   [11:0] zext_ln167_77_fu_10246_p1;
wire   [11:0] select_ln167_56_fu_10250_p3;
wire   [12:0] zext_ln167_78_fu_10257_p1;
wire   [10:0] shl_ln167_18_fu_10269_p3;
wire   [11:0] zext_ln167_83_fu_10287_p1;
wire   [11:0] zext_ln167_82_fu_10276_p1;
wire   [11:0] sub_ln167_48_fu_10291_p2;
wire   [11:0] tmp_103_fu_10301_p3;
wire   [12:0] zext_ln167_84_fu_10308_p1;
wire   [12:0] sub_ln167_61_fu_10312_p2;
wire  signed [12:0] sext_ln167_60_fu_10297_p1;
wire   [9:0] zext_ln167_86_fu_10327_p1;
wire   [9:0] zext_ln167_85_fu_10324_p1;
wire   [9:0] sub_ln167_49_fu_10331_p2;
wire   [9:0] select_ln167_55_fu_10337_p3;
wire   [9:0] shl_ln167_20_fu_10348_p3;
wire   [10:0] zext_ln167_81_fu_10266_p1;
wire   [10:0] zext_ln167_88_fu_10355_p1;
wire   [12:0] zext_ln167_90_fu_10365_p1;
wire   [12:0] select_ln167_58_fu_10369_p3;
wire   [10:0] sub_ln167_50_fu_10382_p2;
wire  signed [12:0] sext_ln167_65_fu_10388_p1;
wire   [12:0] select_ln167_60_fu_10392_p3;
wire   [12:0] zext_ln167_92_fu_10403_p1;
wire   [12:0] sub_ln167_51_fu_10407_p2;
wire   [10:0] shl_ln167_21_fu_10423_p3;
wire   [11:0] zext_ln167_95_fu_10430_p1;
wire   [11:0] add_ln167_8_fu_10434_p2;
wire   [8:0] zext_ln167_94_fu_10420_p1;
wire   [8:0] sub_ln167_53_fu_10443_p2;
wire  signed [12:0] sext_ln167_67_fu_10449_p1;
wire   [12:0] zext_ln167_96_fu_10439_p1;
wire   [11:0] sub_ln167_54_fu_10463_p2;
wire  signed [12:0] sext_ln167_68_fu_10469_p1;
wire   [12:0] sub_ln167_55_fu_10473_p2;
wire   [8:0] shl_ln167_22_fu_10486_p3;
wire   [11:0] sf4_fu_10497_p3;
wire   [11:0] select_ln167_73_fu_10504_p3;
wire   [12:0] zext_ln167_98_fu_10493_p1;
wire   [12:0] zext_ln167_99_fu_10511_p1;
wire   [12:0] sub_ln167_56_fu_10515_p2;
wire   [11:0] select_ln167_64_fu_10525_p3;
wire   [9:0] shl_ln167_23_fu_10534_p3;
wire   [10:0] zext_ln167_101_fu_10541_p1;
wire   [10:0] sub_ln167_57_fu_10545_p2;
wire   [11:0] zext_ln167_102_fu_10555_p1;
wire   [11:0] sub_ln167_58_fu_10559_p2;
wire  signed [11:0] sext_ln167_70_fu_10551_p1;
wire   [11:0] select_ln167_65_fu_10565_p3;
wire   [12:0] zext_ln167_103_fu_10576_p1;
wire   [12:0] sub_ln167_60_fu_10580_p2;
wire   [8:0] select_ln167_75_fu_10593_p3;
wire   [11:0] zext_ln167_104_fu_10600_p1;
wire   [11:0] shl_ln167_24_fu_10613_p3;
wire   [9:0] shl_ln167_25_fu_10624_p3;
wire   [12:0] zext_ln167_107_fu_10631_p1;
wire   [12:0] zext_ln167_106_fu_10620_p1;
wire   [10:0] shl_ln167_26_fu_10641_p3;
wire   [12:0] zext_ln167_108_fu_10648_p1;
wire   [12:0] sub_ln167_62_fu_10635_p2;
wire   [12:0] select_ln167_68_fu_10652_p3;
wire   [11:0] zext_ln167_105_fu_10610_p1;
wire   [11:0] zext_ln167_109_fu_10663_p1;
wire   [11:0] sub_ln167_75_fu_10667_p2;
wire   [8:0] shl_ln167_27_fu_10677_p3;
wire   [12:0] zext_ln167_110_fu_10684_p1;
wire   [12:0] sub_ln167_63_fu_10688_p2;
wire  signed [12:0] sext_ln167_75_fu_10673_p1;
wire   [12:0] select_ln167_69_fu_10694_p3;
wire  signed [11:0] sub_ln167_64_fu_10705_p2;
wire   [11:0] select_ln167_70_fu_10711_p3;
wire   [11:0] zext_ln167_111_fu_10728_p1;
wire   [11:0] sub_ln167_66_fu_10732_p2;
wire  signed [12:0] sext_ln167_78_fu_10738_p1;
wire   [12:0] sub_ln167_65_fu_10722_p2;
wire   [12:0] select_ln167_71_fu_10742_p3;
wire   [12:0] sub_ln167_68_fu_10763_p2;
wire  signed [12:0] sext_ln167_82_fu_10759_p1;
wire   [12:0] select_ln167_74_fu_10769_p3;
wire   [10:0] shl_ln167_28_fu_10783_p3;
wire   [11:0] zext_ln167_115_fu_10790_p1;
wire   [11:0] add_ln167_9_fu_10794_p2;
wire   [11:0] shl_ln167_29_fu_10803_p3;
wire   [9:0] shl_ln167_30_fu_10814_p3;
wire   [12:0] zext_ln167_118_fu_10821_p1;
wire   [12:0] zext_ln167_117_fu_10810_p1;
wire   [12:0] sub_ln167_69_fu_10825_p2;
wire   [12:0] zext_ln167_116_fu_10799_p1;
wire   [12:0] select_ln167_76_fu_10831_p3;
wire   [11:0] sub_ln167_76_fu_10848_p2;
wire  signed [12:0] sext_ln167_86_fu_10853_p1;
wire   [12:0] sub_ln167_70_fu_10842_p2;
wire   [12:0] select_ln167_77_fu_10857_p3;
wire   [10:0] zext_ln167_114_fu_10780_p1;
wire   [10:0] zext_ln167_119_fu_10868_p1;
wire   [10:0] sub_ln167_88_fu_10872_p2;
wire   [10:0] select_ln167_78_fu_10878_p3;
wire   [11:0] sub_ln167_71_fu_10889_p2;
wire   [11:0] select_ln167_79_fu_10894_p3;
wire   [7:0] mul_ln167_23_fu_10904_p1;
wire   [11:0] mul_ln167_23_fu_10904_p2;
wire   [11:0] select_ln167_80_fu_10909_p3;
wire   [11:0] shl_ln167_32_fu_10922_p3;
wire   [12:0] zext_ln167_127_fu_10929_p1;
wire   [12:0] sub_ln167_72_fu_10933_p2;
wire   [9:0] shl_ln167_33_fu_10945_p3;
wire   [10:0] zext_ln167_129_fu_10956_p1;
wire  signed [10:0] sub_ln167_73_fu_10960_p2;
wire   [12:0] zext_ln167_128_fu_10952_p1;
wire   [12:0] sub_ln167_74_fu_10970_p2;
wire  signed [12:0] sext_ln167_91_fu_10966_p1;
wire   [12:0] select_ln167_86_fu_10976_p3;
wire   [10:0] tmp_104_fu_10987_p3;
wire   [11:0] zext_ln167_130_fu_10994_p1;
wire   [11:0] sub_ln167_89_fu_10998_p2;
wire   [11:0] select_ln167_87_fu_11003_p3;
wire   [10:0] zext_ln167_131_fu_11013_p1;
wire   [10:0] add_ln167_10_fu_11016_p2;
wire   [12:0] zext_ln167_132_fu_11022_p1;
wire   [12:0] select_ln167_88_fu_11026_p3;
wire  signed [11:0] sext_ln167_95_fu_11040_p1;
wire   [8:0] shl_ln167_34_fu_11049_p3;
wire   [11:0] zext_ln167_134_fu_11056_p1;
wire   [11:0] sub_ln167_78_fu_11060_p2;
wire   [11:0] sub_ln167_77_fu_11044_p2;
wire   [7:0] select_ln149_13_fu_11073_p3;
wire   [10:0] shl_ln167_35_fu_11083_p3;
wire   [11:0] zext_ln167_137_fu_11091_p1;
wire   [11:0] sub_ln167_79_fu_11095_p2;
wire   [8:0] shl_ln167_36_fu_11105_p3;
wire  signed [12:0] sext_ln167_98_fu_11101_p1;
wire   [12:0] zext_ln167_138_fu_11113_p1;
wire   [8:0] zext_ln167_136_fu_11079_p1;
wire   [8:0] sub_ln167_81_fu_11123_p2;
wire  signed [12:0] sext_ln167_99_fu_11129_p1;
wire   [12:0] sub_ln167_80_fu_11117_p2;
wire   [12:0] select_ln167_8_fu_9204_p3;
wire   [12:0] select_ln167_1_fu_9021_p3;
wire   [11:0] select_ln167_23_fu_9586_p3;
wire  signed [11:0] sext_ln167_16_fu_9405_p1;
wire   [11:0] add_ln167_13_fu_11146_p2;
wire  signed [12:0] sext_ln167_41_fu_9935_p1;
wire  signed [12:0] sext_ln167_33_fu_9767_p1;
wire   [12:0] add_ln167_14_fu_11156_p2;
wire  signed [13:0] sext_ln167_101_fu_11152_p1;
wire  signed [13:0] sext_ln167_102_fu_11162_p1;
wire   [12:0] select_ln167_63_fu_10479_p3;
wire  signed [12:0] sext_ln167_62_fu_10344_p1;
wire   [12:0] add_ln167_17_fu_11172_p2;
wire  signed [13:0] sext_ln167_52_fu_10148_p1;
wire  signed [13:0] sext_ln167_104_fu_11178_p1;
wire  signed [13:0] sext_ln167_87_fu_10864_p1;
wire  signed [13:0] sext_ln167_76_fu_10701_p1;
wire   [12:0] select_ln167_93_fu_11133_p3;
wire   [12:0] select_ln167_85_fu_10938_p3;
wire   [11:0] shl_ln167_38_fu_11206_p3;
wire   [12:0] zext_ln167_142_fu_11213_p1;
wire  signed [12:0] sext_ln167_109_fu_11203_p1;
wire   [12:0] select_ln167_94_fu_11217_p3;
wire   [12:0] sub_ln167_83_fu_11224_p2;
wire   [10:0] shl_ln167_39_fu_11236_p3;
wire   [11:0] zext_ln167_140_fu_11200_p1;
wire   [11:0] zext_ln167_144_fu_11243_p1;
wire   [11:0] add_ln167_24_fu_11247_p2;
wire   [11:0] sub_ln167_84_fu_11257_p2;
wire   [8:0] shl_ln167_40_fu_11267_p3;
wire  signed [12:0] sext_ln167_111_fu_11263_p1;
wire   [12:0] zext_ln167_146_fu_11274_p1;
wire   [12:0] sub_ln167_85_fu_11278_p2;
wire   [12:0] zext_ln167_145_fu_11253_p1;
wire   [11:0] zext_ln167_147_fu_11291_p1;
wire   [11:0] sub_ln167_86_fu_11295_p2;
wire   [12:0] sub_ln167_87_fu_11305_p2;
wire  signed [12:0] sext_ln167_112_fu_11301_p1;
wire   [12:0] select_ln167_96_fu_11311_p3;
wire   [12:0] sub_ln167_117_fu_11325_p2;
wire   [12:0] select_ln167_98_fu_11330_p3;
wire   [9:0] zext_ln167_148_fu_11341_p1;
wire   [9:0] sub_ln167_90_fu_11345_p2;
wire   [10:0] zext_ln167_143_fu_11233_p1;
wire   [10:0] sub_ln167_91_fu_11355_p2;
wire  signed [10:0] sext_ln167_116_fu_11351_p1;
wire   [10:0] select_ln167_99_fu_11360_p3;
wire   [7:0] select_ln149_15_fu_11378_p3;
wire   [11:0] shl_ln167_42_fu_11396_p3;
wire   [8:0] shl_ln167_43_fu_11407_p3;
wire   [12:0] zext_ln167_153_fu_11403_p1;
wire   [12:0] zext_ln167_154_fu_11414_p1;
wire   [12:0] zext_ln167_152_fu_11393_p1;
wire   [12:0] sub_ln167_125_fu_11424_p2;
wire   [12:0] sub_ln167_93_fu_11418_p2;
wire   [12:0] select_ln167_102_fu_11430_p3;
wire   [9:0] shl_ln167_44_fu_11444_p3;
wire   [10:0] zext_ln167_156_fu_11451_p1;
wire   [10:0] sub_ln167_94_fu_11455_p2;
wire  signed [11:0] sext_ln167_119_fu_11461_p1;
wire   [11:0] zext_ln167_155_fu_11441_p1;
wire   [11:0] sub_ln167_95_fu_11465_p2;
wire   [11:0] select_ln167_103_fu_11471_p3;
wire   [11:0] shl_ln167_45_fu_11485_p3;
wire   [8:0] shl_ln167_46_fu_11496_p3;
wire   [12:0] zext_ln167_159_fu_11503_p1;
wire   [12:0] zext_ln167_158_fu_11492_p1;
wire   [12:0] sub_ln167_96_fu_11507_p2;
wire   [12:0] zext_ln167_161_fu_11523_p1;
wire   [12:0] sub_ln167_97_fu_11527_p2;
wire   [12:0] zext_ln167_160_fu_11520_p1;
wire   [12:0] select_ln167_105_fu_11533_p3;
wire   [10:0] shl_ln167_47_fu_11544_p3;
wire   [11:0] zext_ln167_162_fu_11551_p1;
wire   [11:0] sub_ln167_98_fu_11555_p2;
wire   [11:0] select_ln167_106_fu_11561_p3;
wire  signed [12:0] sext_ln167_122_fu_11568_p1;
wire   [12:0] sub_ln167_99_fu_11572_p2;
wire   [8:0] zext_ln167_157_fu_11482_p1;
wire   [8:0] select_ln167_107_fu_11586_p3;
wire   [7:0] tmp_67_fu_11597_p8;
wire   [7:0] select_ln149_20_fu_11608_p3;
wire   [10:0] shl_ln167_50_fu_11619_p3;
wire   [8:0] shl_ln167_51_fu_11631_p3;
wire   [11:0] zext_ln167_173_fu_11639_p1;
wire   [11:0] zext_ln167_172_fu_11627_p1;
wire   [11:0] sub_ln167_101_fu_11643_p2;
wire   [11:0] sub_ln167_102_fu_11653_p2;
wire  signed [12:0] sext_ln167_127_fu_11659_p1;
wire   [12:0] zext_ln167_171_fu_11615_p1;
wire   [12:0] sub_ln167_103_fu_11663_p2;
wire  signed [12:0] sext_ln167_126_fu_11649_p1;
wire   [12:0] select_ln167_110_fu_11669_p3;
wire   [8:0] shl_ln167_52_fu_11688_p3;
wire   [11:0] shl_ln167_53_fu_11700_p3;
wire   [12:0] zext_ln167_177_fu_11708_p1;
wire   [12:0] zext_ln167_176_fu_11696_p1;
wire   [12:0] sub_ln167_104_fu_11712_p2;
wire   [12:0] select_ln167_111_fu_11718_p3;
wire   [8:0] zext_ln167_175_fu_11684_p1;
wire   [8:0] sub_ln167_105_fu_11729_p2;
wire   [10:0] shl_ln167_54_fu_11739_p3;
wire   [11:0] zext_ln167_179_fu_11751_p1;
wire   [11:0] zext_ln167_178_fu_11747_p1;
wire   [11:0] sub_ln167_106_fu_11755_p2;
wire  signed [11:0] sext_ln167_130_fu_11735_p1;
wire   [11:0] select_ln167_112_fu_11761_p3;
wire   [11:0] zext_ln167_174_fu_11680_p1;
wire   [11:0] sub_ln167_107_fu_11772_p2;
wire   [11:0] select_ln167_113_fu_11778_p3;
wire   [11:0] sub_ln167_109_fu_11795_p2;
wire  signed [12:0] sext_ln167_133_fu_11801_p1;
wire   [12:0] sub_ln167_110_fu_11805_p2;
wire   [12:0] sub_ln167_108_fu_11789_p2;
wire   [12:0] select_ln167_114_fu_11810_p3;
wire   [11:0] tmp_106_fu_11836_p3;
wire   [12:0] zext_ln167_191_fu_11830_p1;
wire   [12:0] zext_ln167_193_fu_11843_p1;
wire   [10:0] shl_ln167_59_fu_11853_p3;
wire   [8:0] shl_ln167_60_fu_11864_p3;
wire   [11:0] zext_ln167_195_fu_11871_p1;
wire   [11:0] zext_ln167_194_fu_11860_p1;
wire   [11:0] add_ln167_27_fu_11875_p2;
wire   [12:0] zext_ln167_196_fu_11881_p1;
wire   [12:0] sub_ln167_134_fu_11847_p2;
wire   [12:0] select_ln167_119_fu_11885_p3;
wire   [9:0] shl_ln167_61_fu_11896_p3;
wire   [10:0] zext_ln167_197_fu_11903_p1;
wire  signed [10:0] sub_ln167_114_fu_11907_p2;
wire  signed [12:0] sext_ln167_142_fu_11913_p1;
wire   [12:0] select_ln167_120_fu_11917_p3;
wire   [8:0] zext_ln167_192_fu_11833_p1;
wire   [8:0] sub_ln167_115_fu_11931_p2;
wire   [12:0] zext_ln167_199_fu_11941_p1;
wire   [12:0] sub_ln167_116_fu_11945_p2;
wire  signed [12:0] sext_ln167_144_fu_11937_p1;
wire   [12:0] select_ln167_121_fu_11951_p3;
wire  signed [11:0] sext_ln167_146_fu_11962_p1;
wire   [11:0] zext_ln167_198_fu_11928_p1;
wire   [9:0] zext_ln167_200_fu_11972_p1;
wire   [9:0] sub_ln167_119_fu_11976_p2;
wire  signed [11:0] sext_ln167_147_fu_11982_p1;
wire   [11:0] sub_ln167_118_fu_11966_p2;
wire   [11:0] select_ln167_122_fu_11986_p3;
wire   [9:0] tmp_107_fu_12007_p3;
wire   [10:0] st_fu_12000_p3;
wire   [10:0] zext_ln167_202_fu_12014_p1;
wire   [10:0] select_ln167_132_fu_12018_p3;
wire   [11:0] zext_ln167_203_fu_12025_p1;
wire   [11:0] zext_ln167_201_fu_11997_p1;
wire   [11:0] zext_ln167_205_fu_12038_p1;
wire   [11:0] shl_ln167_62_fu_12048_p3;
wire   [10:0] sub_ln167_122_fu_12059_p2;
wire  signed [12:0] sext_ln167_151_fu_12065_p1;
wire   [12:0] zext_ln167_206_fu_12055_p1;
wire   [12:0] select_ln167_125_fu_12069_p3;
wire   [12:0] sub_ln167_123_fu_12076_p2;
wire   [8:0] shl_ln167_63_fu_12086_p3;
wire   [8:0] select_ln167_126_fu_12093_p3;
wire   [12:0] zext_ln167_207_fu_12100_p1;
wire   [12:0] sub_ln167_124_fu_12104_p2;
wire   [11:0] zext_ln167_208_fu_12114_p1;
wire   [11:0] select_ln167_127_fu_12118_p3;
wire   [7:0] select_ln149_26_fu_12129_p3;
wire   [11:0] shl_ln167_64_fu_12139_p3;
wire   [8:0] shl_ln167_65_fu_12151_p3;
wire   [12:0] zext_ln167_211_fu_12159_p1;
wire   [12:0] zext_ln167_210_fu_12147_p1;
wire   [12:0] sub_ln167_126_fu_12163_p2;
wire   [12:0] zext_ln167_209_fu_12135_p1;
wire   [12:0] select_ln167_128_fu_12169_p3;
wire   [7:0] select_ln149_27_fu_12180_p3;
wire   [8:0] shl_ln167_66_fu_12189_p3;
wire   [9:0] zext_ln167_213_fu_12197_p1;
wire   [9:0] sub_ln167_127_fu_12201_p2;
wire   [9:0] shl_ln167_67_fu_12211_p3;
wire   [10:0] zext_ln167_212_fu_12185_p1;
wire   [10:0] zext_ln167_214_fu_12219_p1;
wire   [10:0] add_ln167_28_fu_12223_p2;
wire   [11:0] zext_ln167_215_fu_12229_p1;
wire  signed [11:0] sext_ln167_156_fu_12207_p1;
wire   [11:0] select_ln167_129_fu_12233_p3;
wire   [11:0] shl_ln167_68_fu_12244_p3;
wire   [12:0] zext_ln167_216_fu_12252_p1;
wire   [10:0] shl_ln167_69_fu_12262_p3;
wire   [11:0] zext_ln167_218_fu_12274_p1;
wire   [11:0] zext_ln167_217_fu_12270_p1;
wire   [11:0] add_ln167_29_fu_12278_p2;
wire   [12:0] zext_ln167_219_fu_12284_p1;
wire   [12:0] sub_ln167_128_fu_12256_p2;
wire   [12:0] select_ln167_130_fu_12288_p3;
wire  signed [12:0] grp_fu_14212_p3;
wire  signed [13:0] sext_ln167_74_fu_10659_p1;
wire  signed [13:0] sext_ln167_162_fu_12302_p1;
wire  signed [13:0] sext_ln167_fu_8996_p1;
wire  signed [13:0] sext_ln167_85_fu_10838_p1;
wire   [13:0] add_ln167_38_fu_12311_p2;
wire  signed [13:0] sext_ln167_32_fu_9735_p1;
wire   [13:0] zext_ln167_11_fu_9151_p1;
wire  signed [13:0] sext_ln167_15_fu_9374_p1;
wire   [13:0] add_ln167_39_fu_12321_p2;
wire   [13:0] add_ln167_40_fu_12327_p2;
wire  signed [14:0] sext_ln167_165_fu_12317_p1;
wire  signed [14:0] sext_ln167_166_fu_12333_p1;
wire  signed [13:0] sext_ln167_159_fu_12299_p1;
wire  signed [13:0] sext_ln167_51_fu_10144_p1;
wire  signed [13:0] sext_ln167_128_fu_11676_p1;
wire  signed [13:0] sext_ln167_152_fu_12082_p1;
wire  signed [13:0] sext_ln167_110_fu_11229_p1;
wire  signed [13:0] sext_ln167_118_fu_11437_p1;
wire   [13:0] add_ln167_55_fu_12362_p2;
wire  signed [13:0] sext_ln167_92_fu_10983_p1;
wire  signed [13:0] sext_ln167_69_fu_10521_p1;
wire   [13:0] add_ln167_56_fu_12372_p2;
wire  signed [14:0] sext_ln167_77_fu_10718_p1;
wire  signed [14:0] sext_ln167_176_fu_12378_p1;
wire  signed [14:0] sext_ln167_175_fu_12368_p1;
wire   [14:0] add_ln167_57_fu_12382_p2;
wire   [11:0] sub_ln167_2_fu_9058_p2;
wire  signed [11:0] sext_ln167_88_fu_10885_p1;
wire  signed [13:0] sext_ln167_35_fu_9795_p1;
wire  signed [13:0] sext_ln167_8_fu_9235_p1;
wire  signed [13:0] sext_ln167_42_fu_9972_p1;
wire  signed [13:0] sext_ln167_27_fu_9621_p1;
wire  signed [15:0] sext_ln167_140_fu_11827_p1;
wire  signed [13:0] sext_ln167_129_fu_11725_p1;
wire  signed [13:0] sext_ln167_153_fu_12110_p1;
wire   [13:0] add_ln167_71_fu_12418_p2;
wire   [15:0] add_ln167_70_fu_12412_p2;
wire  signed [15:0] sext_ln167_184_fu_12424_p1;
wire   [12:0] select_ln167_95_fu_11284_p3;
wire  signed [12:0] sext_ln167_120_fu_11478_p1;
wire   [12:0] add_ln167_73_fu_12434_p2;
wire  signed [12:0] sext_ln167_93_fu_11009_p1;
wire   [12:0] zext_ln167_100_fu_10530_p1;
wire   [12:0] add_ln167_74_fu_12444_p2;
wire  signed [13:0] sext_ln167_79_fu_10749_p1;
wire  signed [13:0] sext_ln167_186_fu_12450_p1;
wire   [13:0] add_ln167_75_fu_12454_p2;
wire  signed [14:0] sext_ln167_185_fu_12440_p1;
wire  signed [14:0] sext_ln167_187_fu_12460_p1;
wire  signed [12:0] sext_ln167_3_fu_9071_p1;
wire  signed [12:0] sext_ln167_89_fu_10900_p1;
wire   [12:0] sub_ln167_27_fu_9828_p2;
wire  signed [12:0] sext_ln167_10_fu_9256_p1;
wire   [12:0] add_ln167_79_fu_12476_p2;
wire  signed [13:0] sext_ln167_19_fu_9436_p1;
wire  signed [13:0] sext_ln167_190_fu_12482_p1;
wire   [12:0] select_ln167_41_fu_9990_p3;
wire  signed [12:0] sext_ln167_28_fu_9642_p1;
wire   [11:0] shl_ln167_71_fu_12498_p3;
wire   [12:0] zext_ln167_223_fu_12505_p1;
wire   [12:0] zext_ln167_224_fu_12509_p1;
wire   [12:0] sub_ln167_135_fu_12519_p2;
wire   [12:0] sub_ln167_130_fu_12513_p2;
wire   [12:0] select_ln167_135_fu_12524_p3;
wire  signed [15:0] sext_ln167_154_fu_12125_p1;
wire  signed [13:0] sext_ln167_131_fu_11768_p1;
wire  signed [13:0] sext_ln167_141_fu_11892_p1;
wire   [12:0] zext_ln167_120_fu_10915_p1;
wire   [12:0] select_ln167_104_fu_11513_p3;
wire   [12:0] add_ln167_91_fu_12547_p2;
wire  signed [13:0] sext_ln167_94_fu_11033_p1;
wire  signed [13:0] sext_ln167_113_fu_11318_p1;
wire  signed [13:0] sext_ln167_80_fu_10753_p1;
wire   [13:0] add_ln167_92_fu_12557_p2;
wire   [13:0] add_ln167_93_fu_12563_p2;
wire  signed [14:0] sext_ln167_198_fu_12553_p1;
wire  signed [14:0] sext_ln167_199_fu_12569_p1;
wire  signed [13:0] sext_ln167_29_fu_9663_p1;
wire  signed [13:0] sext_ln167_11_fu_9277_p1;
wire   [13:0] add_ln167_96_fu_12579_p2;
wire  signed [13:0] sext_ln167_36_fu_9833_p1;
wire  signed [13:0] sext_ln167_45_fu_10027_p1;
wire   [13:0] add_ln167_97_fu_12589_p2;
wire  signed [14:0] sext_ln167_20_fu_9460_p1;
wire  signed [14:0] sext_ln167_202_fu_12595_p1;
wire  signed [14:0] sext_ln167_201_fu_12585_p1;
wire   [14:0] add_ln167_98_fu_12599_p2;
wire  signed [13:0] sext_ln167_71_fu_10572_p1;
wire  signed [13:0] sext_ln167_56_fu_10193_p1;
wire   [13:0] add_ln167_100_fu_12611_p2;
wire   [13:0] zext_ln167_5_fu_9079_p1;
wire  signed [13:0] sext_ln167_196_fu_12531_p1;
wire  signed [13:0] sext_ln167_64_fu_10375_p1;
wire   [13:0] add_ln167_101_fu_12621_p2;
wire   [13:0] add_ln167_102_fu_12627_p2;
wire  signed [14:0] sext_ln167_204_fu_12617_p1;
wire  signed [14:0] sext_ln167_205_fu_12633_p1;
wire   [12:0] select_ln167_136_fu_12643_p3;
wire  signed [15:0] sext_ln167_143_fu_11924_p1;
wire  signed [13:0] sext_ln167_132_fu_11785_p1;
wire  signed [13:0] sext_ln167_155_fu_12176_p1;
wire  signed [13:0] sext_ln167_114_fu_11322_p1;
wire  signed [13:0] sext_ln167_121_fu_11540_p1;
wire   [13:0] add_ln167_109_fu_12666_p2;
wire   [12:0] zext_ln167_133_fu_11037_p1;
wire   [12:0] select_ln167_66_fu_10586_p3;
wire   [12:0] add_ln167_110_fu_12676_p2;
wire  signed [13:0] sext_ln167_81_fu_10756_p1;
wire  signed [13:0] sext_ln167_210_fu_12682_p1;
wire   [13:0] add_ln167_111_fu_12686_p2;
wire  signed [14:0] sext_ln167_209_fu_12672_p1;
wire  signed [14:0] sext_ln167_211_fu_12692_p1;
wire  signed [13:0] sext_ln167_5_fu_9118_p1;
wire  signed [13:0] sext_ln167_90_fu_10919_p1;
wire   [13:0] add_ln167_114_fu_12702_p2;
wire  signed [13:0] sext_ln167_37_fu_9836_p1;
wire  signed [13:0] sext_ln167_12_fu_9287_p1;
wire  signed [13:0] sext_ln167_22_fu_9490_p1;
wire   [13:0] add_ln167_115_fu_12712_p2;
wire   [13:0] add_ln167_116_fu_12718_p2;
wire  signed [14:0] sext_ln167_213_fu_12708_p1;
wire  signed [14:0] sext_ln167_214_fu_12724_p1;
wire  signed [13:0] sext_ln167_46_fu_10049_p1;
wire  signed [13:0] sext_ln167_30_fu_9693_p1;
wire   [13:0] add_ln167_118_fu_12734_p2;
wire  signed [13:0] sext_ln167_207_fu_12650_p1;
wire  signed [13:0] sext_ln167_57_fu_10225_p1;
wire   [13:0] zext_ln167_91_fu_10379_p1;
wire   [13:0] add_ln167_119_fu_12744_p2;
wire   [13:0] add_ln167_120_fu_12750_p2;
wire  signed [14:0] sext_ln167_216_fu_12740_p1;
wire  signed [14:0] sext_ln167_217_fu_12756_p1;
wire   [7:0] select_ln149_29_fu_12766_p3;
wire   [11:0] shl_ln167_72_fu_12771_p3;
wire   [9:0] shl_ln167_73_fu_12783_p3;
wire   [12:0] zext_ln167_225_fu_12779_p1;
wire   [12:0] zext_ln167_226_fu_12791_p1;
wire   [12:0] sub_ln167_131_fu_12795_p2;
wire  signed [13:0] sext_ln167_157_fu_12240_p1;
wire  signed [13:0] sext_ln167_145_fu_11958_p1;
wire  signed [13:0] sext_ln167_123_fu_11578_p1;
wire  signed [13:0] sext_ln167_134_fu_11817_p1;
wire   [13:0] add_ln167_124_fu_12805_p2;
wire   [13:0] add_ln167_125_fu_12811_p2;
wire  signed [13:0] sext_ln167_83_fu_10776_p1;
wire  signed [13:0] sext_ln167_115_fu_11337_p1;
wire  signed [15:0] sext_ln167_13_fu_9297_p1;
wire   [15:0] sub_ln167_4_fu_9141_p2;
wire  signed [12:0] sext_ln167_24_fu_9511_p1;
wire  signed [12:0] sext_ln167_31_fu_9714_p1;
wire   [12:0] add_ln167_133_fu_12835_p2;
wire   [15:0] add_ln167_132_fu_12829_p2;
wire  signed [15:0] sext_ln167_224_fu_12841_p1;
wire  signed [13:0] sext_ln167_39_fu_9866_p1;
wire  signed [13:0] sext_ln167_48_fu_10081_p1;
wire   [13:0] add_ln167_135_fu_12851_p2;
wire  signed [13:0] sext_ln167_219_fu_12801_p1;
wire  signed [13:0] sext_ln167_58_fu_10242_p1;
wire  signed [13:0] sext_ln167_66_fu_10399_p1;
wire   [13:0] add_ln167_136_fu_12861_p2;
wire   [13:0] add_ln167_137_fu_12867_p2;
wire  signed [14:0] sext_ln167_225_fu_12857_p1;
wire  signed [14:0] sext_ln167_226_fu_12873_p1;
wire  signed [15:0] sext_ln167_148_fu_11993_p1;
wire  signed [14:0] sext_ln167_158_fu_12295_p1;
wire  signed [14:0] sext_ln167_230_fu_12895_p1;
wire   [14:0] add_ln167_143_fu_12898_p2;
wire   [15:0] add_ln167_141_fu_12889_p2;
wire  signed [15:0] sext_ln167_231_fu_12904_p1;
wire   [12:0] zext_ln167_164_fu_11593_p1;
wire   [12:0] select_ln167_61_fu_10413_p3;
wire   [12:0] add_ln167_151_fu_12914_p2;
wire   [12:0] zext_ln167_163_fu_11582_p1;
wire  signed [12:0] sext_ln167_117_fu_11367_p1;
wire   [12:0] add_ln167_152_fu_12924_p2;
wire   [12:0] add_ln167_153_fu_12929_p2;
wire  signed [13:0] sext_ln167_235_fu_12920_p1;
wire  signed [13:0] sext_ln167_236_fu_12935_p1;
wire   [11:0] add_ln167_3_fu_12960_p2;
wire   [8:0] zext_ln167_67_fu_12973_p1;
wire   [7:0] mul_ln167_25_fu_12988_p1;
wire   [8:0] shl_ln167_31_fu_12993_p3;
wire   [11:0] zext_ln167_122_fu_13000_p1;
wire   [11:0] mul_ln167_25_fu_12988_p2;
wire   [11:0] select_ln167_82_fu_13004_p3;
wire  signed [15:0] sext_ln167_100_fu_13018_p1;
wire   [15:0] add_ln167_12_fu_13021_p2;
wire  signed [15:0] sext_ln167_103_fu_13027_p1;
wire  signed [14:0] sext_ln167_106_fu_13039_p1;
wire  signed [14:0] sext_ln167_107_fu_13042_p1;
wire  signed [14:0] sext_ln167_105_fu_13036_p1;
wire   [14:0] add_ln167_21_fu_13045_p2;
wire   [14:0] add_ln167_22_fu_13051_p2;
wire   [15:0] add_ln167_16_fu_13030_p2;
wire  signed [15:0] sext_ln167_108_fu_13057_p1;
wire   [8:0] shl_ln167_48_fu_13067_p3;
wire   [9:0] zext_ln167_165_fu_13075_p1;
wire   [9:0] sub_ln167_100_fu_13079_p2;
wire   [9:0] select_ln167_108_fu_13085_p3;
wire   [10:0] shl_ln167_55_fu_13102_p3;
wire   [11:0] zext_ln167_183_fu_13109_p1;
wire   [11:0] zext_ln167_181_fu_13096_p1;
wire   [11:0] sub_ln167_111_fu_13113_p2;
wire   [11:0] shl_ln167_56_fu_13123_p3;
wire   [9:0] shl_ln167_57_fu_13134_p3;
wire   [12:0] zext_ln167_185_fu_13141_p1;
wire   [12:0] zext_ln167_184_fu_13130_p1;
wire   [12:0] sub_ln167_112_fu_13145_p2;
wire  signed [12:0] sext_ln167_136_fu_13119_p1;
wire   [12:0] select_ln167_116_fu_13151_p3;
wire   [10:0] zext_ln167_187_fu_13169_p1;
wire   [10:0] zext_ln167_182_fu_13099_p1;
wire   [10:0] sub_ln167_113_fu_13173_p2;
wire   [11:0] zext_ln167_188_fu_13183_p1;
wire   [11:0] add_ln167_26_fu_13187_p2;
wire   [12:0] zext_ln167_189_fu_13193_p1;
wire  signed [12:0] sext_ln167_138_fu_13179_p1;
wire   [12:0] select_ln167_118_fu_13197_p3;
wire  signed [15:0] sext_ln167_137_fu_13158_p1;
wire  signed [12:0] sext_ln167_124_fu_13092_p1;
wire  signed [12:0] sext_ln167_149_fu_13208_p1;
wire   [12:0] add_ln167_31_fu_13217_p2;
wire   [15:0] add_ln167_30_fu_13211_p2;
wire  signed [15:0] sext_ln167_160_fu_13223_p1;
wire  signed [14:0] sext_ln167_161_fu_13233_p1;
wire  signed [14:0] sext_ln167_163_fu_13236_p1;
wire   [14:0] add_ln167_36_fu_13239_p2;
wire   [15:0] add_ln167_32_fu_13227_p2;
wire  signed [15:0] sext_ln167_164_fu_13245_p1;
wire  signed [11:0] grp_fu_14226_p3;
wire  signed [14:0] sext_ln167_61_fu_12982_p1;
wire  signed [14:0] sext_ln167_168_fu_13258_p1;
wire   [14:0] zext_ln167_221_fu_13255_p1;
wire   [14:0] add_ln167_44_fu_13261_p2;
wire  signed [15:0] sext_ln167_139_fu_13204_p1;
wire   [15:0] add_ln167_52_fu_13280_p2;
wire  signed [15:0] sext_ln167_174_fu_13286_p1;
wire   [15:0] add_ln167_54_fu_13289_p2;
wire  signed [15:0] sext_ln167_177_fu_13295_p1;
wire  signed [14:0] sext_ln167_18_fu_12957_p1;
wire  signed [14:0] sext_ln167_179_fu_13307_p1;
wire  signed [14:0] sext_ln167_178_fu_13304_p1;
wire   [14:0] add_ln167_62_fu_13310_p2;
wire  signed [15:0] sext_ln167_197_fu_13329_p1;
wire   [15:0] add_ln167_90_fu_13332_p2;
wire  signed [15:0] sext_ln167_200_fu_13337_p1;
wire  signed [15:0] sext_ln167_203_fu_13346_p1;
wire  signed [15:0] sext_ln167_206_fu_13349_p1;
wire   [15:0] add_ln167_95_fu_13340_p2;
wire   [15:0] add_ln167_104_fu_13352_p2;
wire  signed [15:0] sext_ln167_208_fu_13364_p1;
wire   [15:0] add_ln167_108_fu_13367_p2;
wire  signed [15:0] sext_ln167_212_fu_13372_p1;
wire  signed [15:0] sext_ln167_215_fu_13381_p1;
wire  signed [15:0] sext_ln167_218_fu_13384_p1;
wire   [15:0] add_ln167_113_fu_13375_p2;
wire   [15:0] add_ln167_122_fu_13387_p2;
wire   [13:0] zext_ln167_123_fu_13011_p1;
wire  signed [13:0] sext_ln167_96_fu_13015_p1;
wire  signed [13:0] sext_ln167_72_fu_12985_p1;
wire   [13:0] add_ln167_128_fu_13399_p2;
wire   [11:0] select_ln167_37_fu_13437_p3;
wire  signed [8:0] select_ln167_49_fu_13447_p3;
wire   [10:0] zext_ln167_87_fu_13460_p1;
wire   [10:0] select_ln167_57_fu_13463_p3;
wire   [8:0] zext_ln167_150_fu_13473_p1;
wire   [8:0] shl_ln167_41_fu_13476_p3;
wire   [8:0] select_ln167_101_fu_13483_p3;
wire   [15:0] zext_ln167_151_fu_13490_p1;
wire   [8:0] select_ln167_117_fu_13499_p3;
wire   [7:0] mul_ln167_35_fu_13509_p1;
wire  signed [12:0] sext_ln167_150_fu_13514_p1;
wire   [12:0] mul_ln167_35_fu_13509_p2;
wire  signed [15:0] sext_ln167_167_fu_13524_p1;
wire  signed [15:0] sext_ln167_169_fu_13527_p1;
wire   [15:0] add_ln167_46_fu_13530_p2;
wire   [12:0] select_ln167_124_fu_13517_p3;
wire   [12:0] zext_ln167_186_fu_13505_p1;
wire  signed [15:0] sext_ln167_170_fu_13541_p1;
wire   [15:0] sub_ln167_92_fu_13494_p2;
wire   [12:0] zext_ln167_89_fu_13469_p1;
wire  signed [12:0] grp_fu_14246_p3;
(* use_dsp48 = "no" *) wire   [12:0] add_ln167_84_fu_13559_p2;
wire  signed [13:0] sext_ln167_192_fu_13556_p1;
wire  signed [13:0] sext_ln167_193_fu_13564_p1;
wire  signed [14:0] sext_ln167_221_fu_13577_p1;
wire  signed [14:0] sext_ln167_222_fu_13580_p1;
wire   [14:0] add_ln167_130_fu_13583_p2;
wire  signed [15:0] sext_ln167_220_fu_13574_p1;
wire  signed [15:0] sext_ln167_223_fu_13589_p1;
wire  signed [15:0] sext_ln167_227_fu_13599_p1;
wire   [15:0] add_ln167_131_fu_13593_p2;
wire   [15:0] add_ln167_139_fu_13602_p2;
wire   [13:0] zext_ln167_55_fu_13443_p1;
wire  signed [13:0] grp_fu_14238_p3;
(* use_dsp48 = "no" *) wire   [13:0] add_ln167_148_fu_13616_p2;
wire  signed [14:0] sext_ln167_232_fu_13613_p1;
wire  signed [14:0] sext_ln167_233_fu_13621_p1;
wire   [10:0] shl_ln167_49_fu_13671_p3;
wire   [11:0] zext_ln167_167_fu_13667_p1;
wire   [11:0] zext_ln167_168_fu_13679_p1;
wire   [11:0] add_ln167_25_fu_13683_p2;
wire   [11:0] tmp_105_fu_13693_p3;
wire   [12:0] zext_ln167_166_fu_13663_p1;
wire   [12:0] zext_ln167_170_fu_13701_p1;
wire   [12:0] sub_ln167_133_fu_13705_p2;
wire   [12:0] zext_ln167_169_fu_13689_p1;
wire   [12:0] select_ln167_109_fu_13711_p3;
wire  signed [15:0] sext_ln167_125_fu_13718_p1;
wire  signed [15:0] sext_ln167_171_fu_13722_p1;
wire   [15:0] add_ln167_50_fu_13725_p2;
wire   [7:0] mul_ln167_38_fu_13736_p1;
wire   [9:0] zext_ln167_222_fu_13741_p1;
wire   [9:0] sub_ln167_129_fu_13744_p2;
wire  signed [12:0] sext_ln167_172_fu_13750_p1;
wire   [12:0] mul_ln167_38_fu_13736_p2;
wire   [12:0] select_ln167_133_fu_13754_p3;
wire  signed [13:0] sext_ln167_173_fu_13761_p1;
wire  signed [13:0] sext_ln167_53_fu_13657_p1;
wire  signed [13:0] sext_ln167_63_fu_13660_p1;
wire   [13:0] add_ln167_65_fu_13765_p2;
wire  signed [15:0] sext_ln167_188_fu_13777_p1;
wire  signed [14:0] sext_ln167_189_fu_13785_p1;
wire  signed [14:0] sext_ln167_191_fu_13788_p1;
wire   [14:0] add_ln167_81_fu_13791_p2;
wire  signed [14:0] sext_ln167_194_fu_13797_p1;
wire   [14:0] add_ln167_86_fu_13800_p2;
wire   [15:0] add_ln167_77_fu_13780_p2;
wire  signed [15:0] sext_ln167_195_fu_13806_p1;
wire  signed [14:0] sext_ln167_181_fu_13851_p1;
wire  signed [14:0] sext_ln167_182_fu_13854_p1;
wire   [14:0] add_ln167_67_fu_13857_p2;
wire  signed [15:0] sext_ln167_180_fu_13848_p1;
wire  signed [15:0] sext_ln167_183_fu_13863_p1;
wire   [15:0] add_ln167_68_fu_13867_p2;
wire   [7:0] mul_ln167_40_fu_13881_p1;
wire   [10:0] shl_ln167_74_fu_13887_p3;
wire   [11:0] zext_ln167_228_fu_13894_p1;
wire   [11:0] sub_ln167_132_fu_13898_p2;
wire  signed [12:0] sext_ln167_228_fu_13904_p1;
wire   [12:0] mul_ln167_40_fu_13881_p2;
wire   [12:0] select_ln167_137_fu_13908_p3;
wire  signed [13:0] sext_ln167_229_fu_13915_p1;
wire  signed [13:0] sext_ln167_14_fu_13842_p1;
wire   [13:0] zext_ln167_45_fu_13845_p1;
wire   [13:0] add_ln167_156_fu_13919_p2;
wire  signed [15:0] sext_ln167_234_fu_13944_p1;
wire  signed [14:0] sext_ln167_238_fu_13955_p1;
wire  signed [14:0] sext_ln167_239_fu_13958_p1;
wire  signed [14:0] sext_ln167_237_fu_13952_p1;
wire   [14:0] add_ln167_158_fu_13961_p2;
wire   [14:0] add_ln167_159_fu_13967_p2;
wire   [15:0] add_ln167_150_fu_13947_p2;
wire  signed [15:0] sext_ln167_240_fu_13973_p1;
wire   [7:0] add_ln202_fu_13996_p2;
wire   [0:0] icmp_ln203_fu_14001_p2;
wire  signed [4:0] grp_fu_14015_p0;
wire   [7:0] grp_fu_14015_p1;
wire   [12:0] grp_fu_14015_p2;
wire   [4:0] grp_fu_14023_p0;
wire   [7:0] grp_fu_14023_p1;
wire  signed [4:0] grp_fu_14031_p0;
wire   [7:0] grp_fu_14031_p1;
wire   [4:0] grp_fu_14040_p0;
wire   [7:0] grp_fu_14040_p1;
wire   [12:0] grp_fu_14040_p2;
wire   [4:0] grp_fu_14048_p0;
wire   [7:0] grp_fu_14048_p1;
wire  signed [4:0] grp_fu_14056_p0;
wire   [7:0] grp_fu_14056_p1;
wire   [4:0] grp_fu_14063_p0;
wire   [7:0] grp_fu_14063_p1;
wire  signed [14:0] grp_fu_14056_p3;
wire  signed [4:0] grp_fu_14072_p0;
wire   [7:0] grp_fu_14072_p1;
wire   [4:0] grp_fu_14080_p0;
wire   [7:0] grp_fu_14080_p1;
wire   [4:0] grp_fu_14088_p0;
wire   [7:0] grp_fu_14088_p1;
wire   [7:0] mul_ln167_2_fu_14096_p0;
wire  signed [4:0] mul_ln167_2_fu_14096_p1;
wire   [7:0] mul_ln167_14_fu_14102_p0;
wire  signed [4:0] mul_ln167_14_fu_14102_p1;
wire   [7:0] mul_ln167_6_fu_14108_p0;
wire  signed [4:0] mul_ln167_6_fu_14108_p1;
wire   [7:0] mul_ln167_10_fu_14114_p0;
wire  signed [4:0] mul_ln167_10_fu_14114_p1;
wire   [7:0] mul_ln167_3_fu_14120_p0;
wire  signed [4:0] mul_ln167_3_fu_14120_p1;
wire   [7:0] mul_ln167_11_fu_14126_p0;
wire  signed [4:0] mul_ln167_11_fu_14126_p1;
wire   [7:0] mul_ln167_15_fu_14131_p0;
wire  signed [4:0] mul_ln167_15_fu_14131_p1;
wire   [7:0] mul_ln167_17_fu_14137_p0;
wire  signed [4:0] mul_ln167_17_fu_14137_p1;
wire   [7:0] mul_ln167_20_fu_14143_p0;
wire  signed [4:0] mul_ln167_20_fu_14143_p1;
wire   [7:0] mul_ln167_21_fu_14149_p0;
wire  signed [4:0] mul_ln167_21_fu_14149_p1;
wire   [7:0] mul_ln167_26_fu_14155_p0;
wire  signed [4:0] mul_ln167_26_fu_14155_p1;
wire   [7:0] mul_ln167_28_fu_14161_p0;
wire  signed [4:0] mul_ln167_28_fu_14161_p1;
wire   [7:0] mul_ln167_29_fu_14167_p0;
wire  signed [4:0] mul_ln167_29_fu_14167_p1;
wire   [7:0] mul_ln167_31_fu_14173_p0;
wire  signed [4:0] mul_ln167_31_fu_14173_p1;
wire   [7:0] mul_ln167_33_fu_14179_p0;
wire  signed [4:0] mul_ln167_33_fu_14179_p1;
wire   [7:0] mul_ln167_36_fu_14185_p0;
wire  signed [4:0] mul_ln167_36_fu_14185_p1;
wire   [7:0] mul_ln167_13_fu_14191_p0;
wire  signed [4:0] mul_ln167_13_fu_14191_p1;
wire   [7:0] mul_ln167_22_fu_14196_p0;
wire  signed [4:0] mul_ln167_22_fu_14196_p1;
wire   [7:0] mul_ln167_24_fu_14201_p0;
wire  signed [4:0] mul_ln167_24_fu_14201_p1;
wire   [7:0] mul_ln167_34_fu_14207_p0;
wire  signed [4:0] mul_ln167_34_fu_14207_p1;
wire   [7:0] grp_fu_14212_p0;
wire  signed [4:0] grp_fu_14212_p1;
wire   [12:0] grp_fu_14212_p2;
wire   [7:0] grp_fu_14219_p0;
wire  signed [4:0] grp_fu_14219_p1;
wire   [7:0] grp_fu_14226_p0;
wire  signed [4:0] grp_fu_14226_p1;
wire   [8:0] grp_fu_14226_p2;
wire   [7:0] mul_ln167_37_fu_14233_p0;
wire  signed [4:0] mul_ln167_37_fu_14233_p1;
wire  signed [4:0] grp_fu_14238_p0;
wire   [7:0] grp_fu_14238_p1;
wire   [7:0] grp_fu_14246_p0;
wire  signed [4:0] grp_fu_14246_p1;
reg   [29:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
reg    ap_reset_start_pp0;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp0_stage8_subdone;
reg    ap_block_pp0_stage9_subdone;
reg    ap_block_pp0_stage10_subdone;
reg    ap_block_pp0_stage11_subdone;
reg    ap_block_pp0_stage12_subdone;
reg    ap_block_pp0_stage13_subdone;
reg    ap_block_pp0_stage14_subdone;
reg    ap_block_pp0_stage15_subdone;
reg    ap_block_pp0_stage16_subdone;
reg    ap_block_pp0_stage17_subdone;
reg    ap_block_pp0_stage18_subdone;
reg    ap_block_pp0_stage19_subdone;
reg    ap_block_pp0_stage20_subdone;
reg    ap_block_pp0_stage21_subdone;
reg    ap_block_pp0_stage22_subdone;
reg    ap_block_pp0_stage23_subdone;
reg    ap_block_pp0_stage24_subdone;
reg    ap_block_pp0_stage25_subdone;
reg    ap_block_pp0_stage26_subdone;
reg    ap_block_pp0_stage27_subdone;
reg    ap_block_pp0_stage28_subdone;
wire    ap_enable_pp0;
wire   [12:0] grp_fu_14015_p10;
wire   [12:0] grp_fu_14023_p10;
wire   [12:0] grp_fu_14056_p10;
wire   [12:0] grp_fu_14063_p10;
wire   [12:0] grp_fu_14080_p10;
wire   [12:0] grp_fu_14219_p00;
wire  signed [12:0] grp_fu_14219_p10;
wire   [11:0] grp_fu_14226_p20;
wire   [12:0] mul_ln167_10_fu_14114_p00;
wire  signed [12:0] mul_ln167_10_fu_14114_p10;
wire  signed [12:0] mul_ln167_11_fu_14126_p10;
wire   [12:0] mul_ln167_12_fu_8705_p10;
wire  signed [12:0] mul_ln167_13_fu_14191_p10;
wire   [12:0] mul_ln167_14_fu_14102_p00;
wire  signed [12:0] mul_ln167_14_fu_14102_p10;
wire   [12:0] mul_ln167_15_fu_14131_p00;
wire  signed [12:0] mul_ln167_15_fu_14131_p10;
wire   [11:0] mul_ln167_17_fu_14137_p00;
wire  signed [11:0] mul_ln167_17_fu_14137_p10;
wire   [11:0] mul_ln167_18_fu_8828_p10;
wire  signed [12:0] mul_ln167_20_fu_14143_p10;
wire  signed [12:0] mul_ln167_21_fu_14149_p10;
wire  signed [12:0] mul_ln167_22_fu_14196_p10;
wire   [12:0] mul_ln167_24_fu_14201_p00;
wire  signed [12:0] mul_ln167_24_fu_14201_p10;
wire   [11:0] mul_ln167_26_fu_14155_p00;
wire  signed [11:0] mul_ln167_26_fu_14155_p10;
wire   [11:0] mul_ln167_28_fu_14161_p00;
wire  signed [11:0] mul_ln167_28_fu_14161_p10;
wire   [12:0] mul_ln167_29_fu_14167_p00;
wire  signed [12:0] mul_ln167_29_fu_14167_p10;
wire  signed [12:0] mul_ln167_2_fu_14096_p10;
wire   [12:0] mul_ln167_31_fu_14173_p00;
wire  signed [12:0] mul_ln167_31_fu_14173_p10;
wire   [12:0] mul_ln167_33_fu_14179_p00;
wire  signed [12:0] mul_ln167_33_fu_14179_p10;
wire   [12:0] mul_ln167_34_fu_14207_p00;
wire   [12:0] mul_ln167_36_fu_14185_p00;
wire  signed [12:0] mul_ln167_36_fu_14185_p10;
wire  signed [12:0] mul_ln167_37_fu_14233_p10;
wire   [11:0] mul_ln167_3_fu_14120_p00;
wire  signed [11:0] mul_ln167_3_fu_14120_p10;
wire   [12:0] mul_ln167_40_fu_13881_p10;
wire   [12:0] mul_ln167_4_fu_8520_p10;
wire  signed [12:0] mul_ln167_6_fu_14108_p10;
reg    ap_condition_9287;
reg    ap_condition_10692;
reg    ap_condition_10695;
reg    ap_condition_76;
reg    ap_condition_10703;
reg    ap_condition_2296;

// power-on initialization
initial begin
#0 ap_CS_fsm = 30'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 l1_iteration = 32'd0;
#0 l1_write_col_offset = 16'd1;
#0 l1_write_row_offset = 8'd0;
#0 l1_channel_idx = 8'd0;
#0 l1_read_col_offset = 16'd0;
#0 l1_maxes_0 = 16'd0;
#0 l1_maxes_1 = 16'd0;
#0 l1_maxes_2 = 16'd0;
#0 l1_maxes_3 = 16'd0;
#0 l2_write_col_offset = 16'd1;
#0 l2_iteration = 32'd0;
#0 l2_read_row_offset = 8'd0;
#0 l2_read_col_offset = 16'd0;
#0 l2_kernel_sums_0 = 16'd0;
#0 l2_kernel_sums_1 = 16'd0;
#0 l2_kernel_sums_2 = 16'd0;
#0 l2_kernel_sums_3 = 16'd0;
#0 l2_kernel_sums_4 = 16'd0;
#0 l2_kernel_sums_5 = 16'd0;
#0 l2_kernel_sums_6 = 16'd0;
#0 l2_kernel_sums_7 = 16'd0;
#0 l2_maxes_0 = 16'd0;
#0 l2_maxes_1 = 16'd0;
#0 l2_maxes_2 = 16'd0;
#0 l2_maxes_3 = 16'd0;
#0 l2_maxes_4 = 16'd0;
#0 l2_maxes_5 = 16'd0;
#0 l2_maxes_6 = 16'd0;
#0 l2_maxes_7 = 16'd0;
#0 l1_read_row_offset = 8'd0;
#0 l2_write_row_offset = 8'd0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_0_address0),
    .ce0(l1_stripes_0_0_ce0),
    .q0(l1_stripes_0_0_q0),
    .address1(l1_stripes_0_0_address1),
    .ce1(l1_stripes_0_0_ce1),
    .we1(l1_stripes_0_0_we1),
    .d1(l1_stripes_0_0_d1),
    .q1(l1_stripes_0_0_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_1_address0),
    .ce0(l1_stripes_0_1_ce0),
    .q0(l1_stripes_0_1_q0),
    .address1(l1_stripes_0_1_address1),
    .ce1(l1_stripes_0_1_ce1),
    .we1(l1_stripes_0_1_we1),
    .d1(l1_stripes_0_1_d1),
    .q1(l1_stripes_0_1_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_2_address0),
    .ce0(l1_stripes_0_2_ce0),
    .q0(l1_stripes_0_2_q0),
    .address1(l1_stripes_0_2_address1),
    .ce1(l1_stripes_0_2_ce1),
    .we1(l1_stripes_0_2_we1),
    .d1(l1_stripes_0_2_d1),
    .q1(l1_stripes_0_2_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_3_address0),
    .ce0(l1_stripes_0_3_ce0),
    .q0(l1_stripes_0_3_q0),
    .address1(l1_stripes_0_3_address1),
    .ce1(l1_stripes_0_3_ce1),
    .we1(l1_stripes_0_3_we1),
    .d1(l1_stripes_0_3_d1),
    .q1(l1_stripes_0_3_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_4_address0),
    .ce0(l1_stripes_0_4_ce0),
    .q0(l1_stripes_0_4_q0),
    .address1(l1_stripes_0_4_address1),
    .ce1(l1_stripes_0_4_ce1),
    .we1(l1_stripes_0_4_we1),
    .d1(l1_stripes_0_4_d1),
    .q1(l1_stripes_0_4_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_0_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_5_address0),
    .ce0(l1_stripes_0_5_ce0),
    .q0(l1_stripes_0_5_q0),
    .address1(l1_stripes_0_5_address1),
    .ce1(l1_stripes_0_5_ce1),
    .we1(l1_stripes_0_5_we1),
    .d1(l1_stripes_0_5_d1),
    .q1(l1_stripes_0_5_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_0_address0),
    .ce0(l1_stripes_1_0_ce0),
    .q0(l1_stripes_1_0_q0),
    .address1(l1_stripes_1_0_address1),
    .ce1(l1_stripes_1_0_ce1),
    .we1(l1_stripes_1_0_we1),
    .d1(l1_stripes_1_0_d1),
    .q1(l1_stripes_1_0_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_1_address0),
    .ce0(l1_stripes_1_1_ce0),
    .q0(l1_stripes_1_1_q0),
    .address1(l1_stripes_1_1_address1),
    .ce1(l1_stripes_1_1_ce1),
    .we1(l1_stripes_1_1_we1),
    .d1(l1_stripes_1_1_d1),
    .q1(l1_stripes_1_1_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_2_address0),
    .ce0(l1_stripes_1_2_ce0),
    .q0(l1_stripes_1_2_q0),
    .address1(l1_stripes_1_2_address1),
    .ce1(l1_stripes_1_2_ce1),
    .we1(l1_stripes_1_2_we1),
    .d1(l1_stripes_1_2_d1),
    .q1(l1_stripes_1_2_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_3_address0),
    .ce0(l1_stripes_1_3_ce0),
    .q0(l1_stripes_1_3_q0),
    .address1(l1_stripes_1_3_address1),
    .ce1(l1_stripes_1_3_ce1),
    .we1(l1_stripes_1_3_we1),
    .d1(l1_stripes_1_3_d1),
    .q1(l1_stripes_1_3_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_4_address0),
    .ce0(l1_stripes_1_4_ce0),
    .q0(l1_stripes_1_4_q0),
    .address1(l1_stripes_1_4_address1),
    .ce1(l1_stripes_1_4_ce1),
    .we1(l1_stripes_1_4_we1),
    .d1(l1_stripes_1_4_d1),
    .q1(l1_stripes_1_4_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_5_address0),
    .ce0(l1_stripes_1_5_ce0),
    .q0(l1_stripes_1_5_q0),
    .address1(l1_stripes_1_5_address1),
    .ce1(l1_stripes_1_5_ce1),
    .we1(l1_stripes_1_5_we1),
    .d1(l1_stripes_1_5_d1),
    .q1(l1_stripes_1_5_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_0_address0),
    .ce0(l1_stripes_2_0_ce0),
    .q0(l1_stripes_2_0_q0),
    .address1(l1_stripes_2_0_address1),
    .ce1(l1_stripes_2_0_ce1),
    .we1(l1_stripes_2_0_we1),
    .d1(l1_stripes_2_0_d1),
    .q1(l1_stripes_2_0_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_1_address0),
    .ce0(l1_stripes_2_1_ce0),
    .q0(l1_stripes_2_1_q0),
    .address1(l1_stripes_2_1_address1),
    .ce1(l1_stripes_2_1_ce1),
    .we1(l1_stripes_2_1_we1),
    .d1(l1_stripes_2_1_d1),
    .q1(l1_stripes_2_1_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_2_address0),
    .ce0(l1_stripes_2_2_ce0),
    .q0(l1_stripes_2_2_q0),
    .address1(l1_stripes_2_2_address1),
    .ce1(l1_stripes_2_2_ce1),
    .we1(l1_stripes_2_2_we1),
    .d1(l1_stripes_2_2_d1),
    .q1(l1_stripes_2_2_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_3_address0),
    .ce0(l1_stripes_2_3_ce0),
    .q0(l1_stripes_2_3_q0),
    .address1(l1_stripes_2_3_address1),
    .ce1(l1_stripes_2_3_ce1),
    .we1(l1_stripes_2_3_we1),
    .d1(l1_stripes_2_3_d1),
    .q1(l1_stripes_2_3_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_4_address0),
    .ce0(l1_stripes_2_4_ce0),
    .q0(l1_stripes_2_4_q0),
    .address1(l1_stripes_2_4_address1),
    .ce1(l1_stripes_2_4_ce1),
    .we1(l1_stripes_2_4_we1),
    .d1(l1_stripes_2_4_d1),
    .q1(l1_stripes_2_4_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_5_address0),
    .ce0(l1_stripes_2_5_ce0),
    .q0(l1_stripes_2_5_q0),
    .address1(l1_stripes_2_5_address1),
    .ce1(l1_stripes_2_5_ce1),
    .we1(l1_stripes_2_5_we1),
    .d1(l1_stripes_2_5_d1),
    .q1(l1_stripes_2_5_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_0_address0),
    .ce0(l2_stripes_2_0_ce0),
    .q0(l2_stripes_2_0_q0),
    .address1(l2_stripes_2_0_address1),
    .ce1(l2_stripes_2_0_ce1),
    .we1(l2_stripes_2_0_we1),
    .d1(l2_stripes_2_0_d1),
    .q1(l2_stripes_2_0_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_1_address0),
    .ce0(l2_stripes_2_1_ce0),
    .q0(l2_stripes_2_1_q0),
    .address1(l2_stripes_2_1_address1),
    .ce1(l2_stripes_2_1_ce1),
    .we1(l2_stripes_2_1_we1),
    .d1(l2_stripes_2_1_d1),
    .q1(l2_stripes_2_1_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_2_address0),
    .ce0(l2_stripes_2_2_ce0),
    .q0(l2_stripes_2_2_q0),
    .address1(l2_stripes_2_2_address1),
    .ce1(l2_stripes_2_2_ce1),
    .we1(l2_stripes_2_2_we1),
    .d1(l2_stripes_2_2_d1),
    .q1(l2_stripes_2_2_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_3_address0),
    .ce0(l2_stripes_2_3_ce0),
    .q0(l2_stripes_2_3_q0),
    .address1(l2_stripes_2_3_address1),
    .ce1(l2_stripes_2_3_ce1),
    .we1(l2_stripes_2_3_we1),
    .d1(l2_stripes_2_3_d1),
    .q1(l2_stripes_2_3_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_4_address0),
    .ce0(l2_stripes_2_4_ce0),
    .q0(l2_stripes_2_4_q0),
    .address1(l2_stripes_2_4_address1),
    .ce1(l2_stripes_2_4_ce1),
    .we1(l2_stripes_2_4_we1),
    .d1(l2_stripes_2_4_d1),
    .q1(l2_stripes_2_4_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_5_address0),
    .ce0(l2_stripes_2_5_ce0),
    .q0(l2_stripes_2_5_q0),
    .address1(l2_stripes_2_5_address1),
    .ce1(l2_stripes_2_5_ce1),
    .we1(l2_stripes_2_5_we1),
    .d1(l2_stripes_2_5_d1),
    .q1(l2_stripes_2_5_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_0_address0),
    .ce0(l2_stripes_0_0_ce0),
    .q0(l2_stripes_0_0_q0),
    .address1(l2_stripes_0_0_address1),
    .ce1(l2_stripes_0_0_ce1),
    .we1(l2_stripes_0_0_we1),
    .d1(l2_stripes_0_0_d1),
    .q1(l2_stripes_0_0_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_1_address0),
    .ce0(l2_stripes_0_1_ce0),
    .q0(l2_stripes_0_1_q0),
    .address1(l2_stripes_0_1_address1),
    .ce1(l2_stripes_0_1_ce1),
    .we1(l2_stripes_0_1_we1),
    .d1(l2_stripes_0_1_d1),
    .q1(l2_stripes_0_1_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_2_address0),
    .ce0(l2_stripes_0_2_ce0),
    .q0(l2_stripes_0_2_q0),
    .address1(l2_stripes_0_2_address1),
    .ce1(l2_stripes_0_2_ce1),
    .we1(l2_stripes_0_2_we1),
    .d1(l2_stripes_0_2_d1),
    .q1(l2_stripes_0_2_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_3_address0),
    .ce0(l2_stripes_0_3_ce0),
    .q0(l2_stripes_0_3_q0),
    .address1(l2_stripes_0_3_address1),
    .ce1(l2_stripes_0_3_ce1),
    .we1(l2_stripes_0_3_we1),
    .d1(l2_stripes_0_3_d1),
    .q1(l2_stripes_0_3_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_4_address0),
    .ce0(l2_stripes_0_4_ce0),
    .q0(l2_stripes_0_4_q0),
    .address1(l2_stripes_0_4_address1),
    .ce1(l2_stripes_0_4_ce1),
    .we1(l2_stripes_0_4_we1),
    .d1(l2_stripes_0_4_d1),
    .q1(l2_stripes_0_4_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_0_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_5_address0),
    .ce0(l2_stripes_0_5_ce0),
    .q0(l2_stripes_0_5_q0),
    .address1(l2_stripes_0_5_address1),
    .ce1(l2_stripes_0_5_ce1),
    .we1(l2_stripes_0_5_we1),
    .d1(l2_stripes_0_5_d1),
    .q1(l2_stripes_0_5_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_0_address0),
    .ce0(l2_stripes_3_0_ce0),
    .q0(l2_stripes_3_0_q0),
    .address1(l2_stripes_3_0_address1),
    .ce1(l2_stripes_3_0_ce1),
    .we1(l2_stripes_3_0_we1),
    .d1(l2_stripes_3_0_d1),
    .q1(l2_stripes_3_0_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_1_address0),
    .ce0(l2_stripes_3_1_ce0),
    .q0(l2_stripes_3_1_q0),
    .address1(l2_stripes_3_1_address1),
    .ce1(l2_stripes_3_1_ce1),
    .we1(l2_stripes_3_1_we1),
    .d1(l2_stripes_3_1_d1),
    .q1(l2_stripes_3_1_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_3_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_2_address0),
    .ce0(l2_stripes_3_2_ce0),
    .q0(l2_stripes_3_2_q0),
    .address1(l2_stripes_3_2_address1),
    .ce1(l2_stripes_3_2_ce1),
    .we1(l2_stripes_3_2_we1),
    .d1(l2_stripes_3_2_d1),
    .q1(l2_stripes_3_2_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_3_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_3_address0),
    .ce0(l2_stripes_3_3_ce0),
    .q0(l2_stripes_3_3_q0),
    .address1(l2_stripes_3_3_address1),
    .ce1(l2_stripes_3_3_ce1),
    .we1(l2_stripes_3_3_we1),
    .d1(l2_stripes_3_3_d1),
    .q1(l2_stripes_3_3_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_3_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_4_address0),
    .ce0(l2_stripes_3_4_ce0),
    .q0(l2_stripes_3_4_q0),
    .address1(l2_stripes_3_4_address1),
    .ce1(l2_stripes_3_4_ce1),
    .we1(l2_stripes_3_4_we1),
    .d1(l2_stripes_3_4_d1),
    .q1(l2_stripes_3_4_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_3_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_5_address0),
    .ce0(l2_stripes_3_5_ce0),
    .q0(l2_stripes_3_5_q0),
    .address1(l2_stripes_3_5_address1),
    .ce1(l2_stripes_3_5_ce1),
    .we1(l2_stripes_3_5_we1),
    .d1(l2_stripes_3_5_d1),
    .q1(l2_stripes_3_5_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_0_address0),
    .ce0(l2_stripes_1_0_ce0),
    .q0(l2_stripes_1_0_q0),
    .address1(l2_stripes_1_0_address1),
    .ce1(l2_stripes_1_0_ce1),
    .we1(l2_stripes_1_0_we1),
    .d1(l2_stripes_1_0_d1),
    .q1(l2_stripes_1_0_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_1_address0),
    .ce0(l2_stripes_1_1_ce0),
    .q0(l2_stripes_1_1_q0),
    .address1(l2_stripes_1_1_address1),
    .ce1(l2_stripes_1_1_ce1),
    .we1(l2_stripes_1_1_we1),
    .d1(l2_stripes_1_1_d1),
    .q1(l2_stripes_1_1_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_2_address0),
    .ce0(l2_stripes_1_2_ce0),
    .q0(l2_stripes_1_2_q0),
    .address1(l2_stripes_1_2_address1),
    .ce1(l2_stripes_1_2_ce1),
    .we1(l2_stripes_1_2_we1),
    .d1(l2_stripes_1_2_d1),
    .q1(l2_stripes_1_2_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_3_address0),
    .ce0(l2_stripes_1_3_ce0),
    .q0(l2_stripes_1_3_q0),
    .address1(l2_stripes_1_3_address1),
    .ce1(l2_stripes_1_3_ce1),
    .we1(l2_stripes_1_3_we1),
    .d1(l2_stripes_1_3_d1),
    .q1(l2_stripes_1_3_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_4_address0),
    .ce0(l2_stripes_1_4_ce0),
    .q0(l2_stripes_1_4_q0),
    .address1(l2_stripes_1_4_address1),
    .ce1(l2_stripes_1_4_ce1),
    .we1(l2_stripes_1_4_we1),
    .d1(l2_stripes_1_4_d1),
    .q1(l2_stripes_1_4_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_5_address0),
    .ce0(l2_stripes_1_5_ce0),
    .q0(l2_stripes_1_5_q0),
    .address1(l2_stripes_1_5_address1),
    .ce1(l2_stripes_1_5_ce1),
    .we1(l2_stripes_1_5_we1),
    .d1(l2_stripes_1_5_d1),
    .q1(l2_stripes_1_5_q1)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U1(
    .din0(l2_stripes_0_0_q0),
    .din1(l2_stripes_0_1_q0),
    .din2(l2_stripes_0_2_q0),
    .din3(l2_stripes_0_3_q0),
    .din4(l2_stripes_0_4_q0),
    .din5(l2_stripes_0_5_q0),
    .din6(grp_fu_3469_p7),
    .dout(grp_fu_3469_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U2(
    .din0(l2_stripes_2_0_load_reg_16180),
    .din1(l2_stripes_2_1_load_reg_16187),
    .din2(l2_stripes_2_2_load_reg_16194),
    .din3(l2_stripes_2_3_load_reg_16201),
    .din4(l2_stripes_2_4_load_reg_16208),
    .din5(l2_stripes_2_5_load_reg_16215),
    .din6(select_ln157_2_reg_16660),
    .dout(grp_fu_3486_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U3(
    .din0(l2_stripes_0_0_load_reg_16416),
    .din1(l2_stripes_0_1_load_reg_16421),
    .din2(l2_stripes_0_2_load_reg_16426),
    .din3(l2_stripes_0_3_load_reg_16431),
    .din4(l2_stripes_0_4_load_reg_16436),
    .din5(l2_stripes_0_5_load_reg_16441),
    .din6(select_ln157_2_reg_16660),
    .dout(grp_fu_3497_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U4(
    .din0(l2_stripes_2_0_load_1_reg_16252),
    .din1(l2_stripes_2_1_load_1_reg_16260),
    .din2(l2_stripes_2_2_load_1_reg_16268),
    .din3(l2_stripes_2_3_load_1_reg_16276),
    .din4(l2_stripes_2_4_load_1_reg_16284),
    .din5(l2_stripes_2_5_load_1_reg_16292),
    .din6(select_ln157_2_reg_16660),
    .dout(grp_fu_3508_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U5(
    .din0(l2_stripes_0_0_load_1_reg_16486),
    .din1(l2_stripes_0_1_load_1_reg_16493),
    .din2(l2_stripes_0_2_load_1_reg_16500),
    .din3(l2_stripes_0_3_load_1_reg_16507),
    .din4(l2_stripes_0_4_load_1_reg_16514),
    .din5(l2_stripes_0_5_load_1_reg_16521),
    .din6(select_ln157_2_reg_16660),
    .dout(grp_fu_3519_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U6(
    .din0(l2_stripes_3_0_load_2_reg_17190),
    .din1(l2_stripes_3_1_load_2_reg_17197),
    .din2(l2_stripes_3_2_load_2_reg_17204),
    .din3(l2_stripes_3_3_load_2_reg_17211),
    .din4(l2_stripes_3_4_load_2_reg_17218),
    .din5(l2_stripes_3_5_load_2_reg_17225),
    .din6(select_ln157_2_reg_16660),
    .dout(grp_fu_3537_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U7(
    .din0(l2_stripes_1_0_load_2_reg_17126),
    .din1(l2_stripes_1_1_load_2_reg_17133),
    .din2(l2_stripes_1_2_load_2_reg_17140),
    .din3(l2_stripes_1_3_load_2_reg_17147),
    .din4(l2_stripes_1_4_load_2_reg_17154),
    .din5(l2_stripes_1_5_load_2_reg_17161),
    .din6(select_ln157_2_reg_16660),
    .dout(grp_fu_3548_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U8(
    .din0(l2_stripes_1_0_load_1_reg_16823),
    .din1(l2_stripes_1_1_load_1_reg_16830),
    .din2(l2_stripes_1_2_load_1_reg_16837),
    .din3(l2_stripes_1_3_load_1_reg_16844),
    .din4(l2_stripes_1_4_load_1_reg_16851),
    .din5(l2_stripes_1_5_load_1_reg_16858),
    .din6(select_ln157_2_reg_16660),
    .dout(grp_fu_3559_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U9(
    .din0(l2_stripes_3_0_load_1_reg_17042),
    .din1(l2_stripes_3_1_load_1_reg_17049),
    .din2(l2_stripes_3_2_load_1_reg_17056),
    .din3(l2_stripes_3_3_load_1_reg_17063),
    .din4(l2_stripes_3_4_load_1_reg_17070),
    .din5(l2_stripes_3_5_load_1_reg_17077),
    .din6(select_ln157_2_reg_16660),
    .dout(grp_fu_3570_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U10(
    .din0(l2_stripes_3_0_load_reg_16974),
    .din1(l2_stripes_3_1_load_reg_16981),
    .din2(l2_stripes_3_2_load_reg_16988),
    .din3(l2_stripes_3_3_load_reg_16995),
    .din4(l2_stripes_3_4_load_reg_17002),
    .din5(l2_stripes_3_5_load_reg_17009),
    .din6(select_ln157_2_reg_16660),
    .dout(grp_fu_3581_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U11(
    .din0(l2_stripes_0_0_load_2_reg_16865),
    .din1(l2_stripes_0_1_load_2_reg_16872),
    .din2(l2_stripes_0_2_load_2_reg_16879),
    .din3(l2_stripes_0_3_load_2_reg_16886),
    .din4(l2_stripes_0_4_load_2_reg_16893),
    .din5(l2_stripes_0_5_load_2_reg_16900),
    .din6(select_ln157_2_reg_16660),
    .dout(grp_fu_3592_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U12(
    .din0(l1_stripes_2_0_load_reg_14696),
    .din1(l1_stripes_2_1_load_reg_14703),
    .din2(l1_stripes_2_2_load_reg_14710),
    .din3(l1_stripes_2_3_load_reg_14717),
    .din4(l1_stripes_2_4_load_reg_14724),
    .din5(l1_stripes_2_5_load_reg_14731),
    .din6(select_ln81_reg_14599),
    .dout(tmp_2_fu_4793_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U13(
    .din0(l1_stripes_1_0_load_1_reg_14780),
    .din1(l1_stripes_1_1_load_1_reg_14787),
    .din2(l1_stripes_1_2_load_1_reg_14794),
    .din3(l1_stripes_1_3_load_1_reg_14801),
    .din4(l1_stripes_1_4_load_1_reg_14808),
    .din5(l1_stripes_1_5_load_1_reg_14815),
    .din6(select_ln81_reg_14599),
    .dout(tmp_4_fu_4834_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U14(
    .din0(l1_stripes_2_0_load_1_reg_14822),
    .din1(l1_stripes_2_1_load_1_reg_14829),
    .din2(l1_stripes_2_2_load_1_reg_14836),
    .din3(l1_stripes_2_3_load_1_reg_14843),
    .din4(l1_stripes_2_4_load_1_reg_14850),
    .din5(l1_stripes_2_5_load_1_reg_14857),
    .din6(select_ln81_reg_14599),
    .dout(tmp_5_fu_4845_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U15(
    .din0(l1_stripes_1_0_q0),
    .din1(l1_stripes_1_1_q0),
    .din2(l1_stripes_1_2_q0),
    .din3(l1_stripes_1_3_q0),
    .din4(l1_stripes_1_4_q0),
    .din5(l1_stripes_1_5_q0),
    .din6(select_ln81_reg_14599),
    .dout(tmp_7_fu_4860_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U16(
    .din0(l1_stripes_1_0_load_reg_14654),
    .din1(l1_stripes_1_1_load_reg_14661),
    .din2(l1_stripes_1_2_load_reg_14668),
    .din3(l1_stripes_1_3_load_reg_14675),
    .din4(l1_stripes_1_4_load_reg_14682),
    .din5(l1_stripes_1_5_load_reg_14689),
    .din6(select_ln81_1_reg_14954),
    .dout(tmp_10_fu_4877_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U17(
    .din0(l1_stripes_1_0_q0),
    .din1(l1_stripes_1_1_q0),
    .din2(l1_stripes_1_2_q0),
    .din3(l1_stripes_1_3_q0),
    .din4(l1_stripes_1_4_q0),
    .din5(l1_stripes_1_5_q0),
    .din6(select_ln81_1_reg_14954),
    .dout(tmp_16_fu_4888_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U18(
    .din0(l1_stripes_0_0_load_reg_14612),
    .din1(l1_stripes_0_1_load_reg_14619),
    .din2(l1_stripes_0_2_load_reg_14626),
    .din3(l1_stripes_0_3_load_reg_14633),
    .din4(l1_stripes_0_4_load_reg_14640),
    .din5(l1_stripes_0_5_load_reg_14647),
    .din6(select_ln81_reg_14599),
    .dout(tmp_fu_4905_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U19(
    .din0(l1_stripes_1_0_load_reg_14654),
    .din1(l1_stripes_1_1_load_reg_14661),
    .din2(l1_stripes_1_2_load_reg_14668),
    .din3(l1_stripes_1_3_load_reg_14675),
    .din4(l1_stripes_1_4_load_reg_14682),
    .din5(l1_stripes_1_5_load_reg_14689),
    .din6(select_ln81_reg_14599),
    .dout(tmp_1_fu_4996_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U20(
    .din0(l1_stripes_0_0_load_1_reg_14738),
    .din1(l1_stripes_0_1_load_1_reg_14745),
    .din2(l1_stripes_0_2_load_1_reg_14752),
    .din3(l1_stripes_0_3_load_1_reg_14759),
    .din4(l1_stripes_0_4_load_1_reg_14766),
    .din5(l1_stripes_0_5_load_1_reg_14773),
    .din6(select_ln81_reg_14599),
    .dout(tmp_3_fu_5087_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U21(
    .din0(l1_stripes_0_0_load_2_reg_15014),
    .din1(l1_stripes_0_1_load_2_reg_15021),
    .din2(l1_stripes_0_2_load_2_reg_15028),
    .din3(l1_stripes_0_3_load_2_reg_15035),
    .din4(l1_stripes_0_4_load_2_reg_15042),
    .din5(l1_stripes_0_5_load_2_reg_15049),
    .din6(select_ln81_reg_14599),
    .dout(tmp_6_fu_5310_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U22(
    .din0(l1_stripes_2_0_load_2_reg_15095),
    .din1(l1_stripes_2_1_load_2_reg_15102),
    .din2(l1_stripes_2_2_load_2_reg_15109),
    .din3(l1_stripes_2_3_load_2_reg_15116),
    .din4(l1_stripes_2_4_load_2_reg_15123),
    .din5(l1_stripes_2_5_load_2_reg_15130),
    .din6(select_ln81_reg_14599),
    .dout(tmp_8_fu_5438_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U23(
    .din0(l1_stripes_0_0_load_reg_14612),
    .din1(l1_stripes_0_1_load_reg_14619),
    .din2(l1_stripes_0_2_load_reg_14626),
    .din3(l1_stripes_0_3_load_reg_14633),
    .din4(l1_stripes_0_4_load_reg_14640),
    .din5(l1_stripes_0_5_load_reg_14647),
    .din6(select_ln81_1_reg_14954),
    .dout(tmp_9_fu_5467_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U24(
    .din0(l1_stripes_2_0_load_reg_14696),
    .din1(l1_stripes_2_1_load_reg_14703),
    .din2(l1_stripes_2_2_load_reg_14710),
    .din3(l1_stripes_2_3_load_reg_14717),
    .din4(l1_stripes_2_4_load_reg_14724),
    .din5(l1_stripes_2_5_load_reg_14731),
    .din6(select_ln81_1_reg_14954),
    .dout(tmp_11_fu_5560_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U25(
    .din0(l1_stripes_0_0_load_1_reg_14738),
    .din1(l1_stripes_0_1_load_1_reg_14745),
    .din2(l1_stripes_0_2_load_1_reg_14752),
    .din3(l1_stripes_0_3_load_1_reg_14759),
    .din4(l1_stripes_0_4_load_1_reg_14766),
    .din5(l1_stripes_0_5_load_1_reg_14773),
    .din6(select_ln81_1_reg_14954),
    .dout(tmp_12_fu_5603_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U26(
    .din0(l1_stripes_1_0_load_1_reg_14780),
    .din1(l1_stripes_1_1_load_1_reg_14787),
    .din2(l1_stripes_1_2_load_1_reg_14794),
    .din3(l1_stripes_1_3_load_1_reg_14801),
    .din4(l1_stripes_1_4_load_1_reg_14808),
    .din5(l1_stripes_1_5_load_1_reg_14815),
    .din6(select_ln81_1_reg_14954),
    .dout(tmp_13_fu_5614_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U27(
    .din0(l1_stripes_2_0_load_1_reg_14822),
    .din1(l1_stripes_2_1_load_1_reg_14829),
    .din2(l1_stripes_2_2_load_1_reg_14836),
    .din3(l1_stripes_2_3_load_1_reg_14843),
    .din4(l1_stripes_2_4_load_1_reg_14850),
    .din5(l1_stripes_2_5_load_1_reg_14857),
    .din6(select_ln81_1_reg_14954),
    .dout(tmp_14_fu_5685_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U28(
    .din0(l1_stripes_0_0_load_2_reg_15014),
    .din1(l1_stripes_0_1_load_2_reg_15021),
    .din2(l1_stripes_0_2_load_2_reg_15028),
    .din3(l1_stripes_0_3_load_2_reg_15035),
    .din4(l1_stripes_0_4_load_2_reg_15042),
    .din5(l1_stripes_0_5_load_2_reg_15049),
    .din6(select_ln81_1_reg_14954),
    .dout(tmp_15_fu_5696_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U29(
    .din0(l1_stripes_2_0_load_2_reg_15095),
    .din1(l1_stripes_2_1_load_2_reg_15102),
    .din2(l1_stripes_2_2_load_2_reg_15109),
    .din3(l1_stripes_2_3_load_2_reg_15116),
    .din4(l1_stripes_2_4_load_2_reg_15123),
    .din5(l1_stripes_2_5_load_2_reg_15130),
    .din6(select_ln81_1_reg_14954),
    .dout(tmp_17_fu_5785_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U30(
    .din0(l1_stripes_0_0_load_reg_14612),
    .din1(l1_stripes_0_1_load_reg_14619),
    .din2(l1_stripes_0_2_load_reg_14626),
    .din3(l1_stripes_0_3_load_reg_14633),
    .din4(l1_stripes_0_4_load_reg_14640),
    .din5(l1_stripes_0_5_load_reg_14647),
    .din6(select_ln81_2_reg_14967),
    .dout(tmp_18_fu_5796_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U31(
    .din0(l1_stripes_0_0_load_1_reg_14738),
    .din1(l1_stripes_0_1_load_1_reg_14745),
    .din2(l1_stripes_0_2_load_1_reg_14752),
    .din3(l1_stripes_0_3_load_1_reg_14759),
    .din4(l1_stripes_0_4_load_1_reg_14766),
    .din5(l1_stripes_0_5_load_1_reg_14773),
    .din6(select_ln81_2_reg_14967),
    .dout(tmp_21_fu_5807_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U32(
    .din0(l1_stripes_2_0_load_1_reg_14822),
    .din1(l1_stripes_2_1_load_1_reg_14829),
    .din2(l1_stripes_2_2_load_1_reg_14836),
    .din3(l1_stripes_2_3_load_1_reg_14843),
    .din4(l1_stripes_2_4_load_1_reg_14850),
    .din5(l1_stripes_2_5_load_1_reg_14857),
    .din6(select_ln81_2_reg_14967),
    .dout(tmp_23_fu_5860_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U33(
    .din0(l1_stripes_2_0_load_2_reg_15095),
    .din1(l1_stripes_2_1_load_2_reg_15102),
    .din2(l1_stripes_2_2_load_2_reg_15109),
    .din3(l1_stripes_2_3_load_2_reg_15116),
    .din4(l1_stripes_2_4_load_2_reg_15123),
    .din5(l1_stripes_2_5_load_2_reg_15130),
    .din6(select_ln81_2_reg_14967),
    .dout(tmp_29_fu_5889_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U34(
    .din0(l1_stripes_1_0_load_reg_14654),
    .din1(l1_stripes_1_1_load_reg_14661),
    .din2(l1_stripes_1_2_load_reg_14668),
    .din3(l1_stripes_1_3_load_reg_14675),
    .din4(l1_stripes_1_4_load_reg_14682),
    .din5(l1_stripes_1_5_load_reg_14689),
    .din6(select_ln81_2_reg_14967),
    .dout(tmp_19_fu_6605_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U35(
    .din0(l1_stripes_2_0_load_reg_14696),
    .din1(l1_stripes_2_1_load_reg_14703),
    .din2(l1_stripes_2_2_load_reg_14710),
    .din3(l1_stripes_2_3_load_reg_14717),
    .din4(l1_stripes_2_4_load_reg_14724),
    .din5(l1_stripes_2_5_load_reg_14731),
    .din6(select_ln81_2_reg_14967),
    .dout(tmp_20_fu_6652_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U36(
    .din0(l1_stripes_1_0_load_1_reg_14780),
    .din1(l1_stripes_1_1_load_1_reg_14787),
    .din2(l1_stripes_1_2_load_1_reg_14794),
    .din3(l1_stripes_1_3_load_1_reg_14801),
    .din4(l1_stripes_1_4_load_1_reg_14808),
    .din5(l1_stripes_1_5_load_1_reg_14815),
    .din6(select_ln81_2_reg_14967),
    .dout(tmp_22_fu_6777_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U37(
    .din0(l1_stripes_0_0_load_2_reg_15014),
    .din1(l1_stripes_0_1_load_2_reg_15021),
    .din2(l1_stripes_0_2_load_2_reg_15028),
    .din3(l1_stripes_0_3_load_2_reg_15035),
    .din4(l1_stripes_0_4_load_2_reg_15042),
    .din5(l1_stripes_0_5_load_2_reg_15049),
    .din6(select_ln81_2_reg_14967),
    .dout(tmp_24_fu_6847_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U38(
    .din0(l1_stripes_1_0_load_2_reg_15056),
    .din1(l1_stripes_1_1_load_2_reg_15061),
    .din2(l1_stripes_1_2_load_2_reg_15066),
    .din3(l1_stripes_1_3_load_2_reg_15071),
    .din4(l1_stripes_1_4_load_2_reg_15076),
    .din5(l1_stripes_1_5_load_2_reg_15081),
    .din6(select_ln81_2_reg_14967),
    .dout(tmp_25_fu_6858_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U39(
    .din0(l2_stripes_2_0_load_reg_16180),
    .din1(l2_stripes_2_1_load_reg_16187),
    .din2(l2_stripes_2_2_load_reg_16194),
    .din3(l2_stripes_2_3_load_reg_16201),
    .din4(l2_stripes_2_4_load_reg_16208),
    .din5(l2_stripes_2_5_load_reg_16215),
    .din6(tmp_30_fu_8039_p7),
    .dout(tmp_30_fu_8039_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U40(
    .din0(l2_stripes_2_0_load_reg_16180),
    .din1(l2_stripes_2_1_load_reg_16187),
    .din2(l2_stripes_2_2_load_reg_16194),
    .din3(l2_stripes_2_3_load_reg_16201),
    .din4(l2_stripes_2_4_load_reg_16208),
    .din5(l2_stripes_2_5_load_reg_16215),
    .din6(select_ln157_1_fu_8095_p3),
    .dout(tmp_42_fu_8103_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U41(
    .din0(l2_stripes_0_0_q0),
    .din1(l2_stripes_0_1_q0),
    .din2(l2_stripes_0_2_q0),
    .din3(l2_stripes_0_3_q0),
    .din4(l2_stripes_0_4_q0),
    .din5(l2_stripes_0_5_q0),
    .din6(select_ln157_1_fu_8095_p3),
    .dout(tmp_43_fu_8115_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U42(
    .din0(l2_stripes_2_0_load_1_reg_16252),
    .din1(l2_stripes_2_1_load_1_reg_16260),
    .din2(l2_stripes_2_2_load_1_reg_16268),
    .din3(l2_stripes_2_3_load_1_reg_16276),
    .din4(l2_stripes_2_4_load_1_reg_16284),
    .din5(l2_stripes_2_5_load_1_reg_16292),
    .din6(select_ln157_reg_16402),
    .dout(tmp_34_fu_8220_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U43(
    .din0(l2_stripes_0_0_load_1_reg_16486),
    .din1(l2_stripes_0_1_load_1_reg_16493),
    .din2(l2_stripes_0_2_load_1_reg_16500),
    .din3(l2_stripes_0_3_load_1_reg_16507),
    .din4(l2_stripes_0_4_load_1_reg_16514),
    .din5(l2_stripes_0_5_load_1_reg_16521),
    .din6(select_ln157_reg_16402),
    .dout(tmp_35_fu_8231_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U44(
    .din0(l2_stripes_2_0_load_2_reg_16558),
    .din1(l2_stripes_2_1_load_2_reg_16566),
    .din2(l2_stripes_2_2_load_2_reg_16574),
    .din3(l2_stripes_2_3_load_2_reg_16582),
    .din4(l2_stripes_2_4_load_2_reg_16590),
    .din5(l2_stripes_2_5_load_2_reg_16598),
    .din6(select_ln157_reg_16402),
    .dout(tmp_38_fu_8249_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U45(
    .din0(l2_stripes_3_0_q0),
    .din1(l2_stripes_3_1_q0),
    .din2(l2_stripes_3_2_q0),
    .din3(l2_stripes_3_3_q0),
    .din4(l2_stripes_3_4_q0),
    .din5(l2_stripes_3_5_q0),
    .din6(select_ln157_reg_16402),
    .dout(tmp_32_fu_8283_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U46(
    .din0(l2_stripes_1_0_load_reg_16727),
    .din1(l2_stripes_1_1_load_reg_16736),
    .din2(l2_stripes_1_2_load_reg_16745),
    .din3(l2_stripes_1_3_load_reg_16754),
    .din4(l2_stripes_1_4_load_reg_16763),
    .din5(l2_stripes_1_5_load_reg_16772),
    .din6(select_ln157_reg_16402),
    .dout(tmp_33_fu_8300_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U47(
    .din0(l2_stripes_3_0_load_reg_16974),
    .din1(l2_stripes_3_1_load_reg_16981),
    .din2(l2_stripes_3_2_load_reg_16988),
    .din3(l2_stripes_3_3_load_reg_16995),
    .din4(l2_stripes_3_4_load_reg_17002),
    .din5(l2_stripes_3_5_load_reg_17009),
    .din6(select_ln157_1_reg_16636),
    .dout(tmp_44_fu_8410_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U48(
    .din0(l2_stripes_1_0_load_reg_16727),
    .din1(l2_stripes_1_1_load_reg_16736),
    .din2(l2_stripes_1_2_load_reg_16745),
    .din3(l2_stripes_1_3_load_reg_16754),
    .din4(l2_stripes_1_4_load_reg_16763),
    .din5(l2_stripes_1_5_load_reg_16772),
    .din6(select_ln157_1_reg_16636),
    .dout(tmp_45_fu_8421_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U49(
    .din0(l2_stripes_3_0_load_1_reg_17042),
    .din1(l2_stripes_3_1_load_1_reg_17049),
    .din2(l2_stripes_3_2_load_1_reg_17056),
    .din3(l2_stripes_3_3_load_1_reg_17063),
    .din4(l2_stripes_3_4_load_1_reg_17070),
    .din5(l2_stripes_3_5_load_1_reg_17077),
    .din6(select_ln157_1_reg_16636),
    .dout(tmp_48_fu_8488_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U50(
    .din0(l2_stripes_1_0_load_1_reg_16823),
    .din1(l2_stripes_1_1_load_1_reg_16830),
    .din2(l2_stripes_1_2_load_1_reg_16837),
    .din3(l2_stripes_1_3_load_1_reg_16844),
    .din4(l2_stripes_1_4_load_1_reg_16851),
    .din5(l2_stripes_1_5_load_1_reg_16858),
    .din6(select_ln157_1_reg_16636),
    .dout(tmp_49_fu_8499_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U51(
    .din0(l2_stripes_2_0_load_2_reg_16558),
    .din1(l2_stripes_2_1_load_2_reg_16566),
    .din2(l2_stripes_2_2_load_2_reg_16574),
    .din3(l2_stripes_2_3_load_2_reg_16582),
    .din4(l2_stripes_2_4_load_2_reg_16590),
    .din5(l2_stripes_2_5_load_2_reg_16598),
    .din6(select_ln157_1_reg_16636),
    .dout(tmp_50_fu_8543_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U52(
    .din0(l2_stripes_0_0_load_2_reg_16865),
    .din1(l2_stripes_0_1_load_2_reg_16872),
    .din2(l2_stripes_0_2_load_2_reg_16879),
    .din3(l2_stripes_0_3_load_2_reg_16886),
    .din4(l2_stripes_0_4_load_2_reg_16893),
    .din5(l2_stripes_0_5_load_2_reg_16900),
    .din6(select_ln157_1_reg_16636),
    .dout(tmp_51_fu_8554_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U53(
    .din0(l2_stripes_3_0_load_2_reg_17190),
    .din1(l2_stripes_3_1_load_2_reg_17197),
    .din2(l2_stripes_3_2_load_2_reg_17204),
    .din3(l2_stripes_3_3_load_2_reg_17211),
    .din4(l2_stripes_3_4_load_2_reg_17218),
    .din5(l2_stripes_3_5_load_2_reg_17225),
    .din6(select_ln157_1_reg_16636),
    .dout(tmp_52_fu_8572_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U54(
    .din0(l2_stripes_1_0_load_2_reg_17126),
    .din1(l2_stripes_1_1_load_2_reg_17133),
    .din2(l2_stripes_1_2_load_2_reg_17140),
    .din3(l2_stripes_1_3_load_2_reg_17147),
    .din4(l2_stripes_1_4_load_2_reg_17154),
    .din5(l2_stripes_1_5_load_2_reg_17161),
    .din6(select_ln157_1_reg_16636),
    .dout(tmp_53_fu_8583_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U55(
    .din0(l2_stripes_3_0_load_2_reg_17190),
    .din1(l2_stripes_3_1_load_2_reg_17197),
    .din2(l2_stripes_3_2_load_2_reg_17204),
    .din3(l2_stripes_3_3_load_2_reg_17211),
    .din4(l2_stripes_3_4_load_2_reg_17218),
    .din5(l2_stripes_3_5_load_2_reg_17225),
    .din6(select_ln157_reg_16402),
    .dout(tmp_40_fu_8672_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U56(
    .din0(l2_stripes_1_0_load_2_reg_17126),
    .din1(l2_stripes_1_1_load_2_reg_17133),
    .din2(l2_stripes_1_2_load_2_reg_17140),
    .din3(l2_stripes_1_3_load_2_reg_17147),
    .din4(l2_stripes_1_4_load_2_reg_17154),
    .din5(l2_stripes_1_5_load_2_reg_17161),
    .din6(select_ln157_reg_16402),
    .dout(tmp_41_fu_8683_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U57(
    .din0(l2_stripes_3_0_load_1_reg_17042),
    .din1(l2_stripes_3_1_load_1_reg_17049),
    .din2(l2_stripes_3_2_load_1_reg_17056),
    .din3(l2_stripes_3_3_load_1_reg_17063),
    .din4(l2_stripes_3_4_load_1_reg_17070),
    .din5(l2_stripes_3_5_load_1_reg_17077),
    .din6(select_ln157_reg_16402),
    .dout(tmp_36_fu_8763_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U58(
    .din0(l2_stripes_1_0_load_1_reg_16823),
    .din1(l2_stripes_1_1_load_1_reg_16830),
    .din2(l2_stripes_1_2_load_1_reg_16837),
    .din3(l2_stripes_1_3_load_1_reg_16844),
    .din4(l2_stripes_1_4_load_1_reg_16851),
    .din5(l2_stripes_1_5_load_1_reg_16858),
    .din6(select_ln157_reg_16402),
    .dout(tmp_37_fu_8774_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U59(
    .din0(l2_stripes_2_0_load_1_reg_16252),
    .din1(l2_stripes_2_1_load_1_reg_16260),
    .din2(l2_stripes_2_2_load_1_reg_16268),
    .din3(l2_stripes_2_3_load_1_reg_16276),
    .din4(l2_stripes_2_4_load_1_reg_16284),
    .din5(l2_stripes_2_5_load_1_reg_16292),
    .din6(select_ln157_1_reg_16636),
    .dout(tmp_46_fu_8795_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U60(
    .din0(l2_stripes_0_0_load_1_reg_16486),
    .din1(l2_stripes_0_1_load_1_reg_16493),
    .din2(l2_stripes_0_2_load_1_reg_16500),
    .din3(l2_stripes_0_3_load_1_reg_16507),
    .din4(l2_stripes_0_4_load_1_reg_16514),
    .din5(l2_stripes_0_5_load_1_reg_16521),
    .din6(select_ln157_1_reg_16636),
    .dout(tmp_47_fu_8806_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U61(
    .din0(l2_stripes_1_0_load_reg_16727),
    .din1(l2_stripes_1_1_load_reg_16736),
    .din2(l2_stripes_1_2_load_reg_16745),
    .din3(l2_stripes_1_3_load_reg_16754),
    .din4(l2_stripes_1_4_load_reg_16763),
    .din5(l2_stripes_1_5_load_reg_16772),
    .din6(select_ln157_2_reg_16660),
    .dout(tmp_60_fu_8871_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U62(
    .din0(l2_stripes_3_0_load_reg_16974),
    .din1(l2_stripes_3_1_load_reg_16981),
    .din2(l2_stripes_3_2_load_reg_16988),
    .din3(l2_stripes_3_3_load_reg_16995),
    .din4(l2_stripes_3_4_load_reg_17002),
    .din5(l2_stripes_3_5_load_reg_17009),
    .din6(select_ln157_2_reg_16660),
    .dout(tmp_62_fu_8882_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U63(
    .din0(l2_stripes_1_0_load_reg_16727),
    .din1(l2_stripes_1_1_load_reg_16736),
    .din2(l2_stripes_1_2_load_reg_16745),
    .din3(l2_stripes_1_3_load_reg_16754),
    .din4(l2_stripes_1_4_load_reg_16763),
    .din5(l2_stripes_1_5_load_reg_16772),
    .din6(select_ln157_2_reg_16660),
    .dout(tmp_63_fu_8893_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U64(
    .din0(l2_stripes_1_0_load_reg_16727),
    .din1(l2_stripes_1_1_load_reg_16736),
    .din2(l2_stripes_1_2_load_reg_16745),
    .din3(l2_stripes_1_3_load_reg_16754),
    .din4(l2_stripes_1_4_load_reg_16763),
    .din5(l2_stripes_1_5_load_reg_16772),
    .din6(select_ln157_2_reg_16660),
    .dout(tmp_64_fu_8911_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U65(
    .din0(l2_stripes_2_0_load_2_reg_16558),
    .din1(l2_stripes_2_1_load_2_reg_16566),
    .din2(l2_stripes_2_2_load_2_reg_16574),
    .din3(l2_stripes_2_3_load_2_reg_16582),
    .din4(l2_stripes_2_4_load_2_reg_16590),
    .din5(l2_stripes_2_5_load_2_reg_16598),
    .din6(select_ln157_2_reg_16660),
    .dout(tmp_74_fu_8944_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U66(
    .din0(l2_stripes_2_0_load_2_reg_16558),
    .din1(l2_stripes_2_1_load_2_reg_16566),
    .din2(l2_stripes_2_2_load_2_reg_16574),
    .din3(l2_stripes_2_3_load_2_reg_16582),
    .din4(l2_stripes_2_4_load_2_reg_16590),
    .din5(l2_stripes_2_5_load_2_reg_16598),
    .din6(select_ln157_2_reg_16660),
    .dout(tmp_76_fu_8962_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U67(
    .din0(l2_stripes_0_0_load_2_reg_16865),
    .din1(l2_stripes_0_1_load_2_reg_16872),
    .din2(l2_stripes_0_2_load_2_reg_16879),
    .din3(l2_stripes_0_3_load_2_reg_16886),
    .din4(l2_stripes_0_4_load_2_reg_16893),
    .din5(l2_stripes_0_5_load_2_reg_16900),
    .din6(select_ln157_2_reg_16660),
    .dout(tmp_78_fu_8973_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U68(
    .din0(l2_stripes_2_0_load_1_reg_16252),
    .din1(l2_stripes_2_1_load_1_reg_16260),
    .din2(l2_stripes_2_2_load_1_reg_16268),
    .din3(l2_stripes_2_3_load_1_reg_16276),
    .din4(l2_stripes_2_4_load_1_reg_16284),
    .din5(l2_stripes_2_5_load_1_reg_16292),
    .din6(select_ln157_2_reg_16660),
    .dout(tmp_67_fu_11597_p8)
);

cnn_mac_muladd_5sRg6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
cnn_mac_muladd_5sRg6_U69(
    .din0(grp_fu_14015_p0),
    .din1(grp_fu_14015_p1),
    .din2(grp_fu_14015_p2),
    .dout(grp_fu_14015_p3)
);

cnn_mac_muladd_5nShg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
cnn_mac_muladd_5nShg_U70(
    .din0(grp_fu_14023_p0),
    .din1(grp_fu_14023_p1),
    .din2(sub_ln92_43_fu_5738_p2),
    .dout(grp_fu_14023_p3)
);

cnn_mac_muladd_5sThq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
cnn_mac_muladd_5sThq_U71(
    .din0(grp_fu_14031_p0),
    .din1(grp_fu_14031_p1),
    .din2(sub_ln92_37_fu_5663_p2),
    .dout(grp_fu_14031_p3)
);

cnn_mac_muladd_5nUhA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
cnn_mac_muladd_5nUhA_U72(
    .din0(grp_fu_14040_p0),
    .din1(grp_fu_14040_p1),
    .din2(grp_fu_14040_p2),
    .dout(grp_fu_14040_p3)
);

cnn_mac_muladd_5nVhK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
cnn_mac_muladd_5nVhK_U73(
    .din0(grp_fu_14048_p0),
    .din1(grp_fu_14048_p1),
    .din2(add_ln104_30_fu_6944_p2),
    .dout(grp_fu_14048_p3)
);

cnn_mac_muladd_5sWhU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_5sWhU_U74(
    .din0(grp_fu_14056_p0),
    .din1(grp_fu_14056_p1),
    .din2(sub_ln92_50_reg_15384),
    .dout(grp_fu_14056_p3)
);

cnn_mac_muladd_5nXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_5nXh4_U75(
    .din0(grp_fu_14063_p0),
    .din1(grp_fu_14063_p1),
    .din2(grp_fu_14056_p3),
    .dout(grp_fu_14063_p3)
);

cnn_mac_muladd_5sYie #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 13 ))
cnn_mac_muladd_5sYie_U76(
    .din0(grp_fu_14072_p0),
    .din1(grp_fu_14072_p1),
    .din2(sub_ln92_9_reg_15166),
    .dout(grp_fu_14072_p3)
);

cnn_mac_muladd_5nZio #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
cnn_mac_muladd_5nZio_U77(
    .din0(grp_fu_14080_p0),
    .din1(grp_fu_14080_p1),
    .din2(add_ln92_18_reg_15359),
    .dout(grp_fu_14080_p3)
);

cnn_mac_muladd_5nVhK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
cnn_mac_muladd_5nVhK_U78(
    .din0(grp_fu_14088_p0),
    .din1(grp_fu_14088_p1),
    .din2(add_ln92_43_reg_15431),
    .dout(grp_fu_14088_p3)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_50iy_U79(
    .din0(mul_ln167_2_fu_14096_p0),
    .din1(mul_ln167_2_fu_14096_p1),
    .dout(mul_ln167_2_fu_14096_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_50iy_U80(
    .din0(mul_ln167_14_fu_14102_p0),
    .din1(mul_ln167_14_fu_14102_p1),
    .dout(mul_ln167_14_fu_14102_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_50iy_U81(
    .din0(mul_ln167_6_fu_14108_p0),
    .din1(mul_ln167_6_fu_14108_p1),
    .dout(mul_ln167_6_fu_14108_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_50iy_U82(
    .din0(mul_ln167_10_fu_14114_p0),
    .din1(mul_ln167_10_fu_14114_p1),
    .dout(mul_ln167_10_fu_14114_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
cnn_mul_mul_8ns_51iI_U83(
    .din0(mul_ln167_3_fu_14120_p0),
    .din1(mul_ln167_3_fu_14120_p1),
    .dout(mul_ln167_3_fu_14120_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_50iy_U84(
    .din0(mul_ln167_11_fu_14126_p0),
    .din1(mul_ln167_11_fu_14126_p1),
    .dout(mul_ln167_11_fu_14126_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_50iy_U85(
    .din0(mul_ln167_15_fu_14131_p0),
    .din1(mul_ln167_15_fu_14131_p1),
    .dout(mul_ln167_15_fu_14131_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
cnn_mul_mul_8ns_51iI_U86(
    .din0(mul_ln167_17_fu_14137_p0),
    .din1(mul_ln167_17_fu_14137_p1),
    .dout(mul_ln167_17_fu_14137_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_50iy_U87(
    .din0(mul_ln167_20_fu_14143_p0),
    .din1(mul_ln167_20_fu_14143_p1),
    .dout(mul_ln167_20_fu_14143_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_50iy_U88(
    .din0(mul_ln167_21_fu_14149_p0),
    .din1(mul_ln167_21_fu_14149_p1),
    .dout(mul_ln167_21_fu_14149_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
cnn_mul_mul_8ns_51iI_U89(
    .din0(mul_ln167_26_fu_14155_p0),
    .din1(mul_ln167_26_fu_14155_p1),
    .dout(mul_ln167_26_fu_14155_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
cnn_mul_mul_8ns_51iI_U90(
    .din0(mul_ln167_28_fu_14161_p0),
    .din1(mul_ln167_28_fu_14161_p1),
    .dout(mul_ln167_28_fu_14161_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_50iy_U91(
    .din0(mul_ln167_29_fu_14167_p0),
    .din1(mul_ln167_29_fu_14167_p1),
    .dout(mul_ln167_29_fu_14167_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_50iy_U92(
    .din0(mul_ln167_31_fu_14173_p0),
    .din1(mul_ln167_31_fu_14173_p1),
    .dout(mul_ln167_31_fu_14173_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_50iy_U93(
    .din0(mul_ln167_33_fu_14179_p0),
    .din1(mul_ln167_33_fu_14179_p1),
    .dout(mul_ln167_33_fu_14179_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_50iy_U94(
    .din0(mul_ln167_36_fu_14185_p0),
    .din1(mul_ln167_36_fu_14185_p1),
    .dout(mul_ln167_36_fu_14185_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_50iy_U95(
    .din0(mul_ln167_13_fu_14191_p0),
    .din1(mul_ln167_13_fu_14191_p1),
    .dout(mul_ln167_13_fu_14191_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_50iy_U96(
    .din0(mul_ln167_22_fu_14196_p0),
    .din1(mul_ln167_22_fu_14196_p1),
    .dout(mul_ln167_22_fu_14196_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_50iy_U97(
    .din0(mul_ln167_24_fu_14201_p0),
    .din1(mul_ln167_24_fu_14201_p1),
    .dout(mul_ln167_24_fu_14201_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_50iy_U98(
    .din0(mul_ln167_34_fu_14207_p0),
    .din1(mul_ln167_34_fu_14207_p1),
    .dout(mul_ln167_34_fu_14207_p2)
);

cnn_mac_muladd_8n2iS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
cnn_mac_muladd_8n2iS_U99(
    .din0(grp_fu_14212_p0),
    .din1(grp_fu_14212_p1),
    .din2(grp_fu_14212_p2),
    .dout(grp_fu_14212_p3)
);

cnn_mac_muladd_8n2iS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
cnn_mac_muladd_8n2iS_U100(
    .din0(grp_fu_14219_p0),
    .din1(grp_fu_14219_p1),
    .din2(select_ln167_92_reg_17244),
    .dout(grp_fu_14219_p3)
);

cnn_mac_muladd_8n3i2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 12 ))
cnn_mac_muladd_8n3i2_U101(
    .din0(grp_fu_14226_p0),
    .din1(grp_fu_14226_p1),
    .din2(grp_fu_14226_p2),
    .dout(grp_fu_14226_p3)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_50iy_U102(
    .din0(mul_ln167_37_fu_14233_p0),
    .din1(mul_ln167_37_fu_14233_p1),
    .dout(mul_ln167_37_fu_14233_p2)
);

cnn_mac_muladd_5sThq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
cnn_mac_muladd_5sThq_U103(
    .din0(grp_fu_14238_p0),
    .din1(grp_fu_14238_p1),
    .din2(sub_ln167_59_reg_17676),
    .dout(grp_fu_14238_p3)
);

cnn_mac_muladd_8n4jc #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 13 ))
cnn_mac_muladd_8n4jc_U104(
    .din0(grp_fu_14246_p0),
    .din1(grp_fu_14246_p1),
    .din2(select_ln167_49_fu_13447_p3),
    .dout(grp_fu_14246_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage29_subdone) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_9287)) begin
        if ((icmp_ln115_reg_14282 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3352 <= select_ln112_reg_15802;
        end else if ((icmp_ln115_reg_14282 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3352 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_9287)) begin
        if ((icmp_ln115_reg_14282 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3363 <= select_ln112_1_reg_16145;
        end else if ((icmp_ln115_reg_14282 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3363 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_9287)) begin
        if ((icmp_ln115_reg_14282 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3374 <= select_ln112_2_reg_15564;
        end else if ((icmp_ln115_reg_14282 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3374 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_9287)) begin
        if ((icmp_ln115_reg_14282 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3385 <= select_ln112_3_fu_7925_p3;
        end else if ((icmp_ln115_reg_14282 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3385 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_9287)) begin
        if ((icmp_ln115_reg_14282 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3328 <= 1'd0;
        end else if ((icmp_ln115_reg_14282 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3328 <= icmp_ln135_reg_15786;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_10695)) begin
            ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3418 <= 1'd0;
        end else if ((1'b1 == ap_condition_10692)) begin
            ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3418 <= ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3328;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln57_fu_3625_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln33_fu_3619_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3293 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (icmp_ln51_reg_14261 == 1'd0) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3293 <= or_ln42_6_reg_14579;
    end else if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln57_reg_14257 == 1'd1) & (icmp_ln33_reg_14253 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln51_reg_14261 == 1'd1) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3293 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (icmp_ln51_reg_14261 == 1'd0) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3311 <= select_ln42_14_fu_4594_p3;
    end else if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln57_reg_14257 == 1'd1) & (icmp_ln33_reg_14253 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln51_reg_14261 == 1'd1) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (icmp_ln57_fu_3625_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln33_fu_3619_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3311 <= 16'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_10695)) begin
            ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3454 <= l2_write_row_offset;
        end else if ((1'b1 == ap_condition_10692)) begin
            ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3454 <= ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3408;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_9287)) begin
        if ((icmp_ln115_reg_14282 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3396 <= 1'd0;
        end else if ((icmp_ln115_reg_14282 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3396 <= icmp_ln124_reg_15595;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_9287)) begin
        if ((icmp_ln115_reg_14282 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3408 <= l2_write_row_offset_2_reg_15540;
        end else if ((icmp_ln115_reg_14282 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3408 <= select_ln124_1_fu_7967_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_10695)) begin
            ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3442 <= 1'd0;
        end else if ((1'b1 == ap_condition_10692)) begin
            ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3442 <= ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3396;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10703)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3170 <= 1'd1;
        end else if ((1'b1 == ap_condition_76)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3170 <= ap_phi_reg_pp0_iter0_l2_maxes_0_flag_1_reg_3170;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10703)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3181 <= 16'd0;
        end else if ((1'b1 == ap_condition_76)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3181 <= ap_phi_reg_pp0_iter0_l2_maxes_0_new_1_reg_3181;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10703)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3192 <= 16'd0;
        end else if ((1'b1 == ap_condition_76)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3192 <= ap_phi_reg_pp0_iter0_l2_maxes_1_new_1_reg_3192;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10703)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3203 <= 16'd0;
        end else if ((1'b1 == ap_condition_76)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3203 <= ap_phi_reg_pp0_iter0_l2_maxes_2_new_1_reg_3203;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10703)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3214 <= 16'd0;
        end else if ((1'b1 == ap_condition_76)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3214 <= ap_phi_reg_pp0_iter0_l2_maxes_3_new_1_reg_3214;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10703)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3225 <= 16'd0;
        end else if ((1'b1 == ap_condition_76)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3225 <= ap_phi_reg_pp0_iter0_l2_maxes_4_new_1_reg_3225;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10703)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3236 <= 16'd0;
        end else if ((1'b1 == ap_condition_76)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3236 <= ap_phi_reg_pp0_iter0_l2_maxes_5_new_1_reg_3236;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10703)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3247 <= 16'd0;
        end else if ((1'b1 == ap_condition_76)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3247 <= ap_phi_reg_pp0_iter0_l2_maxes_6_new_1_reg_3247;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10703)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3258 <= 16'd0;
        end else if ((1'b1 == ap_condition_76)) begin
            ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3258 <= ap_phi_reg_pp0_iter0_l2_maxes_7_new_1_reg_3258;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10703)) begin
            ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3150 <= icmp_ln199_reg_16128;
        end else if ((1'b1 == ap_condition_76)) begin
            ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3150 <= ap_phi_reg_pp0_iter0_l2_read_row_offset_f_reg_3150;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10703)) begin
            ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3160 <= select_ln203_fu_14007_p3;
        end else if ((1'b1 == ap_condition_76)) begin
            ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3160 <= ap_phi_reg_pp0_iter0_l2_read_row_offset_n_reg_3160;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2296)) begin
        if (((icmp_ln51_reg_14261 == 1'd1) & (icmp_ln33_reg_14253 == 1'd1))) begin
            l1_write_row_offset <= grp_fu_3464_p2;
        end else if (((icmp_ln57_reg_14257 == 1'd1) & (icmp_ln33_reg_14253 == 1'd0))) begin
            l1_write_row_offset <= select_ln61_fu_3712_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001))) begin
        add_ln104_10_reg_15509 <= add_ln104_10_fu_7240_p2;
        add_ln104_12_reg_15514 <= add_ln104_12_fu_7252_p2;
        add_ln104_18_reg_15519 <= add_ln104_18_fu_7281_p2;
        add_ln104_23_reg_15524 <= add_ln104_23_fu_7300_p2;
        add_ln104_34_reg_15535 <= add_ln104_34_fu_7353_p2;
        add_ln104_6_reg_15529 <= add_ln104_6_fu_7337_p2;
        add_ln104_8_reg_15504 <= add_ln104_8_fu_7228_p2;
        shl_ln92_67_reg_15499[9 : 2] <= shl_ln92_67_fu_7192_p3[9 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001))) begin
        add_ln104_15_reg_15474 <= add_ln104_15_fu_6921_p2;
        add_ln104_1_reg_15469 <= add_ln104_1_fu_6910_p2;
        add_ln104_21_reg_15479 <= add_ln104_21_fu_6927_p2;
        add_ln104_27_reg_15484[13 : 1] <= add_ln104_27_fu_6938_p2[13 : 1];
        add_ln92_18_reg_15359 <= add_ln92_18_fu_6414_p2;
        add_ln92_25_reg_15364 <= add_ln92_25_fu_6460_p2;
        add_ln92_26_reg_15374 <= add_ln92_26_fu_6507_p2;
        add_ln92_28_reg_15379 <= add_ln92_28_fu_6519_p2;
        add_ln92_39_reg_15405 <= add_ln92_39_fu_6771_p2;
        add_ln92_41_reg_15426[13 : 2] <= add_ln92_41_fu_6835_p2[13 : 2];
        add_ln92_43_reg_15431[12 : 1] <= add_ln92_43_fu_6841_p2[12 : 1];
        sext_ln92_44_reg_15354[13 : 1] <= sext_ln92_44_fu_6389_p1[13 : 1];
        shl_ln92_28_reg_15344[9 : 2] <= shl_ln92_28_fu_6075_p3[9 : 2];
        shl_ln92_53_reg_15395[11 : 4] <= shl_ln92_53_fu_6667_p3[11 : 4];
        shl_ln92_59_reg_15416[8 : 1] <= shl_ln92_59_fu_6788_p3[8 : 1];
        sub_ln92_26_reg_15339 <= sub_ln92_26_fu_6055_p2;
        sub_ln92_34_reg_15349[11 : 1] <= sub_ln92_34_fu_6197_p2[11 : 1];
        sub_ln92_50_reg_15384 <= sub_ln92_50_fu_6551_p2;
        sub_ln92_56_reg_15400 <= sub_ln92_56_fu_6687_p2;
        sub_ln92_68_reg_15459 <= sub_ln92_68_fu_6873_p2;
        tmp_19_reg_15389 <= tmp_19_fu_6605_p8;
        tmp_22_reg_15410 <= tmp_22_fu_6777_p8;
        tmp_24_reg_15436 <= tmp_24_fu_6847_p8;
        tmp_25_reg_15447 <= tmp_25_fu_6858_p8;
        zext_ln92_127_reg_15421[7 : 0] <= zext_ln92_127_fu_6806_p1[7 : 0];
        zext_ln92_138_reg_15454[7 : 0] <= zext_ln92_138_fu_6869_p1[7 : 0];
        zext_ln92_146_reg_15464[11 : 4] <= zext_ln92_146_fu_6886_p1[11 : 4];
        zext_ln92_99_reg_15369[7 : 0] <= zext_ln92_99_fu_6469_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001))) begin
        add_ln104_29_reg_15489 <= grp_fu_14040_p3;
        add_ln104_31_reg_15494 <= grp_fu_14048_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        add_ln104_4_reg_15558 <= add_ln104_4_fu_7419_p2;
        select_ln112_2_reg_15564 <= select_ln112_2_fu_7433_p3;
        sub_ln92_27_reg_15548 <= sub_ln92_27_fu_7384_p2;
        sub_ln92_58_reg_15553 <= sub_ln92_58_fu_7405_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        add_ln104_5_reg_15796 <= add_ln104_5_fu_7635_p2;
        add_ln92_45_reg_15791 <= add_ln92_45_fu_7610_p2;
        select_ln112_reg_15802 <= select_ln112_fu_7649_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001))) begin
        add_ln104_7_reg_16139 <= add_ln104_7_fu_7863_p2;
        select_ln112_1_reg_16145 <= select_ln112_1_fu_7878_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001))) begin
        add_ln104_reg_15334 <= grp_fu_14023_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage29_11001) & (1'd1 == and_ln147_reg_15998) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        add_ln167_103_reg_17862 <= add_ln167_103_fu_12637_p2;
        add_ln167_106_reg_17867 <= add_ln167_106_fu_12654_p2;
        add_ln167_107_reg_17872 <= add_ln167_107_fu_12660_p2;
        add_ln167_112_reg_17877 <= add_ln167_112_fu_12696_p2;
        add_ln167_117_reg_17882 <= add_ln167_117_fu_12728_p2;
        add_ln167_11_reg_17711 <= add_ln167_11_fu_11140_p2;
        add_ln167_121_reg_17887 <= add_ln167_121_fu_12760_p2;
        add_ln167_126_reg_17892 <= add_ln167_126_fu_12817_p2;
        add_ln167_127_reg_17897 <= add_ln167_127_fu_12823_p2;
        add_ln167_134_reg_17902 <= add_ln167_134_fu_12845_p2;
        add_ln167_138_reg_17907 <= add_ln167_138_fu_12877_p2;
        add_ln167_144_reg_17918 <= add_ln167_144_fu_12908_p2;
        add_ln167_154_reg_17923 <= add_ln167_154_fu_12939_p2;
        add_ln167_15_reg_17716 <= add_ln167_15_fu_11166_p2;
        add_ln167_18_reg_17721 <= add_ln167_18_fu_11182_p2;
        add_ln167_19_reg_17726 <= add_ln167_19_fu_11188_p2;
        add_ln167_20_reg_17731 <= add_ln167_20_fu_11194_p2;
        add_ln167_35_reg_17772 <= add_ln167_35_fu_12305_p2;
        add_ln167_41_reg_17777 <= add_ln167_41_fu_12337_p2;
        add_ln167_43_reg_17782 <= add_ln167_43_fu_12343_p2;
        add_ln167_53_reg_17792 <= add_ln167_53_fu_12356_p2;
        add_ln167_58_reg_17797 <= add_ln167_58_fu_12388_p2;
        add_ln167_5_reg_17661 <= add_ln167_5_fu_9774_p2;
        add_ln167_60_reg_17802 <= add_ln167_60_fu_12394_p2;
        add_ln167_61_reg_17807 <= add_ln167_61_fu_12400_p2;
        add_ln167_64_reg_17812 <= add_ln167_64_fu_12406_p2;
        add_ln167_72_reg_17817 <= add_ln167_72_fu_12428_p2;
        add_ln167_76_reg_17822 <= add_ln167_76_fu_12464_p2;
        add_ln167_78_reg_17827 <= add_ln167_78_fu_12470_p2;
        add_ln167_80_reg_17832 <= add_ln167_80_fu_12486_p2;
        add_ln167_82_reg_17837 <= add_ln167_82_fu_12492_p2;
        add_ln167_88_reg_17842 <= add_ln167_88_fu_12535_p2;
        add_ln167_89_reg_17847 <= add_ln167_89_fu_12541_p2;
        add_ln167_94_reg_17852 <= add_ln167_94_fu_12573_p2;
        add_ln167_99_reg_17857 <= add_ln167_99_fu_12605_p2;
        select_ln149_16_reg_17736 <= select_ln149_16_fu_11387_p3;
        select_ln149_22_reg_17742 <= select_ln149_22_fu_11821_p3;
        select_ln149_30_reg_17912 <= select_ln149_30_fu_12883_p3;
        select_ln167_16_reg_17639 <= select_ln167_16_fu_9429_p3;
        select_ln167_33_reg_17644[2 : 0] <= select_ln167_33_fu_9515_p3[2 : 0];
        select_ln167_38_reg_17666 <= select_ln167_38_fu_9880_p3;
        select_ln167_48_reg_17671[11 : 1] <= select_ln167_48_fu_10164_p3[11 : 1];
        select_ln167_54_reg_17686 <= select_ln167_54_fu_10317_p3;
        select_ln167_90_reg_17706 <= select_ln167_90_fu_11066_p3;
        shl_ln167_19_reg_17681[8 : 1] <= shl_ln167_19_fu_10280_p3[8 : 1];
        shl_ln167_70_reg_17787[8 : 1] <= shl_ln167_70_fu_12349_p3[8 : 1];
        sub_ln167_10_reg_17634[12 : 1] <= sub_ln167_10_fu_9316_p2[12 : 1];
        sub_ln167_120_reg_17752 <= sub_ln167_120_fu_12029_p2;
        sub_ln167_121_reg_17762[11 : 3] <= sub_ln167_121_fu_12042_p2[11 : 3];
        sub_ln167_59_reg_17676 <= sub_ln167_59_fu_10261_p2;
        sub_ln167_67_reg_17701 <= sub_ln167_67_fu_10604_p2;
        zext_ln167_204_reg_17757[7 : 0] <= zext_ln167_204_fu_12035_p1[7 : 0];
        zext_ln167_32_reg_17649[7 : 0] <= zext_ln167_32_fu_9522_p1[7 : 0];
        zext_ln167_37_reg_17655[10 : 3] <= zext_ln167_37_fu_9565_p1[10 : 3];
        zext_ln167_97_reg_17696[7 : 0] <= zext_ln167_97_fu_10460_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln147_reg_15998) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln167_105_reg_17978 <= add_ln167_105_fu_13358_p2;
        add_ln167_123_reg_17984 <= add_ln167_123_fu_13393_p2;
        add_ln167_129_reg_17990 <= add_ln167_129_fu_13405_p2;
        add_ln167_23_reg_17938 <= add_ln167_23_fu_13061_p2;
        add_ln167_37_reg_17948 <= add_ln167_37_fu_13249_p2;
        add_ln167_45_reg_17953 <= add_ln167_45_fu_13267_p2;
        add_ln167_59_reg_17963 <= add_ln167_59_fu_13298_p2;
        add_ln167_63_reg_17968 <= add_ln167_63_fu_13316_p2;
        mul_ln167_37_reg_17958 <= mul_ln167_37_fu_14233_p2;
        select_ln167_140_reg_17973[12 : 3] <= select_ln167_140_fu_13322_p3[12 : 3];
        select_ln167_29_reg_17928 <= select_ln167_29_fu_12964_p3;
        shl_ln167_58_reg_17943[8 : 1] <= shl_ln167_58_fu_13162_p3[8 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln147_reg_15998) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln167_140_reg_18016 <= add_ln167_140_fu_13607_p2;
        add_ln167_149_reg_18022 <= add_ln167_149_fu_13625_p2;
        add_ln167_47_reg_17995 <= add_ln167_47_fu_13536_p2;
        add_ln167_48_reg_18001 <= add_ln167_48_fu_13544_p2;
        add_ln167_49_reg_18006 <= add_ln167_49_fu_13550_p2;
        add_ln167_85_reg_18011 <= add_ln167_85_fu_13568_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15998) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_11001))) begin
        add_ln167_142_reg_17494 <= add_ln167_142_fu_8757_p2;
        mul_ln167_13_reg_17467 <= mul_ln167_13_fu_14191_p2;
        mul_ln167_22_reg_17477 <= mul_ln167_22_fu_14196_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15998) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln167_145_reg_18055 <= add_ln167_145_fu_13977_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15998) & (1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_block_pp0_stage28_11001))) begin
        add_ln167_146_reg_17629 <= add_ln167_146_fu_8984_p2;
        mul_ln167_24_reg_17532 <= mul_ln167_24_fu_14201_p2;
        mul_ln167_34_reg_17581 <= mul_ln167_34_fu_14207_p2;
        select_ln149_17_reg_17563 <= select_ln149_17_fu_8904_p3;
        select_ln149_18_reg_17570 <= select_ln149_18_fu_8922_p3;
        select_ln149_24_reg_17586 <= select_ln149_24_fu_8938_p3;
        select_ln149_25_reg_17597 <= select_ln149_25_fu_8955_p3;
        select_ln149_3_reg_17499 <= select_ln149_3_fu_8785_p3;
        select_ln149_8_reg_17511 <= select_ln149_8_fu_8817_p3;
        select_ln167_97_reg_17537[1] <= select_ln167_97_fu_8847_p3[1];
select_ln167_97_reg_17537[12 : 4] <= select_ln167_97_fu_8847_p3[12 : 4];
        tmp_60_reg_17557 <= tmp_60_fu_8871_p8;
        tmp_76_reg_17607 <= tmp_76_fu_8962_p8;
        zext_ln167_141_reg_17542[9 : 2] <= zext_ln167_141_fu_8861_p1[9 : 2];
        zext_ln167_93_reg_17521[7 : 0] <= zext_ln167_93_fu_8824_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage25_11001) & (1'd1 == and_ln147_reg_15998) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        add_ln167_155_reg_17416 <= add_ln167_155_fu_8667_p2;
        mul_ln167_29_reg_17383 <= mul_ln167_29_fu_14167_p2;
        mul_ln167_31_reg_17404 <= mul_ln167_31_fu_14173_p2;
        select_ln149_14_reg_17388 <= select_ln149_14_fu_8644_p3;
        select_ln149_28_reg_17409 <= select_ln149_28_fu_8660_p3;
        zext_ln167_125_reg_17377[7 : 0] <= zext_ln167_125_fu_8634_p1[7 : 0];
        zext_ln167_139_reg_17398[7 : 0] <= zext_ln167_139_fu_8649_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15998) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln167_157_reg_18050 <= add_ln167_157_fu_13925_p2;
        add_ln167_69_reg_18044 <= add_ln167_69_fu_13873_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage29_11001) & (1'd1 == and_ln147_reg_15998) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        add_ln167_33_reg_17767 <= grp_fu_14219_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15998) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln167_51_reg_18027 <= add_ln167_51_fu_13730_p2;
        add_ln167_66_reg_18033 <= add_ln167_66_fu_13771_p2;
        add_ln167_87_reg_18038 <= add_ln167_87_fu_13810_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage29_11001) & (1'd1 == and_ln147_reg_15998) & (trunc_ln147_1_reg_15807 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        add_ln167_7_reg_17691 <= add_ln167_7_fu_10359_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln41_1_reg_14342 <= add_ln41_1_fu_4155_p2;
        icmp_ln42_reg_14327 <= icmp_ln42_fu_4076_p2;
        p_Result_3_reg_14370 <= {{tmp_data_V_1_reg_14300[31:24]}};
        p_Result_4_reg_14392 <= {{tmp_data_V_1_reg_14300[39:32]}};
        p_Result_5_reg_14414 <= {{tmp_data_V_1_reg_14300[47:40]}};
        p_Result_6_reg_14436 <= {{tmp_data_V_1_reg_14300[55:48]}};
        p_Result_7_reg_14458 <= {{tmp_data_V_1_reg_14300[63:56]}};
        p_Result_s_reg_14348 <= {{tmp_data_V_1_reg_14300[23:16]}};
        select_ln42_reg_14332 <= select_ln42_fu_4087_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln41_4_reg_14521 <= add_ln41_4_fu_4359_p2;
        icmp_ln42_4_reg_14526 <= icmp_ln42_4_fu_4365_p2;
        or_ln42_2_reg_14533 <= or_ln42_2_fu_4380_p2;
        select_ln42_6_reg_14510 <= select_ln42_6_fu_4340_p3;
        trunc_ln40_5_reg_14517 <= trunc_ln40_5_fu_4355_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln41_6_reg_14552 <= add_ln41_6_fu_4441_p2;
        icmp_ln42_5_reg_14542 <= icmp_ln42_5_fu_4423_p2;
        trunc_ln40_6_reg_14538 <= trunc_ln40_6_fu_4413_p1;
        trunc_ln40_7_reg_14548 <= trunc_ln40_7_fu_4437_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001))) begin
        add_ln87_reg_15601 <= add_ln87_fu_7507_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001))) begin
        add_ln92_12_reg_15222 <= add_ln92_12_fu_5597_p2;
        add_ln92_17_reg_15257 <= add_ln92_17_fu_5707_p2;
        add_ln92_23_reg_15262 <= add_ln92_23_fu_5758_p2;
        add_ln92_24_reg_15267 <= add_ln92_24_fu_5779_p2;
        add_ln92_32_reg_15302[12 : 1] <= add_ln92_32_fu_5848_p2[12 : 1];
        add_ln92_36_reg_15307 <= add_ln92_36_fu_5854_p2;
        add_ln92_6_reg_15182 <= add_ln92_6_fu_5370_p2;
        add_ln92_7_reg_15187 <= add_ln92_7_fu_5432_p2;
        add_ln92_reg_15161[13 : 1] <= add_ln92_fu_5140_p2[13 : 1];
        shl_ln92_25_reg_15198[10 : 3] <= shl_ln92_25_fu_5449_p3[10 : 3];
        shl_ln92_34_reg_15217[9 : 2] <= shl_ln92_34_fu_5575_p3[9 : 2];
        shl_ln92_57_reg_15297[11 : 4] <= shl_ln92_57_fu_5830_p3[11 : 4];
        sub_ln92_1_reg_15156[12 : 1] <= sub_ln92_1_fu_4970_p2[12 : 1];
        sub_ln92_36_reg_15236 <= sub_ln92_36_fu_5633_p2;
        sub_ln92_62_reg_15320[11 : 3] <= sub_ln92_62_fu_5883_p2[11 : 3];
        sub_ln92_9_reg_15166 <= sub_ln92_9_fu_5162_p2;
        tmp_11_reg_15211 <= tmp_11_fu_5560_p8;
        tmp_12_reg_15227 <= tmp_12_fu_5603_p8;
        tmp_14_reg_15241 <= tmp_14_fu_5685_p8;
        tmp_15_reg_15249 <= tmp_15_fu_5696_p8;
        tmp_17_reg_15272 <= tmp_17_fu_5785_p8;
        tmp_18_reg_15279 <= tmp_18_fu_5796_p8;
        tmp_21_reg_15287 <= tmp_21_fu_5807_p8;
        tmp_23_reg_15312 <= tmp_23_fu_5860_p8;
        tmp_29_reg_15325 <= tmp_29_fu_5889_p8;
        tmp_6_reg_15171 <= tmp_6_fu_5310_p8;
        tmp_8_reg_15192 <= tmp_8_fu_5438_p8;
        tmp_9_reg_15203 <= tmp_9_fu_5467_p8;
        zext_ln92_119_reg_15292[8 : 1] <= zext_ln92_119_fu_5826_p1[8 : 1];
        zext_ln92_38_reg_15177[7 : 0] <= zext_ln92_38_fu_5321_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001))) begin
        add_ln92_2_reg_15009 <= grp_fu_14015_p3;
        l1_stripes_0_0_load_2_reg_15014 <= l1_stripes_0_0_q0;
        l1_stripes_0_1_load_2_reg_15021 <= l1_stripes_0_1_q0;
        l1_stripes_0_2_load_2_reg_15028 <= l1_stripes_0_2_q0;
        l1_stripes_0_3_load_2_reg_15035 <= l1_stripes_0_3_q0;
        l1_stripes_0_4_load_2_reg_15042 <= l1_stripes_0_4_q0;
        l1_stripes_0_5_load_2_reg_15049 <= l1_stripes_0_5_q0;
        l1_stripes_1_0_load_2_reg_15056 <= l1_stripes_1_0_q0;
        l1_stripes_1_1_load_2_reg_15061 <= l1_stripes_1_1_q0;
        l1_stripes_1_2_load_2_reg_15066 <= l1_stripes_1_2_q0;
        l1_stripes_1_3_load_2_reg_15071 <= l1_stripes_1_3_q0;
        l1_stripes_1_4_load_2_reg_15076 <= l1_stripes_1_4_q0;
        l1_stripes_1_5_load_2_reg_15081 <= l1_stripes_1_5_q0;
        l1_stripes_2_0_load_2_reg_15095 <= l1_stripes_2_0_q0;
        l1_stripes_2_1_load_2_reg_15102 <= l1_stripes_2_1_q0;
        l1_stripes_2_2_load_2_reg_15109 <= l1_stripes_2_2_q0;
        l1_stripes_2_3_load_2_reg_15116 <= l1_stripes_2_3_q0;
        l1_stripes_2_4_load_2_reg_15123 <= l1_stripes_2_4_q0;
        l1_stripes_2_5_load_2_reg_15130 <= l1_stripes_2_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        and_ln147_reg_15998 <= and_ln147_fu_7704_p2;
        icmp_ln220_reg_16133 <= icmp_ln220_fu_7814_p2;
        trunc_ln147_1_reg_15807 <= trunc_ln147_1_fu_7680_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (icmp_ln115_reg_14282 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001))) begin
        ap_phi_reg_pp0_iter0_l1_read_row_offset_n_1_reg_3340 <= select_ln139_fu_7984_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001))) begin
        ap_phi_reg_pp0_iter0_l1_read_row_offset_n_reg_3430 <= ap_phi_reg_pp0_iter0_l1_read_row_offset_n_1_reg_3340;
        l1_maxes_0 <= ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3352;
        l1_maxes_1 <= ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3363;
        l1_maxes_2 <= ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3374;
        l1_maxes_3 <= ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3385;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_fu_3647_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln115_reg_14282 <= icmp_ln115_fu_3665_p2;
        tmp_90_reg_14274 <= l1_iteration[32'd1];
        trunc_ln71_reg_14269 <= trunc_ln71_fu_3653_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (icmp_ln115_reg_14282 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        icmp_ln124_reg_15595 <= icmp_ln124_fu_7480_p2;
        trunc_ln119_reg_15591 <= trunc_ln119_fu_7454_p1;
        zext_ln119_reg_15569[15 : 0] <= zext_ln119_fu_7444_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (icmp_ln115_reg_14282 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001))) begin
        icmp_ln135_reg_15786 <= icmp_ln135_fu_7569_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_fu_7704_p2) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        icmp_ln182_reg_16119 <= icmp_ln182_fu_7770_p2;
        tmp_96_reg_16002 <= l2_iteration[32'd2];
        zext_ln156_reg_16010[15 : 0] <= zext_ln156_fu_7740_p1[15 : 0];
        zext_ln167_18_reg_16067[16 : 0] <= zext_ln167_18_fu_7760_p1[16 : 0];
        zext_ln167_reg_16015[15 : 0] <= zext_ln167_fu_7744_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln182_fu_7770_p2 == 1'd1) & (1'd1 == and_ln147_fu_7704_p2) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        icmp_ln199_reg_16128 <= icmp_ln199_fu_7788_p2;
        tmp_last_V_reg_16123 <= tmp_last_V_fu_7776_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln212_reg_14286 <= icmp_ln212_fu_3677_p2;
        icmp_ln33_reg_14253 <= icmp_ln33_fu_3619_p2;
        icmp_ln67_reg_14265 <= icmp_ln67_fu_3647_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        icmp_ln42_1_reg_14480 <= icmp_ln42_1_fu_4215_p2;
        icmp_ln42_2_reg_14489 <= icmp_ln42_2_fu_4271_p2;
        select_ln42_4_reg_14494 <= select_ln42_4_fu_4283_p3;
        select_ln42_5_reg_14501 <= select_ln42_5_fu_4291_p3;
        trunc_ln40_4_reg_14506 <= trunc_ln40_4_fu_4299_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        icmp_ln42_6_reg_14565 <= icmp_ln42_6_fu_4493_p2;
        icmp_ln42_7_reg_14574 <= icmp_ln42_7_fu_4515_p2;
        or_ln42_6_reg_14579 <= or_ln42_6_fu_4537_p2;
        select_ln42_10_reg_14558 <= select_ln42_10_fu_4486_p3;
        trunc_ln40_8_reg_14570 <= trunc_ln40_8_fu_4505_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln33_fu_3619_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln51_reg_14261 <= icmp_ln51_fu_3631_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln33_fu_3619_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln57_reg_14257 <= icmp_ln57_fu_3625_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_channel_idx <= select_ln42_15_fu_4542_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        l1_channel_idx_load_reg_14311 <= l1_channel_idx;
        tmp_data_V_1_reg_14300 <= in_r_TDATA;
        trunc_ln40_1_reg_14320 <= trunc_ln40_1_fu_3782_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_iteration <= select_ln212_fu_3683_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (icmp_ln115_reg_14282 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001))) begin
        l1_read_col_offset <= select_ln135_fu_7575_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (or_ln212_fu_8357_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        l1_read_row_offset <= select_ln212_1_fu_8362_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        l1_read_row_offset_l_reg_14594 <= l1_read_row_offset;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_0_load_1_reg_14738 <= l1_stripes_0_0_q1;
        l1_stripes_0_0_load_reg_14612 <= l1_stripes_0_0_q0;
        l1_stripes_0_1_load_1_reg_14745 <= l1_stripes_0_1_q1;
        l1_stripes_0_1_load_reg_14619 <= l1_stripes_0_1_q0;
        l1_stripes_0_2_load_1_reg_14752 <= l1_stripes_0_2_q1;
        l1_stripes_0_2_load_reg_14626 <= l1_stripes_0_2_q0;
        l1_stripes_0_3_load_1_reg_14759 <= l1_stripes_0_3_q1;
        l1_stripes_0_3_load_reg_14633 <= l1_stripes_0_3_q0;
        l1_stripes_0_4_load_1_reg_14766 <= l1_stripes_0_4_q1;
        l1_stripes_0_4_load_reg_14640 <= l1_stripes_0_4_q0;
        l1_stripes_0_5_load_1_reg_14773 <= l1_stripes_0_5_q1;
        l1_stripes_0_5_load_reg_14647 <= l1_stripes_0_5_q0;
        l1_stripes_1_0_load_1_reg_14780 <= l1_stripes_1_0_q1;
        l1_stripes_1_0_load_reg_14654 <= l1_stripes_1_0_q0;
        l1_stripes_1_1_load_1_reg_14787 <= l1_stripes_1_1_q1;
        l1_stripes_1_1_load_reg_14661 <= l1_stripes_1_1_q0;
        l1_stripes_1_2_load_1_reg_14794 <= l1_stripes_1_2_q1;
        l1_stripes_1_2_load_reg_14668 <= l1_stripes_1_2_q0;
        l1_stripes_1_3_load_1_reg_14801 <= l1_stripes_1_3_q1;
        l1_stripes_1_3_load_reg_14675 <= l1_stripes_1_3_q0;
        l1_stripes_1_4_load_1_reg_14808 <= l1_stripes_1_4_q1;
        l1_stripes_1_4_load_reg_14682 <= l1_stripes_1_4_q0;
        l1_stripes_1_5_load_1_reg_14815 <= l1_stripes_1_5_q1;
        l1_stripes_1_5_load_reg_14689 <= l1_stripes_1_5_q0;
        l1_stripes_2_0_load_1_reg_14822 <= l1_stripes_2_0_q1;
        l1_stripes_2_0_load_reg_14696 <= l1_stripes_2_0_q0;
        l1_stripes_2_1_load_1_reg_14829 <= l1_stripes_2_1_q1;
        l1_stripes_2_1_load_reg_14703 <= l1_stripes_2_1_q0;
        l1_stripes_2_2_load_1_reg_14836 <= l1_stripes_2_2_q1;
        l1_stripes_2_2_load_reg_14710 <= l1_stripes_2_2_q0;
        l1_stripes_2_3_load_1_reg_14843 <= l1_stripes_2_3_q1;
        l1_stripes_2_3_load_reg_14717 <= l1_stripes_2_3_q0;
        l1_stripes_2_4_load_1_reg_14850 <= l1_stripes_2_4_q1;
        l1_stripes_2_4_load_reg_14724 <= l1_stripes_2_4_q0;
        l1_stripes_2_5_load_1_reg_14857 <= l1_stripes_2_5_q1;
        l1_stripes_2_5_load_reg_14731 <= l1_stripes_2_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (ap_phi_mux_l1_write_col_offset_1_phi_fu_3298_p8 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        l1_write_col_offset <= ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3311;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        l1_write_col_offset_s_reg_14294 <= l1_write_col_offset;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        l2_iteration <= select_ln220_fu_7820_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln147_reg_15998) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_kernel_sums_0 <= select_ln173_fu_13631_p3;
        l2_kernel_sums_6 <= select_ln173_6_fu_13638_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15998) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_kernel_sums_1 <= select_ln173_1_fu_13816_p3;
        l2_kernel_sums_3 <= select_ln173_3_fu_13823_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15998) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_kernel_sums_2 <= select_ln173_2_fu_13931_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln147_reg_15998) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l2_kernel_sums_4 <= select_ln173_4_fu_13411_p3;
        l2_kernel_sums_5 <= select_ln173_5_fu_13418_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15998) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_kernel_sums_7 <= select_ln173_7_fu_13983_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15998) & (ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3174_p4 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_maxes_0 <= ap_phi_mux_l2_maxes_0_new_1_phi_fu_3185_p4;
        l2_maxes_1 <= ap_phi_mux_l2_maxes_1_new_1_phi_fu_3196_p4;
        l2_maxes_2 <= ap_phi_mux_l2_maxes_2_new_1_phi_fu_3207_p4;
        l2_maxes_3 <= ap_phi_mux_l2_maxes_3_new_1_phi_fu_3218_p4;
        l2_maxes_4 <= ap_phi_mux_l2_maxes_4_new_1_phi_fu_3229_p4;
        l2_maxes_5 <= ap_phi_mux_l2_maxes_5_new_1_phi_fu_3240_p4;
        l2_maxes_6 <= ap_phi_mux_l2_maxes_6_new_1_phi_fu_3251_p4;
        l2_maxes_7 <= ap_phi_mux_l2_maxes_7_new_1_phi_fu_3262_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln182_fu_7770_p2 == 1'd1) & (1'd1 == and_ln147_fu_7704_p2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        l2_read_col_offset <= select_ln199_fu_7794_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (or_ln220_fu_4053_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_read_row_offset <= select_ln220_1_fu_4058_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001))) begin
        l2_read_row_offset_l_reg_16397 <= l2_read_row_offset;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15998) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001))) begin
        l2_stripes_0_0_load_1_reg_16486 <= l2_stripes_0_0_q1;
        l2_stripes_0_0_load_reg_16416 <= l2_stripes_0_0_q0;
        l2_stripes_0_1_load_1_reg_16493 <= l2_stripes_0_1_q1;
        l2_stripes_0_1_load_reg_16421 <= l2_stripes_0_1_q0;
        l2_stripes_0_2_load_1_reg_16500 <= l2_stripes_0_2_q1;
        l2_stripes_0_2_load_reg_16426 <= l2_stripes_0_2_q0;
        l2_stripes_0_3_load_1_reg_16507 <= l2_stripes_0_3_q1;
        l2_stripes_0_3_load_reg_16431 <= l2_stripes_0_3_q0;
        l2_stripes_0_4_load_1_reg_16514 <= l2_stripes_0_4_q1;
        l2_stripes_0_4_load_reg_16436 <= l2_stripes_0_4_q0;
        l2_stripes_0_5_load_1_reg_16521 <= l2_stripes_0_5_q1;
        l2_stripes_0_5_load_reg_16441 <= l2_stripes_0_5_q0;
        l2_stripes_2_0_load_2_reg_16558 <= l2_stripes_2_0_q0;
        l2_stripes_2_1_load_2_reg_16566 <= l2_stripes_2_1_q0;
        l2_stripes_2_2_load_2_reg_16574 <= l2_stripes_2_2_q0;
        l2_stripes_2_3_load_2_reg_16582 <= l2_stripes_2_3_q0;
        l2_stripes_2_4_load_2_reg_16590 <= l2_stripes_2_4_q0;
        l2_stripes_2_5_load_2_reg_16598 <= l2_stripes_2_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15998) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001))) begin
        l2_stripes_0_0_load_2_reg_16865 <= l2_stripes_0_0_q0;
        l2_stripes_0_1_load_2_reg_16872 <= l2_stripes_0_1_q0;
        l2_stripes_0_2_load_2_reg_16879 <= l2_stripes_0_2_q0;
        l2_stripes_0_3_load_2_reg_16886 <= l2_stripes_0_3_q0;
        l2_stripes_0_4_load_2_reg_16893 <= l2_stripes_0_4_q0;
        l2_stripes_0_5_load_2_reg_16900 <= l2_stripes_0_5_q0;
        l2_stripes_1_0_load_1_reg_16823 <= l2_stripes_1_0_q1;
        l2_stripes_1_0_load_reg_16727 <= l2_stripes_1_0_q0;
        l2_stripes_1_1_load_1_reg_16830 <= l2_stripes_1_1_q1;
        l2_stripes_1_1_load_reg_16736 <= l2_stripes_1_1_q0;
        l2_stripes_1_2_load_1_reg_16837 <= l2_stripes_1_2_q1;
        l2_stripes_1_2_load_reg_16745 <= l2_stripes_1_2_q0;
        l2_stripes_1_3_load_1_reg_16844 <= l2_stripes_1_3_q1;
        l2_stripes_1_3_load_reg_16754 <= l2_stripes_1_3_q0;
        l2_stripes_1_4_load_1_reg_16851 <= l2_stripes_1_4_q1;
        l2_stripes_1_4_load_reg_16763 <= l2_stripes_1_4_q0;
        l2_stripes_1_5_load_1_reg_16858 <= l2_stripes_1_5_q1;
        l2_stripes_1_5_load_reg_16772 <= l2_stripes_1_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15998) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        l2_stripes_1_0_load_2_reg_17126 <= l2_stripes_1_0_q0;
        l2_stripes_1_1_load_2_reg_17133 <= l2_stripes_1_1_q0;
        l2_stripes_1_2_load_2_reg_17140 <= l2_stripes_1_2_q0;
        l2_stripes_1_3_load_2_reg_17147 <= l2_stripes_1_3_q0;
        l2_stripes_1_4_load_2_reg_17154 <= l2_stripes_1_4_q0;
        l2_stripes_1_5_load_2_reg_17161 <= l2_stripes_1_5_q0;
        l2_stripes_3_0_load_1_reg_17042 <= l2_stripes_3_0_q1;
        l2_stripes_3_0_load_reg_16974 <= l2_stripes_3_0_q0;
        l2_stripes_3_1_load_1_reg_17049 <= l2_stripes_3_1_q1;
        l2_stripes_3_1_load_reg_16981 <= l2_stripes_3_1_q0;
        l2_stripes_3_2_load_1_reg_17056 <= l2_stripes_3_2_q1;
        l2_stripes_3_2_load_reg_16988 <= l2_stripes_3_2_q0;
        l2_stripes_3_3_load_1_reg_17063 <= l2_stripes_3_3_q1;
        l2_stripes_3_3_load_reg_16995 <= l2_stripes_3_3_q0;
        l2_stripes_3_4_load_1_reg_17070 <= l2_stripes_3_4_q1;
        l2_stripes_3_4_load_reg_17002 <= l2_stripes_3_4_q0;
        l2_stripes_3_5_load_1_reg_17077 <= l2_stripes_3_5_q1;
        l2_stripes_3_5_load_reg_17009 <= l2_stripes_3_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15998) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001))) begin
        l2_stripes_2_0_load_1_reg_16252 <= l2_stripes_2_0_q1;
        l2_stripes_2_0_load_reg_16180 <= l2_stripes_2_0_q0;
        l2_stripes_2_1_load_1_reg_16260 <= l2_stripes_2_1_q1;
        l2_stripes_2_1_load_reg_16187 <= l2_stripes_2_1_q0;
        l2_stripes_2_2_load_1_reg_16268 <= l2_stripes_2_2_q1;
        l2_stripes_2_2_load_reg_16194 <= l2_stripes_2_2_q0;
        l2_stripes_2_3_load_1_reg_16276 <= l2_stripes_2_3_q1;
        l2_stripes_2_3_load_reg_16201 <= l2_stripes_2_3_q0;
        l2_stripes_2_4_load_1_reg_16284 <= l2_stripes_2_4_q1;
        l2_stripes_2_4_load_reg_16208 <= l2_stripes_2_4_q0;
        l2_stripes_2_5_load_1_reg_16292 <= l2_stripes_2_5_q1;
        l2_stripes_2_5_load_reg_16215 <= l2_stripes_2_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (icmp_ln115_reg_14282 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001))) begin
        l2_stripes_3_0_addr_reg_16150 <= zext_ln119_reg_15569;
        l2_stripes_3_1_addr_reg_16155 <= zext_ln119_reg_15569;
        l2_stripes_3_2_addr_reg_16160 <= zext_ln119_reg_15569;
        l2_stripes_3_3_addr_reg_16165 <= zext_ln119_reg_15569;
        l2_stripes_3_4_addr_reg_16170 <= zext_ln119_reg_15569;
        l2_stripes_3_5_addr_reg_16175 <= zext_ln119_reg_15569;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15998) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001))) begin
        l2_stripes_3_0_load_2_reg_17190 <= l2_stripes_3_0_q0;
        l2_stripes_3_1_load_2_reg_17197 <= l2_stripes_3_1_q0;
        l2_stripes_3_2_load_2_reg_17204 <= l2_stripes_3_2_q0;
        l2_stripes_3_3_load_2_reg_17211 <= l2_stripes_3_3_q0;
        l2_stripes_3_4_load_2_reg_17218 <= l2_stripes_3_4_q0;
        l2_stripes_3_5_load_2_reg_17225 <= l2_stripes_3_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (icmp_ln115_reg_14282 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        l2_write_col_offset <= select_ln124_fu_7486_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (or_ln212_1_fu_8369_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        l2_write_row_offset <= select_ln212_2_fu_8374_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        l2_write_row_offset_2_reg_15540 <= l2_write_row_offset;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15998) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        mul_ln167_10_reg_17091 <= mul_ln167_10_fu_14114_p2;
        mul_ln167_6_reg_17032 <= mul_ln167_6_fu_14108_p2;
        select_ln149_1_reg_17016 <= select_ln149_1_fu_8311_p3;
        select_ln167_21_reg_17037 <= select_ln167_21_fu_8334_p3;
        zext_ln167_28_reg_17027[7 : 0] <= zext_ln167_28_fu_8325_p1[7 : 0];
        zext_ln167_46_reg_17084[7 : 0] <= zext_ln167_46_fu_8341_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15998) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001))) begin
        mul_ln167_11_reg_17185 <= mul_ln167_11_fu_14126_p2;
        mul_ln167_3_reg_17180 <= mul_ln167_3_fu_14120_p2;
        select_ln149_7_reg_17232 <= select_ln149_7_fu_8432_p3;
        select_ln167_92_reg_17244 <= select_ln167_92_fu_8456_p3;
        zext_ln167_10_reg_17175[7 : 0] <= zext_ln167_10_fu_8400_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15998) & (trunc_ln147_1_reg_15807 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001))) begin
        mul_ln167_12_reg_17439 <= mul_ln167_12_fu_8705_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15998) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001))) begin
        mul_ln167_14_reg_16969 <= mul_ln167_14_fu_14102_p2;
        mul_ln167_2_reg_16692 <= mul_ln167_2_fu_14096_p2;
        select_ln149_2_reg_16781 <= select_ln149_2_fu_8242_p3;
        select_ln149_4_reg_16907 <= select_ln149_4_fu_8260_p3;
        select_ln149_6_reg_16947 <= select_ln149_6_fu_8267_p3;
        select_ln167_53_reg_16958[1] <= select_ln167_53_fu_8272_p3[1];
        zext_ln167_1_reg_16682[7 : 0] <= zext_ln167_1_fu_8204_p1[7 : 0];
        zext_ln167_72_reg_16963[7 : 0] <= zext_ln167_72_fu_8279_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15998) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001))) begin
        mul_ln167_15_reg_17260 <= mul_ln167_15_fu_14131_p2;
        mul_ln167_17_reg_17265 <= mul_ln167_17_fu_14137_p2;
        select_ln149_9_reg_17270 <= select_ln149_9_fu_8510_p3;
        zext_ln167_79_reg_17254[7 : 0] <= zext_ln167_79_fu_8468_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (trunc_ln147_1_reg_15807 == 1'd0) & (1'd1 == and_ln147_reg_15998) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_11001))) begin
        mul_ln167_16_reg_17472 <= mul_ln167_16_fu_8739_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (trunc_ln147_1_reg_15807 == 1'd0) & (1'd1 == and_ln147_reg_15998) & (1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_block_pp0_stage28_11001))) begin
        mul_ln167_18_reg_17527 <= mul_ln167_18_fu_8828_p2;
        sub_ln167_82_reg_17547[10 : 2] <= sub_ln167_82_fu_8865_p2[10 : 2];
        tmp_78_reg_17613 <= tmp_78_fu_8973_p8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (trunc_ln147_1_reg_15807 == 1'd0) & (1'd1 == and_ln147_reg_15998) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001))) begin
        mul_ln167_1_reg_17249 <= mul_ln167_1_fu_8463_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15998) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001))) begin
        mul_ln167_20_reg_17296 <= mul_ln167_20_fu_14143_p2;
        mul_ln167_21_reg_17301 <= mul_ln167_21_fu_14149_p2;
        mul_ln167_4_reg_17285 <= mul_ln167_4_fu_8520_p2;
        select_ln149_10_reg_17306 <= select_ln149_10_fu_8565_p3;
        select_ln149_11_reg_17317 <= select_ln149_11_fu_8594_p3;
        zext_ln167_112_reg_17291[7 : 0] <= zext_ln167_112_fu_8533_p1[7 : 0];
        zext_ln167_9_reg_17280[7 : 0] <= zext_ln167_9_fu_8517_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15998) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001))) begin
        mul_ln167_26_reg_17344 <= mul_ln167_26_fu_14155_p2;
        mul_ln167_28_reg_17356 <= mul_ln167_28_fu_14161_p2;
        zext_ln167_113_reg_17333[7 : 0] <= zext_ln167_113_fu_8606_p1[7 : 0];
        zext_ln167_126_reg_17349[7 : 0] <= zext_ln167_126_fu_8616_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15998) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001))) begin
        mul_ln167_33_reg_17449 <= mul_ln167_33_fu_14179_p2;
        mul_ln167_36_reg_17462 <= mul_ln167_36_fu_14185_p2;
        select_ln149_5_reg_17421 <= select_ln149_5_fu_8694_p3;
        zext_ln167_180_reg_17444[7 : 0] <= zext_ln167_180_fu_8711_p1[7 : 0];
        zext_ln167_220_reg_17454[7 : 0] <= zext_ln167_220_fu_8729_p1[7 : 0];
        zext_ln167_61_reg_17431[7 : 0] <= zext_ln167_61_fu_8701_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15998) & (trunc_ln147_1_reg_15807 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001))) begin
        mul_ln167_5_reg_17328 <= mul_ln167_5_fu_8601_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (trunc_ln147_1_reg_15807 == 1'd0) & (1'b0 == ap_block_pp0_stage25_11001) & (1'd1 == and_ln147_reg_15998) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        mul_ln167_9_reg_17372 <= mul_ln167_9_fu_8626_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (trunc_ln147_1_reg_15807 == 1'd0) & (1'd1 == and_ln147_reg_15998) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001))) begin
        mul_ln167_reg_16687 <= mul_ln167_fu_8207_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage25_11001) & (1'd1 == and_ln147_reg_15998) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage29_11001) & (1'd1 == and_ln147_reg_15998) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_3603 <= grp_fu_3530_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15998) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001))) begin
        select_ln149_reg_16446 <= select_ln149_fu_8051_p3;
        select_ln157_1_reg_16636 <= select_ln157_1_fu_8095_p3;
        select_ln157_2_reg_16660 <= select_ln157_2_fu_8172_p3;
        select_ln157_reg_16402 <= select_ln157_fu_8030_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        select_ln42_12_reg_14584 <= select_ln42_12_fu_4582_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        select_ln81_1_reg_14954 <= select_ln81_1_fu_4738_p3;
        select_ln81_2_reg_14967 <= select_ln81_2_fu_4785_p3;
        select_ln81_reg_14599 <= select_ln81_fu_4666_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (trunc_ln147_1_reg_15807 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln147_reg_15998) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sub_ln167_43_reg_17933 <= sub_ln167_43_fu_12976_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001))) begin
        tmp_10_reg_15137 <= tmp_10_fu_4877_p8;
        tmp_16_reg_15147 <= tmp_16_fu_4888_p8;
        tmp_2_reg_14980 <= tmp_2_fu_4793_p8;
        tmp_4_reg_14992 <= tmp_4_fu_4834_p8;
        tmp_5_reg_15000 <= tmp_5_fu_4845_p8;
        tmp_7_reg_15086 <= tmp_7_fu_4860_p8;
        zext_ln92_16_reg_14987[11 : 4] <= zext_ln92_16_fu_4812_p1[11 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15998) & (trunc_ln147_1_reg_15807 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001))) begin
        tmp_42_reg_16650 <= tmp_42_fu_8103_p8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (trunc_ln147_1_reg_15807 == 1'd0) & (1'd1 == and_ln147_reg_15998) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001))) begin
        tmp_43_reg_16655 <= tmp_43_fu_8115_p8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15998) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001))) begin
        tmp_56_reg_17361 <= grp_fu_3486_p8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (trunc_ln147_1_reg_15807 == 1'd0) & (1'd1 == and_ln147_reg_15998) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001))) begin
        tmp_58_reg_17367 <= grp_fu_3497_p8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15998) & (trunc_ln147_1_reg_15807 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_block_pp0_stage28_11001))) begin
        tmp_59_reg_17552 <= grp_fu_3581_p8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15998) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_11001))) begin
        tmp_71_reg_17482 <= grp_fu_3559_p8;
        tmp_72_reg_17488 <= grp_fu_3570_p8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15998) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_block_pp0_stage28_11001))) begin
        tmp_81_reg_17618 <= grp_fu_3537_p8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (trunc_ln147_1_reg_15807 == 1'd0) & (1'd1 == and_ln147_reg_15998) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_block_pp0_stage28_11001))) begin
        tmp_82_reg_17624 <= grp_fu_3548_p8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln147_reg_15998) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001))) begin
        zext_ln167_35_reg_16330[16 : 0] <= zext_ln167_35_fu_7906_p1[16 : 0];
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln182_reg_16119 == 1'd0) & (1'd1 == and_ln147_reg_15998))) begin
        ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3174_p4 = trunc_ln147_1_reg_15807;
    end else begin
        ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3174_p4 = ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3170;
    end
end

always @ (*) begin
    if (((icmp_ln182_reg_16119 == 1'd0) & (1'd1 == and_ln147_reg_15998))) begin
        ap_phi_mux_l2_maxes_0_new_1_phi_fu_3185_p4 = select_ln173_8_fu_3920_p3;
    end else begin
        ap_phi_mux_l2_maxes_0_new_1_phi_fu_3185_p4 = ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3181;
    end
end

always @ (*) begin
    if (((icmp_ln182_reg_16119 == 1'd0) & (1'd1 == and_ln147_reg_15998))) begin
        ap_phi_mux_l2_maxes_1_new_1_phi_fu_3196_p4 = select_ln173_9_fu_3928_p3;
    end else begin
        ap_phi_mux_l2_maxes_1_new_1_phi_fu_3196_p4 = ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3192;
    end
end

always @ (*) begin
    if (((icmp_ln182_reg_16119 == 1'd0) & (1'd1 == and_ln147_reg_15998))) begin
        ap_phi_mux_l2_maxes_2_new_1_phi_fu_3207_p4 = select_ln173_10_fu_3936_p3;
    end else begin
        ap_phi_mux_l2_maxes_2_new_1_phi_fu_3207_p4 = ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3203;
    end
end

always @ (*) begin
    if (((icmp_ln182_reg_16119 == 1'd0) & (1'd1 == and_ln147_reg_15998))) begin
        ap_phi_mux_l2_maxes_3_new_1_phi_fu_3218_p4 = select_ln173_11_fu_3944_p3;
    end else begin
        ap_phi_mux_l2_maxes_3_new_1_phi_fu_3218_p4 = ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3214;
    end
end

always @ (*) begin
    if (((icmp_ln182_reg_16119 == 1'd0) & (1'd1 == and_ln147_reg_15998))) begin
        ap_phi_mux_l2_maxes_4_new_1_phi_fu_3229_p4 = select_ln173_12_fu_3952_p3;
    end else begin
        ap_phi_mux_l2_maxes_4_new_1_phi_fu_3229_p4 = ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3225;
    end
end

always @ (*) begin
    if (((icmp_ln182_reg_16119 == 1'd0) & (1'd1 == and_ln147_reg_15998))) begin
        ap_phi_mux_l2_maxes_5_new_1_phi_fu_3240_p4 = select_ln173_13_fu_3960_p3;
    end else begin
        ap_phi_mux_l2_maxes_5_new_1_phi_fu_3240_p4 = ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3236;
    end
end

always @ (*) begin
    if (((icmp_ln182_reg_16119 == 1'd0) & (1'd1 == and_ln147_reg_15998))) begin
        ap_phi_mux_l2_maxes_6_new_1_phi_fu_3251_p4 = select_ln173_14_fu_3968_p3;
    end else begin
        ap_phi_mux_l2_maxes_6_new_1_phi_fu_3251_p4 = ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3247;
    end
end

always @ (*) begin
    if (((icmp_ln182_reg_16119 == 1'd0) & (1'd1 == and_ln147_reg_15998))) begin
        ap_phi_mux_l2_maxes_7_new_1_phi_fu_3262_p4 = select_ln173_15_fu_3976_p3;
    end else begin
        ap_phi_mux_l2_maxes_7_new_1_phi_fu_3262_p4 = ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3258;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln147_reg_15998)) begin
        ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3273_p4 = ap_phi_mux_l2_read_row_offset_f_phi_fu_3153_p4;
    end else begin
        ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3273_p4 = 1'd0;
    end
end

always @ (*) begin
    if (((icmp_ln182_reg_16119 == 1'd0) & (1'd1 == and_ln147_reg_15998))) begin
        ap_phi_mux_l2_read_row_offset_f_phi_fu_3153_p4 = 1'd0;
    end else begin
        ap_phi_mux_l2_read_row_offset_f_phi_fu_3153_p4 = ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3150;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln147_reg_15998)) begin
        ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3285_p4 = ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3160;
    end else begin
        ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3285_p4 = ap_phi_reg_pp0_iter1_l2_read_row_offset_n_1_reg_3281;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage29_11001) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_start_pp0 = 1'b1;
    end else begin
        ap_reset_start_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            grp_fu_3469_p7 = select_ln157_reg_16402;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            grp_fu_3469_p7 = select_ln157_fu_8030_p3;
        end else begin
            grp_fu_3469_p7 = 'bx;
        end
    end else begin
        grp_fu_3469_p7 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln33_reg_14253 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        in_r_TDATA_blk_n = in_r_TVALID;
    end else begin
        in_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        in_r_TREADY = 1'b1;
    end else begin
        in_r_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_0_address0 = zext_ln92_fu_7513_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_0_0_address0 = zext_ln92_8_fu_4679_p1;
        end else begin
            l1_stripes_0_0_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_0_address1 = zext_ln92_4_fu_7541_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_0_address1 = zext_ln40_7_fu_4601_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_0_address1 = zext_ln40_6_fu_4556_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_0_address1 = zext_ln40_5_fu_4458_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_0_address1 = zext_ln40_4_fu_4386_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_0_address1 = zext_ln40_3_fu_4303_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_0_address1 = zext_ln40_2_fu_4239_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_0_address1 = zext_ln40_1_fu_4129_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_0_address1 = zext_ln40_fu_3752_p1;
        end else begin
            l1_stripes_0_0_address1 = 'bx;
        end
    end else begin
        l1_stripes_0_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_0_0_ce0 = 1'b1;
    end else begin
        l1_stripes_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_0_0_ce1 = 1'b1;
    end else begin
        l1_stripes_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_0_d1 = p_Result_7_reg_14458;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_0_d1 = p_Result_6_reg_14436;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_0_d1 = p_Result_5_reg_14414;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_0_d1 = p_Result_4_reg_14392;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_0_d1 = p_Result_3_reg_14370;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_0_d1 = p_Result_s_reg_14348;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_0_d1 = {{tmp_data_V_1_reg_14300[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_0_d1 = trunc_ln681_fu_3730_p1;
        end else begin
            l1_stripes_0_0_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln40_7_reg_14548 == 2'd0) & (trunc_ln40_1_reg_14320 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln40_6_reg_14538 == 2'd0) & (trunc_ln40_1_reg_14320 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln40_4_reg_14506 == 2'd0) & (trunc_ln40_1_reg_14320 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_3_fu_4261_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln40_1_reg_14320 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_2_fu_4151_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln40_1_reg_14320 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln40_5_reg_14517 == 2'd0) & (trunc_ln40_1_reg_14320 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_8_reg_14570 == 2'd0) & (trunc_ln40_1_reg_14320 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((trunc_ln40_1_fu_3782_p1 == 3'd0) & (trunc_ln40_fu_3778_p1 == 2'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_0_we1 = 1'b1;
    end else begin
        l1_stripes_0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_1_address0 = zext_ln92_fu_7513_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_0_1_address0 = zext_ln92_8_fu_4679_p1;
        end else begin
            l1_stripes_0_1_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_1_address1 = zext_ln92_4_fu_7541_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_1_address1 = zext_ln40_7_fu_4601_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_1_address1 = zext_ln40_6_fu_4556_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_1_address1 = zext_ln40_5_fu_4458_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_1_address1 = zext_ln40_4_fu_4386_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_1_address1 = zext_ln40_3_fu_4303_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_1_address1 = zext_ln40_2_fu_4239_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_1_address1 = zext_ln40_1_fu_4129_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_1_address1 = zext_ln40_fu_3752_p1;
        end else begin
            l1_stripes_0_1_address1 = 'bx;
        end
    end else begin
        l1_stripes_0_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_0_1_ce0 = 1'b1;
    end else begin
        l1_stripes_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_0_1_ce1 = 1'b1;
    end else begin
        l1_stripes_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_1_d1 = p_Result_7_reg_14458;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_1_d1 = p_Result_6_reg_14436;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_1_d1 = p_Result_5_reg_14414;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_1_d1 = p_Result_4_reg_14392;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_1_d1 = p_Result_3_reg_14370;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_1_d1 = p_Result_s_reg_14348;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_1_d1 = {{tmp_data_V_1_reg_14300[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_1_d1 = trunc_ln681_fu_3730_p1;
        end else begin
            l1_stripes_0_1_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln40_7_reg_14548 == 2'd0) & (trunc_ln40_1_reg_14320 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln40_6_reg_14538 == 2'd0) & (trunc_ln40_1_reg_14320 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln40_4_reg_14506 == 2'd0) & (trunc_ln40_1_reg_14320 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_3_fu_4261_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln40_1_reg_14320 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_2_fu_4151_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln40_1_reg_14320 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln40_5_reg_14517 == 2'd0) & (trunc_ln40_1_reg_14320 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_8_reg_14570 == 2'd0) & (trunc_ln40_1_reg_14320 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((trunc_ln40_1_fu_3782_p1 == 3'd1) & (trunc_ln40_fu_3778_p1 == 2'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_1_we1 = 1'b1;
    end else begin
        l1_stripes_0_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_2_address0 = zext_ln92_fu_7513_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_0_2_address0 = zext_ln92_8_fu_4679_p1;
        end else begin
            l1_stripes_0_2_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_2_address1 = zext_ln92_4_fu_7541_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_2_address1 = zext_ln40_7_fu_4601_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_2_address1 = zext_ln40_6_fu_4556_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_2_address1 = zext_ln40_5_fu_4458_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_2_address1 = zext_ln40_4_fu_4386_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_2_address1 = zext_ln40_3_fu_4303_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_2_address1 = zext_ln40_2_fu_4239_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_2_address1 = zext_ln40_1_fu_4129_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_2_address1 = zext_ln40_fu_3752_p1;
        end else begin
            l1_stripes_0_2_address1 = 'bx;
        end
    end else begin
        l1_stripes_0_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_0_2_ce0 = 1'b1;
    end else begin
        l1_stripes_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_0_2_ce1 = 1'b1;
    end else begin
        l1_stripes_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_2_d1 = p_Result_7_reg_14458;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_2_d1 = p_Result_6_reg_14436;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_2_d1 = p_Result_5_reg_14414;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_2_d1 = p_Result_4_reg_14392;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_2_d1 = p_Result_3_reg_14370;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_2_d1 = p_Result_s_reg_14348;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_2_d1 = {{tmp_data_V_1_reg_14300[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_2_d1 = trunc_ln681_fu_3730_p1;
        end else begin
            l1_stripes_0_2_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln40_7_reg_14548 == 2'd0) & (trunc_ln40_1_reg_14320 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln40_6_reg_14538 == 2'd0) & (trunc_ln40_1_reg_14320 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln40_4_reg_14506 == 2'd0) & (trunc_ln40_1_reg_14320 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_3_fu_4261_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln40_1_reg_14320 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_2_fu_4151_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln40_1_reg_14320 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln40_5_reg_14517 == 2'd0) & (trunc_ln40_1_reg_14320 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_8_reg_14570 == 2'd0) & (trunc_ln40_1_reg_14320 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((trunc_ln40_1_fu_3782_p1 == 3'd2) & (trunc_ln40_fu_3778_p1 == 2'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_2_we1 = 1'b1;
    end else begin
        l1_stripes_0_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_3_address0 = zext_ln92_fu_7513_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_0_3_address0 = zext_ln92_8_fu_4679_p1;
        end else begin
            l1_stripes_0_3_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_3_address1 = zext_ln92_4_fu_7541_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_3_address1 = zext_ln40_7_fu_4601_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_3_address1 = zext_ln40_6_fu_4556_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_3_address1 = zext_ln40_5_fu_4458_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_3_address1 = zext_ln40_4_fu_4386_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_3_address1 = zext_ln40_3_fu_4303_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_3_address1 = zext_ln40_2_fu_4239_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_3_address1 = zext_ln40_1_fu_4129_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_3_address1 = zext_ln40_fu_3752_p1;
        end else begin
            l1_stripes_0_3_address1 = 'bx;
        end
    end else begin
        l1_stripes_0_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_0_3_ce0 = 1'b1;
    end else begin
        l1_stripes_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_0_3_ce1 = 1'b1;
    end else begin
        l1_stripes_0_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_3_d1 = p_Result_7_reg_14458;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_3_d1 = p_Result_6_reg_14436;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_3_d1 = p_Result_5_reg_14414;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_3_d1 = p_Result_4_reg_14392;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_3_d1 = p_Result_3_reg_14370;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_3_d1 = p_Result_s_reg_14348;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_3_d1 = {{tmp_data_V_1_reg_14300[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_3_d1 = trunc_ln681_fu_3730_p1;
        end else begin
            l1_stripes_0_3_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln40_7_reg_14548 == 2'd0) & (trunc_ln40_1_reg_14320 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln40_6_reg_14538 == 2'd0) & (trunc_ln40_1_reg_14320 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln40_4_reg_14506 == 2'd0) & (trunc_ln40_1_reg_14320 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_3_fu_4261_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln40_1_reg_14320 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_2_fu_4151_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln40_1_reg_14320 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln40_5_reg_14517 == 2'd0) & (trunc_ln40_1_reg_14320 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_8_reg_14570 == 2'd0) & (trunc_ln40_1_reg_14320 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((trunc_ln40_1_fu_3782_p1 == 3'd3) & (trunc_ln40_fu_3778_p1 == 2'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_3_we1 = 1'b1;
    end else begin
        l1_stripes_0_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_4_address0 = zext_ln92_fu_7513_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_0_4_address0 = zext_ln92_8_fu_4679_p1;
        end else begin
            l1_stripes_0_4_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_4_address1 = zext_ln92_4_fu_7541_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_4_address1 = zext_ln40_7_fu_4601_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_4_address1 = zext_ln40_6_fu_4556_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_4_address1 = zext_ln40_5_fu_4458_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_4_address1 = zext_ln40_4_fu_4386_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_4_address1 = zext_ln40_3_fu_4303_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_4_address1 = zext_ln40_2_fu_4239_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_4_address1 = zext_ln40_1_fu_4129_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_4_address1 = zext_ln40_fu_3752_p1;
        end else begin
            l1_stripes_0_4_address1 = 'bx;
        end
    end else begin
        l1_stripes_0_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_0_4_ce0 = 1'b1;
    end else begin
        l1_stripes_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_0_4_ce1 = 1'b1;
    end else begin
        l1_stripes_0_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_4_d1 = p_Result_7_reg_14458;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_4_d1 = p_Result_6_reg_14436;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_4_d1 = p_Result_5_reg_14414;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_4_d1 = p_Result_4_reg_14392;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_4_d1 = p_Result_3_reg_14370;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_4_d1 = p_Result_s_reg_14348;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_4_d1 = {{tmp_data_V_1_reg_14300[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_4_d1 = trunc_ln681_fu_3730_p1;
        end else begin
            l1_stripes_0_4_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln40_7_reg_14548 == 2'd0) & (trunc_ln40_1_reg_14320 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln40_6_reg_14538 == 2'd0) & (trunc_ln40_1_reg_14320 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln40_4_reg_14506 == 2'd0) & (trunc_ln40_1_reg_14320 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_3_fu_4261_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln40_1_reg_14320 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_2_fu_4151_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln40_1_reg_14320 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln40_5_reg_14517 == 2'd0) & (trunc_ln40_1_reg_14320 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_8_reg_14570 == 2'd0) & (trunc_ln40_1_reg_14320 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((trunc_ln40_1_fu_3782_p1 == 3'd4) & (trunc_ln40_fu_3778_p1 == 2'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_4_we1 = 1'b1;
    end else begin
        l1_stripes_0_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_5_address0 = zext_ln92_fu_7513_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_0_5_address0 = zext_ln92_8_fu_4679_p1;
        end else begin
            l1_stripes_0_5_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_0_5_address1 = zext_ln92_4_fu_7541_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_5_address1 = zext_ln40_7_fu_4601_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_5_address1 = zext_ln40_6_fu_4556_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_5_address1 = zext_ln40_5_fu_4458_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_5_address1 = zext_ln40_4_fu_4386_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_5_address1 = zext_ln40_3_fu_4303_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_5_address1 = zext_ln40_2_fu_4239_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_5_address1 = zext_ln40_1_fu_4129_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_5_address1 = zext_ln40_fu_3752_p1;
        end else begin
            l1_stripes_0_5_address1 = 'bx;
        end
    end else begin
        l1_stripes_0_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_0_5_ce0 = 1'b1;
    end else begin
        l1_stripes_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_0_5_ce1 = 1'b1;
    end else begin
        l1_stripes_0_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_5_d1 = p_Result_7_reg_14458;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_5_d1 = p_Result_6_reg_14436;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_5_d1 = p_Result_5_reg_14414;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_5_d1 = p_Result_4_reg_14392;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_5_d1 = p_Result_3_reg_14370;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_5_d1 = p_Result_s_reg_14348;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_5_d1 = {{tmp_data_V_1_reg_14300[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_5_d1 = trunc_ln681_fu_3730_p1;
        end else begin
            l1_stripes_0_5_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_5_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln40_1_reg_14320 == 3'd0) & ~(trunc_ln40_1_reg_14320 == 3'd1) & ~(trunc_ln40_1_reg_14320 == 3'd2) & ~(trunc_ln40_1_reg_14320 == 3'd3) & ~(trunc_ln40_1_reg_14320 == 3'd4) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln40_7_reg_14548 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_1_reg_14320 == 3'd0) & ~(trunc_ln40_1_reg_14320 == 3'd1) & ~(trunc_ln40_1_reg_14320 == 3'd2) & ~(trunc_ln40_1_reg_14320 == 3'd3) & ~(trunc_ln40_1_reg_14320 == 3'd4) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln40_6_reg_14538 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_1_reg_14320 == 3'd0) & ~(trunc_ln40_1_reg_14320 == 3'd1) & ~(trunc_ln40_1_reg_14320 == 3'd2) & ~(trunc_ln40_1_reg_14320 == 3'd3) & ~(trunc_ln40_1_reg_14320 == 3'd4) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln40_4_reg_14506 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_1_reg_14320 == 3'd0) & ~(trunc_ln40_1_reg_14320 == 3'd1) & ~(trunc_ln40_1_reg_14320 == 3'd2) & ~(trunc_ln40_1_reg_14320 == 3'd3) & ~(trunc_ln40_1_reg_14320 == 3'd4) & (trunc_ln40_3_fu_4261_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_1_reg_14320 == 3'd0) & ~(trunc_ln40_1_reg_14320 == 3'd1) & ~(trunc_ln40_1_reg_14320 == 3'd2) & ~(trunc_ln40_1_reg_14320 == 3'd3) & ~(trunc_ln40_1_reg_14320 == 3'd4) & (trunc_ln40_2_fu_4151_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_1_reg_14320 == 3'd0) & ~(trunc_ln40_1_reg_14320 == 3'd1) & ~(trunc_ln40_1_reg_14320 == 3'd2) & ~(trunc_ln40_1_reg_14320 == 3'd3) & ~(trunc_ln40_1_reg_14320 == 3'd4) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln40_5_reg_14517 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_1_reg_14320 == 3'd0) & ~(trunc_ln40_1_reg_14320 == 3'd1) & ~(trunc_ln40_1_reg_14320 == 3'd2) & ~(trunc_ln40_1_reg_14320 == 3'd3) & ~(trunc_ln40_1_reg_14320 == 3'd4) & (trunc_ln40_8_reg_14570 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | (~(trunc_ln40_1_fu_3782_p1 == 3'd0) & ~(trunc_ln40_1_fu_3782_p1 == 3'd1) & ~(trunc_ln40_1_fu_3782_p1 == 3'd2) & ~(trunc_ln40_1_fu_3782_p1 == 3'd3) & ~(trunc_ln40_1_fu_3782_p1 == 3'd4) & (trunc_ln40_fu_3778_p1 == 2'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_5_we1 = 1'b1;
    end else begin
        l1_stripes_0_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_0_address0 = zext_ln92_fu_7513_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_1_0_address0 = zext_ln92_8_fu_4679_p1;
        end else begin
            l1_stripes_1_0_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_0_address1 = zext_ln92_4_fu_7541_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_0_address1 = zext_ln40_7_fu_4601_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_0_address1 = zext_ln40_6_fu_4556_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_0_address1 = zext_ln40_5_fu_4458_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_0_address1 = zext_ln40_4_fu_4386_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_0_address1 = zext_ln40_3_fu_4303_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_0_address1 = zext_ln40_2_fu_4239_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_0_address1 = zext_ln40_1_fu_4129_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_0_address1 = zext_ln40_fu_3752_p1;
        end else begin
            l1_stripes_1_0_address1 = 'bx;
        end
    end else begin
        l1_stripes_1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_1_0_ce0 = 1'b1;
    end else begin
        l1_stripes_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_1_0_ce1 = 1'b1;
    end else begin
        l1_stripes_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_0_d1 = p_Result_7_reg_14458;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_0_d1 = p_Result_6_reg_14436;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_0_d1 = p_Result_5_reg_14414;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_0_d1 = p_Result_4_reg_14392;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_0_d1 = p_Result_3_reg_14370;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_0_d1 = p_Result_s_reg_14348;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_0_d1 = {{tmp_data_V_1_reg_14300[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_0_d1 = trunc_ln681_fu_3730_p1;
        end else begin
            l1_stripes_1_0_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln40_7_reg_14548 == 2'd1) & (trunc_ln40_1_reg_14320 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln40_6_reg_14538 == 2'd1) & (trunc_ln40_1_reg_14320 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln40_4_reg_14506 == 2'd1) & (trunc_ln40_1_reg_14320 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_3_fu_4261_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln40_1_reg_14320 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_2_fu_4151_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln40_1_reg_14320 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln40_5_reg_14517 == 2'd1) & (trunc_ln40_1_reg_14320 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_8_reg_14570 == 2'd1) & (trunc_ln40_1_reg_14320 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((trunc_ln40_1_fu_3782_p1 == 3'd0) & (trunc_ln40_fu_3778_p1 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_0_we1 = 1'b1;
    end else begin
        l1_stripes_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_1_address0 = zext_ln92_fu_7513_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_1_1_address0 = zext_ln92_8_fu_4679_p1;
        end else begin
            l1_stripes_1_1_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_1_address1 = zext_ln92_4_fu_7541_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_1_address1 = zext_ln40_7_fu_4601_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_1_address1 = zext_ln40_6_fu_4556_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_1_address1 = zext_ln40_5_fu_4458_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_1_address1 = zext_ln40_4_fu_4386_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_1_address1 = zext_ln40_3_fu_4303_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_1_address1 = zext_ln40_2_fu_4239_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_1_address1 = zext_ln40_1_fu_4129_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_1_address1 = zext_ln40_fu_3752_p1;
        end else begin
            l1_stripes_1_1_address1 = 'bx;
        end
    end else begin
        l1_stripes_1_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_1_1_ce0 = 1'b1;
    end else begin
        l1_stripes_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_1_1_ce1 = 1'b1;
    end else begin
        l1_stripes_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_1_d1 = p_Result_7_reg_14458;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_1_d1 = p_Result_6_reg_14436;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_1_d1 = p_Result_5_reg_14414;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_1_d1 = p_Result_4_reg_14392;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_1_d1 = p_Result_3_reg_14370;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_1_d1 = p_Result_s_reg_14348;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_1_d1 = {{tmp_data_V_1_reg_14300[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_1_d1 = trunc_ln681_fu_3730_p1;
        end else begin
            l1_stripes_1_1_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln40_7_reg_14548 == 2'd1) & (trunc_ln40_1_reg_14320 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln40_6_reg_14538 == 2'd1) & (trunc_ln40_1_reg_14320 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln40_4_reg_14506 == 2'd1) & (trunc_ln40_1_reg_14320 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_3_fu_4261_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln40_1_reg_14320 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_2_fu_4151_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln40_1_reg_14320 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln40_5_reg_14517 == 2'd1) & (trunc_ln40_1_reg_14320 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_8_reg_14570 == 2'd1) & (trunc_ln40_1_reg_14320 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((trunc_ln40_1_fu_3782_p1 == 3'd1) & (trunc_ln40_fu_3778_p1 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_1_we1 = 1'b1;
    end else begin
        l1_stripes_1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_2_address0 = zext_ln92_fu_7513_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_1_2_address0 = zext_ln92_8_fu_4679_p1;
        end else begin
            l1_stripes_1_2_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_2_address1 = zext_ln92_4_fu_7541_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_2_address1 = zext_ln40_7_fu_4601_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_2_address1 = zext_ln40_6_fu_4556_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_2_address1 = zext_ln40_5_fu_4458_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_2_address1 = zext_ln40_4_fu_4386_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_2_address1 = zext_ln40_3_fu_4303_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_2_address1 = zext_ln40_2_fu_4239_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_2_address1 = zext_ln40_1_fu_4129_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_2_address1 = zext_ln40_fu_3752_p1;
        end else begin
            l1_stripes_1_2_address1 = 'bx;
        end
    end else begin
        l1_stripes_1_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_1_2_ce0 = 1'b1;
    end else begin
        l1_stripes_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_1_2_ce1 = 1'b1;
    end else begin
        l1_stripes_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_2_d1 = p_Result_7_reg_14458;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_2_d1 = p_Result_6_reg_14436;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_2_d1 = p_Result_5_reg_14414;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_2_d1 = p_Result_4_reg_14392;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_2_d1 = p_Result_3_reg_14370;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_2_d1 = p_Result_s_reg_14348;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_2_d1 = {{tmp_data_V_1_reg_14300[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_2_d1 = trunc_ln681_fu_3730_p1;
        end else begin
            l1_stripes_1_2_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln40_7_reg_14548 == 2'd1) & (trunc_ln40_1_reg_14320 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln40_6_reg_14538 == 2'd1) & (trunc_ln40_1_reg_14320 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln40_4_reg_14506 == 2'd1) & (trunc_ln40_1_reg_14320 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_3_fu_4261_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln40_1_reg_14320 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_2_fu_4151_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln40_1_reg_14320 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln40_5_reg_14517 == 2'd1) & (trunc_ln40_1_reg_14320 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_8_reg_14570 == 2'd1) & (trunc_ln40_1_reg_14320 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((trunc_ln40_1_fu_3782_p1 == 3'd2) & (trunc_ln40_fu_3778_p1 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_2_we1 = 1'b1;
    end else begin
        l1_stripes_1_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_3_address0 = zext_ln92_fu_7513_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_1_3_address0 = zext_ln92_8_fu_4679_p1;
        end else begin
            l1_stripes_1_3_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_3_address1 = zext_ln92_4_fu_7541_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_3_address1 = zext_ln40_7_fu_4601_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_3_address1 = zext_ln40_6_fu_4556_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_3_address1 = zext_ln40_5_fu_4458_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_3_address1 = zext_ln40_4_fu_4386_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_3_address1 = zext_ln40_3_fu_4303_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_3_address1 = zext_ln40_2_fu_4239_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_3_address1 = zext_ln40_1_fu_4129_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_3_address1 = zext_ln40_fu_3752_p1;
        end else begin
            l1_stripes_1_3_address1 = 'bx;
        end
    end else begin
        l1_stripes_1_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_1_3_ce0 = 1'b1;
    end else begin
        l1_stripes_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_1_3_ce1 = 1'b1;
    end else begin
        l1_stripes_1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_3_d1 = p_Result_7_reg_14458;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_3_d1 = p_Result_6_reg_14436;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_3_d1 = p_Result_5_reg_14414;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_3_d1 = p_Result_4_reg_14392;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_3_d1 = p_Result_3_reg_14370;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_3_d1 = p_Result_s_reg_14348;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_3_d1 = {{tmp_data_V_1_reg_14300[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_3_d1 = trunc_ln681_fu_3730_p1;
        end else begin
            l1_stripes_1_3_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln40_7_reg_14548 == 2'd1) & (trunc_ln40_1_reg_14320 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln40_6_reg_14538 == 2'd1) & (trunc_ln40_1_reg_14320 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln40_4_reg_14506 == 2'd1) & (trunc_ln40_1_reg_14320 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_3_fu_4261_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln40_1_reg_14320 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_2_fu_4151_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln40_1_reg_14320 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln40_5_reg_14517 == 2'd1) & (trunc_ln40_1_reg_14320 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_8_reg_14570 == 2'd1) & (trunc_ln40_1_reg_14320 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((trunc_ln40_1_fu_3782_p1 == 3'd3) & (trunc_ln40_fu_3778_p1 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_3_we1 = 1'b1;
    end else begin
        l1_stripes_1_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_4_address0 = zext_ln92_fu_7513_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_1_4_address0 = zext_ln92_8_fu_4679_p1;
        end else begin
            l1_stripes_1_4_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_4_address1 = zext_ln92_4_fu_7541_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_4_address1 = zext_ln40_7_fu_4601_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_4_address1 = zext_ln40_6_fu_4556_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_4_address1 = zext_ln40_5_fu_4458_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_4_address1 = zext_ln40_4_fu_4386_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_4_address1 = zext_ln40_3_fu_4303_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_4_address1 = zext_ln40_2_fu_4239_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_4_address1 = zext_ln40_1_fu_4129_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_4_address1 = zext_ln40_fu_3752_p1;
        end else begin
            l1_stripes_1_4_address1 = 'bx;
        end
    end else begin
        l1_stripes_1_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_1_4_ce0 = 1'b1;
    end else begin
        l1_stripes_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_1_4_ce1 = 1'b1;
    end else begin
        l1_stripes_1_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_4_d1 = p_Result_7_reg_14458;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_4_d1 = p_Result_6_reg_14436;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_4_d1 = p_Result_5_reg_14414;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_4_d1 = p_Result_4_reg_14392;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_4_d1 = p_Result_3_reg_14370;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_4_d1 = p_Result_s_reg_14348;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_4_d1 = {{tmp_data_V_1_reg_14300[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_4_d1 = trunc_ln681_fu_3730_p1;
        end else begin
            l1_stripes_1_4_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln40_7_reg_14548 == 2'd1) & (trunc_ln40_1_reg_14320 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln40_6_reg_14538 == 2'd1) & (trunc_ln40_1_reg_14320 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln40_4_reg_14506 == 2'd1) & (trunc_ln40_1_reg_14320 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_3_fu_4261_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln40_1_reg_14320 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_2_fu_4151_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln40_1_reg_14320 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln40_5_reg_14517 == 2'd1) & (trunc_ln40_1_reg_14320 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln40_8_reg_14570 == 2'd1) & (trunc_ln40_1_reg_14320 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((trunc_ln40_1_fu_3782_p1 == 3'd4) & (trunc_ln40_fu_3778_p1 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_4_we1 = 1'b1;
    end else begin
        l1_stripes_1_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_5_address0 = zext_ln92_fu_7513_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_1_5_address0 = zext_ln92_8_fu_4679_p1;
        end else begin
            l1_stripes_1_5_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_1_5_address1 = zext_ln92_4_fu_7541_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_5_address1 = zext_ln40_7_fu_4601_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_5_address1 = zext_ln40_6_fu_4556_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_5_address1 = zext_ln40_5_fu_4458_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_5_address1 = zext_ln40_4_fu_4386_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_5_address1 = zext_ln40_3_fu_4303_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_5_address1 = zext_ln40_2_fu_4239_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_5_address1 = zext_ln40_1_fu_4129_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_5_address1 = zext_ln40_fu_3752_p1;
        end else begin
            l1_stripes_1_5_address1 = 'bx;
        end
    end else begin
        l1_stripes_1_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_1_5_ce0 = 1'b1;
    end else begin
        l1_stripes_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_1_5_ce1 = 1'b1;
    end else begin
        l1_stripes_1_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_5_d1 = p_Result_7_reg_14458;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_5_d1 = p_Result_6_reg_14436;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_5_d1 = p_Result_5_reg_14414;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_5_d1 = p_Result_4_reg_14392;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_5_d1 = p_Result_3_reg_14370;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_5_d1 = p_Result_s_reg_14348;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_5_d1 = {{tmp_data_V_1_reg_14300[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_5_d1 = trunc_ln681_fu_3730_p1;
        end else begin
            l1_stripes_1_5_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_5_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln40_1_reg_14320 == 3'd0) & ~(trunc_ln40_1_reg_14320 == 3'd1) & ~(trunc_ln40_1_reg_14320 == 3'd2) & ~(trunc_ln40_1_reg_14320 == 3'd3) & ~(trunc_ln40_1_reg_14320 == 3'd4) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln40_7_reg_14548 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_1_reg_14320 == 3'd0) & ~(trunc_ln40_1_reg_14320 == 3'd1) & ~(trunc_ln40_1_reg_14320 == 3'd2) & ~(trunc_ln40_1_reg_14320 == 3'd3) & ~(trunc_ln40_1_reg_14320 == 3'd4) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln40_6_reg_14538 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_1_reg_14320 == 3'd0) & ~(trunc_ln40_1_reg_14320 == 3'd1) & ~(trunc_ln40_1_reg_14320 == 3'd2) & ~(trunc_ln40_1_reg_14320 == 3'd3) & ~(trunc_ln40_1_reg_14320 == 3'd4) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln40_4_reg_14506 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_1_reg_14320 == 3'd0) & ~(trunc_ln40_1_reg_14320 == 3'd1) & ~(trunc_ln40_1_reg_14320 == 3'd2) & ~(trunc_ln40_1_reg_14320 == 3'd3) & ~(trunc_ln40_1_reg_14320 == 3'd4) & (trunc_ln40_3_fu_4261_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_1_reg_14320 == 3'd0) & ~(trunc_ln40_1_reg_14320 == 3'd1) & ~(trunc_ln40_1_reg_14320 == 3'd2) & ~(trunc_ln40_1_reg_14320 == 3'd3) & ~(trunc_ln40_1_reg_14320 == 3'd4) & (trunc_ln40_2_fu_4151_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_1_reg_14320 == 3'd0) & ~(trunc_ln40_1_reg_14320 == 3'd1) & ~(trunc_ln40_1_reg_14320 == 3'd2) & ~(trunc_ln40_1_reg_14320 == 3'd3) & ~(trunc_ln40_1_reg_14320 == 3'd4) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln40_5_reg_14517 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_1_reg_14320 == 3'd0) & ~(trunc_ln40_1_reg_14320 == 3'd1) & ~(trunc_ln40_1_reg_14320 == 3'd2) & ~(trunc_ln40_1_reg_14320 == 3'd3) & ~(trunc_ln40_1_reg_14320 == 3'd4) & (trunc_ln40_8_reg_14570 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | (~(trunc_ln40_1_fu_3782_p1 == 3'd0) & ~(trunc_ln40_1_fu_3782_p1 == 3'd1) & ~(trunc_ln40_1_fu_3782_p1 == 3'd2) & ~(trunc_ln40_1_fu_3782_p1 == 3'd3) & ~(trunc_ln40_1_fu_3782_p1 == 3'd4) & (trunc_ln40_fu_3778_p1 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_5_we1 = 1'b1;
    end else begin
        l1_stripes_1_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_0_address0 = zext_ln92_fu_7513_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_2_0_address0 = zext_ln92_8_fu_4679_p1;
        end else begin
            l1_stripes_2_0_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_0_address1 = zext_ln92_4_fu_7541_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_0_address1 = zext_ln40_7_fu_4601_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_0_address1 = zext_ln40_6_fu_4556_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_0_address1 = zext_ln40_5_fu_4458_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_0_address1 = zext_ln40_4_fu_4386_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_0_address1 = zext_ln40_3_fu_4303_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_0_address1 = zext_ln40_2_fu_4239_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_0_address1 = zext_ln40_1_fu_4129_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_0_address1 = zext_ln40_fu_3752_p1;
        end else begin
            l1_stripes_2_0_address1 = 'bx;
        end
    end else begin
        l1_stripes_2_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_2_0_ce0 = 1'b1;
    end else begin
        l1_stripes_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_2_0_ce1 = 1'b1;
    end else begin
        l1_stripes_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_0_d1 = p_Result_7_reg_14458;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_0_d1 = p_Result_6_reg_14436;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_0_d1 = p_Result_5_reg_14414;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_0_d1 = p_Result_4_reg_14392;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_0_d1 = p_Result_3_reg_14370;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_0_d1 = p_Result_s_reg_14348;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_0_d1 = {{tmp_data_V_1_reg_14300[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_0_d1 = trunc_ln681_fu_3730_p1;
        end else begin
            l1_stripes_2_0_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_0_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln40_7_reg_14548 == 2'd0) & ~(trunc_ln40_7_reg_14548 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln40_1_reg_14320 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_6_reg_14538 == 2'd0) & ~(trunc_ln40_6_reg_14538 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln40_1_reg_14320 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_4_reg_14506 == 2'd0) & ~(trunc_ln40_4_reg_14506 == 2'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln40_1_reg_14320 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_3_fu_4261_p1 == 2'd0) & ~(trunc_ln40_3_fu_4261_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln40_1_reg_14320 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_2_fu_4151_p1 == 2'd0) & ~(trunc_ln40_2_fu_4151_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln40_1_reg_14320 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_5_reg_14517 == 2'd0) & ~(trunc_ln40_5_reg_14517 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln40_1_reg_14320 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_8_reg_14570 == 2'd0) & ~(trunc_ln40_8_reg_14570 == 2'd1) & (trunc_ln40_1_reg_14320 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | (~(trunc_ln40_fu_3778_p1 == 2'd0) & ~(trunc_ln40_fu_3778_p1 == 2'd1) & (trunc_ln40_1_fu_3782_p1 == 3'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_0_we1 = 1'b1;
    end else begin
        l1_stripes_2_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_1_address0 = zext_ln92_fu_7513_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_2_1_address0 = zext_ln92_8_fu_4679_p1;
        end else begin
            l1_stripes_2_1_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_1_address1 = zext_ln92_4_fu_7541_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_1_address1 = zext_ln40_7_fu_4601_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_1_address1 = zext_ln40_6_fu_4556_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_1_address1 = zext_ln40_5_fu_4458_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_1_address1 = zext_ln40_4_fu_4386_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_1_address1 = zext_ln40_3_fu_4303_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_1_address1 = zext_ln40_2_fu_4239_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_1_address1 = zext_ln40_1_fu_4129_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_1_address1 = zext_ln40_fu_3752_p1;
        end else begin
            l1_stripes_2_1_address1 = 'bx;
        end
    end else begin
        l1_stripes_2_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_2_1_ce0 = 1'b1;
    end else begin
        l1_stripes_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_2_1_ce1 = 1'b1;
    end else begin
        l1_stripes_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_1_d1 = p_Result_7_reg_14458;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_1_d1 = p_Result_6_reg_14436;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_1_d1 = p_Result_5_reg_14414;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_1_d1 = p_Result_4_reg_14392;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_1_d1 = p_Result_3_reg_14370;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_1_d1 = p_Result_s_reg_14348;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_1_d1 = {{tmp_data_V_1_reg_14300[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_1_d1 = trunc_ln681_fu_3730_p1;
        end else begin
            l1_stripes_2_1_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln40_7_reg_14548 == 2'd0) & ~(trunc_ln40_7_reg_14548 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln40_1_reg_14320 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_6_reg_14538 == 2'd0) & ~(trunc_ln40_6_reg_14538 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln40_1_reg_14320 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_4_reg_14506 == 2'd0) & ~(trunc_ln40_4_reg_14506 == 2'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln40_1_reg_14320 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_3_fu_4261_p1 == 2'd0) & ~(trunc_ln40_3_fu_4261_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln40_1_reg_14320 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_2_fu_4151_p1 == 2'd0) & ~(trunc_ln40_2_fu_4151_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln40_1_reg_14320 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_5_reg_14517 == 2'd0) & ~(trunc_ln40_5_reg_14517 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln40_1_reg_14320 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_8_reg_14570 == 2'd0) & ~(trunc_ln40_8_reg_14570 == 2'd1) & (trunc_ln40_1_reg_14320 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | (~(trunc_ln40_fu_3778_p1 == 2'd0) & ~(trunc_ln40_fu_3778_p1 == 2'd1) & (trunc_ln40_1_fu_3782_p1 == 3'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_1_we1 = 1'b1;
    end else begin
        l1_stripes_2_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_2_address0 = zext_ln92_fu_7513_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_2_2_address0 = zext_ln92_8_fu_4679_p1;
        end else begin
            l1_stripes_2_2_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_2_address1 = zext_ln92_4_fu_7541_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_2_address1 = zext_ln40_7_fu_4601_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_2_address1 = zext_ln40_6_fu_4556_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_2_address1 = zext_ln40_5_fu_4458_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_2_address1 = zext_ln40_4_fu_4386_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_2_address1 = zext_ln40_3_fu_4303_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_2_address1 = zext_ln40_2_fu_4239_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_2_address1 = zext_ln40_1_fu_4129_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_2_address1 = zext_ln40_fu_3752_p1;
        end else begin
            l1_stripes_2_2_address1 = 'bx;
        end
    end else begin
        l1_stripes_2_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_2_2_ce0 = 1'b1;
    end else begin
        l1_stripes_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_2_2_ce1 = 1'b1;
    end else begin
        l1_stripes_2_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_2_d1 = p_Result_7_reg_14458;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_2_d1 = p_Result_6_reg_14436;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_2_d1 = p_Result_5_reg_14414;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_2_d1 = p_Result_4_reg_14392;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_2_d1 = p_Result_3_reg_14370;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_2_d1 = p_Result_s_reg_14348;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_2_d1 = {{tmp_data_V_1_reg_14300[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_2_d1 = trunc_ln681_fu_3730_p1;
        end else begin
            l1_stripes_2_2_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_2_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln40_7_reg_14548 == 2'd0) & ~(trunc_ln40_7_reg_14548 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln40_1_reg_14320 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_6_reg_14538 == 2'd0) & ~(trunc_ln40_6_reg_14538 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln40_1_reg_14320 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_4_reg_14506 == 2'd0) & ~(trunc_ln40_4_reg_14506 == 2'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln40_1_reg_14320 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_3_fu_4261_p1 == 2'd0) & ~(trunc_ln40_3_fu_4261_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln40_1_reg_14320 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_2_fu_4151_p1 == 2'd0) & ~(trunc_ln40_2_fu_4151_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln40_1_reg_14320 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_5_reg_14517 == 2'd0) & ~(trunc_ln40_5_reg_14517 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln40_1_reg_14320 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_8_reg_14570 == 2'd0) & ~(trunc_ln40_8_reg_14570 == 2'd1) & (trunc_ln40_1_reg_14320 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | (~(trunc_ln40_fu_3778_p1 == 2'd0) & ~(trunc_ln40_fu_3778_p1 == 2'd1) & (trunc_ln40_1_fu_3782_p1 == 3'd2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_2_we1 = 1'b1;
    end else begin
        l1_stripes_2_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_3_address0 = zext_ln92_fu_7513_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_2_3_address0 = zext_ln92_8_fu_4679_p1;
        end else begin
            l1_stripes_2_3_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_3_address1 = zext_ln92_4_fu_7541_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_3_address1 = zext_ln40_7_fu_4601_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_3_address1 = zext_ln40_6_fu_4556_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_3_address1 = zext_ln40_5_fu_4458_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_3_address1 = zext_ln40_4_fu_4386_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_3_address1 = zext_ln40_3_fu_4303_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_3_address1 = zext_ln40_2_fu_4239_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_3_address1 = zext_ln40_1_fu_4129_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_3_address1 = zext_ln40_fu_3752_p1;
        end else begin
            l1_stripes_2_3_address1 = 'bx;
        end
    end else begin
        l1_stripes_2_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_2_3_ce0 = 1'b1;
    end else begin
        l1_stripes_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_2_3_ce1 = 1'b1;
    end else begin
        l1_stripes_2_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_3_d1 = p_Result_7_reg_14458;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_3_d1 = p_Result_6_reg_14436;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_3_d1 = p_Result_5_reg_14414;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_3_d1 = p_Result_4_reg_14392;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_3_d1 = p_Result_3_reg_14370;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_3_d1 = p_Result_s_reg_14348;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_3_d1 = {{tmp_data_V_1_reg_14300[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_3_d1 = trunc_ln681_fu_3730_p1;
        end else begin
            l1_stripes_2_3_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_3_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln40_7_reg_14548 == 2'd0) & ~(trunc_ln40_7_reg_14548 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln40_1_reg_14320 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_6_reg_14538 == 2'd0) & ~(trunc_ln40_6_reg_14538 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln40_1_reg_14320 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_4_reg_14506 == 2'd0) & ~(trunc_ln40_4_reg_14506 == 2'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln40_1_reg_14320 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_3_fu_4261_p1 == 2'd0) & ~(trunc_ln40_3_fu_4261_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln40_1_reg_14320 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_2_fu_4151_p1 == 2'd0) & ~(trunc_ln40_2_fu_4151_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln40_1_reg_14320 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_5_reg_14517 == 2'd0) & ~(trunc_ln40_5_reg_14517 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln40_1_reg_14320 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_8_reg_14570 == 2'd0) & ~(trunc_ln40_8_reg_14570 == 2'd1) & (trunc_ln40_1_reg_14320 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | (~(trunc_ln40_fu_3778_p1 == 2'd0) & ~(trunc_ln40_fu_3778_p1 == 2'd1) & (trunc_ln40_1_fu_3782_p1 == 3'd3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_3_we1 = 1'b1;
    end else begin
        l1_stripes_2_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_4_address0 = zext_ln92_fu_7513_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_2_4_address0 = zext_ln92_8_fu_4679_p1;
        end else begin
            l1_stripes_2_4_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_4_address1 = zext_ln92_4_fu_7541_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_4_address1 = zext_ln40_7_fu_4601_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_4_address1 = zext_ln40_6_fu_4556_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_4_address1 = zext_ln40_5_fu_4458_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_4_address1 = zext_ln40_4_fu_4386_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_4_address1 = zext_ln40_3_fu_4303_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_4_address1 = zext_ln40_2_fu_4239_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_4_address1 = zext_ln40_1_fu_4129_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_4_address1 = zext_ln40_fu_3752_p1;
        end else begin
            l1_stripes_2_4_address1 = 'bx;
        end
    end else begin
        l1_stripes_2_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_2_4_ce0 = 1'b1;
    end else begin
        l1_stripes_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_2_4_ce1 = 1'b1;
    end else begin
        l1_stripes_2_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_4_d1 = p_Result_7_reg_14458;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_4_d1 = p_Result_6_reg_14436;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_4_d1 = p_Result_5_reg_14414;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_4_d1 = p_Result_4_reg_14392;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_4_d1 = p_Result_3_reg_14370;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_4_d1 = p_Result_s_reg_14348;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_4_d1 = {{tmp_data_V_1_reg_14300[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_4_d1 = trunc_ln681_fu_3730_p1;
        end else begin
            l1_stripes_2_4_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_4_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln40_7_reg_14548 == 2'd0) & ~(trunc_ln40_7_reg_14548 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln40_1_reg_14320 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_6_reg_14538 == 2'd0) & ~(trunc_ln40_6_reg_14538 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln40_1_reg_14320 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_4_reg_14506 == 2'd0) & ~(trunc_ln40_4_reg_14506 == 2'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln40_1_reg_14320 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_3_fu_4261_p1 == 2'd0) & ~(trunc_ln40_3_fu_4261_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln40_1_reg_14320 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_2_fu_4151_p1 == 2'd0) & ~(trunc_ln40_2_fu_4151_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln40_1_reg_14320 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_5_reg_14517 == 2'd0) & ~(trunc_ln40_5_reg_14517 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln40_1_reg_14320 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_8_reg_14570 == 2'd0) & ~(trunc_ln40_8_reg_14570 == 2'd1) & (trunc_ln40_1_reg_14320 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | (~(trunc_ln40_fu_3778_p1 == 2'd0) & ~(trunc_ln40_fu_3778_p1 == 2'd1) & (trunc_ln40_1_fu_3782_p1 == 3'd4) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_4_we1 = 1'b1;
    end else begin
        l1_stripes_2_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_5_address0 = zext_ln92_fu_7513_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            l1_stripes_2_5_address0 = zext_ln92_8_fu_4679_p1;
        end else begin
            l1_stripes_2_5_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            l1_stripes_2_5_address1 = zext_ln92_4_fu_7541_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_5_address1 = zext_ln40_7_fu_4601_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_5_address1 = zext_ln40_6_fu_4556_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_5_address1 = zext_ln40_5_fu_4458_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_5_address1 = zext_ln40_4_fu_4386_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_5_address1 = zext_ln40_3_fu_4303_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_5_address1 = zext_ln40_2_fu_4239_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_5_address1 = zext_ln40_1_fu_4129_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_5_address1 = zext_ln40_fu_3752_p1;
        end else begin
            l1_stripes_2_5_address1 = 'bx;
        end
    end else begin
        l1_stripes_2_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_2_5_ce0 = 1'b1;
    end else begin
        l1_stripes_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)))) begin
        l1_stripes_2_5_ce1 = 1'b1;
    end else begin
        l1_stripes_2_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_5_d1 = p_Result_7_reg_14458;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_5_d1 = p_Result_6_reg_14436;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_5_d1 = p_Result_5_reg_14414;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_5_d1 = p_Result_4_reg_14392;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_5_d1 = p_Result_3_reg_14370;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_5_d1 = p_Result_s_reg_14348;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_5_d1 = {{tmp_data_V_1_reg_14300[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_5_d1 = trunc_ln681_fu_3730_p1;
        end else begin
            l1_stripes_2_5_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_5_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln40_7_reg_14548 == 2'd0) & ~(trunc_ln40_1_reg_14320 == 3'd0) & ~(trunc_ln40_1_reg_14320 == 3'd1) & ~(trunc_ln40_1_reg_14320 == 3'd2) & ~(trunc_ln40_1_reg_14320 == 3'd3) & ~(trunc_ln40_7_reg_14548 == 2'd1) & ~(trunc_ln40_1_reg_14320 == 3'd4) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_6_reg_14538 == 2'd0) & ~(trunc_ln40_1_reg_14320 == 3'd0) & ~(trunc_ln40_1_reg_14320 == 3'd1) & ~(trunc_ln40_1_reg_14320 == 3'd2) & ~(trunc_ln40_1_reg_14320 == 3'd3) & ~(trunc_ln40_6_reg_14538 == 2'd1) & ~(trunc_ln40_1_reg_14320 == 3'd4) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_4_reg_14506 == 2'd0) & ~(trunc_ln40_1_reg_14320 == 3'd0) & ~(trunc_ln40_1_reg_14320 == 3'd1) & ~(trunc_ln40_1_reg_14320 == 3'd2) & ~(trunc_ln40_1_reg_14320 == 3'd3) & ~(trunc_ln40_4_reg_14506 == 2'd1) & ~(trunc_ln40_1_reg_14320 == 3'd4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_3_fu_4261_p1 == 2'd0) & ~(trunc_ln40_1_reg_14320 == 3'd0) & ~(trunc_ln40_1_reg_14320 == 3'd1) & ~(trunc_ln40_1_reg_14320 == 3'd2) & ~(trunc_ln40_1_reg_14320 == 3'd3) & ~(trunc_ln40_3_fu_4261_p1 == 2'd1) & ~(trunc_ln40_1_reg_14320 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_2_fu_4151_p1 == 2'd0) & ~(trunc_ln40_1_reg_14320 == 3'd0) & ~(trunc_ln40_1_reg_14320 == 3'd1) & ~(trunc_ln40_1_reg_14320 == 3'd2) & ~(trunc_ln40_1_reg_14320 == 3'd3) & ~(trunc_ln40_2_fu_4151_p1 == 2'd1) & ~(trunc_ln40_1_reg_14320 == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_5_reg_14517 == 2'd0) & ~(trunc_ln40_1_reg_14320 == 3'd0) & ~(trunc_ln40_1_reg_14320 == 3'd1) & ~(trunc_ln40_1_reg_14320 == 3'd2) & ~(trunc_ln40_1_reg_14320 == 3'd3) & ~(trunc_ln40_5_reg_14517 == 2'd1) & ~(trunc_ln40_1_reg_14320 == 3'd4) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln40_8_reg_14570 == 2'd0) & ~(trunc_ln40_1_reg_14320 == 3'd0) & ~(trunc_ln40_1_reg_14320 == 3'd1) & ~(trunc_ln40_1_reg_14320 == 3'd2) & ~(trunc_ln40_1_reg_14320 == 3'd3) & ~(trunc_ln40_8_reg_14570 == 2'd1) & ~(trunc_ln40_1_reg_14320 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln33_reg_14253 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | (~(trunc_ln40_fu_3778_p1 == 2'd0) & ~(trunc_ln40_1_fu_3782_p1 == 3'd0) & ~(trunc_ln40_1_fu_3782_p1 == 3'd1) & ~(trunc_ln40_1_fu_3782_p1 == 3'd2) & ~(trunc_ln40_1_fu_3782_p1 == 3'd3) & ~(trunc_ln40_1_fu_3782_p1 == 3'd4) & ~(trunc_ln40_fu_3778_p1 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln33_reg_14253 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_5_we1 = 1'b1;
    end else begin
        l1_stripes_2_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_0_0_address0 = zext_ln167_35_reg_16330;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_0_0_address0 = zext_ln167_reg_16015;
        end else begin
            l2_stripes_0_0_address0 = 'bx;
        end
    end else begin
        l2_stripes_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_0_0_address1 = zext_ln167_18_reg_16067;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_0_0_address1 = zext_ln119_reg_15569;
        end else begin
            l2_stripes_0_0_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_0_0_ce0 = 1'b1;
    end else begin
        l2_stripes_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_0_0_ce1 = 1'b1;
    end else begin
        l2_stripes_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (icmp_ln115_reg_14282 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (trunc_ln119_reg_15591 == 3'd0))) begin
        l2_stripes_0_0_we1 = 1'b1;
    end else begin
        l2_stripes_0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_0_1_address0 = zext_ln167_35_reg_16330;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_0_1_address0 = zext_ln167_reg_16015;
        end else begin
            l2_stripes_0_1_address0 = 'bx;
        end
    end else begin
        l2_stripes_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_0_1_address1 = zext_ln167_18_reg_16067;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_0_1_address1 = zext_ln119_reg_15569;
        end else begin
            l2_stripes_0_1_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_0_1_ce0 = 1'b1;
    end else begin
        l2_stripes_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_0_1_ce1 = 1'b1;
    end else begin
        l2_stripes_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (icmp_ln115_reg_14282 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (trunc_ln119_reg_15591 == 3'd1))) begin
        l2_stripes_0_1_we1 = 1'b1;
    end else begin
        l2_stripes_0_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_0_2_address0 = zext_ln167_35_reg_16330;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_0_2_address0 = zext_ln167_reg_16015;
        end else begin
            l2_stripes_0_2_address0 = 'bx;
        end
    end else begin
        l2_stripes_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_0_2_address1 = zext_ln167_18_reg_16067;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_0_2_address1 = zext_ln119_reg_15569;
        end else begin
            l2_stripes_0_2_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_0_2_ce0 = 1'b1;
    end else begin
        l2_stripes_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_0_2_ce1 = 1'b1;
    end else begin
        l2_stripes_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (icmp_ln115_reg_14282 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (trunc_ln119_reg_15591 == 3'd2))) begin
        l2_stripes_0_2_we1 = 1'b1;
    end else begin
        l2_stripes_0_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_0_3_address0 = zext_ln167_35_reg_16330;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_0_3_address0 = zext_ln167_reg_16015;
        end else begin
            l2_stripes_0_3_address0 = 'bx;
        end
    end else begin
        l2_stripes_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_0_3_address1 = zext_ln167_18_reg_16067;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_0_3_address1 = zext_ln119_reg_15569;
        end else begin
            l2_stripes_0_3_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_0_3_ce0 = 1'b1;
    end else begin
        l2_stripes_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_0_3_ce1 = 1'b1;
    end else begin
        l2_stripes_0_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (icmp_ln115_reg_14282 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (trunc_ln119_reg_15591 == 3'd3))) begin
        l2_stripes_0_3_we1 = 1'b1;
    end else begin
        l2_stripes_0_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_0_4_address0 = zext_ln167_35_reg_16330;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_0_4_address0 = zext_ln167_reg_16015;
        end else begin
            l2_stripes_0_4_address0 = 'bx;
        end
    end else begin
        l2_stripes_0_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_0_4_address1 = zext_ln167_18_reg_16067;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_0_4_address1 = zext_ln119_reg_15569;
        end else begin
            l2_stripes_0_4_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_0_4_ce0 = 1'b1;
    end else begin
        l2_stripes_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_0_4_ce1 = 1'b1;
    end else begin
        l2_stripes_0_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (icmp_ln115_reg_14282 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (trunc_ln119_reg_15591 == 3'd4))) begin
        l2_stripes_0_4_we1 = 1'b1;
    end else begin
        l2_stripes_0_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_0_5_address0 = zext_ln167_35_reg_16330;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_0_5_address0 = zext_ln167_reg_16015;
        end else begin
            l2_stripes_0_5_address0 = 'bx;
        end
    end else begin
        l2_stripes_0_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_0_5_address1 = zext_ln167_18_reg_16067;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_0_5_address1 = zext_ln119_reg_15569;
        end else begin
            l2_stripes_0_5_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_0_5_ce0 = 1'b1;
    end else begin
        l2_stripes_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_0_5_ce1 = 1'b1;
    end else begin
        l2_stripes_0_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln119_reg_15591 == 3'd0) & ~(trunc_ln119_reg_15591 == 3'd1) & ~(trunc_ln119_reg_15591 == 3'd2) & ~(trunc_ln119_reg_15591 == 3'd3) & ~(trunc_ln119_reg_15591 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (icmp_ln115_reg_14282 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        l2_stripes_0_5_we1 = 1'b1;
    end else begin
        l2_stripes_0_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_1_0_address0 = zext_ln167_35_reg_16330;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_1_0_address0 = zext_ln167_reg_16015;
        end else begin
            l2_stripes_1_0_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_1_0_address1 = zext_ln167_18_reg_16067;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_1_0_address1 = zext_ln119_reg_15569;
        end else begin
            l2_stripes_1_0_address1 = 'bx;
        end
    end else begin
        l2_stripes_1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_1_0_ce0 = 1'b1;
    end else begin
        l2_stripes_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_1_0_ce1 = 1'b1;
    end else begin
        l2_stripes_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (icmp_ln115_reg_14282 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (trunc_ln119_reg_15591 == 3'd0))) begin
        l2_stripes_1_0_we1 = 1'b1;
    end else begin
        l2_stripes_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_1_1_address0 = zext_ln167_35_reg_16330;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_1_1_address0 = zext_ln167_reg_16015;
        end else begin
            l2_stripes_1_1_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_1_1_address1 = zext_ln167_18_reg_16067;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_1_1_address1 = zext_ln119_reg_15569;
        end else begin
            l2_stripes_1_1_address1 = 'bx;
        end
    end else begin
        l2_stripes_1_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_1_1_ce0 = 1'b1;
    end else begin
        l2_stripes_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_1_1_ce1 = 1'b1;
    end else begin
        l2_stripes_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (icmp_ln115_reg_14282 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (trunc_ln119_reg_15591 == 3'd1))) begin
        l2_stripes_1_1_we1 = 1'b1;
    end else begin
        l2_stripes_1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_1_2_address0 = zext_ln167_35_reg_16330;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_1_2_address0 = zext_ln167_reg_16015;
        end else begin
            l2_stripes_1_2_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_1_2_address1 = zext_ln167_18_reg_16067;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_1_2_address1 = zext_ln119_reg_15569;
        end else begin
            l2_stripes_1_2_address1 = 'bx;
        end
    end else begin
        l2_stripes_1_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_1_2_ce0 = 1'b1;
    end else begin
        l2_stripes_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_1_2_ce1 = 1'b1;
    end else begin
        l2_stripes_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (icmp_ln115_reg_14282 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (trunc_ln119_reg_15591 == 3'd2))) begin
        l2_stripes_1_2_we1 = 1'b1;
    end else begin
        l2_stripes_1_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_1_3_address0 = zext_ln167_35_reg_16330;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_1_3_address0 = zext_ln167_reg_16015;
        end else begin
            l2_stripes_1_3_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_1_3_address1 = zext_ln167_18_reg_16067;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_1_3_address1 = zext_ln119_reg_15569;
        end else begin
            l2_stripes_1_3_address1 = 'bx;
        end
    end else begin
        l2_stripes_1_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_1_3_ce0 = 1'b1;
    end else begin
        l2_stripes_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_1_3_ce1 = 1'b1;
    end else begin
        l2_stripes_1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (icmp_ln115_reg_14282 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (trunc_ln119_reg_15591 == 3'd3))) begin
        l2_stripes_1_3_we1 = 1'b1;
    end else begin
        l2_stripes_1_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_1_4_address0 = zext_ln167_35_reg_16330;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_1_4_address0 = zext_ln167_reg_16015;
        end else begin
            l2_stripes_1_4_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_1_4_address1 = zext_ln167_18_reg_16067;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_1_4_address1 = zext_ln119_reg_15569;
        end else begin
            l2_stripes_1_4_address1 = 'bx;
        end
    end else begin
        l2_stripes_1_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_1_4_ce0 = 1'b1;
    end else begin
        l2_stripes_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_1_4_ce1 = 1'b1;
    end else begin
        l2_stripes_1_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (icmp_ln115_reg_14282 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (trunc_ln119_reg_15591 == 3'd4))) begin
        l2_stripes_1_4_we1 = 1'b1;
    end else begin
        l2_stripes_1_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_1_5_address0 = zext_ln167_35_reg_16330;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_1_5_address0 = zext_ln167_reg_16015;
        end else begin
            l2_stripes_1_5_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_1_5_address1 = zext_ln167_18_reg_16067;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_1_5_address1 = zext_ln119_reg_15569;
        end else begin
            l2_stripes_1_5_address1 = 'bx;
        end
    end else begin
        l2_stripes_1_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_1_5_ce0 = 1'b1;
    end else begin
        l2_stripes_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)))) begin
        l2_stripes_1_5_ce1 = 1'b1;
    end else begin
        l2_stripes_1_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln119_reg_15591 == 3'd0) & ~(trunc_ln119_reg_15591 == 3'd1) & ~(trunc_ln119_reg_15591 == 3'd2) & ~(trunc_ln119_reg_15591 == 3'd3) & ~(trunc_ln119_reg_15591 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (icmp_ln115_reg_14282 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001))) begin
        l2_stripes_1_5_we1 = 1'b1;
    end else begin
        l2_stripes_1_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_2_0_address0 = zext_ln167_35_fu_7906_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_2_0_address0 = zext_ln167_fu_7744_p1;
        end else begin
            l2_stripes_2_0_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_2_0_address1 = zext_ln167_18_fu_7760_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_2_0_address1 = zext_ln119_fu_7444_p1;
        end else begin
            l2_stripes_2_0_address1 = 'bx;
        end
    end else begin
        l2_stripes_2_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_2_0_ce0 = 1'b1;
    end else begin
        l2_stripes_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)))) begin
        l2_stripes_2_0_ce1 = 1'b1;
    end else begin
        l2_stripes_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (icmp_ln115_reg_14282 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (trunc_ln119_fu_7454_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        l2_stripes_2_0_we1 = 1'b1;
    end else begin
        l2_stripes_2_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_2_1_address0 = zext_ln167_35_fu_7906_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_2_1_address0 = zext_ln167_fu_7744_p1;
        end else begin
            l2_stripes_2_1_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_2_1_address1 = zext_ln167_18_fu_7760_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_2_1_address1 = zext_ln119_fu_7444_p1;
        end else begin
            l2_stripes_2_1_address1 = 'bx;
        end
    end else begin
        l2_stripes_2_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_2_1_ce0 = 1'b1;
    end else begin
        l2_stripes_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)))) begin
        l2_stripes_2_1_ce1 = 1'b1;
    end else begin
        l2_stripes_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (icmp_ln115_reg_14282 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (trunc_ln119_fu_7454_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        l2_stripes_2_1_we1 = 1'b1;
    end else begin
        l2_stripes_2_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_2_2_address0 = zext_ln167_35_fu_7906_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_2_2_address0 = zext_ln167_fu_7744_p1;
        end else begin
            l2_stripes_2_2_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_2_2_address1 = zext_ln167_18_fu_7760_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_2_2_address1 = zext_ln119_fu_7444_p1;
        end else begin
            l2_stripes_2_2_address1 = 'bx;
        end
    end else begin
        l2_stripes_2_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_2_2_ce0 = 1'b1;
    end else begin
        l2_stripes_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)))) begin
        l2_stripes_2_2_ce1 = 1'b1;
    end else begin
        l2_stripes_2_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (icmp_ln115_reg_14282 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (trunc_ln119_fu_7454_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        l2_stripes_2_2_we1 = 1'b1;
    end else begin
        l2_stripes_2_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_2_3_address0 = zext_ln167_35_fu_7906_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_2_3_address0 = zext_ln167_fu_7744_p1;
        end else begin
            l2_stripes_2_3_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_2_3_address1 = zext_ln167_18_fu_7760_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_2_3_address1 = zext_ln119_fu_7444_p1;
        end else begin
            l2_stripes_2_3_address1 = 'bx;
        end
    end else begin
        l2_stripes_2_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_2_3_ce0 = 1'b1;
    end else begin
        l2_stripes_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)))) begin
        l2_stripes_2_3_ce1 = 1'b1;
    end else begin
        l2_stripes_2_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (icmp_ln115_reg_14282 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (trunc_ln119_fu_7454_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        l2_stripes_2_3_we1 = 1'b1;
    end else begin
        l2_stripes_2_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_2_4_address0 = zext_ln167_35_fu_7906_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_2_4_address0 = zext_ln167_fu_7744_p1;
        end else begin
            l2_stripes_2_4_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_2_4_address1 = zext_ln167_18_fu_7760_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_2_4_address1 = zext_ln119_fu_7444_p1;
        end else begin
            l2_stripes_2_4_address1 = 'bx;
        end
    end else begin
        l2_stripes_2_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_2_4_ce0 = 1'b1;
    end else begin
        l2_stripes_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)))) begin
        l2_stripes_2_4_ce1 = 1'b1;
    end else begin
        l2_stripes_2_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (icmp_ln115_reg_14282 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (trunc_ln119_fu_7454_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        l2_stripes_2_4_we1 = 1'b1;
    end else begin
        l2_stripes_2_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            l2_stripes_2_5_address0 = zext_ln167_35_fu_7906_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_2_5_address0 = zext_ln167_fu_7744_p1;
        end else begin
            l2_stripes_2_5_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            l2_stripes_2_5_address1 = zext_ln167_18_fu_7760_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            l2_stripes_2_5_address1 = zext_ln119_fu_7444_p1;
        end else begin
            l2_stripes_2_5_address1 = 'bx;
        end
    end else begin
        l2_stripes_2_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        l2_stripes_2_5_ce0 = 1'b1;
    end else begin
        l2_stripes_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)))) begin
        l2_stripes_2_5_ce1 = 1'b1;
    end else begin
        l2_stripes_2_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln119_fu_7454_p1 == 3'd0) & ~(trunc_ln119_fu_7454_p1 == 3'd1) & ~(trunc_ln119_fu_7454_p1 == 3'd2) & ~(trunc_ln119_fu_7454_p1 == 3'd3) & ~(trunc_ln119_fu_7454_p1 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (icmp_ln115_reg_14282 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        l2_stripes_2_5_we1 = 1'b1;
    end else begin
        l2_stripes_2_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            l2_stripes_3_0_address0 = zext_ln167_35_reg_16330;
        end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_3_0_address0 = zext_ln167_reg_16015;
        end else begin
            l2_stripes_3_0_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_3_0_address1 = zext_ln167_18_reg_16067;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_3_0_address1 = l2_stripes_3_0_addr_reg_16150;
        end else begin
            l2_stripes_3_0_address1 = 'bx;
        end
    end else begin
        l2_stripes_3_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)))) begin
        l2_stripes_3_0_ce0 = 1'b1;
    end else begin
        l2_stripes_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_3_0_ce1 = 1'b1;
    end else begin
        l2_stripes_3_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (icmp_ln115_reg_14282 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (trunc_ln119_reg_15591 == 3'd0))) begin
        l2_stripes_3_0_we1 = 1'b1;
    end else begin
        l2_stripes_3_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            l2_stripes_3_1_address0 = zext_ln167_35_reg_16330;
        end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_3_1_address0 = zext_ln167_reg_16015;
        end else begin
            l2_stripes_3_1_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_3_1_address1 = zext_ln167_18_reg_16067;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_3_1_address1 = l2_stripes_3_1_addr_reg_16155;
        end else begin
            l2_stripes_3_1_address1 = 'bx;
        end
    end else begin
        l2_stripes_3_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)))) begin
        l2_stripes_3_1_ce0 = 1'b1;
    end else begin
        l2_stripes_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_3_1_ce1 = 1'b1;
    end else begin
        l2_stripes_3_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (icmp_ln115_reg_14282 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (trunc_ln119_reg_15591 == 3'd1))) begin
        l2_stripes_3_1_we1 = 1'b1;
    end else begin
        l2_stripes_3_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            l2_stripes_3_2_address0 = zext_ln167_35_reg_16330;
        end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_3_2_address0 = zext_ln167_reg_16015;
        end else begin
            l2_stripes_3_2_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_3_2_address1 = zext_ln167_18_reg_16067;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_3_2_address1 = l2_stripes_3_2_addr_reg_16160;
        end else begin
            l2_stripes_3_2_address1 = 'bx;
        end
    end else begin
        l2_stripes_3_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)))) begin
        l2_stripes_3_2_ce0 = 1'b1;
    end else begin
        l2_stripes_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_3_2_ce1 = 1'b1;
    end else begin
        l2_stripes_3_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (icmp_ln115_reg_14282 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (trunc_ln119_reg_15591 == 3'd2))) begin
        l2_stripes_3_2_we1 = 1'b1;
    end else begin
        l2_stripes_3_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            l2_stripes_3_3_address0 = zext_ln167_35_reg_16330;
        end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_3_3_address0 = zext_ln167_reg_16015;
        end else begin
            l2_stripes_3_3_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_3_3_address1 = zext_ln167_18_reg_16067;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_3_3_address1 = l2_stripes_3_3_addr_reg_16165;
        end else begin
            l2_stripes_3_3_address1 = 'bx;
        end
    end else begin
        l2_stripes_3_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)))) begin
        l2_stripes_3_3_ce0 = 1'b1;
    end else begin
        l2_stripes_3_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_3_3_ce1 = 1'b1;
    end else begin
        l2_stripes_3_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (icmp_ln115_reg_14282 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (trunc_ln119_reg_15591 == 3'd3))) begin
        l2_stripes_3_3_we1 = 1'b1;
    end else begin
        l2_stripes_3_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            l2_stripes_3_4_address0 = zext_ln167_35_reg_16330;
        end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_3_4_address0 = zext_ln167_reg_16015;
        end else begin
            l2_stripes_3_4_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_3_4_address1 = zext_ln167_18_reg_16067;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_3_4_address1 = l2_stripes_3_4_addr_reg_16170;
        end else begin
            l2_stripes_3_4_address1 = 'bx;
        end
    end else begin
        l2_stripes_3_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)))) begin
        l2_stripes_3_4_ce0 = 1'b1;
    end else begin
        l2_stripes_3_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_3_4_ce1 = 1'b1;
    end else begin
        l2_stripes_3_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (icmp_ln115_reg_14282 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (trunc_ln119_reg_15591 == 3'd4))) begin
        l2_stripes_3_4_we1 = 1'b1;
    end else begin
        l2_stripes_3_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            l2_stripes_3_5_address0 = zext_ln167_35_reg_16330;
        end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_3_5_address0 = zext_ln167_reg_16015;
        end else begin
            l2_stripes_3_5_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            l2_stripes_3_5_address1 = zext_ln167_18_reg_16067;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            l2_stripes_3_5_address1 = l2_stripes_3_5_addr_reg_16175;
        end else begin
            l2_stripes_3_5_address1 = 'bx;
        end
    end else begin
        l2_stripes_3_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)))) begin
        l2_stripes_3_5_ce0 = 1'b1;
    end else begin
        l2_stripes_3_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)))) begin
        l2_stripes_3_5_ce1 = 1'b1;
    end else begin
        l2_stripes_3_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln119_reg_15591 == 3'd0) & ~(trunc_ln119_reg_15591 == 3'd1) & ~(trunc_ln119_reg_15591 == 3'd2) & ~(trunc_ln119_reg_15591 == 3'd3) & ~(trunc_ln119_reg_15591 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (icmp_ln115_reg_14282 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001))) begin
        l2_stripes_3_5_we1 = 1'b1;
    end else begin
        l2_stripes_3_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (icmp_ln182_reg_16119 == 1'd1) & (1'd1 == and_ln147_reg_15998) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        out_r_TDATA_blk_n = out_r_TREADY;
    end else begin
        out_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (ap_predicate_op262_write_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        out_r_TVALID = 1'b1;
    end else begin
        out_r_TVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((~((1'b0 == ap_block_pp0_stage5_subdone) & (ap_reset_start_pp0 == 1'b1)) & (1'b0 == ap_block_pp0_stage5_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else if ((((1'b0 == ap_block_pp0_stage5_subdone) & (ap_reset_start_pp0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_subdone) & (ap_reset_idle_pp0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        ap_ST_fsm_pp0_stage25 : begin
            if ((1'b0 == ap_block_pp0_stage25_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end
        end
        ap_ST_fsm_pp0_stage26 : begin
            if ((1'b0 == ap_block_pp0_stage26_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end
        end
        ap_ST_fsm_pp0_stage27 : begin
            if ((1'b0 == ap_block_pp0_stage27_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end
        end
        ap_ST_fsm_pp0_stage28 : begin
            if ((1'b0 == ap_block_pp0_stage28_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end
        end
        ap_ST_fsm_pp0_stage29 : begin
            if ((1'b0 == ap_block_pp0_stage29_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln104_10_fu_7240_p2 = ($signed(sext_ln92_83_fu_7168_p1) + $signed(add_ln104_9_fu_7234_p2));

assign add_ln104_11_fu_7246_p2 = ($signed(zext_ln92_108_fu_6973_p1) + $signed(sext_ln92_75_fu_7048_p1));

assign add_ln104_12_fu_7252_p2 = ($signed(sext_ln92_85_fu_7209_p1) + $signed(add_ln104_11_fu_7246_p2));

assign add_ln104_13_fu_7414_p2 = ($signed(add_ln104_10_reg_15509) + $signed(sext_ln104_3_fu_7411_p1));

assign add_ln104_14_fu_6916_p2 = ($signed(sext_ln92_64_fu_6642_p1) + $signed(sub_ln92_36_reg_15236));

assign add_ln104_15_fu_6921_p2 = ($signed(sext_ln92_50_fu_6450_p1) + $signed(add_ln104_14_fu_6916_p2));

assign add_ln104_16_fu_7261_p2 = ($signed(zext_ln92_141_fu_7179_p1) + $signed(sext_ln92_74_fu_7028_p1));

assign add_ln104_17_fu_7271_p2 = ($signed(sext_ln92_81_fu_7118_p1) + $signed(sext_ln104_5_fu_7267_p1));

assign add_ln104_18_fu_7281_p2 = ($signed(sext_ln104_4_fu_7258_p1) + $signed(sext_ln104_6_fu_7277_p1));

assign add_ln104_19_fu_7616_p2 = ($signed(sext_ln92_44_reg_15354) + $signed(sub_ln92_27_reg_15548));

assign add_ln104_1_fu_6910_p2 = ($signed(sub_ln92_28_fu_6099_p2) + $signed(sext_ln104_fu_6907_p1));

assign add_ln104_20_fu_7620_p2 = ($signed(sext_ln92_36_fu_7592_p1) + $signed(add_ln104_19_fu_7616_p2));

assign add_ln104_21_fu_6927_p2 = (sub_ln92_52_fu_6578_p2 + zext_ln92_119_reg_15292);

assign add_ln104_22_fu_7290_p2 = ($signed(sub_ln92_61_fu_7063_p2) + $signed(sext_ln92_86_fu_7218_p1));

assign add_ln104_23_fu_7300_p2 = ($signed(sext_ln104_8_fu_7287_p1) + $signed(sext_ln104_9_fu_7296_p1));

assign add_ln104_24_fu_7630_p2 = ($signed(sext_ln104_7_fu_7626_p1) + $signed(add_ln104_23_reg_15524));

assign add_ln104_25_fu_7306_p2 = ($signed(sext_ln92_84_fu_7183_p1) + $signed(sub_ln92_66_fu_7122_p2));

assign add_ln104_26_fu_6932_p2 = ($signed(sext_ln92_41_fu_6308_p1) + $signed(sext_ln92_6_fu_5932_p1));

assign add_ln104_27_fu_6938_p2 = (zext_ln92_37_fu_5981_p1 + add_ln104_26_fu_6932_p2);

assign add_ln104_28_fu_7315_p2 = ($signed(add_ln104_25_fu_7306_p2) + $signed(sext_ln104_10_fu_7312_p1));

assign add_ln104_30_fu_6944_p2 = (sub_ln92_63_fu_6812_p2 + sub_ln92_70_fu_6901_p2);

assign add_ln104_32_fu_7327_p2 = ($signed(sext_ln104_11_fu_7321_p1) + $signed(sext_ln104_13_fu_7324_p1));

assign add_ln104_33_fu_7343_p2 = ($signed(sext_ln92_82_fu_7144_p1) + $signed(sext_ln92_74_fu_7028_p1));

assign add_ln104_34_fu_7353_p2 = ($signed(sub_ln92_54_fu_6987_p2) + $signed(sext_ln104_15_fu_7349_p1));

assign add_ln104_35_fu_7848_p2 = (zext_ln92_138_reg_15454 + sub_ln92_71_fu_7840_p2);

assign add_ln104_36_fu_7857_p2 = ($signed(sext_ln92_73_fu_7834_p1) + $signed(sext_ln104_17_fu_7853_p1));

assign add_ln104_4_fu_7419_p2 = (add_ln104_8_reg_15504 + add_ln104_13_fu_7414_p2);

assign add_ln104_5_fu_7635_p2 = (add_ln104_18_reg_15519 + add_ln104_24_fu_7630_p2);

assign add_ln104_6_fu_7337_p2 = ($signed(add_ln104_28_fu_7315_p2) + $signed(sext_ln104_14_fu_7333_p1));

assign add_ln104_7_fu_7863_p2 = ($signed(sext_ln104_16_fu_7845_p1) + $signed(add_ln104_36_fu_7857_p2));

assign add_ln104_8_fu_7228_p2 = ($signed(sext_ln104_1_fu_7222_p1) + $signed(sext_ln104_2_fu_7225_p1));

assign add_ln104_9_fu_7234_p2 = ($signed(sub_ln92_55_fu_6996_p2) + $signed(sext_ln92_80_fu_7097_p1));

assign add_ln123_fu_7474_p2 = (l2_write_col_offset + 16'd1);

assign add_ln127_fu_7948_p2 = (l2_write_row_offset_2_reg_15540 + 8'd1);

assign add_ln134_fu_7563_p2 = (l1_read_col_offset + 16'd2);

assign add_ln138_fu_7973_p2 = (l1_read_row_offset_l_reg_14594 + 8'd2);

assign add_ln156_1_fu_8065_p2 = (l2_read_row_offset + select_ln156_fu_8058_p3);

assign add_ln156_2_fu_8148_p2 = (zext_ln156_3_fu_8140_p1 + l2_read_row_offset);

assign add_ln156_fu_8006_p2 = (zext_ln156_1_fu_7996_p1 + l2_read_row_offset);

assign add_ln157_1_fu_8089_p2 = (3'd2 + add_ln159_1_fu_8083_p2);

assign add_ln157_2_fu_8166_p2 = (3'd2 + add_ln159_2_fu_8160_p2);

assign add_ln157_fu_8024_p2 = (3'd2 + add_ln159_fu_8018_p2);

assign add_ln159_1_fu_8083_p2 = (zext_ln156_2_fu_8003_p1 + add_ln159_3_fu_8077_p2);

assign add_ln159_2_fu_8160_p2 = (trunc_ln156_fu_7999_p1 + zext_ln156_4_fu_8144_p1);

assign add_ln159_3_fu_8077_p2 = (3'd1 + trunc_ln156_fu_7999_p1);

assign add_ln159_fu_8018_p2 = (trunc_ln156_fu_7999_p1 + zext_ln156_2_fu_8003_p1);

assign add_ln167_100_fu_12611_p2 = ($signed(sext_ln167_71_fu_10572_p1) + $signed(sext_ln167_56_fu_10193_p1));

assign add_ln167_101_fu_12621_p2 = ($signed(zext_ln167_5_fu_9079_p1) + $signed(sext_ln167_196_fu_12531_p1));

assign add_ln167_102_fu_12627_p2 = ($signed(sext_ln167_64_fu_10375_p1) + $signed(add_ln167_101_fu_12621_p2));

assign add_ln167_103_fu_12637_p2 = ($signed(sext_ln167_204_fu_12617_p1) + $signed(sext_ln167_205_fu_12633_p1));

assign add_ln167_104_fu_13352_p2 = ($signed(sext_ln167_203_fu_13346_p1) + $signed(sext_ln167_206_fu_13349_p1));

assign add_ln167_105_fu_13358_p2 = (add_ln167_95_fu_13340_p2 + add_ln167_104_fu_13352_p2);

assign add_ln167_106_fu_12654_p2 = ($signed(sext_ln167_143_fu_11924_p1) + $signed(l2_kernel_sums_5));

assign add_ln167_107_fu_12660_p2 = ($signed(sext_ln167_132_fu_11785_p1) + $signed(sext_ln167_155_fu_12176_p1));

assign add_ln167_108_fu_13367_p2 = ($signed(add_ln167_106_reg_17867) + $signed(sext_ln167_208_fu_13364_p1));

assign add_ln167_109_fu_12666_p2 = ($signed(sext_ln167_114_fu_11322_p1) + $signed(sext_ln167_121_fu_11540_p1));

assign add_ln167_10_fu_11016_p2 = (zext_ln167_131_fu_11013_p1 + zext_ln167_129_fu_10956_p1);

assign add_ln167_110_fu_12676_p2 = (zext_ln167_133_fu_11037_p1 + select_ln167_66_fu_10586_p3);

assign add_ln167_111_fu_12686_p2 = ($signed(sext_ln167_81_fu_10756_p1) + $signed(sext_ln167_210_fu_12682_p1));

assign add_ln167_112_fu_12696_p2 = ($signed(sext_ln167_209_fu_12672_p1) + $signed(sext_ln167_211_fu_12692_p1));

assign add_ln167_113_fu_13375_p2 = ($signed(add_ln167_108_fu_13367_p2) + $signed(sext_ln167_212_fu_13372_p1));

assign add_ln167_114_fu_12702_p2 = ($signed(sext_ln167_5_fu_9118_p1) + $signed(sext_ln167_90_fu_10919_p1));

assign add_ln167_115_fu_12712_p2 = ($signed(sext_ln167_37_fu_9836_p1) + $signed(sext_ln167_12_fu_9287_p1));

assign add_ln167_116_fu_12718_p2 = ($signed(sext_ln167_22_fu_9490_p1) + $signed(add_ln167_115_fu_12712_p2));

assign add_ln167_117_fu_12728_p2 = ($signed(sext_ln167_213_fu_12708_p1) + $signed(sext_ln167_214_fu_12724_p1));

assign add_ln167_118_fu_12734_p2 = ($signed(sext_ln167_46_fu_10049_p1) + $signed(sext_ln167_30_fu_9693_p1));

assign add_ln167_119_fu_12744_p2 = ($signed(sext_ln167_207_fu_12650_p1) + $signed(sext_ln167_57_fu_10225_p1));

assign add_ln167_11_fu_11140_p2 = (select_ln167_8_fu_9204_p3 + select_ln167_1_fu_9021_p3);

assign add_ln167_120_fu_12750_p2 = (zext_ln167_91_fu_10379_p1 + add_ln167_119_fu_12744_p2);

assign add_ln167_121_fu_12760_p2 = ($signed(sext_ln167_216_fu_12740_p1) + $signed(sext_ln167_217_fu_12756_p1));

assign add_ln167_122_fu_13387_p2 = ($signed(sext_ln167_215_fu_13381_p1) + $signed(sext_ln167_218_fu_13384_p1));

assign add_ln167_123_fu_13393_p2 = (add_ln167_113_fu_13375_p2 + add_ln167_122_fu_13387_p2);

assign add_ln167_124_fu_12805_p2 = ($signed(sext_ln167_157_fu_12240_p1) + $signed(sext_ln167_145_fu_11958_p1));

assign add_ln167_125_fu_12811_p2 = ($signed(sext_ln167_123_fu_11578_p1) + $signed(sext_ln167_134_fu_11817_p1));

assign add_ln167_126_fu_12817_p2 = (add_ln167_124_fu_12805_p2 + add_ln167_125_fu_12811_p2);

assign add_ln167_127_fu_12823_p2 = ($signed(sext_ln167_83_fu_10776_p1) + $signed(sext_ln167_115_fu_11337_p1));

assign add_ln167_128_fu_13399_p2 = ($signed(zext_ln167_123_fu_13011_p1) + $signed(sext_ln167_96_fu_13015_p1));

assign add_ln167_129_fu_13405_p2 = ($signed(sext_ln167_72_fu_12985_p1) + $signed(add_ln167_128_fu_13399_p2));

assign add_ln167_12_fu_13021_p2 = ($signed(l2_kernel_sums_1) + $signed(sext_ln167_100_fu_13018_p1));

assign add_ln167_130_fu_13583_p2 = ($signed(sext_ln167_221_fu_13577_p1) + $signed(sext_ln167_222_fu_13580_p1));

assign add_ln167_131_fu_13593_p2 = ($signed(sext_ln167_220_fu_13574_p1) + $signed(sext_ln167_223_fu_13589_p1));

assign add_ln167_132_fu_12829_p2 = ($signed(sext_ln167_13_fu_9297_p1) + $signed(sub_ln167_4_fu_9141_p2));

assign add_ln167_133_fu_12835_p2 = ($signed(sext_ln167_24_fu_9511_p1) + $signed(sext_ln167_31_fu_9714_p1));

assign add_ln167_134_fu_12845_p2 = ($signed(add_ln167_132_fu_12829_p2) + $signed(sext_ln167_224_fu_12841_p1));

assign add_ln167_135_fu_12851_p2 = ($signed(sext_ln167_39_fu_9866_p1) + $signed(sext_ln167_48_fu_10081_p1));

assign add_ln167_136_fu_12861_p2 = ($signed(sext_ln167_219_fu_12801_p1) + $signed(sext_ln167_58_fu_10242_p1));

assign add_ln167_137_fu_12867_p2 = ($signed(sext_ln167_66_fu_10399_p1) + $signed(add_ln167_136_fu_12861_p2));

assign add_ln167_138_fu_12877_p2 = ($signed(sext_ln167_225_fu_12857_p1) + $signed(sext_ln167_226_fu_12873_p1));

assign add_ln167_139_fu_13602_p2 = ($signed(add_ln167_134_reg_17902) + $signed(sext_ln167_227_fu_13599_p1));

assign add_ln167_13_fu_11146_p2 = ($signed(select_ln167_23_fu_9586_p3) + $signed(sext_ln167_16_fu_9405_p1));

assign add_ln167_140_fu_13607_p2 = (add_ln167_131_fu_13593_p2 + add_ln167_139_fu_13602_p2);

assign add_ln167_141_fu_12889_p2 = ($signed(sext_ln167_148_fu_11993_p1) + $signed(l2_kernel_sums_7));

assign add_ln167_142_fu_8757_p2 = ($signed(sext_ln167_97_fu_8751_p1) + $signed(sext_ln167_135_fu_8754_p1));

assign add_ln167_143_fu_12898_p2 = ($signed(sext_ln167_158_fu_12295_p1) + $signed(sext_ln167_230_fu_12895_p1));

assign add_ln167_144_fu_12908_p2 = ($signed(add_ln167_141_fu_12889_p2) + $signed(sext_ln167_231_fu_12904_p1));

assign add_ln167_145_fu_13977_p2 = ($signed(add_ln167_150_fu_13947_p2) + $signed(sext_ln167_240_fu_13973_p1));

assign add_ln167_146_fu_8984_p2 = ($signed(sext_ln167_49_fu_8792_p1) + $signed(sext_ln167_84_fu_8834_p1));

assign add_ln167_148_fu_13616_p2 = ($signed(zext_ln167_55_fu_13443_p1) + $signed(grp_fu_14238_p3));

assign add_ln167_149_fu_13625_p2 = ($signed(sext_ln167_232_fu_13613_p1) + $signed(sext_ln167_233_fu_13621_p1));

assign add_ln167_14_fu_11156_p2 = ($signed(sext_ln167_41_fu_9935_p1) + $signed(sext_ln167_33_fu_9767_p1));

assign add_ln167_150_fu_13947_p2 = ($signed(add_ln167_144_reg_17918) + $signed(sext_ln167_234_fu_13944_p1));

assign add_ln167_151_fu_12914_p2 = (zext_ln167_164_fu_11593_p1 + select_ln167_61_fu_10413_p3);

assign add_ln167_152_fu_12924_p2 = (select_ln167_21_reg_17037 + zext_ln167_163_fu_11582_p1);

assign add_ln167_153_fu_12929_p2 = ($signed(sext_ln167_117_fu_11367_p1) + $signed(add_ln167_152_fu_12924_p2));

assign add_ln167_154_fu_12939_p2 = ($signed(sext_ln167_235_fu_12920_p1) + $signed(sext_ln167_236_fu_12935_p1));

assign add_ln167_155_fu_8667_p2 = ($signed(mul_ln167_2_reg_16692) + $signed(zext_ln167_124_fu_8631_p1));

assign add_ln167_156_fu_13919_p2 = ($signed(sext_ln167_229_fu_13915_p1) + $signed(sext_ln167_14_fu_13842_p1));

assign add_ln167_157_fu_13925_p2 = (zext_ln167_45_fu_13845_p1 + add_ln167_156_fu_13919_p2);

assign add_ln167_158_fu_13961_p2 = ($signed(sext_ln167_238_fu_13955_p1) + $signed(sext_ln167_239_fu_13958_p1));

assign add_ln167_159_fu_13967_p2 = ($signed(sext_ln167_237_fu_13952_p1) + $signed(add_ln167_158_fu_13961_p2));

assign add_ln167_15_fu_11166_p2 = ($signed(sext_ln167_101_fu_11152_p1) + $signed(sext_ln167_102_fu_11162_p1));

assign add_ln167_16_fu_13030_p2 = ($signed(add_ln167_12_fu_13021_p2) + $signed(sext_ln167_103_fu_13027_p1));

assign add_ln167_17_fu_11172_p2 = ($signed(select_ln167_63_fu_10479_p3) + $signed(sext_ln167_62_fu_10344_p1));

assign add_ln167_18_fu_11182_p2 = ($signed(sext_ln167_52_fu_10148_p1) + $signed(sext_ln167_104_fu_11178_p1));

assign add_ln167_19_fu_11188_p2 = ($signed(sext_ln167_87_fu_10864_p1) + $signed(sext_ln167_76_fu_10701_p1));

assign add_ln167_1_fu_9409_p2 = (zext_ln167_20_fu_9322_p1 + zext_ln167_23_fu_9346_p1);

assign add_ln167_20_fu_11194_p2 = (select_ln167_93_fu_11133_p3 + select_ln167_85_fu_10938_p3);

assign add_ln167_21_fu_13045_p2 = ($signed(sext_ln167_106_fu_13039_p1) + $signed(sext_ln167_107_fu_13042_p1));

assign add_ln167_22_fu_13051_p2 = ($signed(sext_ln167_105_fu_13036_p1) + $signed(add_ln167_21_fu_13045_p2));

assign add_ln167_23_fu_13061_p2 = ($signed(add_ln167_16_fu_13030_p2) + $signed(sext_ln167_108_fu_13057_p1));

assign add_ln167_24_fu_11247_p2 = (zext_ln167_140_fu_11200_p1 + zext_ln167_144_fu_11243_p1);

assign add_ln167_25_fu_13683_p2 = (zext_ln167_167_fu_13667_p1 + zext_ln167_168_fu_13679_p1);

assign add_ln167_26_fu_13187_p2 = (zext_ln167_188_fu_13183_p1 + zext_ln167_183_fu_13109_p1);

assign add_ln167_27_fu_11875_p2 = (zext_ln167_195_fu_11871_p1 + zext_ln167_194_fu_11860_p1);

assign add_ln167_28_fu_12223_p2 = (zext_ln167_212_fu_12185_p1 + zext_ln167_214_fu_12219_p1);

assign add_ln167_29_fu_12278_p2 = (zext_ln167_218_fu_12274_p1 + zext_ln167_217_fu_12270_p1);

assign add_ln167_2_fu_9676_p2 = (zext_ln167_38_fu_9576_p1 + zext_ln167_37_fu_9565_p1);

assign add_ln167_30_fu_13211_p2 = ($signed(sext_ln167_137_fu_13158_p1) + $signed(l2_kernel_sums_0));

assign add_ln167_31_fu_13217_p2 = ($signed(sext_ln167_124_fu_13092_p1) + $signed(sext_ln167_149_fu_13208_p1));

assign add_ln167_32_fu_13227_p2 = ($signed(add_ln167_30_fu_13211_p2) + $signed(sext_ln167_160_fu_13223_p1));

assign add_ln167_35_fu_12305_p2 = ($signed(sext_ln167_74_fu_10659_p1) + $signed(sext_ln167_162_fu_12302_p1));

assign add_ln167_36_fu_13239_p2 = ($signed(sext_ln167_161_fu_13233_p1) + $signed(sext_ln167_163_fu_13236_p1));

assign add_ln167_37_fu_13249_p2 = ($signed(add_ln167_32_fu_13227_p2) + $signed(sext_ln167_164_fu_13245_p1));

assign add_ln167_38_fu_12311_p2 = ($signed(sext_ln167_fu_8996_p1) + $signed(sext_ln167_85_fu_10838_p1));

assign add_ln167_39_fu_12321_p2 = ($signed(sext_ln167_32_fu_9735_p1) + $signed(zext_ln167_11_fu_9151_p1));

assign add_ln167_3_fu_12960_p2 = (zext_ln167_32_reg_17649 + zext_ln167_37_reg_17655);

assign add_ln167_40_fu_12327_p2 = ($signed(sext_ln167_15_fu_9374_p1) + $signed(add_ln167_39_fu_12321_p2));

assign add_ln167_41_fu_12337_p2 = ($signed(sext_ln167_165_fu_12317_p1) + $signed(sext_ln167_166_fu_12333_p1));

assign add_ln167_43_fu_12343_p2 = ($signed(sext_ln167_159_fu_12299_p1) + $signed(sext_ln167_51_fu_10144_p1));

assign add_ln167_44_fu_13261_p2 = ($signed(sext_ln167_61_fu_12982_p1) + $signed(sext_ln167_168_fu_13258_p1));

assign add_ln167_45_fu_13267_p2 = (zext_ln167_221_fu_13255_p1 + add_ln167_44_fu_13261_p2);

assign add_ln167_46_fu_13530_p2 = ($signed(sext_ln167_167_fu_13524_p1) + $signed(sext_ln167_169_fu_13527_p1));

assign add_ln167_47_fu_13536_p2 = (add_ln167_37_reg_17948 + add_ln167_46_fu_13530_p2);

assign add_ln167_48_fu_13544_p2 = (select_ln167_124_fu_13517_p3 + zext_ln167_186_fu_13505_p1);

assign add_ln167_49_fu_13550_p2 = ($signed(sext_ln167_170_fu_13541_p1) + $signed(sub_ln167_92_fu_13494_p2));

assign add_ln167_4_fu_7901_p2 = (17'd2 + zext_ln156_reg_16010);

assign add_ln167_50_fu_13725_p2 = ($signed(sext_ln167_125_fu_13718_p1) + $signed(add_ln167_49_reg_18006));

assign add_ln167_51_fu_13730_p2 = ($signed(sext_ln167_171_fu_13722_p1) + $signed(add_ln167_50_fu_13725_p2));

assign add_ln167_52_fu_13280_p2 = ($signed(sext_ln167_139_fu_13204_p1) + $signed(l2_kernel_sums_2));

assign add_ln167_53_fu_12356_p2 = ($signed(sext_ln167_128_fu_11676_p1) + $signed(sext_ln167_152_fu_12082_p1));

assign add_ln167_54_fu_13289_p2 = ($signed(add_ln167_52_fu_13280_p2) + $signed(sext_ln167_174_fu_13286_p1));

assign add_ln167_55_fu_12362_p2 = ($signed(sext_ln167_110_fu_11229_p1) + $signed(sext_ln167_118_fu_11437_p1));

assign add_ln167_56_fu_12372_p2 = ($signed(sext_ln167_92_fu_10983_p1) + $signed(sext_ln167_69_fu_10521_p1));

assign add_ln167_57_fu_12382_p2 = ($signed(sext_ln167_77_fu_10718_p1) + $signed(sext_ln167_176_fu_12378_p1));

assign add_ln167_58_fu_12388_p2 = ($signed(sext_ln167_175_fu_12368_p1) + $signed(add_ln167_57_fu_12382_p2));

assign add_ln167_59_fu_13298_p2 = ($signed(add_ln167_54_fu_13289_p2) + $signed(sext_ln167_177_fu_13295_p1));

assign add_ln167_5_fu_9774_p2 = (zext_ln167_50_fu_9771_p1 + zext_ln167_49_fu_9750_p1);

assign add_ln167_60_fu_12394_p2 = ($signed(sub_ln167_2_fu_9058_p2) + $signed(sext_ln167_88_fu_10885_p1));

assign add_ln167_61_fu_12400_p2 = ($signed(sext_ln167_35_fu_9795_p1) + $signed(sext_ln167_8_fu_9235_p1));

assign add_ln167_62_fu_13310_p2 = ($signed(sext_ln167_18_fu_12957_p1) + $signed(sext_ln167_179_fu_13307_p1));

assign add_ln167_63_fu_13316_p2 = ($signed(sext_ln167_178_fu_13304_p1) + $signed(add_ln167_62_fu_13310_p2));

assign add_ln167_64_fu_12406_p2 = ($signed(sext_ln167_42_fu_9972_p1) + $signed(sext_ln167_27_fu_9621_p1));

assign add_ln167_65_fu_13765_p2 = ($signed(sext_ln167_173_fu_13761_p1) + $signed(sext_ln167_53_fu_13657_p1));

assign add_ln167_66_fu_13771_p2 = ($signed(sext_ln167_63_fu_13660_p1) + $signed(add_ln167_65_fu_13765_p2));

assign add_ln167_67_fu_13857_p2 = ($signed(sext_ln167_181_fu_13851_p1) + $signed(sext_ln167_182_fu_13854_p1));

assign add_ln167_68_fu_13867_p2 = ($signed(sext_ln167_180_fu_13848_p1) + $signed(sext_ln167_183_fu_13863_p1));

assign add_ln167_69_fu_13873_p2 = (add_ln167_59_reg_17963 + add_ln167_68_fu_13867_p2);

assign add_ln167_6_fu_10208_p2 = (zext_ln167_73_fu_10151_p1 + zext_ln167_75_fu_10204_p1);

assign add_ln167_70_fu_12412_p2 = ($signed(sext_ln167_140_fu_11827_p1) + $signed(l2_kernel_sums_3));

assign add_ln167_71_fu_12418_p2 = ($signed(sext_ln167_129_fu_11725_p1) + $signed(sext_ln167_153_fu_12110_p1));

assign add_ln167_72_fu_12428_p2 = ($signed(add_ln167_70_fu_12412_p2) + $signed(sext_ln167_184_fu_12424_p1));

assign add_ln167_73_fu_12434_p2 = ($signed(select_ln167_95_fu_11284_p3) + $signed(sext_ln167_120_fu_11478_p1));

assign add_ln167_74_fu_12444_p2 = ($signed(sext_ln167_93_fu_11009_p1) + $signed(zext_ln167_100_fu_10530_p1));

assign add_ln167_75_fu_12454_p2 = ($signed(sext_ln167_79_fu_10749_p1) + $signed(sext_ln167_186_fu_12450_p1));

assign add_ln167_76_fu_12464_p2 = ($signed(sext_ln167_185_fu_12440_p1) + $signed(sext_ln167_187_fu_12460_p1));

assign add_ln167_77_fu_13780_p2 = ($signed(add_ln167_72_reg_17817) + $signed(sext_ln167_188_fu_13777_p1));

assign add_ln167_78_fu_12470_p2 = ($signed(sext_ln167_3_fu_9071_p1) + $signed(sext_ln167_89_fu_10900_p1));

assign add_ln167_79_fu_12476_p2 = ($signed(sub_ln167_27_fu_9828_p2) + $signed(sext_ln167_10_fu_9256_p1));

assign add_ln167_7_fu_10359_p2 = (zext_ln167_81_fu_10266_p1 + zext_ln167_88_fu_10355_p1);

assign add_ln167_80_fu_12486_p2 = ($signed(sext_ln167_19_fu_9436_p1) + $signed(sext_ln167_190_fu_12482_p1));

assign add_ln167_81_fu_13791_p2 = ($signed(sext_ln167_189_fu_13785_p1) + $signed(sext_ln167_191_fu_13788_p1));

assign add_ln167_82_fu_12492_p2 = ($signed(select_ln167_41_fu_9990_p3) + $signed(sext_ln167_28_fu_9642_p1));

assign add_ln167_84_fu_13559_p2 = ($signed(zext_ln167_89_fu_13469_p1) + $signed(grp_fu_14246_p3));

assign add_ln167_85_fu_13568_p2 = ($signed(sext_ln167_192_fu_13556_p1) + $signed(sext_ln167_193_fu_13564_p1));

assign add_ln167_86_fu_13800_p2 = ($signed(add_ln167_81_fu_13791_p2) + $signed(sext_ln167_194_fu_13797_p1));

assign add_ln167_87_fu_13810_p2 = ($signed(add_ln167_77_fu_13780_p2) + $signed(sext_ln167_195_fu_13806_p1));

assign add_ln167_88_fu_12535_p2 = ($signed(sext_ln167_154_fu_12125_p1) + $signed(l2_kernel_sums_4));

assign add_ln167_89_fu_12541_p2 = ($signed(sext_ln167_131_fu_11768_p1) + $signed(sext_ln167_141_fu_11892_p1));

assign add_ln167_8_fu_10434_p2 = (zext_ln167_93_reg_17521 + zext_ln167_95_fu_10430_p1);

assign add_ln167_90_fu_13332_p2 = ($signed(add_ln167_88_reg_17842) + $signed(sext_ln167_197_fu_13329_p1));

assign add_ln167_91_fu_12547_p2 = (zext_ln167_120_fu_10915_p1 + select_ln167_104_fu_11513_p3);

assign add_ln167_92_fu_12557_p2 = ($signed(sext_ln167_94_fu_11033_p1) + $signed(sext_ln167_113_fu_11318_p1));

assign add_ln167_93_fu_12563_p2 = ($signed(sext_ln167_80_fu_10753_p1) + $signed(add_ln167_92_fu_12557_p2));

assign add_ln167_94_fu_12573_p2 = ($signed(sext_ln167_198_fu_12553_p1) + $signed(sext_ln167_199_fu_12569_p1));

assign add_ln167_95_fu_13340_p2 = ($signed(add_ln167_90_fu_13332_p2) + $signed(sext_ln167_200_fu_13337_p1));

assign add_ln167_96_fu_12579_p2 = ($signed(sext_ln167_29_fu_9663_p1) + $signed(sext_ln167_11_fu_9277_p1));

assign add_ln167_97_fu_12589_p2 = ($signed(sext_ln167_36_fu_9833_p1) + $signed(sext_ln167_45_fu_10027_p1));

assign add_ln167_98_fu_12599_p2 = ($signed(sext_ln167_20_fu_9460_p1) + $signed(sext_ln167_202_fu_12595_p1));

assign add_ln167_99_fu_12605_p2 = ($signed(sext_ln167_201_fu_12585_p1) + $signed(add_ln167_98_fu_12599_p2));

assign add_ln167_9_fu_10794_p2 = (zext_ln167_113_reg_17333 + zext_ln167_115_fu_10790_p1);

assign add_ln167_fu_7754_p2 = (17'd1 + zext_ln156_fu_7740_p1);

assign add_ln198_fu_7782_p2 = (l2_read_col_offset + 16'd2);

assign add_ln202_fu_13996_p2 = (l2_read_row_offset_l_reg_16397 + 8'd2);

assign add_ln211_fu_3671_p2 = (l1_iteration + 32'd1);

assign add_ln216_fu_8351_p2 = ($signed(ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3454) + $signed(8'd255));

assign add_ln219_fu_7808_p2 = (l2_iteration + 32'd1);

assign add_ln41_1_fu_4155_p2 = (8'd1 + select_ln42_1_fu_4094_p3);

assign add_ln41_2_fu_4265_p2 = (8'd1 + select_ln42_3_fu_4232_p3);

assign add_ln41_3_fu_4324_p2 = (8'd1 + select_ln42_5_reg_14501);

assign add_ln41_4_fu_4359_p2 = (8'd1 + select_ln42_7_fu_4347_p3);

assign add_ln41_5_fu_4417_p2 = (8'd1 + select_ln42_9_fu_4407_p3);

assign add_ln41_6_fu_4441_p2 = (8'd1 + select_ln42_11_fu_4429_p3);

assign add_ln41_7_fu_4509_p2 = (select_ln42_13_fu_4498_p3 + 8'd1);

assign add_ln41_fu_4071_p2 = (8'd1 + l1_channel_idx_load_reg_14311);

assign add_ln45_1_fu_4220_p2 = (16'd1 + select_ln42_reg_14332);

assign add_ln45_2_fu_4277_p2 = (16'd1 + select_ln42_2_fu_4225_p3);

assign add_ln45_3_fu_4335_p2 = (16'd1 + select_ln42_4_reg_14494);

assign add_ln45_4_fu_4447_p2 = (16'd1 + select_ln42_6_reg_14510);

assign add_ln45_5_fu_4480_p2 = (16'd1 + select_ln42_8_fu_4452_p3);

assign add_ln45_6_fu_4577_p2 = (16'd1 + select_ln42_10_reg_14558);

assign add_ln45_7_fu_4588_p2 = (select_ln42_12_fu_4582_p3 + 16'd1);

assign add_ln45_fu_4082_p2 = (16'd1 + l1_write_col_offset_s_reg_14294);

assign add_ln80_1_fu_4708_p2 = (l1_read_row_offset + select_ln80_fu_4701_p3);

assign add_ln80_2_fu_4761_p2 = (zext_ln80_2_fu_4753_p1 + l1_read_row_offset);

assign add_ln80_fu_4642_p2 = (zext_ln80_fu_4632_p1 + l1_read_row_offset);

assign add_ln81_1_fu_4732_p2 = (3'd2 + add_ln83_1_fu_4726_p2);

assign add_ln81_2_fu_4779_p2 = (3'd2 + add_ln83_2_fu_4773_p2);

assign add_ln81_fu_4660_p2 = (3'd2 + add_ln83_fu_4654_p2);

assign add_ln83_1_fu_4726_p2 = (zext_ln80_1_fu_4635_p1 + add_ln83_3_fu_4720_p2);

assign add_ln83_2_fu_4773_p2 = (trunc_ln80_fu_4638_p1 + zext_ln80_3_fu_4757_p1);

assign add_ln83_3_fu_4720_p2 = (3'd1 + trunc_ln80_fu_4638_p1);

assign add_ln83_fu_4654_p2 = (trunc_ln80_fu_4638_p1 + zext_ln80_1_fu_4635_p1);

assign add_ln87_1_fu_7535_p2 = (16'd1 + add_ln87_fu_7507_p2);

assign add_ln87_2_fu_4674_p2 = (16'd2 + add_ln87_reg_15601);

assign add_ln87_fu_7507_p2 = (zext_ln71_fu_7504_p1 + l1_read_col_offset);

assign add_ln92_10_fu_5523_p2 = ($signed(sext_ln92_21_fu_5408_p1) + $signed(zext_ln92_61_fu_5519_p1));

assign add_ln92_11_fu_5533_p2 = ($signed(sext_ln92_29_fu_5509_p1) + $signed(sext_ln92_30_fu_5529_p1));

assign add_ln92_12_fu_5597_p2 = ($signed(sext_ln92_34_fu_5593_p1) + $signed(sub_ln92_25_fu_5461_p2));

assign add_ln92_13_fu_6336_p2 = (zext_ln92_53_fu_6071_p1 + sub_ln92_18_fu_5999_p2);

assign add_ln92_14_fu_6346_p2 = (zext_ln92_70_fu_6164_p1 + zext_ln92_88_fu_6332_p1);

assign add_ln92_15_fu_6356_p2 = (zext_ln92_71_fu_6174_p1 + zext_ln92_89_fu_6352_p1);

assign add_ln92_16_fu_6366_p2 = ($signed(sext_ln92_43_fu_6342_p1) + $signed(zext_ln92_90_fu_6362_p1));

assign add_ln92_17_fu_5707_p2 = ($signed(sext_ln92_10_fu_5196_p1) + $signed(sext_ln92_3_fu_4992_p1));

assign add_ln92_18_fu_6414_p2 = ($signed(sext_ln92_45_fu_6410_p1) + $signed(sext_ln92_38_fu_6230_p1));

assign add_ln92_1_fu_5304_p2 = ($signed(sext_ln92_16_fu_5300_p1) + $signed(sext_ln92_5_fu_5083_p1));

assign add_ln92_20_fu_7396_p2 = ($signed(sext_ln92_46_fu_7390_p1) + $signed(sext_ln92_47_fu_7393_p1));

assign add_ln92_21_fu_5748_p2 = ($signed(sext_ln92_31_fu_5556_p1) + $signed(sext_ln92_22_fu_5418_p1));

assign add_ln92_23_fu_5758_p2 = ($signed(sext_ln92_52_fu_5754_p1) + $signed(grp_fu_14031_p3));

assign add_ln92_24_fu_5779_p2 = (sub_ln92_47_fu_5773_p2 + zext_ln92_80_fu_5681_p1);

assign add_ln92_25_fu_6460_p2 = ($signed(sub_ln92_30_fu_6115_p2) + $signed(sext_ln92_55_fu_6457_p1));

assign add_ln92_26_fu_6507_p2 = ($signed(sext_ln92_26_fu_6040_p1) + $signed(sub_ln92_17_fu_5968_p2));

assign add_ln92_27_fu_6513_p2 = ($signed(sext_ln92_58_fu_6503_p1) + $signed(sext_ln92_40_fu_6266_p1));

assign add_ln92_28_fu_6519_p2 = ($signed(sext_ln92_33_fu_6151_p1) + $signed(add_ln92_27_fu_6513_p2));

assign add_ln92_29_fu_6963_p2 = ($signed(sext_ln92_59_fu_6957_p1) + $signed(sext_ln92_60_fu_6960_p1));

assign add_ln92_30_fu_6525_p2 = (zext_ln92_98_fu_6466_p1 + sub_ln92_39_fu_6285_p2);

assign add_ln92_31_fu_6531_p2 = (zext_ln92_100_fu_6479_p1 + add_ln92_30_fu_6525_p2);

assign add_ln92_32_fu_5848_p2 = ($signed(sext_ln92_9_fu_5186_p1) + $signed(sext_ln92_2_fu_4982_p1));

assign add_ln92_33_fu_6718_p2 = ($signed(sext_ln92_28_fu_6092_p1) + $signed(zext_ln92_40_fu_6011_p1));

assign add_ln92_34_fu_6728_p2 = ($signed(sext_ln92_66_fu_6715_p1) + $signed(sext_ln92_67_fu_6724_p1));

assign add_ln92_35_fu_6738_p2 = ($signed(sext_ln92_44_fu_6389_p1) + $signed(sext_ln92_37_fu_6220_p1));

assign add_ln92_36_fu_5854_p2 = (zext_ln92_38_fu_5321_p1 + sub_ln92_57_fu_5842_p2);

assign add_ln92_37_fu_6751_p2 = ($signed(sext_ln92_63_fu_6601_p1) + $signed(sext_ln92_70_fu_6748_p1));

assign add_ln92_38_fu_6761_p2 = ($signed(sext_ln92_69_fu_6744_p1) + $signed(sext_ln92_71_fu_6757_p1));

assign add_ln92_39_fu_6771_p2 = ($signed(sext_ln92_68_fu_6734_p1) + $signed(sext_ln92_72_fu_6767_p1));

assign add_ln92_40_fu_6800_p2 = (zext_ln92_125_fu_6796_p1 + sub_ln92_53_fu_6646_p2);

assign add_ln92_41_fu_6835_p2 = ($signed(sext_ln92_42_fu_6318_p1) + $signed(zext_ln92_67_fu_6155_p1));

assign add_ln92_42_fu_7598_p2 = ($signed(sext_ln92_27_fu_7589_p1) + $signed(sext_ln92_77_fu_7595_p1));

assign add_ln92_43_fu_6841_p2 = (sub_ln92_64_fu_6829_p2 + zext_ln92_117_fu_6711_p1);

assign add_ln92_45_fu_7610_p2 = ($signed(add_ln92_42_fu_7598_p2) + $signed(sext_ln92_79_fu_7607_p1));

assign add_ln92_4_fu_7372_p2 = ($signed(sext_ln92_1_fu_7363_p1) + $signed(sext_ln92_18_fu_7369_p1));

assign add_ln92_5_fu_5360_p2 = ($signed(sext_ln92_19_fu_5356_p1) + $signed(sext_ln92_12_fu_5230_p1));

assign add_ln92_6_fu_5370_p2 = ($signed(sext_ln92_4_fu_5041_p1) + $signed(sext_ln92_20_fu_5366_p1));

assign add_ln92_7_fu_5432_p2 = ($signed(sext_ln92_23_fu_5428_p1) + $signed(sext_ln92_14_fu_5276_p1));

assign add_ln92_8_fu_5503_p2 = ($signed(sext_ln92_13_fu_5266_p1) + $signed(zext_ln92_11_fu_5053_p1));

assign add_ln92_9_fu_5513_p2 = (zext_ln92_59_fu_5488_p1 + zext_ln92_60_fu_5499_p1);

assign add_ln92_fu_5140_p2 = ($signed(sext_ln92_7_fu_5136_p1) + $signed(sext_ln92_fu_4954_p1));

assign and_ln147_fu_7704_p2 = (xor_ln147_fu_7698_p2 & icmp_ln147_fu_7684_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp0_stage27 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp0_stage28 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp0_stage29 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd15];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage16_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage17_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage18_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage19_subdone = (1'b0 == ap_ce);
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((icmp_ln33_reg_14253 == 1'd1) & (in_r_TVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((1'b0 == ap_ce) | ((icmp_ln33_reg_14253 == 1'd1) & (in_r_TVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage20_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage21_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage22_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage23_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage24_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage25 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage25_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage26 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage26_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage27 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage27_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage28 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage28_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage29 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage29_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((1'b1 == ap_block_state3_io) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((1'b0 == ap_ce) | ((1'b1 == ap_block_state3_io) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_subdone = (1'b0 == ap_ce);
end

assign ap_block_state10_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state20_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage20_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage21_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage22_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage23_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage24_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage25_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage26_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage27_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = ((icmp_ln33_reg_14253 == 1'd1) & (in_r_TVALID == 1'b0));
end

assign ap_block_state30_pp0_stage28_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage29_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_io = ((ap_predicate_op262_write_state3 == 1'b1) & (out_r_TREADY == 1'b0));
end

assign ap_block_state3_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_10692 = ((icmp_ln67_reg_14265 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001));
end

always @ (*) begin
    ap_condition_10695 = ((icmp_ln67_reg_14265 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001));
end

always @ (*) begin
    ap_condition_10703 = ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln182_reg_16119 == 1'd1) & (1'd1 == and_ln147_reg_15998) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_2296 = ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_76 = ((1'b0 == ap_block_pp0_stage29_11001) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_9287 = ((1'b1 == ap_ce) & (icmp_ln67_reg_14265 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_mux_l1_write_col_offset_1_phi_fu_3298_p8 = ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3293;

assign ap_phi_reg_pp0_iter0_l2_maxes_0_flag_1_reg_3170 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_0_new_1_reg_3181 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_1_new_1_reg_3192 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_2_new_1_reg_3203 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_3_new_1_reg_3214 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_4_new_1_reg_3225 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_5_new_1_reg_3236 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_6_new_1_reg_3247 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_7_new_1_reg_3258 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_read_row_offset_f_reg_3150 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_read_row_offset_n_reg_3160 = 'bx;

assign ap_phi_reg_pp0_iter1_l2_read_row_offset_n_1_reg_3281 = 'bx;

always @ (*) begin
    ap_predicate_op262_write_state3 = ((icmp_ln182_reg_16119 == 1'd1) & (1'd1 == and_ln147_reg_15998));
end

assign grp_fu_14015_p0 = 13'd8181;

assign grp_fu_14015_p1 = grp_fu_14015_p10;

assign grp_fu_14015_p10 = tmp_5_fu_4845_p8;

assign grp_fu_14015_p2 = (zext_ln92_16_fu_4812_p1 - zext_ln92_18_fu_4824_p1);

assign grp_fu_14023_p0 = 13'd11;

assign grp_fu_14023_p1 = grp_fu_14023_p10;

assign grp_fu_14023_p10 = tmp_13_fu_5614_p8;

assign grp_fu_14031_p0 = 13'd8181;

assign grp_fu_14031_p1 = zext_ln92_93_fu_5713_p1;

assign grp_fu_14040_p0 = 13'd13;

assign grp_fu_14040_p1 = zext_ln92_47_fu_6018_p1;

assign grp_fu_14040_p2 = (zext_ln92_113_fu_6663_p1 - zext_ln92_116_fu_6693_p1);

assign grp_fu_14048_p0 = 13'd11;

assign grp_fu_14048_p1 = zext_ln92_99_fu_6469_p1;

assign grp_fu_14056_p0 = 13'd8179;

assign grp_fu_14056_p1 = grp_fu_14056_p10;

assign grp_fu_14056_p10 = tmp_21_reg_15287;

assign grp_fu_14063_p0 = 13'd13;

assign grp_fu_14063_p1 = grp_fu_14063_p10;

assign grp_fu_14063_p10 = tmp_22_reg_15410;

assign grp_fu_14072_p0 = 13'd8181;

assign grp_fu_14072_p1 = zext_ln92_38_reg_15177;

assign grp_fu_14080_p0 = 13'd13;

assign grp_fu_14080_p1 = grp_fu_14080_p10;

assign grp_fu_14080_p10 = tmp_9_reg_15203;

assign grp_fu_14088_p0 = 13'd13;

assign grp_fu_14088_p1 = zext_ln92_99_reg_15369;

assign grp_fu_14212_p0 = zext_ln167_125_reg_17377;

assign grp_fu_14212_p1 = select_ln167_97_reg_17537;

assign grp_fu_14212_p2 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sext_ln167_67_fu_10449_p1 : zext_ln167_96_fu_10439_p1);

assign grp_fu_14219_p0 = grp_fu_14219_p00;

assign grp_fu_14219_p00 = select_ln149_15_fu_11378_p3;

assign grp_fu_14219_p1 = grp_fu_14219_p10;

assign grp_fu_14219_p10 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? 13'd8189 : 13'd11);

assign grp_fu_14226_p0 = zext_ln167_32_reg_17649;

assign grp_fu_14226_p1 = select_ln167_33_reg_17644;

assign grp_fu_14226_p2 = grp_fu_14226_p20;

assign grp_fu_14226_p20 = select_ln167_38_reg_17666;

assign grp_fu_14238_p0 = 13'd8179;

assign grp_fu_14238_p1 = zext_ln167_97_reg_17696;

assign grp_fu_14246_p0 = zext_ln167_220_reg_17454;

assign grp_fu_14246_p1 = select_ln167_140_reg_17973;

assign grp_fu_3464_p2 = (l1_write_row_offset + 8'd1);

assign grp_fu_3530_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? grp_fu_3508_p8 : grp_fu_3519_p8);

assign icmp_ln112_1_fu_7873_p2 = (($signed(add_ln104_5_reg_15796) > $signed(l1_maxes_1)) ? 1'b1 : 1'b0);

assign icmp_ln112_2_fu_7428_p2 = (($signed(add_ln104_6_reg_15529) > $signed(l1_maxes_2)) ? 1'b1 : 1'b0);

assign icmp_ln112_3_fu_7920_p2 = (($signed(add_ln104_7_reg_16139) > $signed(l1_maxes_3)) ? 1'b1 : 1'b0);

assign icmp_ln112_fu_7644_p2 = (($signed(add_ln104_4_reg_15558) > $signed(l1_maxes_0)) ? 1'b1 : 1'b0);

assign icmp_ln115_fu_3665_p2 = ((trunc_ln33_fu_3611_p1 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln124_fu_7480_p2 = ((add_ln123_fu_7474_p2 == 16'd257) ? 1'b1 : 1'b0);

assign icmp_ln128_fu_7953_p2 = ((add_ln127_fu_7948_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln135_fu_7569_p2 = ((add_ln134_fu_7563_p2 == 16'd512) ? 1'b1 : 1'b0);

assign icmp_ln139_fu_7978_p2 = ((add_ln138_fu_7973_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln147_fu_7684_p2 = ((l2_iteration > 32'd6143) ? 1'b1 : 1'b0);

assign icmp_ln157_1_fu_8071_p2 = ((add_ln156_1_fu_8065_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln157_2_fu_8154_p2 = ((add_ln156_2_fu_8148_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln157_fu_8012_p2 = ((add_ln156_fu_8006_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln177_1_fu_3836_p2 = (($signed(add_ln167_51_reg_18027) > $signed(l2_maxes_1)) ? 1'b1 : 1'b0);

assign icmp_ln177_2_fu_3848_p2 = (($signed(add_ln167_69_reg_18044) > $signed(l2_maxes_2)) ? 1'b1 : 1'b0);

assign icmp_ln177_3_fu_3860_p2 = (($signed(add_ln167_87_reg_18038) > $signed(l2_maxes_3)) ? 1'b1 : 1'b0);

assign icmp_ln177_4_fu_3872_p2 = (($signed(add_ln167_105_reg_17978) > $signed(l2_maxes_4)) ? 1'b1 : 1'b0);

assign icmp_ln177_5_fu_3884_p2 = (($signed(add_ln167_123_reg_17984) > $signed(l2_maxes_5)) ? 1'b1 : 1'b0);

assign icmp_ln177_6_fu_3896_p2 = (($signed(add_ln167_140_reg_18016) > $signed(l2_maxes_6)) ? 1'b1 : 1'b0);

assign icmp_ln177_7_fu_3908_p2 = (($signed(add_ln167_145_reg_18055) > $signed(l2_maxes_7)) ? 1'b1 : 1'b0);

assign icmp_ln177_fu_3824_p2 = (($signed(add_ln167_47_reg_17995) > $signed(l2_maxes_0)) ? 1'b1 : 1'b0);

assign icmp_ln182_fu_7770_p2 = ((trunc_ln147_fu_7676_p1 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln199_fu_7788_p2 = ((add_ln198_fu_7782_p2 == 16'd256) ? 1'b1 : 1'b0);

assign icmp_ln203_fu_14001_p2 = ((add_ln202_fu_13996_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln212_fu_3677_p2 = ((add_ln211_fu_3671_p2 == 32'd263168) ? 1'b1 : 1'b0);

assign icmp_ln220_fu_7814_p2 = ((add_ln219_fu_7808_p2 == 32'd264192) ? 1'b1 : 1'b0);

assign icmp_ln33_fu_3619_p2 = ((trunc_ln33_1_fu_3615_p1 < 10'd384) ? 1'b1 : 1'b0);

assign icmp_ln42_1_fu_4215_p2 = ((add_ln41_1_reg_14342 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln42_2_fu_4271_p2 = ((add_ln41_2_fu_4265_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln42_3_fu_4329_p2 = ((add_ln41_3_fu_4324_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln42_4_fu_4365_p2 = ((add_ln41_4_fu_4359_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln42_5_fu_4423_p2 = ((add_ln41_5_fu_4417_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln42_6_fu_4493_p2 = ((add_ln41_6_reg_14552 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln42_7_fu_4515_p2 = ((add_ln41_7_fu_4509_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln42_fu_4076_p2 = ((add_ln41_fu_4071_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln51_fu_3631_p2 = ((trunc_ln33_1_fu_3615_p1 == 10'd191) ? 1'b1 : 1'b0);

assign icmp_ln57_fu_3625_p2 = ((trunc_ln33_1_fu_3615_p1 == 10'd1023) ? 1'b1 : 1'b0);

assign icmp_ln61_fu_3706_p2 = ((grp_fu_3464_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln67_fu_3647_p2 = ((tmp_85_fu_3637_p4 == 21'd0) ? 1'b1 : 1'b0);

assign icmp_ln81_1_fu_4714_p2 = ((add_ln80_1_fu_4708_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln81_2_fu_4767_p2 = ((add_ln80_2_fu_4761_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln81_fu_4648_p2 = ((add_ln80_fu_4642_p2 > 8'd5) ? 1'b1 : 1'b0);

assign l2_stripes_0_0_d1 = {{select_ln112_fu_7649_p3[12:5]}};

assign l2_stripes_0_1_d1 = {{select_ln112_fu_7649_p3[12:5]}};

assign l2_stripes_0_2_d1 = {{select_ln112_fu_7649_p3[12:5]}};

assign l2_stripes_0_3_d1 = {{select_ln112_fu_7649_p3[12:5]}};

assign l2_stripes_0_4_d1 = {{select_ln112_fu_7649_p3[12:5]}};

assign l2_stripes_0_5_d1 = {{select_ln112_fu_7649_p3[12:5]}};

assign l2_stripes_1_0_d1 = {{select_ln112_1_fu_7878_p3[12:5]}};

assign l2_stripes_1_1_d1 = {{select_ln112_1_fu_7878_p3[12:5]}};

assign l2_stripes_1_2_d1 = {{select_ln112_1_fu_7878_p3[12:5]}};

assign l2_stripes_1_3_d1 = {{select_ln112_1_fu_7878_p3[12:5]}};

assign l2_stripes_1_4_d1 = {{select_ln112_1_fu_7878_p3[12:5]}};

assign l2_stripes_1_5_d1 = {{select_ln112_1_fu_7878_p3[12:5]}};

assign l2_stripes_2_0_d1 = {{select_ln112_2_fu_7433_p3[12:5]}};

assign l2_stripes_2_1_d1 = {{select_ln112_2_fu_7433_p3[12:5]}};

assign l2_stripes_2_2_d1 = {{select_ln112_2_fu_7433_p3[12:5]}};

assign l2_stripes_2_3_d1 = {{select_ln112_2_fu_7433_p3[12:5]}};

assign l2_stripes_2_4_d1 = {{select_ln112_2_fu_7433_p3[12:5]}};

assign l2_stripes_2_5_d1 = {{select_ln112_2_fu_7433_p3[12:5]}};

assign l2_stripes_3_0_d1 = {{select_ln112_3_fu_7925_p3[12:5]}};

assign l2_stripes_3_1_d1 = {{select_ln112_3_fu_7925_p3[12:5]}};

assign l2_stripes_3_2_d1 = {{select_ln112_3_fu_7925_p3[12:5]}};

assign l2_stripes_3_3_d1 = {{select_ln112_3_fu_7925_p3[12:5]}};

assign l2_stripes_3_4_d1 = {{select_ln112_3_fu_7925_p3[12:5]}};

assign l2_stripes_3_5_d1 = {{select_ln112_3_fu_7925_p3[12:5]}};

assign local_col_index_fu_7726_p2 = (zext_ln152_fu_7722_p1 + l2_read_col_offset);

assign mul_ln167_10_fu_14114_p0 = mul_ln167_10_fu_14114_p00;

assign mul_ln167_10_fu_14114_p00 = select_ln149_4_reg_16907;

assign mul_ln167_10_fu_14114_p1 = mul_ln167_10_fu_14114_p10;

assign mul_ln167_10_fu_14114_p10 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? 13'd8179 : 13'd14);

assign mul_ln167_11_fu_14126_p0 = zext_ln167_46_reg_17084;

assign mul_ln167_11_fu_14126_p1 = mul_ln167_11_fu_14126_p10;

assign mul_ln167_11_fu_14126_p10 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? 13'd13 : 13'd8185);

assign mul_ln167_12_fu_8705_p1 = mul_ln167_12_fu_8705_p10;

assign mul_ln167_12_fu_8705_p10 = select_ln149_5_fu_8694_p3;

assign mul_ln167_12_fu_8705_p2 = (13'd11 * mul_ln167_12_fu_8705_p1);

assign mul_ln167_13_fu_14191_p0 = zext_ln167_61_reg_17431;

assign mul_ln167_13_fu_14191_p1 = mul_ln167_13_fu_14191_p10;

assign mul_ln167_13_fu_14191_p10 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? 13'd8180 : 13'd13);

assign mul_ln167_14_fu_14102_p0 = mul_ln167_14_fu_14102_p00;

assign mul_ln167_14_fu_14102_p00 = select_ln149_6_fu_8267_p3;

assign mul_ln167_14_fu_14102_p1 = mul_ln167_14_fu_14102_p10;

assign mul_ln167_14_fu_14102_p10 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? 13'd8179 : 13'd8177);

assign mul_ln167_15_fu_14131_p0 = mul_ln167_15_fu_14131_p00;

assign mul_ln167_15_fu_14131_p00 = select_ln149_7_reg_17232;

assign mul_ln167_15_fu_14131_p1 = mul_ln167_15_fu_14131_p10;

assign mul_ln167_15_fu_14131_p10 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? 13'd3 : 13'd8181);

assign mul_ln167_16_fu_8739_p1 = zext_ln167_79_reg_17254;

assign mul_ln167_16_fu_8739_p2 = ($signed(13'd8181) * $signed({{1'b0}, {mul_ln167_16_fu_8739_p1}}));

assign mul_ln167_17_fu_14137_p0 = mul_ln167_17_fu_14137_p00;

assign mul_ln167_17_fu_14137_p00 = select_ln149_7_reg_17232;

assign mul_ln167_17_fu_14137_p1 = mul_ln167_17_fu_14137_p10;

assign mul_ln167_17_fu_14137_p10 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? 12'd7 : 12'd13);

assign mul_ln167_18_fu_8828_p1 = mul_ln167_18_fu_8828_p10;

assign mul_ln167_18_fu_8828_p10 = select_ln149_8_fu_8817_p3;

assign mul_ln167_18_fu_8828_p2 = (12'd11 * mul_ln167_18_fu_8828_p1);

assign mul_ln167_1_fu_8463_p1 = zext_ln167_1_reg_16682;

assign mul_ln167_1_fu_8463_p2 = ($signed(13'd8179) * $signed({{1'b0}, {mul_ln167_1_fu_8463_p1}}));

assign mul_ln167_20_fu_14143_p0 = zext_ln167_112_fu_8533_p1;

assign mul_ln167_20_fu_14143_p1 = mul_ln167_20_fu_14143_p10;

assign mul_ln167_20_fu_14143_p10 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? 13'd13 : 13'd8178);

assign mul_ln167_21_fu_14149_p0 = zext_ln167_112_fu_8533_p1;

assign mul_ln167_21_fu_14149_p1 = mul_ln167_21_fu_14149_p10;

assign mul_ln167_21_fu_14149_p10 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? 13'd8183 : 13'd8181);

assign mul_ln167_22_fu_14196_p0 = zext_ln167_112_reg_17291;

assign mul_ln167_22_fu_14196_p1 = mul_ln167_22_fu_14196_p10;

assign mul_ln167_22_fu_14196_p10 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? 13'd8183 : 13'd8179);

assign mul_ln167_23_fu_10904_p1 = zext_ln167_113_reg_17333;

assign mul_ln167_23_fu_10904_p2 = (12'd13 * mul_ln167_23_fu_10904_p1);

assign mul_ln167_24_fu_14201_p0 = mul_ln167_24_fu_14201_p00;

assign mul_ln167_24_fu_14201_p00 = select_ln149_10_reg_17306;

assign mul_ln167_24_fu_14201_p1 = mul_ln167_24_fu_14201_p10;

assign mul_ln167_24_fu_14201_p10 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? 13'd8179 : 13'd8181);

assign mul_ln167_25_fu_12988_p1 = zext_ln167_113_reg_17333;

assign mul_ln167_25_fu_12988_p2 = (12'd11 * mul_ln167_25_fu_12988_p1);

assign mul_ln167_26_fu_14155_p0 = mul_ln167_26_fu_14155_p00;

assign mul_ln167_26_fu_14155_p00 = select_ln149_10_reg_17306;

assign mul_ln167_26_fu_14155_p1 = mul_ln167_26_fu_14155_p10;

assign mul_ln167_26_fu_14155_p10 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? 12'd10 : 12'd11);

assign mul_ln167_28_fu_14161_p0 = mul_ln167_28_fu_14161_p00;

assign mul_ln167_28_fu_14161_p00 = select_ln149_11_reg_17317;

assign mul_ln167_28_fu_14161_p1 = mul_ln167_28_fu_14161_p10;

assign mul_ln167_28_fu_14161_p10 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? 12'd5 : 12'd13);

assign mul_ln167_29_fu_14167_p0 = mul_ln167_29_fu_14167_p00;

assign mul_ln167_29_fu_14167_p00 = select_ln149_11_reg_17317;

assign mul_ln167_29_fu_14167_p1 = mul_ln167_29_fu_14167_p10;

assign mul_ln167_29_fu_14167_p10 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? 13'd8179 : 13'd8185);

assign mul_ln167_2_fu_14096_p0 = zext_ln167_1_fu_8204_p1;

assign mul_ln167_2_fu_14096_p1 = mul_ln167_2_fu_14096_p10;

assign mul_ln167_2_fu_14096_p10 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? 13'd8187 : 13'd8181);

assign mul_ln167_30_fu_8450_p1 = zext_ln167_135_fu_8446_p1;

assign mul_ln167_30_fu_8450_p2 = ($signed(13'd8179) * $signed({{1'b0}, {mul_ln167_30_fu_8450_p1}}));

assign mul_ln167_31_fu_14173_p0 = mul_ln167_31_fu_14173_p00;

assign mul_ln167_31_fu_14173_p00 = select_ln149_14_fu_8644_p3;

assign mul_ln167_31_fu_14173_p1 = mul_ln167_31_fu_14173_p10;

assign mul_ln167_31_fu_14173_p10 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? 13'd8185 : 13'd11);

assign mul_ln167_33_fu_14179_p0 = mul_ln167_33_fu_14179_p00;

assign mul_ln167_33_fu_14179_p00 = reg_3603;

assign mul_ln167_33_fu_14179_p1 = mul_ln167_33_fu_14179_p10;

assign mul_ln167_33_fu_14179_p10 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? 13'd8182 : 13'd13);

assign mul_ln167_34_fu_14207_p0 = mul_ln167_34_fu_14207_p00;

assign mul_ln167_34_fu_14207_p00 = select_ln149_23_fu_8929_p3;

assign mul_ln167_34_fu_14207_p1 = select_ln167_53_reg_16958;

assign mul_ln167_35_fu_13509_p1 = zext_ln167_204_reg_17757;

assign mul_ln167_35_fu_13509_p2 = ($signed(13'd8181) * $signed({{1'b0}, {mul_ln167_35_fu_13509_p1}}));

assign mul_ln167_36_fu_14185_p0 = mul_ln167_36_fu_14185_p00;

assign mul_ln167_36_fu_14185_p00 = select_ln149_28_reg_17409;

assign mul_ln167_36_fu_14185_p1 = mul_ln167_36_fu_14185_p10;

assign mul_ln167_36_fu_14185_p10 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? 13'd10 : 13'd8181);

assign mul_ln167_37_fu_14233_p0 = zext_ln167_220_reg_17454;

assign mul_ln167_37_fu_14233_p1 = mul_ln167_37_fu_14233_p10;

assign mul_ln167_37_fu_14233_p10 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? 13'd8181 : 13'd8183);

assign mul_ln167_38_fu_13736_p1 = zext_ln167_220_reg_17454;

assign mul_ln167_38_fu_13736_p2 = ($signed(13'd8181) * $signed({{1'b0}, {mul_ln167_38_fu_13736_p1}}));

assign mul_ln167_3_fu_14120_p0 = mul_ln167_3_fu_14120_p00;

assign mul_ln167_3_fu_14120_p00 = select_ln149_1_reg_17016;

assign mul_ln167_3_fu_14120_p1 = mul_ln167_3_fu_14120_p10;

assign mul_ln167_3_fu_14120_p10 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? 12'd11 : 12'd10);

assign mul_ln167_40_fu_13881_p1 = mul_ln167_40_fu_13881_p10;

assign mul_ln167_40_fu_13881_p10 = select_ln149_30_reg_17912;

assign mul_ln167_40_fu_13881_p2 = (13'd11 * mul_ln167_40_fu_13881_p1);

assign mul_ln167_4_fu_8520_p1 = mul_ln167_4_fu_8520_p10;

assign mul_ln167_4_fu_8520_p10 = select_ln149_1_reg_17016;

assign mul_ln167_4_fu_8520_p2 = ($signed(13'd8181) * $signed({{1'b0}, {mul_ln167_4_fu_8520_p1}}));

assign mul_ln167_5_fu_8601_p1 = zext_ln167_9_reg_17280;

assign mul_ln167_5_fu_8601_p2 = (13'd11 * mul_ln167_5_fu_8601_p1);

assign mul_ln167_6_fu_14108_p0 = zext_ln167_28_fu_8325_p1;

assign mul_ln167_6_fu_14108_p1 = mul_ln167_6_fu_14108_p10;

assign mul_ln167_6_fu_14108_p10 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? 13'd8181 : 13'd8177);

assign mul_ln167_7_fu_8328_p1 = zext_ln167_28_fu_8325_p1;

assign mul_ln167_7_fu_8328_p2 = ($signed(13'd8181) * $signed({{1'b0}, {mul_ln167_7_fu_8328_p1}}));

assign mul_ln167_9_fu_8626_p1 = zext_ln167_46_reg_17084;

assign mul_ln167_9_fu_8626_p2 = ($signed(13'd8181) * $signed({{1'b0}, {mul_ln167_9_fu_8626_p1}}));

assign mul_ln167_fu_8207_p1 = zext_ln167_1_fu_8204_p1;

assign mul_ln167_fu_8207_p2 = (13'd11 * mul_ln167_fu_8207_p1);

assign or_ln1_fu_8133_p3 = {{1'd1}, {tmp_96_reg_16002}};

assign or_ln212_1_fu_8369_p2 = (icmp_ln212_reg_14286 | ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3442);

assign or_ln212_fu_8357_p2 = (icmp_ln212_reg_14286 | ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3418);

assign or_ln220_fu_4053_p2 = (icmp_ln220_reg_16133 | ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3273_p4);

assign or_ln42_1_fu_4375_p2 = (icmp_ln42_3_fu_4329_p2 | icmp_ln42_2_reg_14489);

assign or_ln42_2_fu_4380_p2 = (or_ln42_fu_4371_p2 | or_ln42_1_fu_4375_p2);

assign or_ln42_3_fu_4521_p2 = (icmp_ln42_5_reg_14542 | icmp_ln42_4_reg_14526);

assign or_ln42_4_fu_4525_p2 = (icmp_ln42_7_fu_4515_p2 | icmp_ln42_6_fu_4493_p2);

assign or_ln42_5_fu_4531_p2 = (or_ln42_4_fu_4525_p2 | or_ln42_3_fu_4521_p2);

assign or_ln42_6_fu_4537_p2 = (or_ln42_5_fu_4531_p2 | or_ln42_2_reg_14533);

assign or_ln42_fu_4371_p2 = (icmp_ln42_reg_14327 | icmp_ln42_1_reg_14480);

assign or_ln_fu_4746_p3 = {{1'd1}, {tmp_90_reg_14274}};

assign out_r_TDATA = {{{{{{{{select_ln173_15_fu_3976_p3}, {select_ln173_14_fu_3968_p3}}, {select_ln173_13_fu_3960_p3}}, {select_ln173_12_fu_3952_p3}}, {select_ln173_11_fu_3944_p3}}, {select_ln173_10_fu_3936_p3}}, {select_ln173_9_fu_3928_p3}}, {select_ln173_8_fu_3920_p3}};

assign out_r_TKEEP = 16'd65535;

assign out_r_TLAST = tmp_last_V_reg_16123;

assign out_r_TSTRB = 16'd0;

assign select_ln112_1_fu_7878_p3 = ((icmp_ln112_1_fu_7873_p2[0:0] === 1'b1) ? add_ln104_5_reg_15796 : l1_maxes_1);

assign select_ln112_2_fu_7433_p3 = ((icmp_ln112_2_fu_7428_p2[0:0] === 1'b1) ? add_ln104_6_reg_15529 : l1_maxes_2);

assign select_ln112_3_fu_7925_p3 = ((icmp_ln112_3_fu_7920_p2[0:0] === 1'b1) ? add_ln104_7_reg_16139 : l1_maxes_3);

assign select_ln112_fu_7649_p3 = ((icmp_ln112_fu_7644_p2[0:0] === 1'b1) ? add_ln104_4_reg_15558 : l1_maxes_0);

assign select_ln124_1_fu_7967_p3 = ((icmp_ln124_reg_15595[0:0] === 1'b1) ? select_ln128_fu_7959_p3 : l2_write_row_offset_2_reg_15540);

assign select_ln124_fu_7486_p3 = ((icmp_ln124_fu_7480_p2[0:0] === 1'b1) ? 16'd1 : add_ln123_fu_7474_p2);

assign select_ln128_fu_7959_p3 = ((icmp_ln128_fu_7953_p2[0:0] === 1'b1) ? 8'd0 : add_ln127_fu_7948_p2);

assign select_ln135_fu_7575_p3 = ((icmp_ln135_fu_7569_p2[0:0] === 1'b1) ? 16'd0 : add_ln134_fu_7563_p2);

assign select_ln139_fu_7984_p3 = ((icmp_ln139_fu_7978_p2[0:0] === 1'b1) ? 8'd0 : add_ln138_fu_7973_p2);

assign select_ln149_10_fu_8565_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? tmp_50_fu_8543_p8 : tmp_51_fu_8554_p8);

assign select_ln149_11_fu_8594_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? tmp_52_fu_8572_p8 : tmp_53_fu_8583_p8);

assign select_ln149_12_fu_8439_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? grp_fu_3486_p8 : grp_fu_3497_p8);

assign select_ln149_13_fu_11073_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? tmp_56_reg_17361 : grp_fu_3497_p8);

assign select_ln149_14_fu_8644_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? tmp_56_reg_17361 : tmp_58_reg_17367);

assign select_ln149_15_fu_11378_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? tmp_59_reg_17552 : tmp_60_reg_17557);

assign select_ln149_16_fu_11387_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? grp_fu_3581_p8 : tmp_60_reg_17557);

assign select_ln149_17_fu_8904_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? tmp_62_fu_8882_p8 : tmp_63_fu_8893_p8);

assign select_ln149_18_fu_8922_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? tmp_62_fu_8882_p8 : tmp_64_fu_8911_p8);

assign select_ln149_1_fu_8311_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? tmp_32_fu_8283_p8 : tmp_33_fu_8300_p8);

assign select_ln149_20_fu_11608_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? tmp_67_fu_11597_p8 : grp_fu_3519_p8);

assign select_ln149_22_fu_11821_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? grp_fu_3570_p8 : tmp_71_reg_17482);

assign select_ln149_23_fu_8929_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? tmp_72_reg_17488 : tmp_71_reg_17482);

assign select_ln149_24_fu_8938_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? tmp_72_reg_17488 : grp_fu_3559_p8);

assign select_ln149_25_fu_8955_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? tmp_74_fu_8944_p8 : grp_fu_3592_p8);

assign select_ln149_26_fu_12129_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? tmp_76_reg_17607 : grp_fu_3592_p8);

assign select_ln149_27_fu_12180_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? tmp_76_reg_17607 : tmp_78_reg_17613);

assign select_ln149_28_fu_8660_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? grp_fu_3537_p8 : grp_fu_3548_p8);

assign select_ln149_29_fu_12766_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? tmp_81_reg_17618 : tmp_82_reg_17624);

assign select_ln149_2_fu_8242_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? tmp_34_fu_8220_p8 : tmp_35_fu_8231_p8);

assign select_ln149_30_fu_12883_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? tmp_81_reg_17618 : grp_fu_3548_p8);

assign select_ln149_3_fu_8785_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? tmp_36_fu_8763_p8 : tmp_37_fu_8774_p8);

assign select_ln149_4_fu_8260_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? tmp_38_fu_8249_p8 : grp_fu_3469_p8);

assign select_ln149_5_fu_8694_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? tmp_40_fu_8672_p8 : tmp_41_fu_8683_p8);

assign select_ln149_6_fu_8267_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? tmp_42_reg_16650 : tmp_43_reg_16655);

assign select_ln149_7_fu_8432_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? tmp_44_fu_8410_p8 : tmp_45_fu_8421_p8);

assign select_ln149_8_fu_8817_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? tmp_46_fu_8795_p8 : tmp_47_fu_8806_p8);

assign select_ln149_9_fu_8510_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? tmp_48_fu_8488_p8 : tmp_49_fu_8499_p8);

assign select_ln149_fu_8051_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? tmp_30_fu_8039_p8 : grp_fu_3469_p8);

assign select_ln156_fu_8058_p3 = ((tmp_96_reg_16002[0:0] === 1'b1) ? 8'd2 : 8'd1);

assign select_ln157_1_fu_8095_p3 = ((icmp_ln157_1_fu_8071_p2[0:0] === 1'b1) ? add_ln157_1_fu_8089_p2 : add_ln159_1_fu_8083_p2);

assign select_ln157_2_fu_8172_p3 = ((icmp_ln157_2_fu_8154_p2[0:0] === 1'b1) ? add_ln157_2_fu_8166_p2 : add_ln159_2_fu_8160_p2);

assign select_ln157_fu_8030_p3 = ((icmp_ln157_fu_8012_p2[0:0] === 1'b1) ? add_ln157_fu_8024_p2 : add_ln159_fu_8018_p2);

assign select_ln167_101_fu_13483_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? zext_ln167_150_fu_13473_p1 : shl_ln167_41_fu_13476_p3);

assign select_ln167_102_fu_11430_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_125_fu_11424_p2 : sub_ln167_93_fu_11418_p2);

assign select_ln167_103_fu_11471_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_95_fu_11465_p2 : zext_ln167_155_fu_11441_p1);

assign select_ln167_104_fu_11513_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? 13'd0 : sub_ln167_96_fu_11507_p2);

assign select_ln167_105_fu_11533_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_97_fu_11527_p2 : zext_ln167_160_fu_11520_p1);

assign select_ln167_106_fu_11561_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_98_fu_11555_p2 : zext_ln167_162_fu_11551_p1);

assign select_ln167_107_fu_11586_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? shl_ln167_46_fu_11496_p3 : zext_ln167_157_fu_11482_p1);

assign select_ln167_108_fu_13085_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? zext_ln167_165_fu_13075_p1 : sub_ln167_100_fu_13079_p2);

assign select_ln167_109_fu_13711_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_133_fu_13705_p2 : zext_ln167_169_fu_13689_p1);

assign select_ln167_10_fu_9249_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? zext_ln167_13_fu_9164_p1 : sext_ln167_9_fu_9245_p1);

assign select_ln167_110_fu_11669_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_103_fu_11663_p2 : sext_ln167_126_fu_11649_p1);

assign select_ln167_111_fu_11718_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_104_fu_11712_p2 : zext_ln167_176_fu_11696_p1);

assign select_ln167_112_fu_11761_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_106_fu_11755_p2 : sext_ln167_130_fu_11735_p1);

assign select_ln167_113_fu_11778_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? zext_ln167_174_fu_11680_p1 : sub_ln167_107_fu_11772_p2);

assign select_ln167_114_fu_11810_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_110_fu_11805_p2 : sub_ln167_108_fu_11789_p2);

assign select_ln167_116_fu_13151_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_112_fu_13145_p2 : sext_ln167_136_fu_13119_p1);

assign select_ln167_117_fu_13499_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? 9'd0 : shl_ln167_58_reg_17943);

assign select_ln167_118_fu_13197_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? zext_ln167_189_fu_13193_p1 : sext_ln167_138_fu_13179_p1);

assign select_ln167_119_fu_11885_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? zext_ln167_196_fu_11881_p1 : sub_ln167_134_fu_11847_p2);

assign select_ln167_11_fu_9271_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? zext_ln167_16_fu_9267_p1 : mul_ln167_4_reg_17285);

assign select_ln167_120_fu_11917_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_134_fu_11847_p2 : sext_ln167_142_fu_11913_p1);

assign select_ln167_121_fu_11951_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_116_fu_11945_p2 : sext_ln167_144_fu_11937_p1);

assign select_ln167_122_fu_11986_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sext_ln167_147_fu_11982_p1 : sub_ln167_118_fu_11966_p2);

assign select_ln167_124_fu_13517_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sext_ln167_150_fu_13514_p1 : mul_ln167_35_fu_13509_p2);

assign select_ln167_125_fu_12069_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sext_ln167_151_fu_12065_p1 : zext_ln167_206_fu_12055_p1);

assign select_ln167_126_fu_12093_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? shl_ln167_63_fu_12086_p3 : 9'd0);

assign select_ln167_127_fu_12118_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_121_fu_12042_p2 : zext_ln167_208_fu_12114_p1);

assign select_ln167_128_fu_12169_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_126_fu_12163_p2 : zext_ln167_209_fu_12135_p1);

assign select_ln167_129_fu_12233_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? zext_ln167_215_fu_12229_p1 : sext_ln167_156_fu_12207_p1);

assign select_ln167_12_fu_9281_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? mul_ln167_5_reg_17328 : sext_ln167_6_fu_9174_p1);

assign select_ln167_130_fu_12288_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? zext_ln167_219_fu_12284_p1 : sub_ln167_128_fu_12256_p2);

assign select_ln167_132_fu_12018_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? st_fu_12000_p3 : zext_ln167_202_fu_12014_p1);

assign select_ln167_133_fu_13754_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sext_ln167_172_fu_13750_p1 : mul_ln167_38_fu_13736_p2);

assign select_ln167_135_fu_12524_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_135_fu_12519_p2 : sub_ln167_130_fu_12513_p2);

assign select_ln167_136_fu_12643_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? zext_ln167_224_fu_12509_p1 : sub_ln167_135_fu_12519_p2);

assign select_ln167_137_fu_13908_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sext_ln167_228_fu_13904_p1 : mul_ln167_40_fu_13881_p2);

assign select_ln167_13_fu_9291_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? mul_ln167_4_reg_17285 : zext_ln167_14_fu_9185_p1);

assign select_ln167_140_fu_13322_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? 13'd8179 : 13'd11);

assign select_ln167_14_fu_9305_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? shl_ln167_8_fu_9178_p3 : 9'd0);

assign select_ln167_15_fu_9398_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? 11'd0 : sub_ln167_12_fu_9392_p2);

assign select_ln167_16_fu_9429_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sext_ln167_17_fu_9425_p1 : zext_ln167_27_fu_9415_p1);

assign select_ln167_17_fu_9357_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? zext_ln167_23_fu_9346_p1 : sf3_fu_9350_p3);

assign select_ln167_18_fu_9453_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? zext_ln167_30_fu_9449_p1 : sub_ln167_14_fu_9443_p2);

assign select_ln167_19_fu_9483_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sext_ln167_21_fu_9479_p1 : sub_ln167_15_fu_9464_p2);

assign select_ln167_1_fu_9021_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sext_ln167_1_fu_9017_p1 : mul_ln167_reg_16687);

assign select_ln167_20_fu_9504_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_16_fu_9473_p2 : sext_ln167_23_fu_9500_p1);

assign select_ln167_21_fu_8334_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? mul_ln167_7_fu_8328_p2 : 13'd0);

assign select_ln167_23_fu_9586_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_20_fu_9580_p2 : sub_ln167_19_fu_9552_p2);

assign select_ln167_24_fu_9614_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sext_ln167_26_fu_9610_p1 : sub_ln167_21_fu_9604_p2);

assign select_ln167_25_fu_9635_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_22_fu_9629_p2 : zext_ln167_34_fu_9528_p1);

assign select_ln167_26_fu_9656_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_23_fu_9650_p2 : sext_ln167_26_fu_9610_p1);

assign select_ln167_27_fu_9686_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? zext_ln167_43_fu_9682_p1 : sub_ln167_24_fu_9670_p2);

assign select_ln167_28_fu_9707_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_25_fu_9701_p2 : zext_ln167_44_fu_9697_p1);

assign select_ln167_29_fu_12964_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? add_ln167_3_fu_12960_p2 : zext_ln167_37_reg_17655);

assign select_ln167_2_fu_9047_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? zext_ln167_4_fu_9037_p1 : sub_ln167_1_fu_9041_p2);

assign select_ln167_30_fu_9729_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? zext_ln167_47_fu_9725_p1 : mul_ln167_9_reg_17372);

assign select_ln167_31_fu_9760_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_26_fu_9754_p2 : zext_ln167_48_fu_9746_p1);

assign select_ln167_32_fu_9788_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sext_ln167_34_fu_9784_p1 : zext_ln167_51_fu_9780_p1);

assign select_ln167_33_fu_9515_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? 12'd10 : 12'd13);

assign select_ln167_34_fu_9817_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? zext_ln167_52_fu_9806_p1 : tmp_100_fu_9810_p3);

assign select_ln167_36_fu_9859_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_29_fu_9853_p2 : zext_ln167_51_fu_9780_p1);

assign select_ln167_37_fu_13437_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? add_ln167_5_reg_17661 : 12'd0);

assign select_ln167_38_fu_9880_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? shl_ln167_12_fu_9873_p3 : zext_ln167_56_fu_9870_p1);

assign select_ln167_39_fu_9928_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sext_ln167_40_fu_9924_p1 : sub_ln167_30_fu_9901_p2);

assign select_ln167_3_fu_9064_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_fu_9011_p2 : zext_ln167_2_fu_9007_p1);

assign select_ln167_40_fu_9965_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_33_fu_9959_p2 : sub_ln167_32_fu_9950_p2);

assign select_ln167_41_fu_9990_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? mul_ln167_12_reg_17439 : sext_ln167_43_fu_9986_p1);

assign select_ln167_42_fu_10020_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sext_ln167_44_fu_10016_p1 : sub_ln167_35_fu_10000_p2);

assign select_ln167_43_fu_10042_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_46_fu_10037_p2 : sub_ln167_37_fu_10031_p2);

assign select_ln167_44_fu_10074_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_40_fu_10069_p2 : sub_ln167_38_fu_10053_p2);

assign select_ln167_46_fu_10137_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sext_ln167_50_fu_10133_p1 : sub_ln167_41_fu_10110_p2);

assign select_ln167_48_fu_10164_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? zext_ln167_71_fu_10123_p1 : sub_ln167_42_fu_10158_p2);

assign select_ln167_49_fu_13447_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? 9'd0 : sub_ln167_43_reg_17933);

assign select_ln167_4_fu_9111_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sext_ln167_4_fu_9107_p1 : sub_ln167_3_fu_9101_p2);

assign select_ln167_50_fu_10186_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_45_fu_10181_p2 : sext_ln167_55_fu_10177_p1);

assign select_ln167_51_fu_10218_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? zext_ln167_76_fu_10214_p1 : sub_ln167_41_fu_10110_p2);

assign select_ln167_52_fu_10235_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? zext_ln167_74_fu_10154_p1 : sub_ln167_47_fu_10229_p2);

assign select_ln167_53_fu_8272_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? 13'd8179 : 13'd8177);

assign select_ln167_54_fu_10317_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_61_fu_10312_p2 : sext_ln167_60_fu_10297_p1);

assign select_ln167_55_fu_10337_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? zext_ln167_85_fu_10324_p1 : sub_ln167_49_fu_10331_p2);

assign select_ln167_56_fu_10250_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? shl_ln167_15_fu_10088_p3 : zext_ln167_77_fu_10246_p1);

assign select_ln167_57_fu_13463_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? add_ln167_7_reg_17691 : zext_ln167_87_fu_13460_p1);

assign select_ln167_58_fu_10369_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? zext_ln167_90_fu_10365_p1 : mul_ln167_16_reg_17472);

assign select_ln167_5_fu_9126_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? zext_ln167_2_fu_9007_p1 : shl_ln167_1_fu_9030_p3);

assign select_ln167_60_fu_10392_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_61_fu_10312_p2 : sext_ln167_65_fu_10388_p1);

assign select_ln167_61_fu_10413_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sext_ln167_65_fu_10388_p1 : sub_ln167_51_fu_10407_p2);

assign select_ln167_63_fu_10479_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_55_fu_10473_p2 : zext_ln167_96_fu_10439_p1);

assign select_ln167_64_fu_10525_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? zext_ln167_93_reg_17521 : mul_ln167_18_reg_17527);

assign select_ln167_65_fu_10565_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_58_fu_10559_p2 : sext_ln167_70_fu_10551_p1);

assign select_ln167_66_fu_10586_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_60_fu_10580_p2 : sext_ln167_67_fu_10449_p1);

assign select_ln167_68_fu_10652_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? zext_ln167_108_fu_10648_p1 : sub_ln167_62_fu_10635_p2);

assign select_ln167_69_fu_10694_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_63_fu_10688_p2 : sext_ln167_75_fu_10673_p1);

assign select_ln167_70_fu_10711_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_64_fu_10705_p2 : 12'd0);

assign select_ln167_71_fu_10742_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sext_ln167_78_fu_10738_p1 : sub_ln167_65_fu_10722_p2);

assign select_ln167_73_fu_10504_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? zext_ln167_95_fu_10430_p1 : sf4_fu_10497_p3);

assign select_ln167_74_fu_10769_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_68_fu_10763_p2 : sext_ln167_82_fu_10759_p1);

assign select_ln167_75_fu_10593_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? shl_ln167_22_fu_10486_p3 : zext_ln167_94_fu_10420_p1);

assign select_ln167_76_fu_10831_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_69_fu_10825_p2 : zext_ln167_116_fu_10799_p1);

assign select_ln167_77_fu_10857_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sext_ln167_86_fu_10853_p1 : sub_ln167_70_fu_10842_p2);

assign select_ln167_78_fu_10878_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_88_fu_10872_p2 : zext_ln167_119_fu_10868_p1);

assign select_ln167_79_fu_10894_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_71_fu_10889_p2 : zext_ln167_113_reg_17333);

assign select_ln167_80_fu_10909_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? mul_ln167_23_fu_10904_p2 : zext_ln167_113_reg_17333);

assign select_ln167_82_fu_13004_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? zext_ln167_122_fu_13000_p1 : mul_ln167_25_fu_12988_p2);

assign select_ln167_85_fu_10938_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_72_fu_10933_p2 : 13'd0);

assign select_ln167_86_fu_10976_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_74_fu_10970_p2 : sext_ln167_91_fu_10966_p1);

assign select_ln167_87_fu_11003_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? zext_ln167_126_reg_17349 : sub_ln167_89_fu_10998_p2);

assign select_ln167_88_fu_11026_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? zext_ln167_132_fu_11022_p1 : sub_ln167_72_fu_10933_p2);

assign select_ln167_8_fu_9204_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sext_ln167_7_fu_9200_p1 : sub_ln167_6_fu_9189_p2);

assign select_ln167_90_fu_11066_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_78_fu_11060_p2 : sub_ln167_77_fu_11044_p2);

assign select_ln167_92_fu_8456_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? zext_ln167_135_fu_8446_p1 : mul_ln167_30_fu_8450_p2);

assign select_ln167_93_fu_11133_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sext_ln167_99_fu_11129_p1 : sub_ln167_80_fu_11117_p2);

assign select_ln167_94_fu_11217_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? zext_ln167_142_fu_11213_p1 : sext_ln167_109_fu_11203_p1);

assign select_ln167_95_fu_11284_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_85_fu_11278_p2 : zext_ln167_145_fu_11253_p1);

assign select_ln167_96_fu_11311_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_87_fu_11305_p2 : sext_ln167_112_fu_11301_p1);

assign select_ln167_97_fu_8847_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? 13'd7 : 13'd8181);

assign select_ln167_98_fu_11330_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_85_fu_11278_p2 : sub_ln167_117_fu_11325_p2);

assign select_ln167_99_fu_11360_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? sub_ln167_91_fu_11355_p2 : sext_ln167_116_fu_11351_p1);

assign select_ln167_9_fu_9218_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? zext_ln167_13_fu_9164_p1 : sf2_fu_9211_p3);

assign select_ln167_fu_8990_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? 13'd0 : mul_ln167_1_reg_17249);

assign select_ln173_10_fu_3936_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? select_ln177_2_fu_3853_p3 : l2_maxes_2);

assign select_ln173_11_fu_3944_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? select_ln177_3_fu_3865_p3 : l2_maxes_3);

assign select_ln173_12_fu_3952_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? select_ln177_4_fu_3877_p3 : l2_maxes_4);

assign select_ln173_13_fu_3960_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? select_ln177_5_fu_3889_p3 : l2_maxes_5);

assign select_ln173_14_fu_3968_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? select_ln177_6_fu_3901_p3 : l2_maxes_6);

assign select_ln173_15_fu_3976_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? select_ln177_7_fu_3913_p3 : l2_maxes_7);

assign select_ln173_1_fu_13816_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? 16'd0 : add_ln167_51_fu_13730_p2);

assign select_ln173_2_fu_13931_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? 16'd0 : add_ln167_69_fu_13873_p2);

assign select_ln173_3_fu_13823_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? 16'd0 : add_ln167_87_fu_13810_p2);

assign select_ln173_4_fu_13411_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? 16'd0 : add_ln167_105_fu_13358_p2);

assign select_ln173_5_fu_13418_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? 16'd0 : add_ln167_123_fu_13393_p2);

assign select_ln173_6_fu_13638_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? 16'd0 : add_ln167_140_fu_13607_p2);

assign select_ln173_7_fu_13983_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? 16'd0 : add_ln167_145_fu_13977_p2);

assign select_ln173_8_fu_3920_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? select_ln177_fu_3829_p3 : l2_maxes_0);

assign select_ln173_9_fu_3928_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? select_ln177_1_fu_3841_p3 : l2_maxes_1);

assign select_ln173_fu_13631_p3 = ((trunc_ln147_1_reg_15807[0:0] === 1'b1) ? 16'd0 : add_ln167_47_fu_13536_p2);

assign select_ln177_1_fu_3841_p3 = ((icmp_ln177_1_fu_3836_p2[0:0] === 1'b1) ? add_ln167_51_reg_18027 : l2_maxes_1);

assign select_ln177_2_fu_3853_p3 = ((icmp_ln177_2_fu_3848_p2[0:0] === 1'b1) ? add_ln167_69_reg_18044 : l2_maxes_2);

assign select_ln177_3_fu_3865_p3 = ((icmp_ln177_3_fu_3860_p2[0:0] === 1'b1) ? add_ln167_87_reg_18038 : l2_maxes_3);

assign select_ln177_4_fu_3877_p3 = ((icmp_ln177_4_fu_3872_p2[0:0] === 1'b1) ? add_ln167_105_reg_17978 : l2_maxes_4);

assign select_ln177_5_fu_3889_p3 = ((icmp_ln177_5_fu_3884_p2[0:0] === 1'b1) ? add_ln167_123_reg_17984 : l2_maxes_5);

assign select_ln177_6_fu_3901_p3 = ((icmp_ln177_6_fu_3896_p2[0:0] === 1'b1) ? add_ln167_140_reg_18016 : l2_maxes_6);

assign select_ln177_7_fu_3913_p3 = ((icmp_ln177_7_fu_3908_p2[0:0] === 1'b1) ? add_ln167_145_reg_18055 : l2_maxes_7);

assign select_ln177_fu_3829_p3 = ((icmp_ln177_fu_3824_p2[0:0] === 1'b1) ? add_ln167_47_reg_17995 : l2_maxes_0);

assign select_ln199_fu_7794_p3 = ((icmp_ln199_fu_7788_p2[0:0] === 1'b1) ? 16'd0 : add_ln198_fu_7782_p2);

assign select_ln203_fu_14007_p3 = ((icmp_ln203_fu_14001_p2[0:0] === 1'b1) ? 8'd0 : add_ln202_fu_13996_p2);

assign select_ln212_1_fu_8362_p3 = ((icmp_ln212_reg_14286[0:0] === 1'b1) ? 8'd2 : ap_phi_reg_pp0_iter0_l1_read_row_offset_n_reg_3430);

assign select_ln212_2_fu_8374_p3 = ((icmp_ln212_reg_14286[0:0] === 1'b1) ? add_ln216_fu_8351_p2 : ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3454);

assign select_ln212_fu_3683_p3 = ((icmp_ln212_fu_3677_p2[0:0] === 1'b1) ? 32'd1024 : add_ln211_fu_3671_p2);

assign select_ln220_1_fu_4058_p3 = ((icmp_ln220_reg_16133[0:0] === 1'b1) ? 8'd2 : ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3285_p4);

assign select_ln220_fu_7820_p3 = ((icmp_ln220_fu_7814_p2[0:0] === 1'b1) ? 32'd2048 : add_ln219_fu_7808_p2);

assign select_ln42_10_fu_4486_p3 = ((icmp_ln42_5_reg_14542[0:0] === 1'b1) ? add_ln45_5_fu_4480_p2 : select_ln42_8_fu_4452_p3);

assign select_ln42_11_fu_4429_p3 = ((icmp_ln42_5_fu_4423_p2[0:0] === 1'b1) ? 8'd0 : add_ln41_5_fu_4417_p2);

assign select_ln42_12_fu_4582_p3 = ((icmp_ln42_6_reg_14565[0:0] === 1'b1) ? add_ln45_6_fu_4577_p2 : select_ln42_10_reg_14558);

assign select_ln42_13_fu_4498_p3 = ((icmp_ln42_6_fu_4493_p2[0:0] === 1'b1) ? 8'd0 : add_ln41_6_reg_14552);

assign select_ln42_14_fu_4594_p3 = ((icmp_ln42_7_reg_14574[0:0] === 1'b1) ? add_ln45_7_fu_4588_p2 : select_ln42_12_fu_4582_p3);

assign select_ln42_15_fu_4542_p3 = ((icmp_ln42_7_fu_4515_p2[0:0] === 1'b1) ? 8'd0 : add_ln41_7_fu_4509_p2);

assign select_ln42_1_fu_4094_p3 = ((icmp_ln42_fu_4076_p2[0:0] === 1'b1) ? 8'd0 : add_ln41_fu_4071_p2);

assign select_ln42_2_fu_4225_p3 = ((icmp_ln42_1_fu_4215_p2[0:0] === 1'b1) ? add_ln45_1_fu_4220_p2 : select_ln42_reg_14332);

assign select_ln42_3_fu_4232_p3 = ((icmp_ln42_1_fu_4215_p2[0:0] === 1'b1) ? 8'd0 : add_ln41_1_reg_14342);

assign select_ln42_4_fu_4283_p3 = ((icmp_ln42_2_fu_4271_p2[0:0] === 1'b1) ? add_ln45_2_fu_4277_p2 : select_ln42_2_fu_4225_p3);

assign select_ln42_5_fu_4291_p3 = ((icmp_ln42_2_fu_4271_p2[0:0] === 1'b1) ? 8'd0 : add_ln41_2_fu_4265_p2);

assign select_ln42_6_fu_4340_p3 = ((icmp_ln42_3_fu_4329_p2[0:0] === 1'b1) ? add_ln45_3_fu_4335_p2 : select_ln42_4_reg_14494);

assign select_ln42_7_fu_4347_p3 = ((icmp_ln42_3_fu_4329_p2[0:0] === 1'b1) ? 8'd0 : add_ln41_3_fu_4324_p2);

assign select_ln42_8_fu_4452_p3 = ((icmp_ln42_4_reg_14526[0:0] === 1'b1) ? add_ln45_4_fu_4447_p2 : select_ln42_6_reg_14510);

assign select_ln42_9_fu_4407_p3 = ((icmp_ln42_4_reg_14526[0:0] === 1'b1) ? 8'd0 : add_ln41_4_reg_14521);

assign select_ln42_fu_4087_p3 = ((icmp_ln42_fu_4076_p2[0:0] === 1'b1) ? add_ln45_fu_4082_p2 : l1_write_col_offset_s_reg_14294);

assign select_ln61_fu_3712_p3 = ((icmp_ln61_fu_3706_p2[0:0] === 1'b1) ? 8'd0 : grp_fu_3464_p2);

assign select_ln80_fu_4701_p3 = ((tmp_90_reg_14274[0:0] === 1'b1) ? 8'd2 : 8'd1);

assign select_ln81_1_fu_4738_p3 = ((icmp_ln81_1_fu_4714_p2[0:0] === 1'b1) ? add_ln81_1_fu_4732_p2 : add_ln83_1_fu_4726_p2);

assign select_ln81_2_fu_4785_p3 = ((icmp_ln81_2_fu_4767_p2[0:0] === 1'b1) ? add_ln81_2_fu_4779_p2 : add_ln83_2_fu_4773_p2);

assign select_ln81_fu_4666_p3 = ((icmp_ln81_fu_4648_p2[0:0] === 1'b1) ? add_ln81_fu_4660_p2 : add_ln83_fu_4654_p2);

assign sext_ln104_10_fu_7312_p1 = $signed(add_ln104_27_reg_15484);

assign sext_ln104_11_fu_7321_p1 = $signed(add_ln104_29_reg_15489);

assign sext_ln104_13_fu_7324_p1 = add_ln104_31_reg_15494;

assign sext_ln104_14_fu_7333_p1 = $signed(add_ln104_32_fu_7327_p2);

assign sext_ln104_15_fu_7349_p1 = $signed(add_ln104_33_fu_7343_p2);

assign sext_ln104_16_fu_7845_p1 = $signed(add_ln104_34_reg_15535);

assign sext_ln104_17_fu_7853_p1 = $signed(add_ln104_35_fu_7848_p2);

assign sext_ln104_1_fu_7222_p1 = $signed(add_ln104_1_reg_15469);

assign sext_ln104_2_fu_7225_p1 = grp_fu_14063_p3;

assign sext_ln104_3_fu_7411_p1 = $signed(add_ln104_12_reg_15514);

assign sext_ln104_4_fu_7258_p1 = $signed(add_ln104_15_reg_15474);

assign sext_ln104_5_fu_7267_p1 = $signed(add_ln104_16_fu_7261_p2);

assign sext_ln104_6_fu_7277_p1 = $signed(add_ln104_17_fu_7271_p2);

assign sext_ln104_7_fu_7626_p1 = $signed(add_ln104_20_fu_7620_p2);

assign sext_ln104_8_fu_7287_p1 = $signed(add_ln104_21_reg_15479);

assign sext_ln104_9_fu_7296_p1 = $signed(add_ln104_22_fu_7290_p2);

assign sext_ln104_fu_6907_p1 = add_ln104_reg_15334;

assign sext_ln167_100_fu_13018_p1 = $signed(add_ln167_11_reg_17711);

assign sext_ln167_101_fu_11152_p1 = $signed(add_ln167_13_fu_11146_p2);

assign sext_ln167_102_fu_11162_p1 = $signed(add_ln167_14_fu_11156_p2);

assign sext_ln167_103_fu_13027_p1 = $signed(add_ln167_15_reg_17716);

assign sext_ln167_104_fu_11178_p1 = $signed(add_ln167_17_fu_11172_p2);

assign sext_ln167_105_fu_13036_p1 = $signed(add_ln167_18_reg_17721);

assign sext_ln167_106_fu_13039_p1 = $signed(add_ln167_19_reg_17726);

assign sext_ln167_107_fu_13042_p1 = $signed(add_ln167_20_reg_17731);

assign sext_ln167_108_fu_13057_p1 = $signed(add_ln167_22_fu_13051_p2);

assign sext_ln167_109_fu_11203_p1 = $signed(sub_ln167_82_reg_17547);

assign sext_ln167_10_fu_9256_p1 = $signed(select_ln167_10_fu_9249_p3);

assign sext_ln167_110_fu_11229_p1 = $signed(sub_ln167_83_fu_11224_p2);

assign sext_ln167_111_fu_11263_p1 = $signed(sub_ln167_84_fu_11257_p2);

assign sext_ln167_112_fu_11301_p1 = $signed(sub_ln167_86_fu_11295_p2);

assign sext_ln167_113_fu_11318_p1 = $signed(select_ln167_96_fu_11311_p3);

assign sext_ln167_114_fu_11322_p1 = mul_ln167_31_reg_17404;

assign sext_ln167_115_fu_11337_p1 = $signed(select_ln167_98_fu_11330_p3);

assign sext_ln167_116_fu_11351_p1 = $signed(sub_ln167_90_fu_11345_p2);

assign sext_ln167_117_fu_11367_p1 = $signed(select_ln167_99_fu_11360_p3);

assign sext_ln167_118_fu_11437_p1 = $signed(select_ln167_102_fu_11430_p3);

assign sext_ln167_119_fu_11461_p1 = $signed(sub_ln167_94_fu_11455_p2);

assign sext_ln167_11_fu_9277_p1 = $signed(select_ln167_11_fu_9271_p3);

assign sext_ln167_120_fu_11478_p1 = $signed(select_ln167_103_fu_11471_p3);

assign sext_ln167_121_fu_11540_p1 = $signed(select_ln167_105_fu_11533_p3);

assign sext_ln167_122_fu_11568_p1 = $signed(select_ln167_106_fu_11561_p3);

assign sext_ln167_123_fu_11578_p1 = $signed(sub_ln167_99_fu_11572_p2);

assign sext_ln167_124_fu_13092_p1 = $signed(select_ln167_108_fu_13085_p3);

assign sext_ln167_125_fu_13718_p1 = $signed(select_ln167_109_fu_13711_p3);

assign sext_ln167_126_fu_11649_p1 = $signed(sub_ln167_101_fu_11643_p2);

assign sext_ln167_127_fu_11659_p1 = $signed(sub_ln167_102_fu_11653_p2);

assign sext_ln167_128_fu_11676_p1 = $signed(select_ln167_110_fu_11669_p3);

assign sext_ln167_129_fu_11725_p1 = $signed(select_ln167_111_fu_11718_p3);

assign sext_ln167_12_fu_9287_p1 = $signed(select_ln167_12_fu_9281_p3);

assign sext_ln167_130_fu_11735_p1 = $signed(sub_ln167_105_fu_11729_p2);

assign sext_ln167_131_fu_11768_p1 = $signed(select_ln167_112_fu_11761_p3);

assign sext_ln167_132_fu_11785_p1 = $signed(select_ln167_113_fu_11778_p3);

assign sext_ln167_133_fu_11801_p1 = $signed(sub_ln167_109_fu_11795_p2);

assign sext_ln167_134_fu_11817_p1 = $signed(select_ln167_114_fu_11810_p3);

assign sext_ln167_135_fu_8754_p1 = mul_ln167_33_reg_17449;

assign sext_ln167_136_fu_13119_p1 = $signed(sub_ln167_111_fu_13113_p2);

assign sext_ln167_137_fu_13158_p1 = $signed(select_ln167_116_fu_13151_p3);

assign sext_ln167_138_fu_13179_p1 = $signed(sub_ln167_113_fu_13173_p2);

assign sext_ln167_139_fu_13204_p1 = $signed(select_ln167_118_fu_13197_p3);

assign sext_ln167_13_fu_9297_p1 = $signed(select_ln167_13_fu_9291_p3);

assign sext_ln167_140_fu_11827_p1 = mul_ln167_34_reg_17581;

assign sext_ln167_141_fu_11892_p1 = $signed(select_ln167_119_fu_11885_p3);

assign sext_ln167_142_fu_11913_p1 = sub_ln167_114_fu_11907_p2;

assign sext_ln167_143_fu_11924_p1 = $signed(select_ln167_120_fu_11917_p3);

assign sext_ln167_144_fu_11937_p1 = $signed(sub_ln167_115_fu_11931_p2);

assign sext_ln167_145_fu_11958_p1 = $signed(select_ln167_121_fu_11951_p3);

assign sext_ln167_146_fu_11962_p1 = sub_ln167_114_fu_11907_p2;

assign sext_ln167_147_fu_11982_p1 = $signed(sub_ln167_119_fu_11976_p2);

assign sext_ln167_148_fu_11993_p1 = $signed(select_ln167_122_fu_11986_p3);

assign sext_ln167_149_fu_13208_p1 = $signed(sub_ln167_120_reg_17752);

assign sext_ln167_14_fu_13842_p1 = $signed(sub_ln167_10_reg_17634);

assign sext_ln167_150_fu_13514_p1 = sub_ln167_121_reg_17762;

assign sext_ln167_151_fu_12065_p1 = $signed(sub_ln167_122_fu_12059_p2);

assign sext_ln167_152_fu_12082_p1 = $signed(sub_ln167_123_fu_12076_p2);

assign sext_ln167_153_fu_12110_p1 = $signed(sub_ln167_124_fu_12104_p2);

assign sext_ln167_154_fu_12125_p1 = $signed(select_ln167_127_fu_12118_p3);

assign sext_ln167_155_fu_12176_p1 = $signed(select_ln167_128_fu_12169_p3);

assign sext_ln167_156_fu_12207_p1 = $signed(sub_ln167_127_fu_12201_p2);

assign sext_ln167_157_fu_12240_p1 = $signed(select_ln167_129_fu_12233_p3);

assign sext_ln167_158_fu_12295_p1 = $signed(select_ln167_130_fu_12288_p3);

assign sext_ln167_159_fu_12299_p1 = mul_ln167_36_reg_17462;

assign sext_ln167_15_fu_9374_p1 = $signed(sub_ln167_11_fu_9368_p2);

assign sext_ln167_160_fu_13223_p1 = $signed(add_ln167_31_fu_13217_p2);

assign sext_ln167_161_fu_13233_p1 = add_ln167_33_reg_17767;

assign sext_ln167_162_fu_12302_p1 = grp_fu_14212_p3;

assign sext_ln167_163_fu_13236_p1 = $signed(add_ln167_35_reg_17772);

assign sext_ln167_164_fu_13245_p1 = $signed(add_ln167_36_fu_13239_p2);

assign sext_ln167_165_fu_12317_p1 = $signed(add_ln167_38_fu_12311_p2);

assign sext_ln167_166_fu_12333_p1 = $signed(add_ln167_40_fu_12327_p2);

assign sext_ln167_167_fu_13524_p1 = $signed(add_ln167_41_reg_17777);

assign sext_ln167_168_fu_13258_p1 = $signed(add_ln167_43_reg_17782);

assign sext_ln167_169_fu_13527_p1 = $signed(add_ln167_45_reg_17953);

assign sext_ln167_16_fu_9405_p1 = $signed(select_ln167_15_fu_9398_p3);

assign sext_ln167_170_fu_13541_p1 = mul_ln167_37_reg_17958;

assign sext_ln167_171_fu_13722_p1 = $signed(add_ln167_48_reg_18001);

assign sext_ln167_172_fu_13750_p1 = $signed(sub_ln167_129_fu_13744_p2);

assign sext_ln167_173_fu_13761_p1 = $signed(select_ln167_133_fu_13754_p3);

assign sext_ln167_174_fu_13286_p1 = $signed(add_ln167_53_reg_17792);

assign sext_ln167_175_fu_12368_p1 = $signed(add_ln167_55_fu_12362_p2);

assign sext_ln167_176_fu_12378_p1 = $signed(add_ln167_56_fu_12372_p2);

assign sext_ln167_177_fu_13295_p1 = $signed(add_ln167_58_reg_17797);

assign sext_ln167_178_fu_13304_p1 = $signed(add_ln167_60_reg_17802);

assign sext_ln167_179_fu_13307_p1 = $signed(add_ln167_61_reg_17807);

assign sext_ln167_17_fu_9425_p1 = $signed(sub_ln167_13_fu_9419_p2);

assign sext_ln167_180_fu_13848_p1 = $signed(add_ln167_63_reg_17968);

assign sext_ln167_181_fu_13851_p1 = $signed(add_ln167_64_reg_17812);

assign sext_ln167_182_fu_13854_p1 = $signed(add_ln167_66_reg_18033);

assign sext_ln167_183_fu_13863_p1 = $signed(add_ln167_67_fu_13857_p2);

assign sext_ln167_184_fu_12424_p1 = $signed(add_ln167_71_fu_12418_p2);

assign sext_ln167_185_fu_12440_p1 = $signed(add_ln167_73_fu_12434_p2);

assign sext_ln167_186_fu_12450_p1 = $signed(add_ln167_74_fu_12444_p2);

assign sext_ln167_187_fu_12460_p1 = $signed(add_ln167_75_fu_12454_p2);

assign sext_ln167_188_fu_13777_p1 = $signed(add_ln167_76_reg_17822);

assign sext_ln167_189_fu_13785_p1 = $signed(add_ln167_78_reg_17827);

assign sext_ln167_18_fu_12957_p1 = $signed(select_ln167_16_reg_17639);

assign sext_ln167_190_fu_12482_p1 = $signed(add_ln167_79_fu_12476_p2);

assign sext_ln167_191_fu_13788_p1 = $signed(add_ln167_80_reg_17832);

assign sext_ln167_192_fu_13556_p1 = $signed(add_ln167_82_reg_17837);

assign sext_ln167_193_fu_13564_p1 = $signed(add_ln167_84_fu_13559_p2);

assign sext_ln167_194_fu_13797_p1 = $signed(add_ln167_85_reg_18011);

assign sext_ln167_195_fu_13806_p1 = $signed(add_ln167_86_fu_13800_p2);

assign sext_ln167_196_fu_12531_p1 = $signed(select_ln167_135_fu_12524_p3);

assign sext_ln167_197_fu_13329_p1 = $signed(add_ln167_89_reg_17847);

assign sext_ln167_198_fu_12553_p1 = $signed(add_ln167_91_fu_12547_p2);

assign sext_ln167_199_fu_12569_p1 = $signed(add_ln167_93_fu_12563_p2);

assign sext_ln167_19_fu_9436_p1 = mul_ln167_6_reg_17032;

assign sext_ln167_1_fu_9017_p1 = sub_ln167_fu_9011_p2;

assign sext_ln167_200_fu_13337_p1 = $signed(add_ln167_94_reg_17852);

assign sext_ln167_201_fu_12585_p1 = $signed(add_ln167_96_fu_12579_p2);

assign sext_ln167_202_fu_12595_p1 = $signed(add_ln167_97_fu_12589_p2);

assign sext_ln167_203_fu_13346_p1 = $signed(add_ln167_99_reg_17857);

assign sext_ln167_204_fu_12617_p1 = $signed(add_ln167_100_fu_12611_p2);

assign sext_ln167_205_fu_12633_p1 = $signed(add_ln167_102_fu_12627_p2);

assign sext_ln167_206_fu_13349_p1 = $signed(add_ln167_103_reg_17862);

assign sext_ln167_207_fu_12650_p1 = $signed(select_ln167_136_fu_12643_p3);

assign sext_ln167_208_fu_13364_p1 = $signed(add_ln167_107_reg_17872);

assign sext_ln167_209_fu_12672_p1 = $signed(add_ln167_109_fu_12666_p2);

assign sext_ln167_20_fu_9460_p1 = $signed(select_ln167_18_fu_9453_p3);

assign sext_ln167_210_fu_12682_p1 = $signed(add_ln167_110_fu_12676_p2);

assign sext_ln167_211_fu_12692_p1 = $signed(add_ln167_111_fu_12686_p2);

assign sext_ln167_212_fu_13372_p1 = $signed(add_ln167_112_reg_17877);

assign sext_ln167_213_fu_12708_p1 = $signed(add_ln167_114_fu_12702_p2);

assign sext_ln167_214_fu_12724_p1 = $signed(add_ln167_116_fu_12718_p2);

assign sext_ln167_215_fu_13381_p1 = $signed(add_ln167_117_reg_17882);

assign sext_ln167_216_fu_12740_p1 = $signed(add_ln167_118_fu_12734_p2);

assign sext_ln167_217_fu_12756_p1 = $signed(add_ln167_120_fu_12750_p2);

assign sext_ln167_218_fu_13384_p1 = $signed(add_ln167_121_reg_17887);

assign sext_ln167_219_fu_12801_p1 = $signed(sub_ln167_131_fu_12795_p2);

assign sext_ln167_21_fu_9479_p1 = sub_ln167_16_fu_9473_p2;

assign sext_ln167_220_fu_13574_p1 = $signed(add_ln167_126_reg_17892);

assign sext_ln167_221_fu_13577_p1 = $signed(add_ln167_127_reg_17897);

assign sext_ln167_222_fu_13580_p1 = $signed(add_ln167_129_reg_17990);

assign sext_ln167_223_fu_13589_p1 = $signed(add_ln167_130_fu_13583_p2);

assign sext_ln167_224_fu_12841_p1 = $signed(add_ln167_133_fu_12835_p2);

assign sext_ln167_225_fu_12857_p1 = $signed(add_ln167_135_fu_12851_p2);

assign sext_ln167_226_fu_12873_p1 = $signed(add_ln167_137_fu_12867_p2);

assign sext_ln167_227_fu_13599_p1 = $signed(add_ln167_138_reg_17907);

assign sext_ln167_228_fu_13904_p1 = $signed(sub_ln167_132_fu_13898_p2);

assign sext_ln167_229_fu_13915_p1 = $signed(select_ln167_137_fu_13908_p3);

assign sext_ln167_22_fu_9490_p1 = $signed(select_ln167_19_fu_9483_p3);

assign sext_ln167_230_fu_12895_p1 = $signed(add_ln167_142_reg_17494);

assign sext_ln167_231_fu_12904_p1 = $signed(add_ln167_143_fu_12898_p2);

assign sext_ln167_232_fu_13613_p1 = $signed(add_ln167_146_reg_17629);

assign sext_ln167_233_fu_13621_p1 = $signed(add_ln167_148_fu_13616_p2);

assign sext_ln167_234_fu_13944_p1 = $signed(add_ln167_149_reg_18022);

assign sext_ln167_235_fu_12920_p1 = $signed(add_ln167_151_fu_12914_p2);

assign sext_ln167_236_fu_12935_p1 = $signed(add_ln167_153_fu_12929_p2);

assign sext_ln167_237_fu_13952_p1 = $signed(add_ln167_154_reg_17923);

assign sext_ln167_238_fu_13955_p1 = $signed(add_ln167_155_reg_17416);

assign sext_ln167_239_fu_13958_p1 = $signed(add_ln167_157_reg_18050);

assign sext_ln167_23_fu_9500_p1 = $signed(sub_ln167_17_fu_9494_p2);

assign sext_ln167_240_fu_13973_p1 = $signed(add_ln167_159_fu_13967_p2);

assign sext_ln167_24_fu_9511_p1 = $signed(select_ln167_20_fu_9504_p3);

assign sext_ln167_25_fu_9548_p1 = $signed(sub_ln167_18_fu_9542_p2);

assign sext_ln167_26_fu_9610_p1 = sub_ln167_20_fu_9580_p2;

assign sext_ln167_27_fu_9621_p1 = $signed(select_ln167_24_fu_9614_p3);

assign sext_ln167_28_fu_9642_p1 = $signed(select_ln167_25_fu_9635_p3);

assign sext_ln167_29_fu_9663_p1 = $signed(select_ln167_26_fu_9656_p3);

assign sext_ln167_2_fu_9054_p1 = $signed(select_ln167_2_fu_9047_p3);

assign sext_ln167_30_fu_9693_p1 = $signed(select_ln167_27_fu_9686_p3);

assign sext_ln167_31_fu_9714_p1 = $signed(select_ln167_28_fu_9707_p3);

assign sext_ln167_32_fu_9735_p1 = $signed(select_ln167_30_fu_9729_p3);

assign sext_ln167_33_fu_9767_p1 = $signed(select_ln167_31_fu_9760_p3);

assign sext_ln167_34_fu_9784_p1 = sub_ln167_26_fu_9754_p2;

assign sext_ln167_35_fu_9795_p1 = $signed(select_ln167_32_fu_9788_p3);

assign sext_ln167_36_fu_9833_p1 = mul_ln167_10_reg_17091;

assign sext_ln167_37_fu_9836_p1 = mul_ln167_11_reg_17185;

assign sext_ln167_38_fu_9845_p1 = $signed(sub_ln167_28_fu_9839_p2);

assign sext_ln167_39_fu_9866_p1 = $signed(select_ln167_36_fu_9859_p3);

assign sext_ln167_3_fu_9071_p1 = $signed(select_ln167_3_fu_9064_p3);

assign sext_ln167_40_fu_9924_p1 = $signed(sub_ln167_31_fu_9918_p2);

assign sext_ln167_41_fu_9935_p1 = $signed(select_ln167_39_fu_9928_p3);

assign sext_ln167_42_fu_9972_p1 = $signed(select_ln167_40_fu_9965_p3);

assign sext_ln167_43_fu_9986_p1 = $signed(sub_ln167_34_fu_9980_p2);

assign sext_ln167_44_fu_10016_p1 = $signed(sub_ln167_36_fu_10010_p2);

assign sext_ln167_45_fu_10027_p1 = $signed(select_ln167_42_fu_10020_p3);

assign sext_ln167_46_fu_10049_p1 = $signed(select_ln167_43_fu_10042_p3);

assign sext_ln167_47_fu_10065_p1 = $signed(sub_ln167_39_fu_10059_p2);

assign sext_ln167_48_fu_10081_p1 = $signed(select_ln167_44_fu_10074_p3);

assign sext_ln167_49_fu_8792_p1 = mul_ln167_13_reg_17467;

assign sext_ln167_4_fu_9107_p1 = sub_ln167_1_fu_9041_p2;

assign sext_ln167_50_fu_10133_p1 = $signed(sub_ln167_52_fu_10127_p2);

assign sext_ln167_51_fu_10144_p1 = $signed(select_ln167_46_fu_10137_p3);

assign sext_ln167_52_fu_10148_p1 = mul_ln167_14_reg_16969;

assign sext_ln167_53_fu_13657_p1 = $signed(select_ln167_48_reg_17671);

assign sext_ln167_55_fu_10177_p1 = $signed(sub_ln167_44_fu_10171_p2);

assign sext_ln167_56_fu_10193_p1 = $signed(select_ln167_50_fu_10186_p3);

assign sext_ln167_57_fu_10225_p1 = $signed(select_ln167_51_fu_10218_p3);

assign sext_ln167_58_fu_10242_p1 = $signed(select_ln167_52_fu_10235_p3);

assign sext_ln167_5_fu_9118_p1 = $signed(select_ln167_4_fu_9111_p3);

assign sext_ln167_60_fu_10297_p1 = $signed(sub_ln167_48_fu_10291_p2);

assign sext_ln167_61_fu_12982_p1 = $signed(select_ln167_54_reg_17686);

assign sext_ln167_62_fu_10344_p1 = $signed(select_ln167_55_fu_10337_p3);

assign sext_ln167_63_fu_13660_p1 = mul_ln167_15_reg_17260;

assign sext_ln167_64_fu_10375_p1 = $signed(select_ln167_58_fu_10369_p3);

assign sext_ln167_65_fu_10388_p1 = $signed(sub_ln167_50_fu_10382_p2);

assign sext_ln167_66_fu_10399_p1 = $signed(select_ln167_60_fu_10392_p3);

assign sext_ln167_67_fu_10449_p1 = $signed(sub_ln167_53_fu_10443_p2);

assign sext_ln167_68_fu_10469_p1 = $signed(sub_ln167_54_fu_10463_p2);

assign sext_ln167_69_fu_10521_p1 = $signed(sub_ln167_56_fu_10515_p2);

assign sext_ln167_6_fu_9174_p1 = $signed(sub_ln167_5_fu_9168_p2);

assign sext_ln167_70_fu_10551_p1 = $signed(sub_ln167_57_fu_10545_p2);

assign sext_ln167_71_fu_10572_p1 = $signed(select_ln167_65_fu_10565_p3);

assign sext_ln167_72_fu_12985_p1 = $signed(sub_ln167_67_reg_17701);

assign sext_ln167_74_fu_10659_p1 = $signed(select_ln167_68_fu_10652_p3);

assign sext_ln167_75_fu_10673_p1 = $signed(sub_ln167_75_fu_10667_p2);

assign sext_ln167_76_fu_10701_p1 = $signed(select_ln167_69_fu_10694_p3);

assign sext_ln167_77_fu_10718_p1 = $signed(select_ln167_70_fu_10711_p3);

assign sext_ln167_78_fu_10738_p1 = $signed(sub_ln167_66_fu_10732_p2);

assign sext_ln167_79_fu_10749_p1 = $signed(select_ln167_71_fu_10742_p3);

assign sext_ln167_7_fu_9200_p1 = $signed(sub_ln167_7_fu_9195_p2);

assign sext_ln167_80_fu_10753_p1 = mul_ln167_20_reg_17296;

assign sext_ln167_81_fu_10756_p1 = mul_ln167_21_reg_17301;

assign sext_ln167_82_fu_10759_p1 = sub_ln167_64_fu_10705_p2;

assign sext_ln167_83_fu_10776_p1 = $signed(select_ln167_74_fu_10769_p3);

assign sext_ln167_84_fu_8834_p1 = mul_ln167_22_reg_17477;

assign sext_ln167_85_fu_10838_p1 = $signed(select_ln167_76_fu_10831_p3);

assign sext_ln167_86_fu_10853_p1 = $signed(sub_ln167_76_fu_10848_p2);

assign sext_ln167_87_fu_10864_p1 = $signed(select_ln167_77_fu_10857_p3);

assign sext_ln167_88_fu_10885_p1 = $signed(select_ln167_78_fu_10878_p3);

assign sext_ln167_89_fu_10900_p1 = $signed(select_ln167_79_fu_10894_p3);

assign sext_ln167_8_fu_9235_p1 = $signed(sub_ln167_8_fu_9229_p2);

assign sext_ln167_90_fu_10919_p1 = mul_ln167_24_reg_17532;

assign sext_ln167_91_fu_10966_p1 = sub_ln167_73_fu_10960_p2;

assign sext_ln167_92_fu_10983_p1 = $signed(select_ln167_86_fu_10976_p3);

assign sext_ln167_93_fu_11009_p1 = $signed(select_ln167_87_fu_11003_p3);

assign sext_ln167_94_fu_11033_p1 = $signed(select_ln167_88_fu_11026_p3);

assign sext_ln167_95_fu_11040_p1 = sub_ln167_73_fu_10960_p2;

assign sext_ln167_96_fu_13015_p1 = $signed(select_ln167_90_reg_17706);

assign sext_ln167_97_fu_8751_p1 = mul_ln167_29_reg_17383;

assign sext_ln167_98_fu_11101_p1 = $signed(sub_ln167_79_fu_11095_p2);

assign sext_ln167_99_fu_11129_p1 = $signed(sub_ln167_81_fu_11123_p2);

assign sext_ln167_9_fu_9245_p1 = $signed(sub_ln167_9_fu_9239_p2);

assign sext_ln167_fu_8996_p1 = $signed(select_ln167_fu_8990_p3);

assign sext_ln92_10_fu_5196_p1 = $signed(sub_ln92_11_fu_5190_p2);

assign sext_ln92_11_fu_5220_p1 = $signed(sub_ln92_12_fu_5214_p2);

assign sext_ln92_12_fu_5230_p1 = $signed(sub_ln92_13_fu_5224_p2);

assign sext_ln92_13_fu_5266_p1 = $signed(sub_ln92_14_fu_5260_p2);

assign sext_ln92_14_fu_5276_p1 = $signed(sub_ln92_15_fu_5270_p2);

assign sext_ln92_15_fu_5964_p1 = $signed(sub_ln92_16_fu_5958_p2);

assign sext_ln92_16_fu_5300_p1 = $signed(sub_ln92_73_fu_5294_p2);

assign sext_ln92_17_fu_5985_p1 = add_ln92_2_reg_15009;

assign sext_ln92_18_fu_7369_p1 = grp_fu_14072_p3;

assign sext_ln92_19_fu_5356_p1 = $signed(sub_ln92_19_fu_5350_p2);

assign sext_ln92_1_fu_7363_p1 = $signed(sub_ln92_1_reg_15156);

assign sext_ln92_20_fu_5366_p1 = $signed(add_ln92_5_fu_5360_p2);

assign sext_ln92_21_fu_5408_p1 = $signed(sub_ln92_20_fu_5402_p2);

assign sext_ln92_22_fu_5418_p1 = $signed(sub_ln92_21_fu_5412_p2);

assign sext_ln92_23_fu_5428_p1 = $signed(sub_ln92_22_fu_5422_p2);

assign sext_ln92_24_fu_6015_p1 = $signed(add_ln92_7_reg_15187);

assign sext_ln92_25_fu_6030_p1 = $signed(sub_ln92_23_fu_6024_p2);

assign sext_ln92_26_fu_6040_p1 = $signed(sub_ln92_24_fu_6034_p2);

assign sext_ln92_27_fu_7589_p1 = $signed(sub_ln92_26_reg_15339);

assign sext_ln92_28_fu_6092_p1 = $signed(sub_ln92_74_fu_6086_p2);

assign sext_ln92_29_fu_5509_p1 = $signed(add_ln92_8_fu_5503_p2);

assign sext_ln92_2_fu_4982_p1 = $signed(sub_ln92_2_fu_4976_p2);

assign sext_ln92_30_fu_5529_p1 = $signed(add_ln92_10_fu_5523_p2);

assign sext_ln92_31_fu_5556_p1 = $signed(sub_ln92_29_fu_5550_p2);

assign sext_ln92_32_fu_6141_p1 = $signed(sub_ln92_31_fu_6135_p2);

assign sext_ln92_33_fu_6151_p1 = $signed(sub_ln92_32_fu_6145_p2);

assign sext_ln92_34_fu_5593_p1 = $signed(sub_ln92_33_fu_5587_p2);

assign sext_ln92_35_fu_6158_p1 = $signed(add_ln92_12_reg_15222);

assign sext_ln92_36_fu_7592_p1 = $signed(sub_ln92_34_reg_15349);

assign sext_ln92_37_fu_6220_p1 = $signed(sub_ln92_75_fu_6214_p2);

assign sext_ln92_38_fu_6230_p1 = $signed(sub_ln92_35_fu_6224_p2);

assign sext_ln92_3_fu_4992_p1 = $signed(sub_ln92_3_fu_4986_p2);

assign sext_ln92_40_fu_6266_p1 = $signed(sub_ln92_38_fu_6260_p2);

assign sext_ln92_41_fu_6308_p1 = $signed(sub_ln92_40_fu_6302_p2);

assign sext_ln92_42_fu_6318_p1 = $signed(sub_ln92_41_fu_6312_p2);

assign sext_ln92_43_fu_6342_p1 = $signed(add_ln92_13_fu_6336_p2);

assign sext_ln92_44_fu_6389_p1 = $signed(sub_ln92_42_fu_6383_p2);

assign sext_ln92_45_fu_6410_p1 = $signed(sub_ln92_76_fu_6404_p2);

assign sext_ln92_46_fu_7390_p1 = $signed(add_ln92_17_reg_15257);

assign sext_ln92_47_fu_7393_p1 = $signed(grp_fu_14080_p3);

assign sext_ln92_49_fu_6440_p1 = $signed(sub_ln92_44_fu_6434_p2);

assign sext_ln92_4_fu_5041_p1 = $signed(sub_ln92_4_fu_5035_p2);

assign sext_ln92_50_fu_6450_p1 = $signed(sub_ln92_45_fu_6444_p2);

assign sext_ln92_52_fu_5754_p1 = $signed(add_ln92_21_fu_5748_p2);

assign sext_ln92_53_fu_6454_p1 = $signed(add_ln92_23_reg_15262);

assign sext_ln92_54_fu_5769_p1 = $signed(sub_ln92_46_fu_5763_p2);

assign sext_ln92_55_fu_6457_p1 = $signed(add_ln92_24_reg_15267);

assign sext_ln92_56_fu_6954_p1 = $signed(add_ln92_25_reg_15364);

assign sext_ln92_57_fu_6493_p1 = $signed(sub_ln92_48_fu_6487_p2);

assign sext_ln92_58_fu_6503_p1 = $signed(sub_ln92_49_fu_6497_p2);

assign sext_ln92_59_fu_6957_p1 = $signed(add_ln92_26_reg_15374);

assign sext_ln92_5_fu_5083_p1 = $signed(sub_ln92_72_fu_5078_p2);

assign sext_ln92_60_fu_6960_p1 = $signed(add_ln92_28_reg_15379);

assign sext_ln92_61_fu_6969_p1 = $signed(add_ln92_29_fu_6963_p2);

assign sext_ln92_62_fu_6574_p1 = $signed(sub_ln92_51_fu_6568_p2);

assign sext_ln92_63_fu_6601_p1 = $signed(sub_ln92_77_fu_6595_p2);

assign sext_ln92_64_fu_6642_p1 = $signed(sub_ln92_78_fu_6636_p2);

assign sext_ln92_66_fu_6715_p1 = $signed(add_ln92_32_reg_15302);

assign sext_ln92_67_fu_6724_p1 = $signed(add_ln92_33_fu_6718_p2);

assign sext_ln92_68_fu_6734_p1 = $signed(add_ln92_34_fu_6728_p2);

assign sext_ln92_69_fu_6744_p1 = $signed(add_ln92_35_fu_6738_p2);

assign sext_ln92_6_fu_5932_p1 = $signed(sub_ln92_6_fu_5926_p2);

assign sext_ln92_70_fu_6748_p1 = $signed(add_ln92_36_reg_15307);

assign sext_ln92_71_fu_6757_p1 = $signed(add_ln92_37_fu_6751_p2);

assign sext_ln92_72_fu_6767_p1 = $signed(add_ln92_38_fu_6761_p2);

assign sext_ln92_73_fu_7834_p1 = $signed(sub_ln92_58_reg_15553);

assign sext_ln92_74_fu_7028_p1 = $signed(sub_ln92_59_fu_7022_p2);

assign sext_ln92_75_fu_7048_p1 = $signed(sub_ln92_60_fu_7043_p2);

assign sext_ln92_76_fu_6809_p1 = $signed(sub_ln92_62_reg_15320);

assign sext_ln92_77_fu_7595_p1 = $signed(add_ln92_41_reg_15426);

assign sext_ln92_79_fu_7607_p1 = grp_fu_14088_p3;

assign sext_ln92_7_fu_5136_p1 = $signed(sub_ln92_8_fu_5130_p2);

assign sext_ln92_80_fu_7097_p1 = $signed(sub_ln92_80_fu_7091_p2);

assign sext_ln92_81_fu_7118_p1 = $signed(sub_ln92_65_fu_7112_p2);

assign sext_ln92_82_fu_7144_p1 = $signed(sub_ln92_81_fu_7138_p2);

assign sext_ln92_83_fu_7168_p1 = $signed(sub_ln92_67_fu_7162_p2);

assign sext_ln92_84_fu_7183_p1 = $signed(sub_ln92_68_reg_15459);

assign sext_ln92_85_fu_7209_p1 = $signed(sub_ln92_69_fu_7203_p2);

assign sext_ln92_86_fu_7218_p1 = $signed(sub_ln92_82_fu_7213_p2);

assign sext_ln92_9_fu_5186_p1 = $signed(sub_ln92_10_fu_5180_p2);

assign sext_ln92_fu_4954_p1 = $signed(sub_ln92_fu_4948_p2);

assign sf2_fu_9211_p3 = {{select_ln149_1_reg_17016}, {4'd0}};

assign sf3_fu_9350_p3 = {{select_ln149_2_reg_16781}, {4'd0}};

assign sf4_fu_10497_p3 = {{select_ln149_8_reg_17511}, {4'd0}};

assign shl_ln167_10_fu_9718_p3 = {{select_ln149_4_reg_16907}, {3'd0}};

assign shl_ln167_11_fu_9739_p3 = {{select_ln149_4_reg_16907}, {1'd0}};

assign shl_ln167_12_fu_9873_p3 = {{select_ln149_5_reg_17421}, {1'd0}};

assign shl_ln167_13_fu_9907_p3 = {{select_ln149_5_reg_17421}, {2'd0}};

assign shl_ln167_14_fu_9939_p3 = {{select_ln149_5_reg_17421}, {4'd0}};

assign shl_ln167_15_fu_10088_p3 = {{select_ln149_6_reg_16947}, {4'd0}};

assign shl_ln167_16_fu_10099_p3 = {{select_ln149_6_reg_16947}, {1'd0}};

assign shl_ln167_17_fu_10197_p3 = {{select_ln149_6_reg_16947}, {2'd0}};

assign shl_ln167_18_fu_10269_p3 = {{select_ln149_7_reg_17232}, {3'd0}};

assign shl_ln167_19_fu_10280_p3 = {{select_ln149_7_reg_17232}, {1'd0}};

assign shl_ln167_1_fu_9030_p3 = {{select_ln149_reg_16446}, {2'd0}};

assign shl_ln167_20_fu_10348_p3 = {{select_ln149_7_reg_17232}, {2'd0}};

assign shl_ln167_21_fu_10423_p3 = {{select_ln149_8_reg_17511}, {3'd0}};

assign shl_ln167_22_fu_10486_p3 = {{select_ln149_8_reg_17511}, {1'd0}};

assign shl_ln167_23_fu_10534_p3 = {{select_ln149_8_reg_17511}, {2'd0}};

assign shl_ln167_24_fu_10613_p3 = {{select_ln149_9_reg_17270}, {4'd0}};

assign shl_ln167_25_fu_10624_p3 = {{select_ln149_9_reg_17270}, {2'd0}};

assign shl_ln167_26_fu_10641_p3 = {{select_ln149_9_reg_17270}, {3'd0}};

assign shl_ln167_27_fu_10677_p3 = {{select_ln149_9_reg_17270}, {1'd0}};

assign shl_ln167_28_fu_10783_p3 = {{select_ln149_10_reg_17306}, {3'd0}};

assign shl_ln167_29_fu_10803_p3 = {{select_ln149_10_reg_17306}, {4'd0}};

assign shl_ln167_2_fu_9531_p3 = {{select_ln149_3_reg_17499}, {2'd0}};

assign shl_ln167_30_fu_10814_p3 = {{select_ln149_10_reg_17306}, {2'd0}};

assign shl_ln167_31_fu_12993_p3 = {{select_ln149_10_reg_17306}, {1'd0}};

assign shl_ln167_32_fu_10922_p3 = {{select_ln149_11_reg_17317}, {4'd0}};

assign shl_ln167_33_fu_10945_p3 = {{select_ln149_11_reg_17317}, {2'd0}};

assign shl_ln167_34_fu_11049_p3 = {{select_ln149_11_reg_17317}, {1'd0}};

assign shl_ln167_35_fu_11083_p3 = {{select_ln149_13_fu_11073_p3}, {3'd0}};

assign shl_ln167_36_fu_11105_p3 = {{select_ln149_13_fu_11073_p3}, {1'd0}};

assign shl_ln167_37_fu_8854_p3 = {{select_ln149_14_reg_17388}, {2'd0}};

assign shl_ln167_38_fu_11206_p3 = {{select_ln149_14_reg_17388}, {4'd0}};

assign shl_ln167_39_fu_11236_p3 = {{select_ln149_14_reg_17388}, {3'd0}};

assign shl_ln167_3_fu_9086_p3 = {{select_ln149_reg_16446}, {4'd0}};

assign shl_ln167_40_fu_11267_p3 = {{select_ln149_14_reg_17388}, {1'd0}};

assign shl_ln167_41_fu_13476_p3 = {{select_ln149_16_reg_17736}, {1'd0}};

assign shl_ln167_42_fu_11396_p3 = {{select_ln149_17_reg_17563}, {4'd0}};

assign shl_ln167_43_fu_11407_p3 = {{select_ln149_17_reg_17563}, {1'd0}};

assign shl_ln167_44_fu_11444_p3 = {{select_ln149_18_reg_17570}, {2'd0}};

assign shl_ln167_45_fu_11485_p3 = {{select_ln149_18_reg_17570}, {4'd0}};

assign shl_ln167_46_fu_11496_p3 = {{select_ln149_18_reg_17570}, {1'd0}};

assign shl_ln167_47_fu_11544_p3 = {{select_ln149_18_reg_17570}, {3'd0}};

assign shl_ln167_48_fu_13067_p3 = {{reg_3603}, {1'd0}};

assign shl_ln167_49_fu_13671_p3 = {{reg_3603}, {3'd0}};

assign shl_ln167_4_fu_9328_p3 = {{select_ln149_2_reg_16781}, {1'd0}};

assign shl_ln167_50_fu_11619_p3 = {{select_ln149_20_fu_11608_p3}, {3'd0}};

assign shl_ln167_51_fu_11631_p3 = {{select_ln149_20_fu_11608_p3}, {1'd0}};

assign shl_ln167_52_fu_11688_p3 = {{reg_3603}, {1'd0}};

assign shl_ln167_53_fu_11700_p3 = {{reg_3603}, {4'd0}};

assign shl_ln167_54_fu_11739_p3 = {{reg_3603}, {3'd0}};

assign shl_ln167_55_fu_13102_p3 = {{select_ln149_22_reg_17742}, {3'd0}};

assign shl_ln167_56_fu_13123_p3 = {{select_ln149_22_reg_17742}, {4'd0}};

assign shl_ln167_57_fu_13134_p3 = {{select_ln149_22_reg_17742}, {2'd0}};

assign shl_ln167_58_fu_13162_p3 = {{select_ln149_22_reg_17742}, {1'd0}};

assign shl_ln167_59_fu_11853_p3 = {{select_ln149_24_reg_17586}, {3'd0}};

assign shl_ln167_5_fu_9558_p3 = {{select_ln149_3_reg_17499}, {3'd0}};

assign shl_ln167_60_fu_11864_p3 = {{select_ln149_24_reg_17586}, {1'd0}};

assign shl_ln167_61_fu_11896_p3 = {{select_ln149_24_reg_17586}, {2'd0}};

assign shl_ln167_62_fu_12048_p3 = {{select_ln149_25_reg_17597}, {4'd0}};

assign shl_ln167_63_fu_12086_p3 = {{select_ln149_25_reg_17597}, {1'd0}};

assign shl_ln167_64_fu_12139_p3 = {{select_ln149_26_fu_12129_p3}, {4'd0}};

assign shl_ln167_65_fu_12151_p3 = {{select_ln149_26_fu_12129_p3}, {1'd0}};

assign shl_ln167_66_fu_12189_p3 = {{select_ln149_27_fu_12180_p3}, {1'd0}};

assign shl_ln167_67_fu_12211_p3 = {{select_ln149_27_fu_12180_p3}, {2'd0}};

assign shl_ln167_68_fu_12244_p3 = {{select_ln149_27_fu_12180_p3}, {4'd0}};

assign shl_ln167_69_fu_12262_p3 = {{select_ln149_27_fu_12180_p3}, {3'd0}};

assign shl_ln167_6_fu_9569_p3 = {{select_ln149_3_reg_17499}, {1'd0}};

assign shl_ln167_70_fu_12349_p3 = {{select_ln149_28_reg_17409}, {1'd0}};

assign shl_ln167_71_fu_12498_p3 = {{select_ln149_28_reg_17409}, {4'd0}};

assign shl_ln167_72_fu_12771_p3 = {{select_ln149_29_fu_12766_p3}, {4'd0}};

assign shl_ln167_73_fu_12783_p3 = {{select_ln149_29_fu_12766_p3}, {2'd0}};

assign shl_ln167_74_fu_13887_p3 = {{select_ln149_30_reg_17912}, {3'd0}};

assign shl_ln167_7_fu_9157_p3 = {{select_ln149_1_reg_17016}, {3'd0}};

assign shl_ln167_8_fu_9178_p3 = {{select_ln149_1_reg_17016}, {1'd0}};

assign shl_ln167_9_fu_9593_p3 = {{select_ln149_3_reg_17499}, {4'd0}};

assign shl_ln167_s_fu_9260_p3 = {{select_ln149_1_reg_17016}, {2'd0}};

assign shl_ln1_fu_9000_p3 = {{select_ln149_reg_16446}, {1'd0}};

assign shl_ln92_10_fu_5114_p3 = {{tmp_3_fu_5087_p8}, {1'd0}};

assign shl_ln92_11_fu_5146_p3 = {{tmp_3_fu_5087_p8}, {2'd0}};

assign shl_ln92_12_fu_5168_p3 = {{tmp_3_fu_5087_p8}, {3'd0}};

assign shl_ln92_13_fu_5203_p3 = {{tmp_4_reg_14992}, {3'd0}};

assign shl_ln92_14_fu_5234_p3 = {{tmp_4_reg_14992}, {4'd0}};

assign shl_ln92_15_fu_5245_p3 = {{tmp_4_reg_14992}, {2'd0}};

assign shl_ln92_16_fu_5936_p3 = {{tmp_5_reg_15000}, {4'd0}};

assign shl_ln92_17_fu_5947_p3 = {{tmp_5_reg_15000}, {2'd0}};

assign shl_ln92_18_fu_5974_p3 = {{tmp_5_reg_15000}, {1'd0}};

assign shl_ln92_19_fu_5988_p3 = {{tmp_6_reg_15171}, {4'd0}};

assign shl_ln92_1_fu_4932_p3 = {{tmp_fu_4905_p8}, {1'd0}};

assign shl_ln92_20_fu_6004_p3 = {{tmp_6_reg_15171}, {3'd0}};

assign shl_ln92_21_fu_5328_p3 = {{tmp_7_reg_15086}, {3'd0}};

assign shl_ln92_22_fu_5339_p3 = {{tmp_7_reg_15086}, {1'd0}};

assign shl_ln92_23_fu_5376_p3 = {{tmp_7_reg_15086}, {4'd0}};

assign shl_ln92_24_fu_5387_p3 = {{tmp_7_reg_15086}, {2'd0}};

assign shl_ln92_25_fu_5449_p3 = {{tmp_8_fu_5438_p8}, {3'd0}};

assign shl_ln92_26_fu_6044_p3 = {{tmp_8_reg_15192}, {4'd0}};

assign shl_ln92_27_fu_6064_p3 = {{tmp_9_reg_15203}, {1'd0}};

assign shl_ln92_28_fu_6075_p3 = {{tmp_9_reg_15203}, {2'd0}};

assign shl_ln92_29_fu_5481_p3 = {{tmp_10_reg_15137}, {3'd0}};

assign shl_ln92_2_fu_4958_p3 = {{tmp_fu_4905_p8}, {4'd0}};

assign shl_ln92_30_fu_5492_p3 = {{tmp_10_reg_15137}, {1'd0}};

assign shl_ln92_31_fu_5539_p3 = {{tmp_10_reg_15137}, {2'd0}};

assign shl_ln92_32_fu_6104_p3 = {{tmp_10_reg_15137}, {4'd0}};

assign shl_ln92_33_fu_6124_p3 = {{tmp_11_reg_15211}, {3'd0}};

assign shl_ln92_34_fu_5575_p3 = {{tmp_11_fu_5560_p8}, {2'd0}};

assign shl_ln92_35_fu_6167_p3 = {{tmp_12_reg_15227}, {3'd0}};

assign shl_ln92_36_fu_6182_p3 = {{tmp_12_reg_15227}, {1'd0}};

assign shl_ln92_37_fu_5639_p3 = {{tmp_13_fu_5614_p8}, {4'd0}};

assign shl_ln92_38_fu_5651_p3 = {{tmp_13_fu_5614_p8}, {2'd0}};

assign shl_ln92_39_fu_5673_p3 = {{tmp_13_fu_5614_p8}, {3'd0}};

assign shl_ln92_3_fu_5011_p3 = {{tmp_1_fu_4996_p8}, {4'd0}};

assign shl_ln92_40_fu_6234_p3 = {{tmp_14_reg_15241}, {3'd0}};

assign shl_ln92_41_fu_6245_p3 = {{tmp_14_reg_15241}, {1'd0}};

assign shl_ln92_42_fu_6270_p3 = {{tmp_14_reg_15241}, {2'd0}};

assign shl_ln92_43_fu_6291_p3 = {{tmp_14_reg_15241}, {4'd0}};

assign shl_ln92_44_fu_6325_p3 = {{tmp_15_reg_15249}, {3'd0}};

assign shl_ln92_45_fu_6372_p3 = {{tmp_15_reg_15249}, {1'd0}};

assign shl_ln92_46_fu_5716_p3 = {{tmp_16_reg_15147}, {3'd0}};

assign shl_ln92_47_fu_5727_p3 = {{tmp_16_reg_15147}, {1'd0}};

assign shl_ln92_48_fu_6423_p3 = {{tmp_16_reg_15147}, {2'd0}};

assign shl_ln92_49_fu_6472_p3 = {{tmp_17_reg_15272}, {3'd0}};

assign shl_ln92_4_fu_5023_p3 = {{tmp_1_fu_4996_p8}, {2'd0}};

assign shl_ln92_50_fu_6540_p3 = {{tmp_18_reg_15279}, {1'd0}};

assign shl_ln92_51_fu_6557_p3 = {{tmp_18_reg_15279}, {3'd0}};

assign shl_ln92_52_fu_6976_p3 = {{tmp_19_reg_15389}, {3'd0}};

assign shl_ln92_53_fu_6667_p3 = {{tmp_20_fu_6652_p8}, {4'd0}};

assign shl_ln92_54_fu_6675_p3 = {{tmp_20_fu_6652_p8}, {1'd0}};

assign shl_ln92_55_fu_6703_p3 = {{tmp_20_fu_6652_p8}, {3'd0}};

assign shl_ln92_56_fu_5818_p3 = {{tmp_21_fu_5807_p8}, {1'd0}};

assign shl_ln92_57_fu_5830_p3 = {{tmp_21_fu_5807_p8}, {4'd0}};

assign shl_ln92_58_fu_7008_p3 = {{tmp_22_reg_15410}, {3'd0}};

assign shl_ln92_59_fu_6788_p3 = {{tmp_22_fu_6777_p8}, {1'd0}};

assign shl_ln92_5_fu_5045_p3 = {{tmp_1_fu_4996_p8}, {1'd0}};

assign shl_ln92_60_fu_7032_p3 = {{tmp_23_reg_15312}, {4'd0}};

assign shl_ln92_61_fu_7052_p3 = {{tmp_23_reg_15312}, {2'd0}};

assign shl_ln92_62_fu_5871_p3 = {{tmp_23_fu_5860_p8}, {3'd0}};

assign shl_ln92_63_fu_6818_p3 = {{tmp_23_reg_15312}, {1'd0}};

assign shl_ln92_64_fu_7101_p3 = {{tmp_24_reg_15436}, {4'd0}};

assign shl_ln92_65_fu_7151_p3 = {{tmp_25_reg_15447}, {3'd0}};

assign shl_ln92_66_fu_7172_p3 = {{tmp_25_reg_15447}, {2'd0}};

assign shl_ln92_67_fu_7192_p3 = {{tmp_29_reg_15325}, {2'd0}};

assign shl_ln92_68_fu_6890_p3 = {{tmp_29_reg_15325}, {1'd0}};

assign shl_ln92_6_fu_5057_p3 = {{tmp_1_fu_4996_p8}, {3'd0}};

assign shl_ln92_7_fu_5900_p3 = {{tmp_2_reg_14980}, {1'd0}};

assign shl_ln92_8_fu_5915_p3 = {{tmp_2_reg_14980}, {3'd0}};

assign shl_ln92_9_fu_5102_p3 = {{tmp_3_fu_5087_p8}, {4'd0}};

assign shl_ln92_s_fu_4816_p3 = {{tmp_2_fu_4793_p8}, {2'd0}};

assign shl_ln_fu_4920_p3 = {{tmp_fu_4905_p8}, {3'd0}};

assign st_fu_12000_p3 = {{select_ln149_25_reg_17597}, {3'd0}};

assign sub_ln167_100_fu_13079_p2 = (10'd0 - zext_ln167_165_fu_13075_p1);

assign sub_ln167_101_fu_11643_p2 = (zext_ln167_173_fu_11639_p1 - zext_ln167_172_fu_11627_p1);

assign sub_ln167_102_fu_11653_p2 = (12'd0 - zext_ln167_172_fu_11627_p1);

assign sub_ln167_103_fu_11663_p2 = ($signed(sext_ln167_127_fu_11659_p1) - $signed(zext_ln167_171_fu_11615_p1));

assign sub_ln167_104_fu_11712_p2 = (zext_ln167_177_fu_11708_p1 - zext_ln167_176_fu_11696_p1);

assign sub_ln167_105_fu_11729_p2 = (9'd0 - zext_ln167_175_fu_11684_p1);

assign sub_ln167_106_fu_11755_p2 = (zext_ln167_179_fu_11751_p1 - zext_ln167_178_fu_11747_p1);

assign sub_ln167_107_fu_11772_p2 = (zext_ln167_178_fu_11747_p1 - zext_ln167_179_fu_11751_p1);

assign sub_ln167_108_fu_11789_p2 = (13'd0 - zext_ln167_177_fu_11708_p1);

assign sub_ln167_109_fu_11795_p2 = (12'd0 - zext_ln167_178_fu_11747_p1);

assign sub_ln167_10_fu_9316_p2 = (zext_ln167_19_fu_9312_p1 - zext_ln167_17_fu_9301_p1);

assign sub_ln167_110_fu_11805_p2 = ($signed(sext_ln167_133_fu_11801_p1) - $signed(zext_ln167_180_reg_17444));

assign sub_ln167_111_fu_13113_p2 = (zext_ln167_183_fu_13109_p1 - zext_ln167_181_fu_13096_p1);

assign sub_ln167_112_fu_13145_p2 = (zext_ln167_185_fu_13141_p1 - zext_ln167_184_fu_13130_p1);

assign sub_ln167_113_fu_13173_p2 = (zext_ln167_187_fu_13169_p1 - zext_ln167_182_fu_13099_p1);

assign sub_ln167_114_fu_11907_p2 = (11'd0 - zext_ln167_197_fu_11903_p1);

assign sub_ln167_115_fu_11931_p2 = (9'd0 - zext_ln167_192_fu_11833_p1);

assign sub_ln167_116_fu_11945_p2 = (zext_ln167_193_fu_11843_p1 - zext_ln167_199_fu_11941_p1);

assign sub_ln167_117_fu_11325_p2 = (zext_ln167_139_reg_17398 - zext_ln167_142_fu_11213_p1);

assign sub_ln167_118_fu_11966_p2 = ($signed(sext_ln167_146_fu_11962_p1) - $signed(zext_ln167_198_fu_11928_p1));

assign sub_ln167_119_fu_11976_p2 = (10'd0 - zext_ln167_200_fu_11972_p1);

assign sub_ln167_11_fu_9368_p2 = (zext_ln167_22_fu_9335_p1 - zext_ln167_24_fu_9364_p1);

assign sub_ln167_120_fu_12029_p2 = (zext_ln167_203_fu_12025_p1 - zext_ln167_201_fu_11997_p1);

assign sub_ln167_121_fu_12042_p2 = (12'd0 - zext_ln167_205_fu_12038_p1);

assign sub_ln167_122_fu_12059_p2 = (11'd0 - zext_ln167_202_fu_12014_p1);

assign sub_ln167_123_fu_12076_p2 = (select_ln167_125_fu_12069_p3 - zext_ln167_204_fu_12035_p1);

assign sub_ln167_124_fu_12104_p2 = (zext_ln167_207_fu_12100_p1 - zext_ln167_206_fu_12055_p1);

assign sub_ln167_125_fu_11424_p2 = (zext_ln167_152_fu_11393_p1 - zext_ln167_153_fu_11403_p1);

assign sub_ln167_126_fu_12163_p2 = (zext_ln167_211_fu_12159_p1 - zext_ln167_210_fu_12147_p1);

assign sub_ln167_127_fu_12201_p2 = (10'd0 - zext_ln167_213_fu_12197_p1);

assign sub_ln167_128_fu_12256_p2 = (13'd0 - zext_ln167_216_fu_12252_p1);

assign sub_ln167_129_fu_13744_p2 = (10'd0 - zext_ln167_222_fu_13741_p1);

assign sub_ln167_12_fu_9392_p2 = (zext_ln167_25_fu_9378_p1 - zext_ln167_26_fu_9388_p1);

assign sub_ln167_130_fu_12513_p2 = (zext_ln167_223_fu_12505_p1 - zext_ln167_224_fu_12509_p1);

assign sub_ln167_131_fu_12795_p2 = (zext_ln167_225_fu_12779_p1 - zext_ln167_226_fu_12791_p1);

assign sub_ln167_132_fu_13898_p2 = (12'd0 - zext_ln167_228_fu_13894_p1);

assign sub_ln167_133_fu_13705_p2 = (zext_ln167_166_fu_13663_p1 - zext_ln167_170_fu_13701_p1);

assign sub_ln167_134_fu_11847_p2 = (zext_ln167_191_fu_11830_p1 - zext_ln167_193_fu_11843_p1);

assign sub_ln167_135_fu_12519_p2 = (zext_ln167_220_reg_17454 - zext_ln167_223_fu_12505_p1);

assign sub_ln167_13_fu_9419_p2 = (zext_ln167_23_fu_9346_p1 - zext_ln167_20_fu_9322_p1);

assign sub_ln167_14_fu_9443_p2 = (zext_ln167_29_fu_9439_p1 - zext_ln167_22_fu_9335_p1);

assign sub_ln167_15_fu_9464_p2 = (zext_ln167_28_reg_17027 - zext_ln167_29_fu_9439_p1);

assign sub_ln167_16_fu_9473_p2 = (zext_ln167_31_fu_9469_p1 - zext_ln167_23_fu_9346_p1);

assign sub_ln167_17_fu_9494_p2 = (9'd0 - zext_ln167_21_fu_9325_p1);

assign sub_ln167_18_fu_9542_p2 = (11'd0 - zext_ln167_36_fu_9538_p1);

assign sub_ln167_19_fu_9552_p2 = ($signed(sext_ln167_25_fu_9548_p1) - $signed(zext_ln167_32_fu_9522_p1));

assign sub_ln167_1_fu_9041_p2 = (11'd0 - zext_ln167_4_fu_9037_p1);

assign sub_ln167_20_fu_9580_p2 = (zext_ln167_37_fu_9565_p1 - zext_ln167_38_fu_9576_p1);

assign sub_ln167_21_fu_9604_p2 = (13'd0 - zext_ln167_39_fu_9600_p1);

assign sub_ln167_22_fu_9629_p2 = (10'd0 - zext_ln167_40_fu_9625_p1);

assign sub_ln167_23_fu_9650_p2 = (zext_ln167_41_fu_9646_p1 - zext_ln167_39_fu_9600_p1);

assign sub_ln167_24_fu_9670_p2 = (zext_ln167_42_fu_9667_p1 - zext_ln167_39_fu_9600_p1);

assign sub_ln167_25_fu_9701_p2 = (zext_ln167_33_fu_9525_p1 - zext_ln167_36_fu_9538_p1);

assign sub_ln167_26_fu_9754_p2 = (zext_ln167_49_fu_9750_p1 - zext_ln167_48_fu_9746_p1);

assign sub_ln167_27_fu_9828_p2 = (zext_ln167_46_reg_17084 - zext_ln167_53_fu_9824_p1);

assign sub_ln167_28_fu_9839_p2 = (12'd0 - zext_ln167_49_fu_9750_p1);

assign sub_ln167_29_fu_9853_p2 = ($signed(sext_ln167_38_fu_9845_p1) - $signed(zext_ln167_54_fu_9849_p1));

assign sub_ln167_2_fu_9058_p2 = ($signed(sext_ln167_2_fu_9054_p1) - $signed(zext_ln167_3_fu_9027_p1));

assign sub_ln167_30_fu_9901_p2 = (zext_ln167_58_fu_9887_p1 - zext_ln167_59_fu_9897_p1);

assign sub_ln167_31_fu_9918_p2 = (11'd0 - zext_ln167_60_fu_9914_p1);

assign sub_ln167_32_fu_9950_p2 = (zext_ln167_62_fu_9946_p1 - zext_ln167_61_reg_17431);

assign sub_ln167_33_fu_9959_p2 = (zext_ln167_63_fu_9955_p1 - zext_ln167_62_fu_9946_p1);

assign sub_ln167_34_fu_9980_p2 = (10'd0 - zext_ln167_64_fu_9976_p1);

assign sub_ln167_35_fu_10000_p2 = (zext_ln167_65_fu_9996_p1 - zext_ln167_62_fu_9946_p1);

assign sub_ln167_36_fu_10010_p2 = (zext_ln167_66_fu_10006_p1 - zext_ln167_59_fu_9897_p1);

assign sub_ln167_37_fu_10031_p2 = (zext_ln167_62_fu_9946_p1 - zext_ln167_65_fu_9996_p1);

assign sub_ln167_38_fu_10053_p2 = (zext_ln167_62_fu_9946_p1 - zext_ln167_63_fu_9955_p1);

assign sub_ln167_39_fu_10059_p2 = (12'd0 - zext_ln167_59_fu_9897_p1);

assign sub_ln167_3_fu_9101_p2 = (zext_ln167_6_fu_9093_p1 - zext_ln167_7_fu_9097_p1);

assign sub_ln167_40_fu_10069_p2 = ($signed(sext_ln167_47_fu_10065_p1) - $signed(zext_ln167_61_reg_17431));

assign sub_ln167_41_fu_10110_p2 = (zext_ln167_69_fu_10095_p1 - zext_ln167_70_fu_10106_p1);

assign sub_ln167_42_fu_10158_p2 = (zext_ln167_74_fu_10154_p1 - zext_ln167_71_fu_10123_p1);

assign sub_ln167_43_fu_12976_p2 = (9'd0 - zext_ln167_67_fu_12973_p1);

assign sub_ln167_44_fu_10171_p2 = (12'd0 - zext_ln167_71_fu_10123_p1);

assign sub_ln167_45_fu_10181_p2 = (zext_ln167_69_fu_10095_p1 - zext_ln167_72_reg_16963);

assign sub_ln167_46_fu_10037_p2 = (zext_ln167_61_reg_17431 - zext_ln167_62_fu_9946_p1);

assign sub_ln167_47_fu_10229_p2 = (zext_ln167_71_fu_10123_p1 - zext_ln167_74_fu_10154_p1);

assign sub_ln167_48_fu_10291_p2 = (zext_ln167_83_fu_10287_p1 - zext_ln167_82_fu_10276_p1);

assign sub_ln167_49_fu_10331_p2 = (10'd0 - zext_ln167_86_fu_10327_p1);

assign sub_ln167_4_fu_9141_p2 = (l2_kernel_sums_6 - zext_ln167_8_fu_9133_p1);

assign sub_ln167_50_fu_10382_p2 = (zext_ln167_88_fu_10355_p1 - zext_ln167_81_fu_10266_p1);

assign sub_ln167_51_fu_10407_p2 = (zext_ln167_92_fu_10403_p1 - zext_ln167_84_fu_10308_p1);

assign sub_ln167_52_fu_10127_p2 = (zext_ln167_68_fu_10085_p1 - zext_ln167_71_fu_10123_p1);

assign sub_ln167_53_fu_10443_p2 = (9'd0 - zext_ln167_94_fu_10420_p1);

assign sub_ln167_54_fu_10463_p2 = (12'd0 - zext_ln167_95_fu_10430_p1);

assign sub_ln167_55_fu_10473_p2 = ($signed(sext_ln167_68_fu_10469_p1) - $signed(zext_ln167_97_fu_10460_p1));

assign sub_ln167_56_fu_10515_p2 = (zext_ln167_98_fu_10493_p1 - zext_ln167_99_fu_10511_p1);

assign sub_ln167_57_fu_10545_p2 = (11'd0 - zext_ln167_101_fu_10541_p1);

assign sub_ln167_58_fu_10559_p2 = (zext_ln167_95_fu_10430_p1 - zext_ln167_102_fu_10555_p1);

assign sub_ln167_59_fu_10261_p2 = (zext_ln167_72_reg_16963 - zext_ln167_78_fu_10257_p1);

assign sub_ln167_5_fu_9168_p2 = (12'd0 - zext_ln167_13_fu_9164_p1);

assign sub_ln167_60_fu_10580_p2 = (zext_ln167_98_fu_10493_p1 - zext_ln167_103_fu_10576_p1);

assign sub_ln167_61_fu_10312_p2 = (zext_ln167_79_reg_17254 - zext_ln167_84_fu_10308_p1);

assign sub_ln167_62_fu_10635_p2 = (zext_ln167_107_fu_10631_p1 - zext_ln167_106_fu_10620_p1);

assign sub_ln167_63_fu_10688_p2 = (zext_ln167_106_fu_10620_p1 - zext_ln167_110_fu_10684_p1);

assign sub_ln167_64_fu_10705_p2 = (zext_ln167_109_fu_10663_p1 - zext_ln167_105_fu_10610_p1);

assign sub_ln167_65_fu_10722_p2 = (zext_ln167_106_fu_10620_p1 - zext_ln167_107_fu_10631_p1);

assign sub_ln167_66_fu_10732_p2 = (zext_ln167_111_fu_10728_p1 - zext_ln167_109_fu_10663_p1);

assign sub_ln167_67_fu_10604_p2 = (zext_ln167_104_fu_10600_p1 - zext_ln167_95_fu_10430_p1);

assign sub_ln167_68_fu_10763_p2 = (13'd0 - zext_ln167_106_fu_10620_p1);

assign sub_ln167_69_fu_10825_p2 = (zext_ln167_118_fu_10821_p1 - zext_ln167_117_fu_10810_p1);

assign sub_ln167_6_fu_9189_p2 = ($signed(sext_ln167_6_fu_9174_p1) - $signed(zext_ln167_14_fu_9185_p1));

assign sub_ln167_70_fu_10842_p2 = (13'd0 - zext_ln167_117_fu_10810_p1);

assign sub_ln167_71_fu_10889_p2 = (zext_ln167_115_fu_10790_p1 - zext_ln167_113_reg_17333);

assign sub_ln167_72_fu_10933_p2 = (zext_ln167_127_fu_10929_p1 - zext_ln167_125_reg_17377);

assign sub_ln167_73_fu_10960_p2 = (11'd0 - zext_ln167_129_fu_10956_p1);

assign sub_ln167_74_fu_10970_p2 = (zext_ln167_128_fu_10952_p1 - zext_ln167_127_fu_10929_p1);

assign sub_ln167_75_fu_10667_p2 = (zext_ln167_105_fu_10610_p1 - zext_ln167_109_fu_10663_p1);

assign sub_ln167_76_fu_10848_p2 = (zext_ln167_113_reg_17333 - zext_ln167_115_fu_10790_p1);

assign sub_ln167_77_fu_11044_p2 = ($signed(sext_ln167_95_fu_11040_p1) - $signed(zext_ln167_126_reg_17349));

assign sub_ln167_78_fu_11060_p2 = (zext_ln167_130_fu_10994_p1 - zext_ln167_134_fu_11056_p1);

assign sub_ln167_79_fu_11095_p2 = (12'd0 - zext_ln167_137_fu_11091_p1);

assign sub_ln167_7_fu_9195_p2 = (zext_ln167_10_reg_17175 - zext_ln167_13_fu_9164_p1);

assign sub_ln167_80_fu_11117_p2 = ($signed(sext_ln167_98_fu_11101_p1) - $signed(zext_ln167_138_fu_11113_p1));

assign sub_ln167_81_fu_11123_p2 = (9'd0 - zext_ln167_136_fu_11079_p1);

assign sub_ln167_82_fu_8865_p2 = (11'd0 - zext_ln167_141_fu_8861_p1);

assign sub_ln167_83_fu_11224_p2 = (select_ln167_94_fu_11217_p3 - zext_ln167_139_reg_17398);

assign sub_ln167_84_fu_11257_p2 = (12'd0 - zext_ln167_144_fu_11243_p1);

assign sub_ln167_85_fu_11278_p2 = ($signed(sext_ln167_111_fu_11263_p1) - $signed(zext_ln167_146_fu_11274_p1));

assign sub_ln167_86_fu_11295_p2 = (zext_ln167_147_fu_11291_p1 - zext_ln167_144_fu_11243_p1);

assign sub_ln167_87_fu_11305_p2 = (13'd0 - zext_ln167_142_fu_11213_p1);

assign sub_ln167_88_fu_10872_p2 = (zext_ln167_114_fu_10780_p1 - zext_ln167_119_fu_10868_p1);

assign sub_ln167_89_fu_10998_p2 = (zext_ln167_126_reg_17349 - zext_ln167_130_fu_10994_p1);

assign sub_ln167_8_fu_9229_p2 = (zext_ln167_15_fu_9225_p1 - zext_ln167_14_fu_9185_p1);

assign sub_ln167_90_fu_11345_p2 = (10'd0 - zext_ln167_148_fu_11341_p1);

assign sub_ln167_91_fu_11355_p2 = (zext_ln167_141_reg_17542 - zext_ln167_143_fu_11233_p1);

assign sub_ln167_92_fu_13494_p2 = (add_ln167_23_reg_17938 - zext_ln167_151_fu_13490_p1);

assign sub_ln167_93_fu_11418_p2 = (zext_ln167_153_fu_11403_p1 - zext_ln167_154_fu_11414_p1);

assign sub_ln167_94_fu_11455_p2 = (11'd0 - zext_ln167_156_fu_11451_p1);

assign sub_ln167_95_fu_11465_p2 = ($signed(sext_ln167_119_fu_11461_p1) - $signed(zext_ln167_155_fu_11441_p1));

assign sub_ln167_96_fu_11507_p2 = (zext_ln167_159_fu_11503_p1 - zext_ln167_158_fu_11492_p1);

assign sub_ln167_97_fu_11527_p2 = (zext_ln167_161_fu_11523_p1 - zext_ln167_158_fu_11492_p1);

assign sub_ln167_98_fu_11555_p2 = (12'd0 - zext_ln167_162_fu_11551_p1);

assign sub_ln167_99_fu_11572_p2 = ($signed(sext_ln167_122_fu_11568_p1) - $signed(zext_ln167_160_fu_11520_p1));

assign sub_ln167_9_fu_9239_p2 = (9'd0 - zext_ln167_12_fu_9154_p1);

assign sub_ln167_fu_9011_p2 = (10'd0 - zext_ln167_2_fu_9007_p1);

assign sub_ln92_10_fu_5180_p2 = (zext_ln92_21_fu_5122_p1 - zext_ln92_25_fu_5176_p1);

assign sub_ln92_11_fu_5190_p2 = (zext_ln92_23_fu_5154_p1 - zext_ln92_20_fu_5110_p1);

assign sub_ln92_12_fu_5214_p2 = (12'd0 - zext_ln92_28_fu_5210_p1);

assign sub_ln92_13_fu_5224_p2 = ($signed(sext_ln92_11_fu_5220_p1) - $signed(zext_ln92_26_fu_5200_p1));

assign sub_ln92_14_fu_5260_p2 = (zext_ln92_29_fu_5241_p1 - zext_ln92_31_fu_5256_p1);

assign sub_ln92_15_fu_5270_p2 = (sub_ln92_5_fu_5069_p2 - zext_ln92_30_fu_5252_p1);

assign sub_ln92_16_fu_5958_p2 = (zext_ln92_35_fu_5954_p1 - zext_ln92_34_fu_5943_p1);

assign sub_ln92_17_fu_5968_p2 = ($signed(sext_ln92_15_fu_5964_p1) - $signed(zext_ln92_14_fu_5907_p1));

assign sub_ln92_18_fu_5999_p2 = (add_ln92_reg_15161 - zext_ln92_39_fu_5995_p1);

assign sub_ln92_19_fu_5350_p2 = (zext_ln92_43_fu_5346_p1 - zext_ln92_42_fu_5335_p1);

assign sub_ln92_1_fu_4970_p2 = (zext_ln92_6_fu_4966_p1 - zext_ln92_3_fu_4940_p1);

assign sub_ln92_20_fu_5402_p2 = (zext_ln92_44_fu_5383_p1 - zext_ln92_46_fu_5398_p1);

assign sub_ln92_21_fu_5412_p2 = (zext_ln92_28_fu_5210_p1 - zext_ln92_45_fu_5394_p1);

assign sub_ln92_22_fu_5422_p2 = (zext_ln92_42_fu_5335_p1 - zext_ln92_41_fu_5325_p1);

assign sub_ln92_23_fu_6024_p2 = (12'd0 - zext_ln92_49_fu_6021_p1);

assign sub_ln92_24_fu_6034_p2 = ($signed(sext_ln92_25_fu_6030_p1) - $signed(zext_ln92_47_fu_6018_p1));

assign sub_ln92_25_fu_5461_p2 = (add_ln92_1_fu_5304_p2 - zext_ln92_48_fu_5457_p1);

assign sub_ln92_26_fu_6055_p2 = ($signed(sext_ln92_17_fu_5985_p1) - $signed(zext_ln92_50_fu_6051_p1));

assign sub_ln92_27_fu_7384_p2 = (add_ln92_4_fu_7372_p2 - zext_ln92_54_fu_7381_p1);

assign sub_ln92_28_fu_6099_p2 = (add_ln92_6_reg_15182 - zext_ln92_58_fu_6096_p1);

assign sub_ln92_29_fu_5550_p2 = (zext_ln92_62_fu_5546_p1 - zext_ln92_57_fu_5478_p1);

assign sub_ln92_2_fu_4976_p2 = (zext_ln92_5_fu_4944_p1 - zext_ln92_2_fu_4928_p1);

assign sub_ln92_30_fu_6115_p2 = ($signed(sext_ln92_24_fu_6015_p1) - $signed(zext_ln92_63_fu_6111_p1));

assign sub_ln92_31_fu_6135_p2 = (12'd0 - zext_ln92_66_fu_6131_p1);

assign sub_ln92_32_fu_6145_p2 = ($signed(sext_ln92_32_fu_6141_p1) - $signed(zext_ln92_64_fu_6121_p1));

assign sub_ln92_33_fu_5587_p2 = (zext_ln92_68_fu_5583_p1 - zext_ln92_65_fu_5571_p1);

assign sub_ln92_34_fu_6197_p2 = (zext_ln92_74_fu_6193_p1 - zext_ln92_72_fu_6178_p1);

assign sub_ln92_35_fu_6224_p2 = (zext_ln92_75_fu_6210_p1 - zext_ln92_73_fu_6189_p1);

assign sub_ln92_36_fu_5633_p2 = (add_ln92_11_fu_5533_p2 - zext_ln92_77_fu_5629_p1);

assign sub_ln92_37_fu_5663_p2 = (zext_ln92_79_fu_5659_p1 - zext_ln92_78_fu_5647_p1);

assign sub_ln92_38_fu_6260_p2 = (zext_ln92_83_fu_6256_p1 - zext_ln92_81_fu_6241_p1);

assign sub_ln92_39_fu_6285_p2 = ($signed(sext_ln92_35_fu_6158_p1) - $signed(zext_ln92_85_fu_6281_p1));

assign sub_ln92_3_fu_4986_p2 = (zext_ln92_2_fu_4928_p1 - zext_ln92_1_fu_4916_p1);

assign sub_ln92_40_fu_6302_p2 = (zext_ln92_82_fu_6252_p1 - zext_ln92_86_fu_6298_p1);

assign sub_ln92_41_fu_6312_p2 = (zext_ln92_86_fu_6298_p1 - zext_ln92_84_fu_6277_p1);

assign sub_ln92_42_fu_6383_p2 = (zext_ln92_88_fu_6332_p1 - zext_ln92_91_fu_6379_p1);

assign sub_ln92_43_fu_5738_p2 = (zext_ln92_96_fu_5734_p1 - zext_ln92_95_fu_5723_p1);

assign sub_ln92_44_fu_6434_p2 = (11'd0 - zext_ln92_97_fu_6430_p1);

assign sub_ln92_45_fu_6444_p2 = ($signed(sext_ln92_49_fu_6440_p1) - $signed(zext_ln92_94_fu_6420_p1));

assign sub_ln92_46_fu_5763_p2 = (12'd0 - zext_ln92_95_fu_5723_p1);

assign sub_ln92_47_fu_5773_p2 = ($signed(sext_ln92_54_fu_5769_p1) - $signed(zext_ln92_93_fu_5713_p1));

assign sub_ln92_48_fu_6487_p2 = (12'd0 - zext_ln92_101_fu_6483_p1);

assign sub_ln92_49_fu_6497_p2 = ($signed(sext_ln92_57_fu_6493_p1) - $signed(zext_ln92_99_fu_6469_p1));

assign sub_ln92_4_fu_5035_p2 = (zext_ln92_10_fu_5031_p1 - zext_ln92_9_fu_5019_p1);

assign sub_ln92_50_fu_6551_p2 = (add_ln92_16_fu_6366_p2 - zext_ln92_105_fu_6547_p1);

assign sub_ln92_51_fu_6568_p2 = (12'd0 - zext_ln92_106_fu_6564_p1);

assign sub_ln92_52_fu_6578_p2 = ($signed(sext_ln92_62_fu_6574_p1) - $signed(zext_ln92_104_fu_6537_p1));

assign sub_ln92_53_fu_6646_p2 = ($signed(sext_ln92_53_fu_6454_p1) - $signed(zext_ln92_110_fu_6620_p1));

assign sub_ln92_54_fu_6987_p2 = ($signed(sext_ln92_56_fu_6954_p1) - $signed(zext_ln92_112_fu_6983_p1));

assign sub_ln92_55_fu_6996_p2 = ($signed(sext_ln92_61_fu_6969_p1) - $signed(zext_ln92_114_fu_6993_p1));

assign sub_ln92_56_fu_6687_p2 = (add_ln92_31_fu_6531_p2 - zext_ln92_115_fu_6683_p1);

assign sub_ln92_57_fu_5842_p2 = (zext_ln92_119_fu_5826_p1 - zext_ln92_121_fu_5838_p1);

assign sub_ln92_58_fu_7405_p2 = (add_ln92_20_fu_7396_p2 - zext_ln92_120_fu_7402_p1);

assign sub_ln92_59_fu_7022_p2 = (zext_ln92_124_fu_7015_p1 - zext_ln92_126_fu_7019_p1);

assign sub_ln92_5_fu_5069_p2 = (zext_ln92_12_fu_5065_p1 - zext_ln92_7_fu_5007_p1);

assign sub_ln92_60_fu_7043_p2 = (zext_ln92_128_fu_7039_p1 - zext_ln92_127_reg_15421);

assign sub_ln92_61_fu_7063_p2 = (sub_ln92_56_reg_15400 - zext_ln92_129_fu_7059_p1);

assign sub_ln92_62_fu_5883_p2 = (12'd0 - zext_ln92_130_fu_5879_p1);

assign sub_ln92_63_fu_6812_p2 = ($signed(sext_ln92_76_fu_6809_p1) - $signed(zext_ln92_127_fu_6806_p1));

assign sub_ln92_64_fu_6829_p2 = ($signed(sext_ln92_76_fu_6809_p1) - $signed(zext_ln92_131_fu_6825_p1));

assign sub_ln92_65_fu_7112_p2 = (zext_ln92_136_fu_7108_p1 - zext_ln92_133_fu_7074_p1);

assign sub_ln92_66_fu_7122_p2 = (add_ln92_39_reg_15405 - zext_ln92_27_fu_7068_p1);

assign sub_ln92_67_fu_7162_p2 = (zext_ln92_140_fu_7158_p1 - zext_ln92_139_fu_7148_p1);

assign sub_ln92_68_fu_6873_p2 = (add_ln92_40_fu_6800_p2 - zext_ln92_138_fu_6869_p1);

assign sub_ln92_69_fu_7203_p2 = (zext_ln92_145_fu_7199_p1 - zext_ln92_143_fu_7189_p1);

assign sub_ln92_6_fu_5926_p2 = (zext_ln92_15_fu_5911_p1 - zext_ln92_17_fu_5922_p1);

assign sub_ln92_70_fu_6901_p2 = (zext_ln92_146_fu_6886_p1 - zext_ln92_147_fu_6897_p1);

assign sub_ln92_71_fu_7840_p2 = (add_ln92_45_reg_15791 - zext_ln92_144_fu_7837_p1);

assign sub_ln92_72_fu_5078_p2 = (zext_ln92_13_fu_5075_p1 - zext_ln92_16_reg_14987);

assign sub_ln92_73_fu_5294_p2 = (zext_ln92_33_fu_5280_p1 - zext_ln92_36_fu_5290_p1);

assign sub_ln92_74_fu_6086_p2 = (zext_ln92_52_fu_6061_p1 - zext_ln92_55_fu_6082_p1);

assign sub_ln92_75_fu_6214_p2 = (zext_ln92_69_fu_6161_p1 - zext_ln92_75_fu_6210_p1);

assign sub_ln92_76_fu_6404_p2 = (zext_ln92_87_fu_6322_p1 - zext_ln92_92_fu_6400_p1);

assign sub_ln92_77_fu_6595_p2 = (zext_ln92_104_fu_6537_p1 - zext_ln92_107_fu_6591_p1);

assign sub_ln92_78_fu_6636_p2 = (zext_ln92_109_fu_6616_p1 - zext_ln92_111_fu_6632_p1);

assign sub_ln92_80_fu_7091_p2 = (zext_ln92_132_fu_7071_p1 - zext_ln92_135_fu_7087_p1);

assign sub_ln92_81_fu_7138_p2 = (zext_ln92_134_fu_7077_p1 - zext_ln92_137_fu_7134_p1);

assign sub_ln92_82_fu_7213_p2 = (zext_ln92_142_fu_7186_p1 - zext_ln92_146_reg_15464);

assign sub_ln92_8_fu_5130_p2 = (zext_ln92_20_fu_5110_p1 - zext_ln92_22_fu_5126_p1);

assign sub_ln92_9_fu_5162_p2 = (zext_ln92_24_fu_5158_p1 - zext_ln92_19_fu_5098_p1);

assign sub_ln92_fu_4948_p2 = (zext_ln92_2_fu_4928_p1 - zext_ln92_5_fu_4944_p1);

assign tmp_100_fu_9810_p3 = {{select_ln149_4_reg_16907}, {4'd0}};

assign tmp_101_fu_9890_p3 = {{select_ln149_5_reg_17421}, {3'd0}};

assign tmp_102_fu_10116_p3 = {{select_ln149_6_reg_16947}, {3'd0}};

assign tmp_103_fu_10301_p3 = {{select_ln149_7_reg_17232}, {4'd0}};

assign tmp_104_fu_10987_p3 = {{select_ln149_11_reg_17317}, {3'd0}};

assign tmp_105_fu_13693_p3 = {{reg_3603}, {4'd0}};

assign tmp_106_fu_11836_p3 = {{select_ln149_24_reg_17586}, {4'd0}};

assign tmp_107_fu_12007_p3 = {{select_ln149_25_reg_17597}, {2'd0}};

assign tmp_28_fu_4804_p3 = {{tmp_2_fu_4793_p8}, {4'd0}};

assign tmp_30_fu_8039_p7 = ((icmp_ln157_fu_8012_p2[0:0] === 1'b1) ? add_ln157_fu_8024_p2 : add_ln159_fu_8018_p2);

assign tmp_84_fu_5283_p3 = {{tmp_5_reg_15000}, {3'd0}};

assign tmp_85_fu_3637_p4 = {{l1_iteration[31:11]}};

assign tmp_86_fu_6203_p3 = {{tmp_12_reg_15227}, {4'd0}};

assign tmp_87_fu_6393_p3 = {{tmp_15_reg_15249}, {4'd0}};

assign tmp_88_fu_6584_p3 = {{tmp_18_reg_15279}, {4'd0}};

assign tmp_89_fu_6624_p3 = {{tmp_19_fu_6605_p8}, {2'd0}};

assign tmp_91_fu_7080_p3 = {{tmp_24_reg_15436}, {2'd0}};

assign tmp_92_fu_7127_p3 = {{tmp_24_reg_15436}, {3'd0}};

assign tmp_93_fu_6879_p3 = {{tmp_29_reg_15325}, {4'd0}};

assign tmp_94_fu_7690_p3 = l2_iteration[32'd10];

assign tmp_95_fu_7714_p3 = l2_iteration[32'd1];

assign tmp_97_fu_9339_p3 = {{select_ln149_2_reg_16781}, {3'd0}};

assign tmp_98_fu_9381_p3 = {{select_ln149_2_reg_16781}, {2'd0}};

assign tmp_99_fu_9799_p3 = {{select_ln149_4_reg_16907}, {2'd0}};

assign tmp_last_V_fu_7776_p2 = ((l2_iteration > 32'd263160) ? 1'b1 : 1'b0);

assign trunc_ln119_fu_7454_p1 = l2_write_row_offset[2:0];

assign trunc_ln147_1_fu_7680_p1 = l2_iteration[0:0];

assign trunc_ln147_fu_7676_p1 = l2_iteration[2:0];

assign trunc_ln156_fu_7999_p1 = l2_read_row_offset[2:0];

assign trunc_ln33_1_fu_3615_p1 = l1_iteration[9:0];

assign trunc_ln33_fu_3611_p1 = l1_iteration[1:0];

assign trunc_ln40_1_fu_3782_p1 = l1_write_row_offset[2:0];

assign trunc_ln40_2_fu_4151_p1 = select_ln42_1_fu_4094_p3[1:0];

assign trunc_ln40_3_fu_4261_p1 = select_ln42_3_fu_4232_p3[1:0];

assign trunc_ln40_4_fu_4299_p1 = select_ln42_5_fu_4291_p3[1:0];

assign trunc_ln40_5_fu_4355_p1 = select_ln42_7_fu_4347_p3[1:0];

assign trunc_ln40_6_fu_4413_p1 = select_ln42_9_fu_4407_p3[1:0];

assign trunc_ln40_7_fu_4437_p1 = select_ln42_11_fu_4429_p3[1:0];

assign trunc_ln40_8_fu_4505_p1 = select_ln42_13_fu_4498_p3[1:0];

assign trunc_ln40_fu_3778_p1 = l1_channel_idx[1:0];

assign trunc_ln681_fu_3730_p1 = in_r_TDATA[7:0];

assign trunc_ln71_fu_3653_p1 = l1_iteration[0:0];

assign trunc_ln80_fu_4638_p1 = l1_read_row_offset[2:0];

assign xor_ln147_fu_7698_p2 = (tmp_94_fu_7690_p3 ^ 1'd1);

assign zext_ln119_fu_7444_p1 = l2_write_col_offset;

assign zext_ln152_fu_7722_p1 = tmp_95_fu_7714_p3;

assign zext_ln156_1_fu_7996_p1 = tmp_96_reg_16002;

assign zext_ln156_2_fu_8003_p1 = tmp_96_reg_16002;

assign zext_ln156_3_fu_8140_p1 = or_ln1_fu_8133_p3;

assign zext_ln156_4_fu_8144_p1 = or_ln1_fu_8133_p3;

assign zext_ln156_fu_7740_p1 = local_col_index_fu_7726_p2;

assign zext_ln167_100_fu_10530_p1 = select_ln167_64_fu_10525_p3;

assign zext_ln167_101_fu_10541_p1 = shl_ln167_23_fu_10534_p3;

assign zext_ln167_102_fu_10555_p1 = shl_ln167_22_fu_10486_p3;

assign zext_ln167_103_fu_10576_p1 = sf4_fu_10497_p3;

assign zext_ln167_104_fu_10600_p1 = select_ln167_75_fu_10593_p3;

assign zext_ln167_105_fu_10610_p1 = select_ln149_9_reg_17270;

assign zext_ln167_106_fu_10620_p1 = shl_ln167_24_fu_10613_p3;

assign zext_ln167_107_fu_10631_p1 = shl_ln167_25_fu_10624_p3;

assign zext_ln167_108_fu_10648_p1 = shl_ln167_26_fu_10641_p3;

assign zext_ln167_109_fu_10663_p1 = shl_ln167_26_fu_10641_p3;

assign zext_ln167_10_fu_8400_p1 = select_ln149_1_reg_17016;

assign zext_ln167_110_fu_10684_p1 = shl_ln167_27_fu_10677_p3;

assign zext_ln167_111_fu_10728_p1 = shl_ln167_27_fu_10677_p3;

assign zext_ln167_112_fu_8533_p1 = select_ln149_9_reg_17270;

assign zext_ln167_113_fu_8606_p1 = select_ln149_10_reg_17306;

assign zext_ln167_114_fu_10780_p1 = select_ln149_10_reg_17306;

assign zext_ln167_115_fu_10790_p1 = shl_ln167_28_fu_10783_p3;

assign zext_ln167_116_fu_10799_p1 = add_ln167_9_fu_10794_p2;

assign zext_ln167_117_fu_10810_p1 = shl_ln167_29_fu_10803_p3;

assign zext_ln167_118_fu_10821_p1 = shl_ln167_30_fu_10814_p3;

assign zext_ln167_119_fu_10868_p1 = shl_ln167_30_fu_10814_p3;

assign zext_ln167_11_fu_9151_p1 = $unsigned(mul_ln167_3_reg_17180);

assign zext_ln167_120_fu_10915_p1 = select_ln167_80_fu_10909_p3;

assign zext_ln167_122_fu_13000_p1 = shl_ln167_31_fu_12993_p3;

assign zext_ln167_123_fu_13011_p1 = select_ln167_82_fu_13004_p3;

assign zext_ln167_124_fu_8631_p1 = $unsigned(mul_ln167_26_reg_17344);

assign zext_ln167_125_fu_8634_p1 = select_ln149_11_reg_17317;

assign zext_ln167_126_fu_8616_p1 = select_ln149_11_reg_17317;

assign zext_ln167_127_fu_10929_p1 = shl_ln167_32_fu_10922_p3;

assign zext_ln167_128_fu_10952_p1 = shl_ln167_33_fu_10945_p3;

assign zext_ln167_129_fu_10956_p1 = shl_ln167_33_fu_10945_p3;

assign zext_ln167_12_fu_9154_p1 = select_ln149_1_reg_17016;

assign zext_ln167_130_fu_10994_p1 = tmp_104_fu_10987_p3;

assign zext_ln167_131_fu_11013_p1 = select_ln149_11_reg_17317;

assign zext_ln167_132_fu_11022_p1 = add_ln167_10_fu_11016_p2;

assign zext_ln167_133_fu_11037_p1 = $unsigned(mul_ln167_28_reg_17356);

assign zext_ln167_134_fu_11056_p1 = shl_ln167_34_fu_11049_p3;

assign zext_ln167_135_fu_8446_p1 = select_ln149_12_fu_8439_p3;

assign zext_ln167_136_fu_11079_p1 = select_ln149_13_fu_11073_p3;

assign zext_ln167_137_fu_11091_p1 = shl_ln167_35_fu_11083_p3;

assign zext_ln167_138_fu_11113_p1 = shl_ln167_36_fu_11105_p3;

assign zext_ln167_139_fu_8649_p1 = select_ln149_14_fu_8644_p3;

assign zext_ln167_13_fu_9164_p1 = shl_ln167_7_fu_9157_p3;

assign zext_ln167_140_fu_11200_p1 = select_ln149_14_reg_17388;

assign zext_ln167_141_fu_8861_p1 = shl_ln167_37_fu_8854_p3;

assign zext_ln167_142_fu_11213_p1 = shl_ln167_38_fu_11206_p3;

assign zext_ln167_143_fu_11233_p1 = select_ln149_14_reg_17388;

assign zext_ln167_144_fu_11243_p1 = shl_ln167_39_fu_11236_p3;

assign zext_ln167_145_fu_11253_p1 = add_ln167_24_fu_11247_p2;

assign zext_ln167_146_fu_11274_p1 = shl_ln167_40_fu_11267_p3;

assign zext_ln167_147_fu_11291_p1 = shl_ln167_40_fu_11267_p3;

assign zext_ln167_148_fu_11341_p1 = shl_ln167_40_fu_11267_p3;

assign zext_ln167_14_fu_9185_p1 = shl_ln167_8_fu_9178_p3;

assign zext_ln167_150_fu_13473_p1 = select_ln149_16_reg_17736;

assign zext_ln167_151_fu_13490_p1 = select_ln167_101_fu_13483_p3;

assign zext_ln167_152_fu_11393_p1 = select_ln149_17_reg_17563;

assign zext_ln167_153_fu_11403_p1 = shl_ln167_42_fu_11396_p3;

assign zext_ln167_154_fu_11414_p1 = shl_ln167_43_fu_11407_p3;

assign zext_ln167_155_fu_11441_p1 = select_ln149_18_reg_17570;

assign zext_ln167_156_fu_11451_p1 = shl_ln167_44_fu_11444_p3;

assign zext_ln167_157_fu_11482_p1 = select_ln149_18_reg_17570;

assign zext_ln167_158_fu_11492_p1 = shl_ln167_45_fu_11485_p3;

assign zext_ln167_159_fu_11503_p1 = shl_ln167_46_fu_11496_p3;

assign zext_ln167_15_fu_9225_p1 = select_ln167_9_fu_9218_p3;

assign zext_ln167_160_fu_11520_p1 = select_ln149_18_reg_17570;

assign zext_ln167_161_fu_11523_p1 = shl_ln167_44_fu_11444_p3;

assign zext_ln167_162_fu_11551_p1 = shl_ln167_47_fu_11544_p3;

assign zext_ln167_163_fu_11582_p1 = shl_ln167_47_fu_11544_p3;

assign zext_ln167_164_fu_11593_p1 = select_ln167_107_fu_11586_p3;

assign zext_ln167_165_fu_13075_p1 = shl_ln167_48_fu_13067_p3;

assign zext_ln167_166_fu_13663_p1 = reg_3603;

assign zext_ln167_167_fu_13667_p1 = reg_3603;

assign zext_ln167_168_fu_13679_p1 = shl_ln167_49_fu_13671_p3;

assign zext_ln167_169_fu_13689_p1 = add_ln167_25_fu_13683_p2;

assign zext_ln167_16_fu_9267_p1 = shl_ln167_s_fu_9260_p3;

assign zext_ln167_170_fu_13701_p1 = tmp_105_fu_13693_p3;

assign zext_ln167_171_fu_11615_p1 = select_ln149_20_fu_11608_p3;

assign zext_ln167_172_fu_11627_p1 = shl_ln167_50_fu_11619_p3;

assign zext_ln167_173_fu_11639_p1 = shl_ln167_51_fu_11631_p3;

assign zext_ln167_174_fu_11680_p1 = reg_3603;

assign zext_ln167_175_fu_11684_p1 = reg_3603;

assign zext_ln167_176_fu_11696_p1 = shl_ln167_52_fu_11688_p3;

assign zext_ln167_177_fu_11708_p1 = shl_ln167_53_fu_11700_p3;

assign zext_ln167_178_fu_11747_p1 = shl_ln167_54_fu_11739_p3;

assign zext_ln167_179_fu_11751_p1 = shl_ln167_52_fu_11688_p3;

assign zext_ln167_17_fu_9301_p1 = sf2_fu_9211_p3;

assign zext_ln167_180_fu_8711_p1 = reg_3603;

assign zext_ln167_181_fu_13096_p1 = select_ln149_22_reg_17742;

assign zext_ln167_182_fu_13099_p1 = select_ln149_22_reg_17742;

assign zext_ln167_183_fu_13109_p1 = shl_ln167_55_fu_13102_p3;

assign zext_ln167_184_fu_13130_p1 = shl_ln167_56_fu_13123_p3;

assign zext_ln167_185_fu_13141_p1 = shl_ln167_57_fu_13134_p3;

assign zext_ln167_186_fu_13505_p1 = select_ln167_117_fu_13499_p3;

assign zext_ln167_187_fu_13169_p1 = shl_ln167_57_fu_13134_p3;

assign zext_ln167_188_fu_13183_p1 = shl_ln167_58_fu_13162_p3;

assign zext_ln167_189_fu_13193_p1 = add_ln167_26_fu_13187_p2;

assign zext_ln167_18_fu_7760_p1 = add_ln167_fu_7754_p2;

assign zext_ln167_191_fu_11830_p1 = select_ln149_24_reg_17586;

assign zext_ln167_192_fu_11833_p1 = select_ln149_24_reg_17586;

assign zext_ln167_193_fu_11843_p1 = tmp_106_fu_11836_p3;

assign zext_ln167_194_fu_11860_p1 = shl_ln167_59_fu_11853_p3;

assign zext_ln167_195_fu_11871_p1 = shl_ln167_60_fu_11864_p3;

assign zext_ln167_196_fu_11881_p1 = add_ln167_27_fu_11875_p2;

assign zext_ln167_197_fu_11903_p1 = shl_ln167_61_fu_11896_p3;

assign zext_ln167_198_fu_11928_p1 = select_ln149_24_reg_17586;

assign zext_ln167_199_fu_11941_p1 = shl_ln167_61_fu_11896_p3;

assign zext_ln167_19_fu_9312_p1 = select_ln167_14_fu_9305_p3;

assign zext_ln167_1_fu_8204_p1 = select_ln149_reg_16446;

assign zext_ln167_200_fu_11972_p1 = shl_ln167_60_fu_11864_p3;

assign zext_ln167_201_fu_11997_p1 = select_ln149_25_reg_17597;

assign zext_ln167_202_fu_12014_p1 = tmp_107_fu_12007_p3;

assign zext_ln167_203_fu_12025_p1 = select_ln167_132_fu_12018_p3;

assign zext_ln167_204_fu_12035_p1 = select_ln149_25_reg_17597;

assign zext_ln167_205_fu_12038_p1 = st_fu_12000_p3;

assign zext_ln167_206_fu_12055_p1 = shl_ln167_62_fu_12048_p3;

assign zext_ln167_207_fu_12100_p1 = select_ln167_126_fu_12093_p3;

assign zext_ln167_208_fu_12114_p1 = tmp_107_fu_12007_p3;

assign zext_ln167_209_fu_12135_p1 = select_ln149_26_fu_12129_p3;

assign zext_ln167_20_fu_9322_p1 = select_ln149_2_reg_16781;

assign zext_ln167_210_fu_12147_p1 = shl_ln167_64_fu_12139_p3;

assign zext_ln167_211_fu_12159_p1 = shl_ln167_65_fu_12151_p3;

assign zext_ln167_212_fu_12185_p1 = select_ln149_27_fu_12180_p3;

assign zext_ln167_213_fu_12197_p1 = shl_ln167_66_fu_12189_p3;

assign zext_ln167_214_fu_12219_p1 = shl_ln167_67_fu_12211_p3;

assign zext_ln167_215_fu_12229_p1 = add_ln167_28_fu_12223_p2;

assign zext_ln167_216_fu_12252_p1 = shl_ln167_68_fu_12244_p3;

assign zext_ln167_217_fu_12270_p1 = shl_ln167_69_fu_12262_p3;

assign zext_ln167_218_fu_12274_p1 = shl_ln167_66_fu_12189_p3;

assign zext_ln167_219_fu_12284_p1 = add_ln167_29_fu_12278_p2;

assign zext_ln167_21_fu_9325_p1 = select_ln149_2_reg_16781;

assign zext_ln167_220_fu_8729_p1 = select_ln149_28_reg_17409;

assign zext_ln167_221_fu_13255_p1 = $unsigned(grp_fu_14226_p3);

assign zext_ln167_222_fu_13741_p1 = shl_ln167_70_reg_17787;

assign zext_ln167_223_fu_12505_p1 = shl_ln167_71_fu_12498_p3;

assign zext_ln167_224_fu_12509_p1 = shl_ln167_70_fu_12349_p3;

assign zext_ln167_225_fu_12779_p1 = shl_ln167_72_fu_12771_p3;

assign zext_ln167_226_fu_12791_p1 = shl_ln167_73_fu_12783_p3;

assign zext_ln167_228_fu_13894_p1 = shl_ln167_74_fu_13887_p3;

assign zext_ln167_22_fu_9335_p1 = shl_ln167_4_fu_9328_p3;

assign zext_ln167_23_fu_9346_p1 = tmp_97_fu_9339_p3;

assign zext_ln167_24_fu_9364_p1 = select_ln167_17_fu_9357_p3;

assign zext_ln167_25_fu_9378_p1 = select_ln149_2_reg_16781;

assign zext_ln167_26_fu_9388_p1 = tmp_98_fu_9381_p3;

assign zext_ln167_27_fu_9415_p1 = add_ln167_1_fu_9409_p2;

assign zext_ln167_28_fu_8325_p1 = select_ln149_2_reg_16781;

assign zext_ln167_29_fu_9439_p1 = sf3_fu_9350_p3;

assign zext_ln167_2_fu_9007_p1 = shl_ln1_fu_9000_p3;

assign zext_ln167_30_fu_9449_p1 = tmp_98_fu_9381_p3;

assign zext_ln167_31_fu_9469_p1 = shl_ln167_4_fu_9328_p3;

assign zext_ln167_32_fu_9522_p1 = select_ln149_3_reg_17499;

assign zext_ln167_33_fu_9525_p1 = select_ln149_3_reg_17499;

assign zext_ln167_34_fu_9528_p1 = select_ln149_3_reg_17499;

assign zext_ln167_35_fu_7906_p1 = add_ln167_4_fu_7901_p2;

assign zext_ln167_36_fu_9538_p1 = shl_ln167_2_fu_9531_p3;

assign zext_ln167_37_fu_9565_p1 = shl_ln167_5_fu_9558_p3;

assign zext_ln167_38_fu_9576_p1 = shl_ln167_6_fu_9569_p3;

assign zext_ln167_39_fu_9600_p1 = shl_ln167_9_fu_9593_p3;

assign zext_ln167_3_fu_9027_p1 = select_ln149_reg_16446;

assign zext_ln167_40_fu_9625_p1 = shl_ln167_6_fu_9569_p3;

assign zext_ln167_41_fu_9646_p1 = shl_ln167_2_fu_9531_p3;

assign zext_ln167_42_fu_9667_p1 = select_ln149_3_reg_17499;

assign zext_ln167_43_fu_9682_p1 = add_ln167_2_fu_9676_p2;

assign zext_ln167_44_fu_9697_p1 = shl_ln167_6_fu_9569_p3;

assign zext_ln167_45_fu_13845_p1 = select_ln167_29_reg_17928;

assign zext_ln167_46_fu_8341_p1 = select_ln149_4_reg_16907;

assign zext_ln167_47_fu_9725_p1 = shl_ln167_10_fu_9718_p3;

assign zext_ln167_48_fu_9746_p1 = shl_ln167_11_fu_9739_p3;

assign zext_ln167_49_fu_9750_p1 = shl_ln167_10_fu_9718_p3;

assign zext_ln167_4_fu_9037_p1 = shl_ln167_1_fu_9030_p3;

assign zext_ln167_50_fu_9771_p1 = select_ln149_4_reg_16907;

assign zext_ln167_51_fu_9780_p1 = add_ln167_5_fu_9774_p2;

assign zext_ln167_52_fu_9806_p1 = tmp_99_fu_9799_p3;

assign zext_ln167_53_fu_9824_p1 = select_ln167_34_fu_9817_p3;

assign zext_ln167_54_fu_9849_p1 = shl_ln167_11_fu_9739_p3;

assign zext_ln167_55_fu_13443_p1 = select_ln167_37_fu_13437_p3;

assign zext_ln167_56_fu_9870_p1 = select_ln149_5_reg_17421;

assign zext_ln167_58_fu_9887_p1 = select_ln149_5_reg_17421;

assign zext_ln167_59_fu_9897_p1 = tmp_101_fu_9890_p3;

assign zext_ln167_5_fu_9079_p1 = select_ln149_reg_16446;

assign zext_ln167_60_fu_9914_p1 = shl_ln167_13_fu_9907_p3;

assign zext_ln167_61_fu_8701_p1 = select_ln149_5_fu_8694_p3;

assign zext_ln167_62_fu_9946_p1 = shl_ln167_14_fu_9939_p3;

assign zext_ln167_63_fu_9955_p1 = shl_ln167_12_fu_9873_p3;

assign zext_ln167_64_fu_9976_p1 = shl_ln167_12_fu_9873_p3;

assign zext_ln167_65_fu_9996_p1 = shl_ln167_13_fu_9907_p3;

assign zext_ln167_66_fu_10006_p1 = shl_ln167_12_fu_9873_p3;

assign zext_ln167_67_fu_12973_p1 = select_ln149_6_reg_16947;

assign zext_ln167_68_fu_10085_p1 = select_ln149_6_reg_16947;

assign zext_ln167_69_fu_10095_p1 = shl_ln167_15_fu_10088_p3;

assign zext_ln167_6_fu_9093_p1 = shl_ln167_3_fu_9086_p3;

assign zext_ln167_70_fu_10106_p1 = shl_ln167_16_fu_10099_p3;

assign zext_ln167_71_fu_10123_p1 = tmp_102_fu_10116_p3;

assign zext_ln167_72_fu_8279_p1 = select_ln149_6_fu_8267_p3;

assign zext_ln167_73_fu_10151_p1 = select_ln149_6_reg_16947;

assign zext_ln167_74_fu_10154_p1 = shl_ln167_16_fu_10099_p3;

assign zext_ln167_75_fu_10204_p1 = shl_ln167_17_fu_10197_p3;

assign zext_ln167_76_fu_10214_p1 = add_ln167_6_fu_10208_p2;

assign zext_ln167_77_fu_10246_p1 = shl_ln167_17_fu_10197_p3;

assign zext_ln167_78_fu_10257_p1 = select_ln167_56_fu_10250_p3;

assign zext_ln167_79_fu_8468_p1 = select_ln149_7_reg_17232;

assign zext_ln167_7_fu_9097_p1 = shl_ln1_fu_9000_p3;

assign zext_ln167_81_fu_10266_p1 = select_ln149_7_reg_17232;

assign zext_ln167_82_fu_10276_p1 = shl_ln167_18_fu_10269_p3;

assign zext_ln167_83_fu_10287_p1 = shl_ln167_19_fu_10280_p3;

assign zext_ln167_84_fu_10308_p1 = tmp_103_fu_10301_p3;

assign zext_ln167_85_fu_10324_p1 = select_ln149_7_reg_17232;

assign zext_ln167_86_fu_10327_p1 = shl_ln167_19_fu_10280_p3;

assign zext_ln167_87_fu_13460_p1 = shl_ln167_19_reg_17681;

assign zext_ln167_88_fu_10355_p1 = shl_ln167_20_fu_10348_p3;

assign zext_ln167_89_fu_13469_p1 = select_ln167_57_fu_13463_p3;

assign zext_ln167_8_fu_9133_p1 = select_ln167_5_fu_9126_p3;

assign zext_ln167_90_fu_10365_p1 = shl_ln167_18_fu_10269_p3;

assign zext_ln167_91_fu_10379_p1 = $unsigned(mul_ln167_17_reg_17265);

assign zext_ln167_92_fu_10403_p1 = shl_ln167_19_fu_10280_p3;

assign zext_ln167_93_fu_8824_p1 = select_ln149_8_fu_8817_p3;

assign zext_ln167_94_fu_10420_p1 = select_ln149_8_reg_17511;

assign zext_ln167_95_fu_10430_p1 = shl_ln167_21_fu_10423_p3;

assign zext_ln167_96_fu_10439_p1 = add_ln167_8_fu_10434_p2;

assign zext_ln167_97_fu_10460_p1 = select_ln149_8_reg_17511;

assign zext_ln167_98_fu_10493_p1 = shl_ln167_22_fu_10486_p3;

assign zext_ln167_99_fu_10511_p1 = select_ln167_73_fu_10504_p3;

assign zext_ln167_9_fu_8517_p1 = select_ln149_1_reg_17016;

assign zext_ln167_fu_7744_p1 = local_col_index_fu_7726_p2;

assign zext_ln40_1_fu_4129_p1 = select_ln42_fu_4087_p3;

assign zext_ln40_2_fu_4239_p1 = select_ln42_2_fu_4225_p3;

assign zext_ln40_3_fu_4303_p1 = select_ln42_4_reg_14494;

assign zext_ln40_4_fu_4386_p1 = select_ln42_6_reg_14510;

assign zext_ln40_5_fu_4458_p1 = select_ln42_8_fu_4452_p3;

assign zext_ln40_6_fu_4556_p1 = select_ln42_10_reg_14558;

assign zext_ln40_7_fu_4601_p1 = select_ln42_12_reg_14584;

assign zext_ln40_fu_3752_p1 = l1_write_col_offset;

assign zext_ln71_fu_7504_p1 = trunc_ln71_reg_14269;

assign zext_ln80_1_fu_4635_p1 = tmp_90_reg_14274;

assign zext_ln80_2_fu_4753_p1 = or_ln_fu_4746_p3;

assign zext_ln80_3_fu_4757_p1 = or_ln_fu_4746_p3;

assign zext_ln80_fu_4632_p1 = tmp_90_reg_14274;

assign zext_ln92_100_fu_6479_p1 = shl_ln92_49_fu_6472_p3;

assign zext_ln92_101_fu_6483_p1 = shl_ln92_49_fu_6472_p3;

assign zext_ln92_104_fu_6537_p1 = tmp_18_reg_15279;

assign zext_ln92_105_fu_6547_p1 = shl_ln92_50_fu_6540_p3;

assign zext_ln92_106_fu_6564_p1 = shl_ln92_51_fu_6557_p3;

assign zext_ln92_107_fu_6591_p1 = tmp_88_fu_6584_p3;

assign zext_ln92_108_fu_6973_p1 = tmp_19_reg_15389;

assign zext_ln92_109_fu_6616_p1 = tmp_19_fu_6605_p8;

assign zext_ln92_10_fu_5031_p1 = shl_ln92_4_fu_5023_p3;

assign zext_ln92_110_fu_6620_p1 = tmp_19_fu_6605_p8;

assign zext_ln92_111_fu_6632_p1 = tmp_89_fu_6624_p3;

assign zext_ln92_112_fu_6983_p1 = shl_ln92_52_fu_6976_p3;

assign zext_ln92_113_fu_6663_p1 = tmp_20_fu_6652_p8;

assign zext_ln92_114_fu_6993_p1 = shl_ln92_53_reg_15395;

assign zext_ln92_115_fu_6683_p1 = shl_ln92_54_fu_6675_p3;

assign zext_ln92_116_fu_6693_p1 = shl_ln92_53_fu_6667_p3;

assign zext_ln92_117_fu_6711_p1 = shl_ln92_55_fu_6703_p3;

assign zext_ln92_119_fu_5826_p1 = shl_ln92_56_fu_5818_p3;

assign zext_ln92_11_fu_5053_p1 = shl_ln92_5_fu_5045_p3;

assign zext_ln92_120_fu_7402_p1 = shl_ln92_57_reg_15297;

assign zext_ln92_121_fu_5838_p1 = shl_ln92_57_fu_5830_p3;

assign zext_ln92_124_fu_7015_p1 = shl_ln92_58_fu_7008_p3;

assign zext_ln92_125_fu_6796_p1 = shl_ln92_59_fu_6788_p3;

assign zext_ln92_126_fu_7019_p1 = shl_ln92_59_reg_15416;

assign zext_ln92_127_fu_6806_p1 = tmp_23_reg_15312;

assign zext_ln92_128_fu_7039_p1 = shl_ln92_60_fu_7032_p3;

assign zext_ln92_129_fu_7059_p1 = shl_ln92_61_fu_7052_p3;

assign zext_ln92_12_fu_5065_p1 = shl_ln92_6_fu_5057_p3;

assign zext_ln92_130_fu_5879_p1 = shl_ln92_62_fu_5871_p3;

assign zext_ln92_131_fu_6825_p1 = shl_ln92_63_fu_6818_p3;

assign zext_ln92_132_fu_7071_p1 = tmp_24_reg_15436;

assign zext_ln92_133_fu_7074_p1 = tmp_24_reg_15436;

assign zext_ln92_134_fu_7077_p1 = tmp_24_reg_15436;

assign zext_ln92_135_fu_7087_p1 = tmp_91_fu_7080_p3;

assign zext_ln92_136_fu_7108_p1 = shl_ln92_64_fu_7101_p3;

assign zext_ln92_137_fu_7134_p1 = tmp_92_fu_7127_p3;

assign zext_ln92_138_fu_6869_p1 = tmp_25_fu_6858_p8;

assign zext_ln92_139_fu_7148_p1 = tmp_25_reg_15447;

assign zext_ln92_13_fu_5075_p1 = tmp_2_reg_14980;

assign zext_ln92_140_fu_7158_p1 = shl_ln92_65_fu_7151_p3;

assign zext_ln92_141_fu_7179_p1 = shl_ln92_66_fu_7172_p3;

assign zext_ln92_142_fu_7186_p1 = tmp_29_reg_15325;

assign zext_ln92_143_fu_7189_p1 = tmp_29_reg_15325;

assign zext_ln92_144_fu_7837_p1 = shl_ln92_67_reg_15499;

assign zext_ln92_145_fu_7199_p1 = shl_ln92_67_fu_7192_p3;

assign zext_ln92_146_fu_6886_p1 = tmp_93_fu_6879_p3;

assign zext_ln92_147_fu_6897_p1 = shl_ln92_68_fu_6890_p3;

assign zext_ln92_14_fu_5907_p1 = shl_ln92_7_fu_5900_p3;

assign zext_ln92_15_fu_5911_p1 = shl_ln92_7_fu_5900_p3;

assign zext_ln92_16_fu_4812_p1 = tmp_28_fu_4804_p3;

assign zext_ln92_17_fu_5922_p1 = shl_ln92_8_fu_5915_p3;

assign zext_ln92_18_fu_4824_p1 = shl_ln92_s_fu_4816_p3;

assign zext_ln92_19_fu_5098_p1 = tmp_3_fu_5087_p8;

assign zext_ln92_1_fu_4916_p1 = tmp_fu_4905_p8;

assign zext_ln92_20_fu_5110_p1 = shl_ln92_9_fu_5102_p3;

assign zext_ln92_21_fu_5122_p1 = shl_ln92_10_fu_5114_p3;

assign zext_ln92_22_fu_5126_p1 = shl_ln92_10_fu_5114_p3;

assign zext_ln92_23_fu_5154_p1 = shl_ln92_11_fu_5146_p3;

assign zext_ln92_24_fu_5158_p1 = shl_ln92_11_fu_5146_p3;

assign zext_ln92_25_fu_5176_p1 = shl_ln92_12_fu_5168_p3;

assign zext_ln92_26_fu_5200_p1 = tmp_4_reg_14992;

assign zext_ln92_27_fu_7068_p1 = tmp_24_reg_15436;

assign zext_ln92_28_fu_5210_p1 = shl_ln92_13_fu_5203_p3;

assign zext_ln92_29_fu_5241_p1 = shl_ln92_14_fu_5234_p3;

assign zext_ln92_2_fu_4928_p1 = shl_ln_fu_4920_p3;

assign zext_ln92_30_fu_5252_p1 = shl_ln92_15_fu_5245_p3;

assign zext_ln92_31_fu_5256_p1 = shl_ln92_15_fu_5245_p3;

assign zext_ln92_33_fu_5280_p1 = tmp_5_reg_15000;

assign zext_ln92_34_fu_5943_p1 = shl_ln92_16_fu_5936_p3;

assign zext_ln92_35_fu_5954_p1 = shl_ln92_17_fu_5947_p3;

assign zext_ln92_36_fu_5290_p1 = tmp_84_fu_5283_p3;

assign zext_ln92_37_fu_5981_p1 = shl_ln92_18_fu_5974_p3;

assign zext_ln92_38_fu_5321_p1 = tmp_6_fu_5310_p8;

assign zext_ln92_39_fu_5995_p1 = shl_ln92_19_fu_5988_p3;

assign zext_ln92_3_fu_4940_p1 = shl_ln92_1_fu_4932_p3;

assign zext_ln92_40_fu_6011_p1 = shl_ln92_20_fu_6004_p3;

assign zext_ln92_41_fu_5325_p1 = tmp_7_reg_15086;

assign zext_ln92_42_fu_5335_p1 = shl_ln92_21_fu_5328_p3;

assign zext_ln92_43_fu_5346_p1 = shl_ln92_22_fu_5339_p3;

assign zext_ln92_44_fu_5383_p1 = shl_ln92_23_fu_5376_p3;

assign zext_ln92_45_fu_5394_p1 = shl_ln92_24_fu_5387_p3;

assign zext_ln92_46_fu_5398_p1 = shl_ln92_24_fu_5387_p3;

assign zext_ln92_47_fu_6018_p1 = tmp_8_reg_15192;

assign zext_ln92_48_fu_5457_p1 = shl_ln92_25_fu_5449_p3;

assign zext_ln92_49_fu_6021_p1 = shl_ln92_25_reg_15198;

assign zext_ln92_4_fu_7541_p1 = add_ln87_1_fu_7535_p2;

assign zext_ln92_50_fu_6051_p1 = shl_ln92_26_fu_6044_p3;

assign zext_ln92_52_fu_6061_p1 = tmp_9_reg_15203;

assign zext_ln92_53_fu_6071_p1 = shl_ln92_27_fu_6064_p3;

assign zext_ln92_54_fu_7381_p1 = shl_ln92_28_reg_15344;

assign zext_ln92_55_fu_6082_p1 = shl_ln92_28_fu_6075_p3;

assign zext_ln92_57_fu_5478_p1 = tmp_10_reg_15137;

assign zext_ln92_58_fu_6096_p1 = tmp_10_reg_15137;

assign zext_ln92_59_fu_5488_p1 = shl_ln92_29_fu_5481_p3;

assign zext_ln92_5_fu_4944_p1 = shl_ln92_1_fu_4932_p3;

assign zext_ln92_60_fu_5499_p1 = shl_ln92_30_fu_5492_p3;

assign zext_ln92_61_fu_5519_p1 = add_ln92_9_fu_5513_p2;

assign zext_ln92_62_fu_5546_p1 = shl_ln92_31_fu_5539_p3;

assign zext_ln92_63_fu_6111_p1 = shl_ln92_32_fu_6104_p3;

assign zext_ln92_64_fu_6121_p1 = tmp_11_reg_15211;

assign zext_ln92_65_fu_5571_p1 = tmp_11_fu_5560_p8;

assign zext_ln92_66_fu_6131_p1 = shl_ln92_33_fu_6124_p3;

assign zext_ln92_67_fu_6155_p1 = shl_ln92_34_reg_15217;

assign zext_ln92_68_fu_5583_p1 = shl_ln92_34_fu_5575_p3;

assign zext_ln92_69_fu_6161_p1 = tmp_12_reg_15227;

assign zext_ln92_6_fu_4966_p1 = shl_ln92_2_fu_4958_p3;

assign zext_ln92_70_fu_6164_p1 = tmp_12_reg_15227;

assign zext_ln92_71_fu_6174_p1 = shl_ln92_35_fu_6167_p3;

assign zext_ln92_72_fu_6178_p1 = shl_ln92_35_fu_6167_p3;

assign zext_ln92_73_fu_6189_p1 = shl_ln92_36_fu_6182_p3;

assign zext_ln92_74_fu_6193_p1 = shl_ln92_36_fu_6182_p3;

assign zext_ln92_75_fu_6210_p1 = tmp_86_fu_6203_p3;

assign zext_ln92_77_fu_5629_p1 = tmp_13_fu_5614_p8;

assign zext_ln92_78_fu_5647_p1 = shl_ln92_37_fu_5639_p3;

assign zext_ln92_79_fu_5659_p1 = shl_ln92_38_fu_5651_p3;

assign zext_ln92_7_fu_5007_p1 = tmp_1_fu_4996_p8;

assign zext_ln92_80_fu_5681_p1 = shl_ln92_39_fu_5673_p3;

assign zext_ln92_81_fu_6241_p1 = shl_ln92_40_fu_6234_p3;

assign zext_ln92_82_fu_6252_p1 = shl_ln92_41_fu_6245_p3;

assign zext_ln92_83_fu_6256_p1 = shl_ln92_41_fu_6245_p3;

assign zext_ln92_84_fu_6277_p1 = shl_ln92_42_fu_6270_p3;

assign zext_ln92_85_fu_6281_p1 = shl_ln92_42_fu_6270_p3;

assign zext_ln92_86_fu_6298_p1 = shl_ln92_43_fu_6291_p3;

assign zext_ln92_87_fu_6322_p1 = tmp_15_reg_15249;

assign zext_ln92_88_fu_6332_p1 = shl_ln92_44_fu_6325_p3;

assign zext_ln92_89_fu_6352_p1 = add_ln92_14_fu_6346_p2;

assign zext_ln92_8_fu_4679_p1 = add_ln87_2_fu_4674_p2;

assign zext_ln92_90_fu_6362_p1 = add_ln92_15_fu_6356_p2;

assign zext_ln92_91_fu_6379_p1 = shl_ln92_45_fu_6372_p3;

assign zext_ln92_92_fu_6400_p1 = tmp_87_fu_6393_p3;

assign zext_ln92_93_fu_5713_p1 = tmp_16_reg_15147;

assign zext_ln92_94_fu_6420_p1 = tmp_16_reg_15147;

assign zext_ln92_95_fu_5723_p1 = shl_ln92_46_fu_5716_p3;

assign zext_ln92_96_fu_5734_p1 = shl_ln92_47_fu_5727_p3;

assign zext_ln92_97_fu_6430_p1 = shl_ln92_48_fu_6423_p3;

assign zext_ln92_98_fu_6466_p1 = tmp_17_reg_15272;

assign zext_ln92_99_fu_6469_p1 = tmp_17_reg_15272;

assign zext_ln92_9_fu_5019_p1 = shl_ln92_3_fu_5011_p3;

assign zext_ln92_fu_7513_p1 = add_ln87_fu_7507_p2;

always @ (posedge ap_clk) begin
    zext_ln92_16_reg_14987[3:0] <= 4'b0000;
    zext_ln92_16_reg_14987[12] <= 1'b0;
    sub_ln92_1_reg_15156[0] <= 1'b0;
    add_ln92_reg_15161[0] <= 1'b0;
    zext_ln92_38_reg_15177[12:8] <= 5'b00000;
    shl_ln92_25_reg_15198[2:0] <= 3'b000;
    shl_ln92_34_reg_15217[1:0] <= 2'b00;
    zext_ln92_119_reg_15292[0] <= 1'b0;
    zext_ln92_119_reg_15292[12:9] <= 4'b0000;
    shl_ln92_57_reg_15297[3:0] <= 4'b0000;
    add_ln92_32_reg_15302[0] <= 1'b0;
    sub_ln92_62_reg_15320[2:0] <= 3'b000;
    shl_ln92_28_reg_15344[1:0] <= 2'b00;
    sub_ln92_34_reg_15349[0] <= 1'b0;
    sext_ln92_44_reg_15354[0] <= 1'b0;
    zext_ln92_99_reg_15369[12:8] <= 5'b00000;
    shl_ln92_53_reg_15395[3:0] <= 4'b0000;
    shl_ln92_59_reg_15416[0] <= 1'b0;
    zext_ln92_127_reg_15421[12:8] <= 5'b00000;
    add_ln92_41_reg_15426[1:0] <= 2'b00;
    add_ln92_43_reg_15431[0] <= 1'b0;
    zext_ln92_138_reg_15454[14:8] <= 7'b0000000;
    zext_ln92_146_reg_15464[3:0] <= 4'b0000;
    zext_ln92_146_reg_15464[12] <= 1'b0;
    add_ln104_27_reg_15484[0] <= 1'b0;
    shl_ln92_67_reg_15499[1:0] <= 2'b00;
    zext_ln119_reg_15569[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln156_reg_16010[16] <= 1'b0;
    zext_ln167_reg_16015[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln167_18_reg_16067[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    zext_ln167_35_reg_16330[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    zext_ln167_1_reg_16682[12:8] <= 5'b00000;
    select_ln167_53_reg_16958[0] <= 1'b1;
    select_ln167_53_reg_16958[12:2] <= 11'b11111111100;
    zext_ln167_72_reg_16963[12:8] <= 5'b00000;
    zext_ln167_28_reg_17027[12:8] <= 5'b00000;
    zext_ln167_46_reg_17084[12:8] <= 5'b00000;
    zext_ln167_10_reg_17175[11:8] <= 4'b0000;
    zext_ln167_79_reg_17254[12:8] <= 5'b00000;
    zext_ln167_9_reg_17280[12:8] <= 5'b00000;
    zext_ln167_112_reg_17291[12:8] <= 5'b00000;
    zext_ln167_113_reg_17333[11:8] <= 4'b0000;
    zext_ln167_126_reg_17349[11:8] <= 4'b0000;
    zext_ln167_125_reg_17377[12:8] <= 5'b00000;
    zext_ln167_139_reg_17398[12:8] <= 5'b00000;
    zext_ln167_61_reg_17431[12:8] <= 5'b00000;
    zext_ln167_180_reg_17444[12:8] <= 5'b00000;
    zext_ln167_220_reg_17454[12:8] <= 5'b00000;
    zext_ln167_93_reg_17521[11:8] <= 4'b0000;
    select_ln167_97_reg_17537[0] <= 1'b1;
    select_ln167_97_reg_17537[3:2] <= 2'b01;
    zext_ln167_141_reg_17542[1:0] <= 2'b00;
    zext_ln167_141_reg_17542[10] <= 1'b0;
    sub_ln167_82_reg_17547[1:0] <= 2'b00;
    sub_ln167_10_reg_17634[0] <= 1'b0;
    select_ln167_33_reg_17644[11:3] <= 9'b000000001;
    zext_ln167_32_reg_17649[11:8] <= 4'b0000;
    zext_ln167_37_reg_17655[2:0] <= 3'b000;
    zext_ln167_37_reg_17655[11] <= 1'b0;
    select_ln167_48_reg_17671[0] <= 1'b0;
    shl_ln167_19_reg_17681[0] <= 1'b0;
    zext_ln167_97_reg_17696[12:8] <= 5'b00000;
    zext_ln167_204_reg_17757[12:8] <= 5'b00000;
    sub_ln167_121_reg_17762[2:0] <= 3'b000;
    shl_ln167_70_reg_17787[0] <= 1'b0;
    shl_ln167_58_reg_17943[0] <= 1'b0;
    select_ln167_140_reg_17973[2:0] <= 3'b011;
end

endmodule //kernel
