Starting process: 

Configuration data saved


SCUBA, Version Diamond (64-bit) 3.12.0.240.2
Wed Oct 12 10:58:31 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : /usr/local/diamond/3.12/ispfpga/bin/lin64/scuba -w -n pll2 -lang vhdl -synth synplify -bus_exp 7 -bb -arch sa5p00 -type pll -fin 25 -fclkop 125 -fclkop_tol 1.0 -fclkos 50 -fclkos_tol 1.0 -phases 0 -phase_cntl STATIC -enable_s -rst -lock -fb_mode 1 
    Circuit name     : pll2
    Module type      : pll
    Module Version   : 5.7
    Ports            : 
	Inputs       : CLKI, RST, ENCLKOS
	Outputs      : CLKOP, CLKOS, LOCK
    I/O buffer       : not inserted
    EDIF output      : pll2.edn
    VHDL output      : pll2.vhd
    VHDL template    : pll2_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : big endian
    Report output    : pll2.srp
    Estimated Resource Usage:

END   SCUBA Module Synthesis

File: pll2.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


