
AVRASM ver. 2.1.30  C:\Users\Danial-Rahimi\Documents\project NRF\NRF24L01(RECIVE)\version5 - Copy\Debug\List\PTX.asm Mon Jul 24 17:20:04 2023

C:\Users\Danial-Rahimi\Documents\project NRF\NRF24L01(RECIVE)\version5 - Copy\Debug\List\PTX.asm(1086): warning: Register r4 already defined by the .DEF directive
C:\Users\Danial-Rahimi\Documents\project NRF\NRF24L01(RECIVE)\version5 - Copy\Debug\List\PTX.asm(1087): warning: Register r5 already defined by the .DEF directive
C:\Users\Danial-Rahimi\Documents\project NRF\NRF24L01(RECIVE)\version5 - Copy\Debug\List\PTX.asm(1088): warning: Register r6 already defined by the .DEF directive
C:\Users\Danial-Rahimi\Documents\project NRF\NRF24L01(RECIVE)\version5 - Copy\Debug\List\PTX.asm(1089): warning: Register r7 already defined by the .DEF directive
C:\Users\Danial-Rahimi\Documents\project NRF\NRF24L01(RECIVE)\version5 - Copy\Debug\List\PTX.asm(1090): warning: Register r9 already defined by the .DEF directive
C:\Users\Danial-Rahimi\Documents\project NRF\NRF24L01(RECIVE)\version5 - Copy\Debug\List\PTX.asm(1091): warning: Register r8 already defined by the .DEF directive
C:\Users\Danial-Rahimi\Documents\project NRF\NRF24L01(RECIVE)\version5 - Copy\Debug\List\PTX.asm(1092): warning: Register r11 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.14 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega8A
                 ;Program type           : Application
                 ;Clock frequency        : 2.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega8A
                 	#pragma AVRPART MEMORY PROG_FLASH 8192
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	RCALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _counter_delay=R4
                 	.DEF _counter_delay_msb=R5
                 	.DEF _request_counter_delay=R6
                 	.DEF _request_counter_delay_msb=R7
                 	.DEF _dipSwitchStatus=R9
                 	.DEF _flag_tx=R8
                 	.DEF _counter=R11
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 c068      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 c08e      	RJMP _timer1_compa_isr
000007 cff8      	RJMP 0x00
000008 cff7      	RJMP 0x00
000009 cff6      	RJMP 0x00
00000a cff5      	RJMP 0x00
00000b cff4      	RJMP 0x00
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
                 
                 _tbl10_G100:
000013 2710
000014 03e8
000015 0064
000016 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
000017 0001      	.DB  0x1,0x0
                 _tbl16_G100:
000018 1000
000019 0100
00001a 0010
00001b 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
00001c 0000
00001d 0014      	.DB  0x0,0x0,0x14,0x0
00001e 0000
00001f 0000      	.DB  0x0,0x0,0x0,0x0
                 
                 _0x3:
000020 dd00
000021 bbcc
000022 03cb
000023 ccdd      	.DB  0x0,0xDD,0xCC,0xBB,0xCB,0x3,0xDD,0xCC
000024 cbbb
000025 dd06
000026 bbcc
000027 09cb      	.DB  0xBB,0xCB,0x6,0xDD,0xCC,0xBB,0xCB,0x9
000028 ccdd
000029 cbbb
00002a dd0c
00002b bbcc      	.DB  0xDD,0xCC,0xBB,0xCB,0xC,0xDD,0xCC,0xBB
00002c 0fcb
00002d ccdd
00002e cbbb
00002f dd12      	.DB  0xCB,0xF,0xDD,0xCC,0xBB,0xCB,0x12,0xDD
000030 bbcc
000031 15cb
000032 ccdd
000033 cbbb      	.DB  0xCC,0xBB,0xCB,0x15,0xDD,0xCC,0xBB,0xCB
000034 dd18
000035 bbcc
000036 1bcb
000037 ccdd      	.DB  0x18,0xDD,0xCC,0xBB,0xCB,0x1B,0xDD,0xCC
000038 cbbb      	.DB  0xBB,0xCB
                 _0x4:
000039 0000
00003a 0000
00003b 0000
00003c 0101      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x1,0x1
00003d 0101
00003e 0101
00003f 0202
000040 0202      	.DB  0x1,0x1,0x1,0x1,0x2,0x2,0x2,0x2
000041 0202
000042 0303
000043 0303
000044 0303      	.DB  0x2,0x2,0x3,0x3,0x3,0x3,0x3,0x3
000045 0404
000046 0404
000047 0404
000048 0505      	.DB  0x4,0x4,0x4,0x4,0x4,0x4,0x5,0x5
000049 0505
00004a 0505
00004b 0606
00004c 0606      	.DB  0x5,0x5,0x5,0x5,0x6,0x6,0x6,0x6
00004d 0606
00004e 0707
00004f 0707
000050 0707      	.DB  0x6,0x6,0x7,0x7,0x7,0x7,0x7,0x7
000051 0808
000052 0808
000053 0808
000054 0909      	.DB  0x8,0x8,0x8,0x8,0x8,0x8,0x9,0x9
000055 0909
000056 0909      	.DB  0x9,0x9,0x9,0x9
                 _0x2004B:
000057 e7e7
000058 e7e7
000059 c2e7
00005a c2c2      	.DB  0xE7,0xE7,0xE7,0xE7,0xE7,0xC2,0xC2,0xC2
00005b c2c2
00005c e7e7
00005d e7e7
C:\Users\Danial-Rahimi\Documents\project NRF\NRF24L01(RECIVE)\version5 - Copy\Debug\List\PTX.asm(1151): warning: .cseg .db misalignment - padding zero byte
00005e 00e7      	.DB  0xC2,0xC2,0xE7,0xE7,0xE7,0xE7,0xE7
                 
                 __GLOBAL_INI_TBL:
00005f 0008      	.DW  0x08
000060 0004      	.DW  0x04
000061 0038      	.DW  __REG_VARS*2
                 
000062 0032      	.DW  0x32
000063 0160      	.DW  _TxAddress
000064 0040      	.DW  _0x3*2
                 
000065 003c      	.DW  0x3C
000066 0192      	.DW  _TxData
000067 0072      	.DW  _0x4*2
                 
                 _0xFFFFFFFF:
000068 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
000069 94f8      	CLI
00006a 27ee      	CLR  R30
00006b bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00006c e0f1      	LDI  R31,1
00006d bffb      	OUT  GICR,R31
00006e bfeb      	OUT  GICR,R30
00006f bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
000070 e08d      	LDI  R24,(14-2)+1
000071 e0a2      	LDI  R26,2
000072 27bb      	CLR  R27
                 __CLEAR_REG:
000073 93ed      	ST   X+,R30
000074 958a      	DEC  R24
000075 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000076 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000077 e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000078 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000079 93ed      	ST   X+,R30
00007a 9701      	SBIW R24,1
00007b f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00007c ebee      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00007d e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00007e 9185      	LPM  R24,Z+
00007f 9195      	LPM  R25,Z+
000080 9700      	SBIW R24,0
000081 f061      	BREQ __GLOBAL_INI_END
000082 91a5      	LPM  R26,Z+
000083 91b5      	LPM  R27,Z+
000084 9005      	LPM  R0,Z+
000085 9015      	LPM  R1,Z+
000086 01bf      	MOVW R22,R30
000087 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000088 9005      	LPM  R0,Z+
000089 920d      	ST   X+,R0
00008a 9701      	SBIW R24,1
00008b f7e1      	BRNE __GLOBAL_INI_LOOP
00008c 01fb      	MOVW R30,R22
00008d cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00008e e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00008f bfed      	OUT  SPL,R30
000090 e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000091 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000092 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000093 e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000094 c022      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.14 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 7/22/2023
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega8A
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 2.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*******************************************************/
                 ;
                 ;#include <mega8.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;// Declare your global variables here
                 ;
                 ;// Standard Input/Output functions
                 ;#include <stdio.h>
                 ;
                 ;// SPI functions
                 ;#include <spi.h>
                 ;#include "NRF24L01plus.h"
                 ;#include "uart.h"
                 ;
                 ;// Timer1 output compare A interrupt service routine
                 ;uint16_t counter_delay = 0;
                 ;uint16_t request_counter_delay = 20;
                 ;uint8_t dipSwitchStatus = 0;
                 ;uint8_t  TxAddress[10][5] =
                 ;{
                 ;    {0x00,0xDD,0xCC,0xBB,0xCB},
                 ;    {0x03,0xDD,0xCC,0xBB,0xCB},
                 ;    {0x06,0xDD,0xCC,0xBB,0xCB},
                 ;    {0x09,0xDD,0xCC,0xBB,0xCB},
                 ;    {0x0C,0xDD,0xCC,0xBB,0xCB},
                 ;    {0x0F,0xDD,0xCC,0xBB,0xCB},
                 ;    {0x12,0xDD,0xCC,0xBB,0xCB},
                 ;    {0x15,0xDD,0xCC,0xBB,0xCB},
                 ;    {0x18,0xDD,0xCC,0xBB,0xCB},
                 ;    {0x1B,0xDD,0xCC,0xBB,0xCB}
                 ;};
                 
                 	.DSEG
                 ;uint8_t TxData[10][6] = {
                 ;    {0, 0, 0, 0, 0, 0},
                 ;    {1, 1, 1, 1, 1, 1},
                 ;    {2, 2, 2, 2, 2, 2},
                 ;    {3, 3, 3, 3, 3, 3},
                 ;    {4, 4, 4, 4, 4, 4},
                 ;    {5, 5, 5, 5, 5, 5},
                 ;    {6, 6, 6, 6, 6, 6},
                 ;    {7, 7, 7, 7, 7, 7},
                 ;    {8, 8, 8, 8, 8, 8},
                 ;    {9, 9, 9, 9, 9, 9}
                 ;};
                 ;uint8_t flag_tx = 0;
                 ;interrupt [TIM1_COMPA] void timer1_compa_isr(void)//10ms
                 ; 0000 0043 {
                 
                 	.CSEG
                 _timer1_compa_isr:
                 ; .FSTART _timer1_compa_isr
000095 93ea      	ST   -Y,R30
000096 93fa      	ST   -Y,R31
000097 b7ef      	IN   R30,SREG
000098 93ea      	ST   -Y,R30
                 ; 0000 0044 // Place your code here
                 ; 0000 0045 counter_delay++;
000099 01f2      	MOVW R30,R4
00009a 9631      	ADIW R30,1
00009b 012f      	MOVW R4,R30
                 ; 0000 0046 if(counter_delay >= request_counter_delay)
                +
00009c 1446     +CP R4 , R6
00009d 0457     +CPC R5 , R7
                 	__CPWRR 4,5,6,7
00009e f020      	BRLO _0x5
                 ; 0000 0047 {
                 ; 0000 0048   flag_tx = 1;
00009f e0e1      	LDI  R30,LOW(1)
0000a0 2e8e      	MOV  R8,R30
                 ; 0000 0049   counter_delay = 0;
0000a1 2444      	CLR  R4
0000a2 2455      	CLR  R5
                 ; 0000 004A }
                 ; 0000 004B }
                 _0x5:
0000a3 91e9      	LD   R30,Y+
0000a4 bfef      	OUT  SREG,R30
0000a5 91f9      	LD   R31,Y+
0000a6 91e9      	LD   R30,Y+
0000a7 9518      	RETI
                 ; .FEND
                 ;void DipSwitch(void)
                 ; 0000 004D {
                 _DipSwitch:
                 ; .FSTART _DipSwitch
                 ; 0000 004E  dipSwitchStatus = ~((PIND  & 0xF8) >> 3) & 0x1F;
0000a8 b3e0      	IN   R30,0x10
0000a9 7fe8      	ANDI R30,LOW(0xF8)
0000aa e0f0      	LDI  R31,0
0000ab d26e      	RCALL __ASRW3
0000ac 95e0      	COM  R30
0000ad 71ef      	ANDI R30,LOW(0x1F)
0000ae 2e9e      	MOV  R9,R30
                 ; 0000 004F  set_addr(TxAddress[dipSwitchStatus],3 * dipSwitchStatus);
0000af d1f5      	RCALL SUBOPT_0x0
0000b0 2de9      	MOV  R30,R9
0000b1 e0a3      	LDI  R26,LOW(3)
0000b2 02ea      	MULS R30,R26
0000b3 01f0      	MOVW R30,R0
0000b4 2fae      	MOV  R26,R30
0000b5 d0c5      	RCALL _set_addr
                 ; 0000 0050 
                 ; 0000 0051 }
0000b6 9508      	RET
                 ; .FEND
                 ;void main(void)
                 ; 0000 0053 {
                 _main:
                 ; .FSTART _main
                 ; 0000 0054 
                 ; 0000 0055 // Declare your local variables here
                 ; 0000 0056 
                 ; 0000 0057 // Input/Output Ports initialization
                 ; 0000 0058 // Port B initialization
                 ; 0000 0059 // Function: Bit7=In Bit6=In Bit5=Out Bit4=In Bit3=Out Bit2=Out Bit1=In Bit0=In
                 ; 0000 005A DDRB=(0<<DDB7) | (0<<DDB6) | (1<<DDB5) | (0<<DDB4) | (1<<DDB3) | (1<<DDB2) | (1<<DDB1) | (0<<DDB0);
0000b7 e2ee      	LDI  R30,LOW(46)
0000b8 bbe7      	OUT  0x17,R30
                 ; 0000 005B // State: Bit7=T Bit6=T Bit5=0 Bit4=T Bit3=0 Bit2=0 Bit1=T Bit0=T
                 ; 0000 005C PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
0000b9 e0e0      	LDI  R30,LOW(0)
0000ba bbe8      	OUT  0x18,R30
                 ; 0000 005D 
                 ; 0000 005E // Port C initialization
                 ; 0000 005F // Function: Bit6=In Bit5=Out Bit4=Out Bit3=In Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 0060 DDRC=(0<<DDC6) | (1<<DDC5) | (1<<DDC4) | (0<<DDC3) | (1<<DDC2) | (1<<DDC1) | (1<<DDC0);
0000bb e3e7      	LDI  R30,LOW(55)
0000bc bbe4      	OUT  0x14,R30
                 ; 0000 0061 // State: Bit6=T Bit5=0 Bit4=0 Bit3=T Bit2=0 Bit1=0 Bit0=0
                 ; 0000 0062 PORTC=(0<<PORTC6) | (1<<PORTC5) | (1<<PORTC4) | (0<<PORTC3) | (1<<PORTC2) | (1<<PORTC1) | (1<<PORTC0);
0000bd bbe5      	OUT  0x15,R30
                 ; 0000 0063 
                 ; 0000 0064 // Port D initialization
                 ; 0000 0065 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0066 DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
0000be e0e0      	LDI  R30,LOW(0)
0000bf bbe1      	OUT  0x11,R30
                 ; 0000 0067 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0068 PORTD=(1<<PORTD7) | (1<<PORTD6) | (1<<PORTD5) | (1<<PORTD4) | (1<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
0000c0 efe8      	LDI  R30,LOW(248)
0000c1 bbe2      	OUT  0x12,R30
                 ; 0000 0069 
                 ; 0000 006A // Timer/Counter 0 initialization
                 ; 0000 006B // Clock source: System Clock
                 ; 0000 006C // Clock value: Timer 0 Stopped
                 ; 0000 006D TCCR0=(0<<CS02) | (0<<CS01) | (0<<CS00);
0000c2 e0e0      	LDI  R30,LOW(0)
0000c3 bfe3      	OUT  0x33,R30
                 ; 0000 006E TCNT0=0x00;
0000c4 bfe2      	OUT  0x32,R30
                 ; 0000 006F 
                 ; 0000 0070 // Timer/Counter 1 initialization
                 ; 0000 0071 // Clock source: System Clock
                 ; 0000 0072 // Clock value: 250.000 kHz
                 ; 0000 0073 // Mode: Fast PWM top=ICR1
                 ; 0000 0074 // OC1A output: Disconnected
                 ; 0000 0075 // OC1B output: Disconnected
                 ; 0000 0076 // Noise Canceler: Off
                 ; 0000 0077 // Input Capture on Falling Edge
                 ; 0000 0078 // Timer Period: 10 ms
                 ; 0000 0079 // Timer1 Overflow Interrupt: Off
                 ; 0000 007A // Input Capture Interrupt: Off
                 ; 0000 007B // Compare A Match Interrupt: On
                 ; 0000 007C // Compare B Match Interrupt: Off
                 ; 0000 007D TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (1<<WGM11) | (0<<WGM10);
0000c5 e0e2      	LDI  R30,LOW(2)
0000c6 bdef      	OUT  0x2F,R30
                 ; 0000 007E TCCR1B=(0<<ICNC1) | (0<<ICES1) | (1<<WGM13) | (1<<WGM12) | (0<<CS12) | (1<<CS11) | (0<<CS10);
0000c7 e1ea      	LDI  R30,LOW(26)
0000c8 bdee      	OUT  0x2E,R30
                 ; 0000 007F TCNT1H=0x00;
0000c9 e0e0      	LDI  R30,LOW(0)
0000ca bded      	OUT  0x2D,R30
                 ; 0000 0080 TCNT1L=0x00;
0000cb bdec      	OUT  0x2C,R30
                 ; 0000 0081 ICR1H=0x09;
0000cc e0e9      	LDI  R30,LOW(9)
0000cd bde7      	OUT  0x27,R30
                 ; 0000 0082 ICR1L=0xC3;
0000ce ece3      	LDI  R30,LOW(195)
0000cf bde6      	OUT  0x26,R30
                 ; 0000 0083 OCR1AH=0x00;
0000d0 e0e0      	LDI  R30,LOW(0)
0000d1 bdeb      	OUT  0x2B,R30
                 ; 0000 0084 OCR1AL=0x00;
0000d2 bdea      	OUT  0x2A,R30
                 ; 0000 0085 OCR1BH=0x00;
0000d3 bde9      	OUT  0x29,R30
                 ; 0000 0086 OCR1BL=0x00;
0000d4 bde8      	OUT  0x28,R30
                 ; 0000 0087 
                 ; 0000 0088 
                 ; 0000 0089 // Timer/Counter 2 initialization
                 ; 0000 008A // Clock source: System Clock
                 ; 0000 008B // Clock value: Timer2 Stopped
                 ; 0000 008C // Mode: Normal top=0xFF
                 ; 0000 008D // OC2 output: Disconnected
                 ; 0000 008E ASSR=0<<AS2;
0000d5 bde2      	OUT  0x22,R30
                 ; 0000 008F TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
0000d6 bde5      	OUT  0x25,R30
                 ; 0000 0090 TCNT2=0x00;
0000d7 bde4      	OUT  0x24,R30
                 ; 0000 0091 OCR2=0x00;
0000d8 bde3      	OUT  0x23,R30
                 ; 0000 0092 
                 ; 0000 0093 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 0094 TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (1<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<TOIE0);
0000d9 e1e0      	LDI  R30,LOW(16)
0000da bfe9      	OUT  0x39,R30
                 ; 0000 0095 
                 ; 0000 0096 // External Interrupt(s) initialization
                 ; 0000 0097 // INT0: Off
                 ; 0000 0098 // INT1: Off
                 ; 0000 0099 MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
0000db e0e0      	LDI  R30,LOW(0)
0000dc bfe5      	OUT  0x35,R30
                 ; 0000 009A 
                 ; 0000 009B // USART initialization
                 ; 0000 009C // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 009D // USART Receiver: On
                 ; 0000 009E // USART Transmitter: On
                 ; 0000 009F // USART Mode: Asynchronous
                 ; 0000 00A0 // USART Baud Rate: 9600
                 ; 0000 00A1 UCSRA=(0<<RXC) | (0<<TXC) | (0<<UDRE) | (0<<FE) | (0<<DOR) | (0<<UPE) | (0<<U2X) | (0<<MPCM);
0000dd b9eb      	OUT  0xB,R30
                 ; 0000 00A2 UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (1<<RXEN) | (1<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
0000de e1e8      	LDI  R30,LOW(24)
0000df b9ea      	OUT  0xA,R30
                 ; 0000 00A3 UCSRC=(1<<URSEL) | (0<<UMSEL) | (0<<UPM1) | (0<<UPM0) | (0<<USBS) | (1<<UCSZ1) | (1<<UCSZ0) | (0<<UCPOL);
0000e0 e8e6      	LDI  R30,LOW(134)
0000e1 bde0      	OUT  0x20,R30
                 ; 0000 00A4 UBRRH=0x00;
0000e2 e0e0      	LDI  R30,LOW(0)
0000e3 bde0      	OUT  0x20,R30
                 ; 0000 00A5 UBRRL=0x0C;
0000e4 e0ec      	LDI  R30,LOW(12)
0000e5 b9e9      	OUT  0x9,R30
                 ; 0000 00A6 
                 ; 0000 00A7 // Analog Comparator initialization
                 ; 0000 00A8 // Analog Comparator: Off
                 ; 0000 00A9 // The Analog Comparator's positive input is
                 ; 0000 00AA // connected to the AIN0 pin
                 ; 0000 00AB // The Analog Comparator's negative input is
                 ; 0000 00AC // connected to the AIN1 pin
                 ; 0000 00AD ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
0000e6 e8e0      	LDI  R30,LOW(128)
0000e7 b9e8      	OUT  0x8,R30
                 ; 0000 00AE SFIOR=(0<<ACME);
0000e8 e0e0      	LDI  R30,LOW(0)
0000e9 bfe0      	OUT  0x30,R30
                 ; 0000 00AF 
                 ; 0000 00B0 // ADC initialization
                 ; 0000 00B1 // ADC disabled
                 ; 0000 00B2 ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADFR) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
0000ea b9e6      	OUT  0x6,R30
                 ; 0000 00B3 
                 ; 0000 00B4 // SPI initialization
                 ; 0000 00B5 // SPI Type: Master
                 ; 0000 00B6 // SPI Clock Rate: 500.000 kHz
                 ; 0000 00B7 // SPI Clock Phase: Cycle Start
                 ; 0000 00B8 // SPI Clock Polarity: Low
                 ; 0000 00B9 // SPI Data Order: MSB First
                 ; 0000 00BA SPCR=(0<<SPIE) | (1<<SPE) | (0<<DORD) | (1<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
0000eb e5e0      	LDI  R30,LOW(80)
0000ec b9ed      	OUT  0xD,R30
                 ; 0000 00BB SPSR=(0<<SPI2X);
0000ed e0e0      	LDI  R30,LOW(0)
0000ee b9ee      	OUT  0xE,R30
                 ; 0000 00BC 
                 ; 0000 00BD // TWI initialization
                 ; 0000 00BE // TWI disabled
                 ; 0000 00BF TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
0000ef bfe6      	OUT  0x36,R30
                 ; 0000 00C0 NRF24L01plus_Init();
0000f0 d060      	RCALL _NRF24L01plus_Init
                 ; 0000 00C1 NRF24_TXMode(TxAddress[dipSwitchStatus],0);
0000f1 d1b3      	RCALL SUBOPT_0x0
0000f2 e0a0      	LDI  R26,LOW(0)
0000f3 d073      	RCALL _NRF24_TXMode
                 ; 0000 00C2 #asm("sei")
0000f4 9478      	sei
                 ; 0000 00C3 
                 ; 0000 00C4 while (1)
                 _0x6:
                 ; 0000 00C5       {
                 ; 0000 00C6       DipSwitch();
0000f5 dfb2      	RCALL _DipSwitch
                 ; 0000 00C7       UART_TxChar(dipSwitchStatus);
0000f6 2da9      	MOV  R26,R9
0000f7 d186      	RCALL _UART_TxChar
                 ; 0000 00C8       UART_TxChar('\n');
0000f8 e0aa      	LDI  R26,LOW(10)
0000f9 d184      	RCALL _UART_TxChar
                 ; 0000 00C9       UART_TxChar('\r');
0000fa e0ad      	LDI  R26,LOW(13)
0000fb d182      	RCALL _UART_TxChar
                 ; 0000 00CA       // Place your code here
                 ; 0000 00CB       if(flag_tx)
0000fc 2088      	TST  R8
0000fd f0e1      	BREQ _0x9
                 ; 0000 00CC       {   counter_delay = 0;
0000fe 2444      	CLR  R4
0000ff 2455      	CLR  R5
                 ; 0000 00CD           flag_tx = 0;
000100 2488      	CLR  R8
                 ; 0000 00CE 
                 ; 0000 00CF           switch(NRF24_Transmit(TxData[dipSwitchStatus],5))
000101 2de9      	MOV  R30,R9
000102 e0a6      	LDI  R26,LOW(6)
000103 9fea      	MUL  R30,R26
000104 01f0      	MOVW R30,R0
000105 56ee      	SUBI R30,LOW(-_TxData)
000106 4ffe      	SBCI R31,HIGH(-_TxData)
000107 d1a6      	RCALL SUBOPT_0x1
000108 e0a5      	LDI  R26,LOW(5)
000109 d0cf      	RCALL _NRF24_Transmit
                 ; 0000 00D0            {
                 ; 0000 00D1               case 0:
00010a 30e0      	CPI  R30,0
00010b f421      	BRNE _0xD
                 ; 0000 00D2                  request_counter_delay = 20;
00010c e1e4      	LDI  R30,LOW(20)
00010d e0f0      	LDI  R31,HIGH(20)
00010e 013f      	MOVW R6,R30
                 ; 0000 00D3                  break;
00010f c00a      	RJMP _0xC
                 ; 0000 00D4               case 1:
                 _0xD:
000110 30e1      	CPI  R30,LOW(0x1)
000111 f441      	BRNE _0xC
                 ; 0000 00D5                   request_counter_delay = 300;
000112 e2ec      	LDI  R30,LOW(300)
000113 e0f1      	LDI  R31,HIGH(300)
000114 013f      	MOVW R6,R30
                 ; 0000 00D6                   PORTC.4 = 0;
000115 98ac      	CBI  0x15,4
                 ; 0000 00D7                   delay_ms(100);
000116 e6a4      	LDI  R26,LOW(100)
000117 e0b0      	LDI  R27,0
000118 d1f7      	RCALL _delay_ms
                 ; 0000 00D8                   PORTC.4 = 1;
000119 9aac      	SBI  0x15,4
                 ; 0000 00D9               break;
                 ; 0000 00DA 
                 ; 0000 00DB 
                 ; 0000 00DC            }
                 _0xC:
                 ; 0000 00DD       }
                 ; 0000 00DE       }
                 _0x9:
00011a cfda      	RJMP _0x6
                 ; 0000 00DF }
                 _0x13:
00011b cfff      	RJMP _0x13
                 ; .FEND
                 ;#include "NRF24L01plus.h"
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 ;#include "uart.h"
                 ;//------------------------------------------------------------
                 ;
                 ;uint8_t counter = 0;
                 ;
                 ;void NRF24_Write_Register(uint8_t reg, uint8_t Data)
                 ; 0001 0008 {
                 
                 	.CSEG
                 _NRF24_Write_Register:
                 ; .FSTART _NRF24_Write_Register
                 ; 0001 0009 if(reg <= 31)
00011c 93aa      	ST   -Y,R26
                 ;	reg -> Y+1
                 ;	Data -> Y+0
00011d 81a9      	LDD  R26,Y+1
00011e 32a0      	CPI  R26,LOW(0x20)
00011f f468      	BRSH _0x20003
                 ; 0001 000A {
                 ; 0001 000B    uint8_t buf[2];
                 ; 0001 000C    buf[0] = reg|(1<<5);
000120 9722      	SBIW R28,2
                 ;	reg -> Y+3
                 ;	Data -> Y+2
                 ;	buf -> Y+0
000121 81eb      	LDD  R30,Y+3
000122 62e0      	ORI  R30,0x20
000123 83e8      	ST   Y,R30
                 ; 0001 000D    buf[1] = Data;
000124 81ea      	LDD  R30,Y+2
000125 83e9      	STD  Y+1,R30
                 ; 0001 000E    CSN_Enable;
000126 98c2      	CBI  0x18,2
                 ; 0001 000F    SPI_Transmit(buf[0]);
000127 81a8      	LD   R26,Y
000128 d15b      	RCALL _SPI_Transmit
                 ; 0001 0010    SPI_Transmit(buf[1]);
000129 81a9      	LDD  R26,Y+1
00012a d159      	RCALL _SPI_Transmit
                 ; 0001 0011    CSN_Disable;
00012b 9ac2      	SBI  0x18,2
                 ; 0001 0012 }
00012c 9622      	ADIW R28,2
                 ; 0001 0013 }
                 _0x20003:
00012d 9622      	ADIW R28,2
00012e 9508      	RET
                 ; .FEND
                 ;
                 ;void NRF24_WriteMulti_Register(uint8_t reg, uint8_t * Data, uint8_t size)
                 ; 0001 0016 {   uint8_t i;
                 _NRF24_WriteMulti_Register:
                 ; .FSTART _NRF24_WriteMulti_Register
                 ; 0001 0017     uint8_t buf;
                 ; 0001 0018     buf = reg | (1 << 5);// write function
00012f d181      	RCALL SUBOPT_0x2
                 ;	reg -> Y+5
                 ;	*Data -> Y+3
                 ;	size -> Y+2
                 ;	i -> R17
                 ;	buf -> R16
000130 81ed      	LDD  R30,Y+5
000131 62e0      	ORI  R30,0x20
000132 2f0e      	MOV  R16,R30
                 ; 0001 0019     CSN_Enable;
000133 98c2      	CBI  0x18,2
                 ; 0001 001A     SPI_Transmit(buf);
000134 2fa0      	MOV  R26,R16
000135 d14e      	RCALL _SPI_Transmit
                 ; 0001 001B     SPI_TransmitBytes(Data, size);
000136 81eb      	LDD  R30,Y+3
000137 81fc      	LDD  R31,Y+3+1
000138 d175      	RCALL SUBOPT_0x1
000139 81ac      	LDD  R26,Y+4
00013a 27bb      	CLR  R27
00013b d14f      	RCALL _SPI_TransmitBytes
                 ; 0001 001C     CSN_Disable;
00013c 9ac2      	SBI  0x18,2
                 ; 0001 001D }
00013d d1ea      	RCALL __LOADLOCR2
00013e 9626      	ADIW R28,6
00013f 9508      	RET
                 ; .FEND
                 ;
                 ;uint8_t NRF24_Read_Register(uint8_t reg)
                 ; 0001 0020 {
                 _NRF24_Read_Register:
                 ; .FSTART _NRF24_Read_Register
                 ; 0001 0021 if(reg <= 31)
000140 93aa      	ST   -Y,R26
                 ;	reg -> Y+0
000141 81a8      	LD   R26,Y
000142 32a0      	CPI  R26,LOW(0x20)
000143 f458      	BRSH _0x2000C
                 ; 0001 0022 {
                 ; 0001 0023     uint8_t Data = 0;
                 ; 0001 0024     CSN_Enable;
000144 9721      	SBIW R28,1
000145 e0e0      	LDI  R30,LOW(0)
000146 83e8      	ST   Y,R30
                 ;	reg -> Y+1
                 ;	Data -> Y+0
000147 98c2      	CBI  0x18,2
                 ; 0001 0025     SPI_Transmit(reg);
000148 81a9      	LDD  R26,Y+1
000149 d13a      	RCALL _SPI_Transmit
                 ; 0001 0026     Data = SPI_Receive();
00014a d154      	RCALL _SPI_Receive
00014b 83e8      	ST   Y,R30
                 ; 0001 0027     CSN_Disable;
00014c 9ac2      	SBI  0x18,2
                 ; 0001 0028     return Data;
00014d 9621      	ADIW R28,1
00014e c13a      	RJMP _0x2080003
                 ; 0001 0029 }
                 ; 0001 002A return 0;
                 _0x2000C:
00014f e0e0      	LDI  R30,LOW(0)
000150 c138      	RJMP _0x2080003
                 ; 0001 002B }
                 ; .FEND
                 ;
                 ;void NRF24_ReadMulti_Register(uint8_t reg, uint8_t *data, uint8_t size)
                 ; 0001 002E {
                 ; 0001 002F     CSN_Enable;
                 ;	reg -> Y+3
                 ;	*data -> Y+1
                 ;	size -> Y+0
                 ; 0001 0030 
                 ; 0001 0031     SPI_Transmit(reg);
                 ; 0001 0032     SPI_ReceiveBytes(data, size);
                 ; 0001 0033 
                 ; 0001 0034     CSN_Disable;
                 ; 0001 0035 }
                 ;
                 ;
                 ;// send the command to the NRF
                 ;void NRF24_SendCMD(uint8_t cmd)
                 ; 0001 003A {
                 ; 0001 003B     CSN_Enable;
                 ;	cmd -> Y+0
                 ; 0001 003C     SPI_Transmit(cmd);
                 ; 0001 003D     CSN_Disable;
                 ; 0001 003E }
                 ;//----------------------------------------------------
                 ;
                 ;
                 ;void NRF24L01plus_Init()
                 ; 0001 0043 {
                 _NRF24L01plus_Init:
                 ; .FSTART _NRF24L01plus_Init
                 ; 0001 0044     uint8_t config;
                 ; 0001 0045     CE_Disable;
000151 931a      	ST   -Y,R17
                 ;	config -> R17
000152 98c1      	CBI  0x18,1
                 ; 0001 0046     NRF_RESET(0);
000153 e0a0      	LDI  R26,LOW(0)
000154 d0bf      	RCALL _NRF_RESET
                 ; 0001 0047     NRF24_Write_Register(CONFIG,0); // will be configured later
000155 d15e      	RCALL SUBOPT_0x3
000156 d160      	RCALL SUBOPT_0x4
                 ; 0001 0048     NRF24_Write_Register(SETUP_RETR, 0xFF); // Enable automatic retransmission with maximum delay and retries
000157 e0e4      	LDI  R30,LOW(4)
000158 93ea      	ST   -Y,R30
000159 efaf      	LDI  R26,LOW(255)
00015a d15e      	RCALL SUBOPT_0x5
                 ; 0001 0049   //  NRF24_Write_Register(RF_CH, 0); // will be setup during TX or RX
                 ; 0001 004A     NRF24_Write_Register(SETUP_AW, 0x03);//5byte for  TX/RX Address
                 ; 0001 004B     NRF24_Write_Register(RF_SETUP, 0x0E); // Power = 0db, data rate =  250kbps
00015b d162      	RCALL SUBOPT_0x6
                 ; 0001 004C     NRF24_Write_Register(FEATURE,0x06); //EN_ACK_PAY  ,  EN_DPL
00015c e1ed      	LDI  R30,LOW(29)
00015d 93ea      	ST   -Y,R30
00015e e0a6      	LDI  R26,LOW(6)
00015f dfbc      	RCALL _NRF24_Write_Register
                 ; 0001 004D     config = NRF24_Read_Register(CONFIG);
000160 d161      	RCALL SUBOPT_0x7
                 ; 0001 004E     config = config | (1<<3) | (1 << 2); // CRC ENABLE ,  CRC 2BYTE
000161 601c      	ORI  R17,LOW(12)
                 ; 0001 004F     NRF24_Write_Register(CONFIG, config);
000162 d151      	RCALL SUBOPT_0x3
000163 d162      	RCALL SUBOPT_0x8
                 ; 0001 0050 
                 ; 0001 0051     CE_Enable;
000164 9ac1      	SBI  0x18,1
                 ; 0001 0052 }
000165 9119      	LD   R17,Y+
000166 9508      	RET
                 ; .FEND
                 ;/*----------------------------------------------*/
                 ;/*-----------------TxMode-----------------------*/
                 ;void NRF24_TXMode( uint8_t const* Address, uint8_t channel)
                 ; 0001 0056  {
                 _NRF24_TXMode:
                 ; .FSTART _NRF24_TXMode
                 ; 0001 0057     uint8_t config = 0;
                 ; 0001 0058     uint8_t dynpd = 0;
                 ; 0001 0059     CE_Disable;
000167 d149      	RCALL SUBOPT_0x2
                 ;	*Address -> Y+3
                 ;	channel -> Y+2
                 ;	config -> R17
                 ;	dynpd -> R16
000168 e010      	LDI  R17,0
000169 e000      	LDI  R16,0
00016a 98c1      	CBI  0x18,1
                 ; 0001 005A 
                 ; 0001 005B     NRF24_Write_Register(RF_CH, channel); // select the channel
00016b d15c      	RCALL SUBOPT_0x9
                 ; 0001 005C 
                 ; 0001 005D     NRF24_WriteMulti_Register(TX_ADDR, Address, 5); // Write the TX address
                 ; 0001 005E 
                 ; 0001 005F     // power up the device
                 ; 0001 0060     config = NRF24_Read_Register(CONFIG);
                 ; 0001 0061     config = (config | (1<<1)) & 0b11111110;
00016c d167      	RCALL SUBOPT_0xA
                 ; 0001 0062     NRF24_Write_Register(CONFIG, config);
00016d d158      	RCALL SUBOPT_0x8
                 ; 0001 0063 
                 ; 0001 0064     // Enable Enhanced ShockBurst
                 ; 0001 0065     NRF24_Write_Register(EN_AA, 0x02); // Enable Auto ACK on pipe 0
00016e e0e1      	LDI  R30,LOW(1)
00016f d169      	RCALL SUBOPT_0xB
                 ; 0001 0066     NRF24_Write_Register(EN_RXADDR, 0x02); // Enable data pipe 0
000170 e0e2      	LDI  R30,LOW(2)
000171 d167      	RCALL SUBOPT_0xB
                 ; 0001 0067     NRF24_Write_Register(DYNPD, 0x02); //Enable DPL  PIPE 0
000172 e1ec      	LDI  R30,LOW(28)
000173 d165      	RCALL SUBOPT_0xB
                 ; 0001 0068     NRF24_WriteMulti_Register(RX_ADDR_P1, Address, 5); //Write the TX address
000174 e0eb      	LDI  R30,LOW(11)
000175 d166      	RCALL SUBOPT_0xC
                 ; 0001 0069     delay_ms(500);
000176 efa4      	LDI  R26,LOW(500)
000177 e0b1      	LDI  R27,HIGH(500)
000178 d197      	RCALL _delay_ms
                 ; 0001 006A 
                 ; 0001 006B 
                 ; 0001 006C 
                 ; 0001 006D  }
000179 d1ae      	RCALL __LOADLOCR2
00017a c122      	RJMP _0x2080002
                 ; .FEND
                 ;
                 ;void set_addr( uint8_t const* Address, uint8_t channel)
                 ; 0001 0070  {
                 _set_addr:
                 ; .FSTART _set_addr
                 ; 0001 0071     uint8_t config = 0;
                 ; 0001 0072     uint8_t dynpd = 0;
                 ; 0001 0073     CE_Disable;
00017b d135      	RCALL SUBOPT_0x2
                 ;	*Address -> Y+3
                 ;	channel -> Y+2
                 ;	config -> R17
                 ;	dynpd -> R16
00017c e010      	LDI  R17,0
00017d e000      	LDI  R16,0
00017e 98c1      	CBI  0x18,1
                 ; 0001 0074     config = NRF24_Read_Register(CONFIG);
00017f d142      	RCALL SUBOPT_0x7
                 ; 0001 0075     config = config | (1<<0);
000180 6011      	ORI  R17,LOW(1)
                 ; 0001 0076     NRF24_Write_Register(CONFIG, config);
000181 d132      	RCALL SUBOPT_0x3
000182 d143      	RCALL SUBOPT_0x8
                 ; 0001 0077 
                 ; 0001 0078     NRF24_Write_Register(RF_CH, channel); // select the channel
000183 d144      	RCALL SUBOPT_0x9
                 ; 0001 0079     NRF24_WriteMulti_Register(TX_ADDR, Address, 5); // Write the TX address
                 ; 0001 007A 
                 ; 0001 007B     // power up the device
                 ; 0001 007C     config = NRF24_Read_Register(CONFIG);
                 ; 0001 007D     config = (config | (1<<1)) & 0b11111110;
000184 d14f      	RCALL SUBOPT_0xA
                 ; 0001 007E     NRF24_Write_Register(CONFIG, config);
000185 d140      	RCALL SUBOPT_0x8
                 ; 0001 007F 
                 ; 0001 0080     // Enable Enhanced ShockBurst
                 ; 0001 0081     NRF24_Write_Register(EN_AA, 0x01); // Enable Auto ACK on pipe 0
000186 e0e1      	LDI  R30,LOW(1)
000187 d15a      	RCALL SUBOPT_0xD
                 ; 0001 0082     NRF24_Write_Register(EN_RXADDR, 0x01); // Enable data pipe 0
000188 e0e2      	LDI  R30,LOW(2)
000189 d158      	RCALL SUBOPT_0xD
                 ; 0001 0083     NRF24_Write_Register(DYNPD, 0x01); //Enable DPL  PIPE 0
00018a e1ec      	LDI  R30,LOW(28)
00018b d156      	RCALL SUBOPT_0xD
                 ; 0001 0084     NRF24_WriteMulti_Register(RX_ADDR_P0, Address, 5); //Write the TX address
00018c e0ea      	LDI  R30,LOW(10)
00018d d14e      	RCALL SUBOPT_0xC
                 ; 0001 0085 
                 ; 0001 0086     delay_ms(300);
00018e e2ac      	LDI  R26,LOW(300)
00018f e0b1      	LDI  R27,HIGH(300)
000190 d17f      	RCALL _delay_ms
                 ; 0001 0087  }
000191 d196      	RCALL __LOADLOCR2
000192 c10a      	RJMP _0x2080002
                 ; .FEND
                 ;
                 ;void nrf24_state(uint8_t state)
                 ; 0001 008A {
                 _nrf24_state:
                 ; .FSTART _nrf24_state
                 ; 0001 008B 	uint8_t config_register;
                 ; 0001 008C     uint8_t data;
                 ; 0001 008D 	config_register = NRF24_Read_Register(CONFIG);
000193 d11d      	RCALL SUBOPT_0x2
                 ;	state -> Y+2
                 ;	config_register -> R17
                 ;	data -> R16
000194 d12d      	RCALL SUBOPT_0x7
                 ; 0001 008E 
                 ; 0001 008F 	switch (state)
000195 81ea      	LDD  R30,Y+2
000196 e0f0      	LDI  R31,0
                 ; 0001 0090 	{
                 ; 0001 0091 		case POWERUP:
000197 30e1      	CPI  R30,LOW(0x1)
000198 e0a0      	LDI  R26,HIGH(0x1)
000199 07fa      	CPC  R31,R26
00019a f451      	BRNE _0x20024
                 ; 0001 0092 		// Check if already powered up
                 ; 0001 0093 		if (!(config_register & (1 << PWR_UP)))
00019b fd11      	SBRC R17,1
00019c c007      	RJMP _0x20025
                 ; 0001 0094 		{
                 ; 0001 0095 			data = config_register | (1 << PWR_UP);
00019d 2fe1      	MOV  R30,R17
00019e 60e2      	ORI  R30,2
00019f d145      	RCALL SUBOPT_0xE
                 ; 0001 0096 			NRF24_Write_Register(CONFIG,data);
0001a0 d146      	RCALL SUBOPT_0xF
                 ; 0001 0097 			// 1.5ms from POWERDOWN to start up
                 ; 0001 0098 			delay_ms(2);
0001a1 e0a2      	LDI  R26,LOW(2)
0001a2 e0b0      	LDI  R27,0
0001a3 d16c      	RCALL _delay_ms
                 ; 0001 0099 		}
                 ; 0001 009A 		break;
                 _0x20025:
0001a4 c02d      	RJMP _0x20023
                 ; 0001 009B 		case POWERDOWN:
                 _0x20024:
0001a5 30e2      	CPI  R30,LOW(0x2)
0001a6 e0a0      	LDI  R26,HIGH(0x2)
0001a7 07fa      	CPC  R31,R26
0001a8 f429      	BRNE _0x20026
                 ; 0001 009C 		data = config_register & ~(1 << PWR_UP);
0001a9 2fe1      	MOV  R30,R17
0001aa 7fed      	ANDI R30,0xFD
0001ab d139      	RCALL SUBOPT_0xE
                 ; 0001 009D 		NRF24_Write_Register(CONFIG,data);
0001ac d13a      	RCALL SUBOPT_0xF
                 ; 0001 009E 		break;
0001ad c024      	RJMP _0x20023
                 ; 0001 009F 		case RECEIVE:
                 _0x20026:
0001ae 30e3      	CPI  R30,LOW(0x3)
0001af e0a0      	LDI  R26,HIGH(0x3)
0001b0 07fa      	CPC  R31,R26
0001b1 f441      	BRNE _0x20027
                 ; 0001 00A0 		data = config_register | (1 << PRIM_RX);
0001b2 2fe1      	MOV  R30,R17
0001b3 60e1      	ORI  R30,1
0001b4 d130      	RCALL SUBOPT_0xE
                 ; 0001 00A1 		NRF24_Write_Register(CONFIG,data);
0001b5 d131      	RCALL SUBOPT_0xF
                 ; 0001 00A2 		// Clear STATUS register
                 ; 0001 00A3 		data = (1 << RX_DR) | (1 << TX_DS) | (1 << MAX_RT);
0001b6 e700      	LDI  R16,LOW(112)
                 ; 0001 00A4 		NRF24_Write_Register(STATUS,data);
0001b7 d131      	RCALL SUBOPT_0x10
0001b8 d12e      	RCALL SUBOPT_0xF
                 ; 0001 00A5 		break;
0001b9 c018      	RJMP _0x20023
                 ; 0001 00A6 		case TRANSMIT:
                 _0x20027:
0001ba 30e4      	CPI  R30,LOW(0x4)
0001bb e0a0      	LDI  R26,HIGH(0x4)
0001bc 07fa      	CPC  R31,R26
0001bd f429      	BRNE _0x20028
                 ; 0001 00A7 		data = config_register & ~(1 << PRIM_RX);
0001be 2fe1      	MOV  R30,R17
0001bf 7fee      	ANDI R30,0xFE
0001c0 d124      	RCALL SUBOPT_0xE
                 ; 0001 00A8 		NRF24_Write_Register(CONFIG,data);
0001c1 d125      	RCALL SUBOPT_0xF
                 ; 0001 00A9 		break;
0001c2 c00f      	RJMP _0x20023
                 ; 0001 00AA 		case STANDBY1:
                 _0x20028:
0001c3 30e5      	CPI  R30,LOW(0x5)
0001c4 e0a0      	LDI  R26,HIGH(0x5)
0001c5 07fa      	CPC  R31,R26
0001c6 f411      	BRNE _0x20029
                 ; 0001 00AB 		CE_Disable;
0001c7 98c1      	CBI  0x18,1
                 ; 0001 00AC 		break;
0001c8 c009      	RJMP _0x20023
                 ; 0001 00AD 		case STANDBY2:
                 _0x20029:
0001c9 30e6      	CPI  R30,LOW(0x6)
0001ca e0a0      	LDI  R26,HIGH(0x6)
0001cb 07fa      	CPC  R31,R26
0001cc f429      	BRNE _0x20023
                 ; 0001 00AE 		data = config_register & ~(1 << PRIM_RX);
0001cd 2fe1      	MOV  R30,R17
0001ce 7fee      	ANDI R30,0xFE
0001cf d115      	RCALL SUBOPT_0xE
                 ; 0001 00AF 		NRF24_Write_Register(CONFIG,data);
0001d0 d116      	RCALL SUBOPT_0xF
                 ; 0001 00B0 		CE_Enable;
0001d1 d11a      	RCALL SUBOPT_0x11
                 ; 0001 00B1 		delay_us(150);
                 ; 0001 00B2 		break;
                 ; 0001 00B3 	}
                 _0x20023:
                 ; 0001 00B4 }
0001d2 d155      	RCALL __LOADLOCR2
0001d3 9623      	ADIW R28,3
0001d4 9508      	RET
                 ; .FEND
                 ;
                 ;
                 ;void nrf24_start_listening(void)
                 ; 0001 00B8 {
                 _nrf24_start_listening:
                 ; .FSTART _nrf24_start_listening
                 ; 0001 00B9 	nrf24_state(RECEIVE);				// Receive mode
0001d5 e0a3      	LDI  R26,LOW(3)
0001d6 dfbc      	RCALL _nrf24_state
                 ; 0001 00BA 	//if (AUTO_ACK) nrf24_write_ack();	// Write acknowledgment
                 ; 0001 00BB     CE_Enable;
0001d7 d114      	RCALL SUBOPT_0x11
                 ; 0001 00BC     delay_us(150);						// Settling time
                 ; 0001 00BD }
0001d8 9508      	RET
                 ; .FEND
                 ;
                 ;
                 ;uint8_t NRF24_Transmit(uint8_t* data , uint8_t length)
                 ; 0001 00C1  {
                 _NRF24_Transmit:
                 ; .FSTART _NRF24_Transmit
                 ; 0001 00C2 
                 ; 0001 00C3     uint8_t cmdtosend = 0;
                 ; 0001 00C4     uint8_t fifostatus = 0;
                 ; 0001 00C5     uint8_t status = 0 ;
                 ; 0001 00C6     uint8_t data_reg = 0;
                 ; 0001 00C7     //Select the device
                 ; 0001 00C8     	// Transmit mode
                 ; 0001 00C9 	nrf24_state(TRANSMIT);
0001d9 93aa      	ST   -Y,R26
0001da d146      	RCALL __SAVELOCR4
                 ;	*data -> Y+5
                 ;	length -> Y+4
                 ;	cmdtosend -> R17
                 ;	fifostatus -> R16
                 ;	status -> R19
                 ;	data_reg -> R18
0001db e010      	LDI  R17,0
0001dc e000      	LDI  R16,0
0001dd e030      	LDI  R19,0
0001de e020      	LDI  R18,0
0001df e0a4      	LDI  R26,LOW(4)
0001e0 dfb2      	RCALL _nrf24_state
                 ; 0001 00CA 
                 ; 0001 00CB     // Flush TX/RX and clear TX interrupt
                 ; 0001 00CC 	NRF24_Write_Register(FLUSH_RX,0);
0001e1 eee2      	LDI  R30,LOW(226)
0001e2 d10e      	RCALL SUBOPT_0x12
                 ; 0001 00CD 	NRF24_Write_Register(FLUSH_TX,0);
0001e3 eee1      	LDI  R30,LOW(225)
0001e4 d10c      	RCALL SUBOPT_0x12
                 ; 0001 00CE 	data_reg = (1 << TX_DS);
0001e5 e220      	LDI  R18,LOW(32)
                 ; 0001 00CF 	NRF24_Write_Register(STATUS,data_reg);
0001e6 d102      	RCALL SUBOPT_0x10
0001e7 2fa2      	MOV  R26,R18
0001e8 df33      	RCALL _NRF24_Write_Register
                 ; 0001 00D0 
                 ; 0001 00D1   CE_Enable;
0001e9 9ac1      	SBI  0x18,1
                 ; 0001 00D2   delay_us(100);
                +
0001ea e483     +LDI R24 , LOW ( 67 )
                +__DELAY_USB_LOOP :
0001eb 958a     +DEC R24
0001ec f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 67
                 ; 0001 00D3   CE_Disable;
0001ed 98c1      	CBI  0x18,1
                 ; 0001 00D4 
                 ; 0001 00D5   CSN_Enable;
0001ee 98c2      	CBI  0x18,2
                 ; 0001 00D6     cmdtosend = W_TX_PAYLOAD;
0001ef ea10      	LDI  R17,LOW(160)
                 ; 0001 00D7     SPI_Transmit(cmdtosend);
0001f0 2fa1      	MOV  R26,R17
0001f1 d092      	RCALL _SPI_Transmit
                 ; 0001 00D8     SPI_Transmit_nrf24(data,length);
0001f2 81ed      	LDD  R30,Y+5
0001f3 81fe      	LDD  R31,Y+5+1
0001f4 d0b9      	RCALL SUBOPT_0x1
0001f5 81ae      	LDD  R26,Y+6
0001f6 27bb      	CLR  R27
0001f7 d09c      	RCALL _SPI_Transmit_nrf24
                 ; 0001 00D9     PORTC.5 = 0;
0001f8 98ad      	CBI  0x15,5
                 ; 0001 00DA   CSN_Disable;
0001f9 9ac2      	SBI  0x18,2
                 ; 0001 00DB 
                 ; 0001 00DC   delay_ms(3);//10000 US
0001fa e0a3      	LDI  R26,LOW(3)
0001fb e0b0      	LDI  R27,0
0001fc d113      	RCALL _delay_ms
                 ; 0001 00DD 
                 ; 0001 00DE 
                 ; 0001 00DF    //fifostatus = NRF24_Read_Register(FIFO_STATUS);
                 ; 0001 00E0     status = NRF24_Read_Register(STATUS);
0001fd e0a7      	LDI  R26,LOW(7)
0001fe df41      	RCALL _NRF24_Read_Register
0001ff 2f3e      	MOV  R19,R30
                 ; 0001 00E1     if (status&(1<<5))//(fifostatus&(1<<4)) && (!(fifostatus&(1<<3))))
000200 ff35      	SBRS R19,5
000201 c00b      	RJMP _0x2003B
                 ; 0001 00E2     {
                 ; 0001 00E3     PORTC.5 = 1;
000202 9aad      	SBI  0x15,5
                 ; 0001 00E4      counter  = 0;
000203 24bb      	CLR  R11
                 ; 0001 00E5     // cmdtosend = FLUSH_TX;
                 ; 0001 00E6     // NRF24_SendCMD(cmdtosend);
                 ; 0001 00E7     nrf24_start_listening();
000204 dfd0      	RCALL _nrf24_start_listening
                 ; 0001 00E8     NRF24_Write_Register(STATUS, status);
000205 d0e3      	RCALL SUBOPT_0x10
000206 2fa3      	MOV  R26,R19
000207 df14      	RCALL _NRF24_Write_Register
                 ; 0001 00E9     data_reg = NRF24_Read_Register(CONFIG);
000208 d0ea      	RCALL SUBOPT_0x13
                 ; 0001 00EA     data_reg = data_reg & 0b11111101;
                 ; 0001 00EB     NRF24_Write_Register(CONFIG,data_reg);
000209 2fa2      	MOV  R26,R18
00020a df11      	RCALL _NRF24_Write_Register
                 ; 0001 00EC 
                 ; 0001 00ED      return 1;
00020b e0e1      	LDI  R30,LOW(1)
00020c c004      	RJMP _0x2080004
                 ; 0001 00EE     }
                 ; 0001 00EF     //power down
                 ; 0001 00F0     data_reg = NRF24_Read_Register(CONFIG);
                 _0x2003B:
00020d d0e5      	RCALL SUBOPT_0x13
                 ; 0001 00F1     data_reg = data_reg & 0b11111101;
                 ; 0001 00F2     NRF24_Write_Register(CONFIG,data_reg);
00020e 2fa2      	MOV  R26,R18
00020f df0c      	RCALL _NRF24_Write_Register
                 ; 0001 00F3     //-----
                 ; 0001 00F4 
                 ; 0001 00F5     return 0;
000210 e0e0      	LDI  R30,LOW(0)
                 _0x2080004:
000211 d114      	RCALL __LOADLOCR4
000212 9627      	ADIW R28,7
000213 9508      	RET
                 ; 0001 00F6  }
                 ; .FEND
                 ;
                 ;
                 ;void NRF24_RxMode (uint8_t *Address, uint8_t channel)
                 ; 0001 00FA  {
                 ; 0001 00FB     uint8_t en_rxaddr;
                 ; 0001 00FC     uint8_t en_aa;
                 ; 0001 00FD     uint8_t config;
                 ; 0001 00FE     NRF_RESET(STATUS);
                 ;	*Address -> Y+5
                 ;	channel -> Y+4
                 ;	en_rxaddr -> R17
                 ;	en_aa -> R16
                 ;	config -> R19
                 ; 0001 00FF     //Disable the chip before configuring the device
                 ; 0001 0100     CE_Disable;
                 ; 0001 0101 
                 ; 0001 0102     NRF24_Write_Register(RF_CH, channel); // select the channel
                 ; 0001 0103 
                 ; 0001 0104     en_rxaddr = NRF24_Read_Register(EN_RXADDR);
                 ; 0001 0105     en_rxaddr = en_rxaddr | (1 << 1);
                 ; 0001 0106     NRF24_Write_Register(EN_RXADDR, en_rxaddr); // enable data pipe 1
                 ; 0001 0107     en_aa = NRF24_Read_Register(EN_AA);
                 ; 0001 0108     en_aa = en_aa | (1 << 1);
                 ; 0001 0109     NRF24_Write_Register(EN_AA, en_aa); // enable auto acknowledgment for data pipe 1
                 ; 0001 010A 
                 ; 0001 010B //    NRF24_WriteMulti_Register(RX_ADDR_P1, Address, 5); // Write the RX address for data pipe 1
                 ; 0001 010C     NRF24_Write_Register(DYNPD, 0x02); // DPL for PIPE 1
                 ; 0001 010D 
                 ; 0001 010E     // power up the device and enable Enhanced ShockBurst
                 ; 0001 010F     config = NRF24_Read_Register(CONFIG);
                 ; 0001 0110     config = config | (1 << 1) | (1 << 0);
                 ; 0001 0111     NRF24_Write_Register(CONFIG, config);
                 ; 0001 0112 
                 ; 0001 0113     // Enable the chip after configuring the device
                 ; 0001 0114     CE_Enable;
                 ; 0001 0115 
                 ; 0001 0116  }
                 ;void setRX_Address(uint8_t const* Address)
                 ; 0001 0118 {
                 ; 0001 0119     NRF24_WriteMulti_Register(RX_ADDR_P1, Address, 5); // Write the RX address for data pipe 1
                 ;	*Address -> Y+0
                 ; 0001 011A }
                 ;
                 ;void writeAckPayload(uint8_t number_pipe, uint8_t *Data, uint8_t DataSize)
                 ; 0001 011D     {
                 ; 0001 011E      uint8_t cmdtosend;
                 ; 0001 011F     cmdtosend = W_ACK_PAYLOAD;
                 ;	number_pipe -> Y+4
                 ;	*Data -> Y+2
                 ;	DataSize -> Y+1
                 ;	cmdtosend -> R17
                 ; 0001 0120     SPI_Transmit(cmdtosend |(number_pipe & 0x07));
                 ; 0001 0121     SPI_TransmitBytes(Data,DataSize);
                 ; 0001 0122 
                 ; 0001 0123     CSN_Enable;
                 ; 0001 0124     }
                 ;
                 ;uint8_t isDataAvailable(int pipenum)
                 ; 0001 0127 {
                 ; 0001 0128 
                 ; 0001 0129     uint8_t status;
                 ; 0001 012A     uint8_t cmdtosend;
                 ; 0001 012B     uint8_t length;
                 ; 0001 012C     status = NRF24_Read_Register(STATUS);
                 ;	pipenum -> Y+4
                 ;	status -> R17
                 ;	cmdtosend -> R16
                 ;	length -> R19
                 ; 0001 012D     if((status&(1<<6))&&(status&(pipenum<<1)))
                 ; 0001 012E     {
                 ; 0001 012F 
                 ; 0001 0130         NRF24_Write_Register(STATUS, (1<<6));
                 ; 0001 0131         NRF24_Write_Register(STATUS, (1<<5));
                 ; 0001 0132 
                 ; 0001 0133         return 1;
                 ; 0001 0134     }
                 ; 0001 0135     return 0;
                 ; 0001 0136 
                 ; 0001 0137 }
                 ;
                 ;void NRF24_Recive(uint8_t *data,uint8_t length)
                 ; 0001 013A {
                 ; 0001 013B  uint8_t cmdtosend = 0;
                 ; 0001 013C  uint8_t i;
                 ; 0001 013D 
                 ; 0001 013E  // select the device
                 ; 0001 013F 
                 ; 0001 0140  CSN_Enable;
                 ;	*data -> Y+3
                 ;	length -> Y+2
                 ;	cmdtosend -> R17
                 ;	i -> R16
                 ; 0001 0141 
                 ; 0001 0142  cmdtosend = R_RX_PAYLOAD;
                 ; 0001 0143  SPI_Transmit(cmdtosend);
                 ; 0001 0144  SPI_ReceiveBytes(data,length);
                 ; 0001 0145 
                 ; 0001 0146 /*
                 ; 0001 0147 
                 ; 0001 0148 cmdtosend = R_RX_PL_WID;
                 ; 0001 0149 SPI_Transmit(cmdtosend);
                 ; 0001 014A length = SPI_Receive();
                 ; 0001 014B 
                 ; 0001 014C */
                 ; 0001 014D // Unselect the device
                 ; 0001 014E 
                 ; 0001 014F  CSN_Disable;
                 ; 0001 0150  cmdtosend = FLUSH_RX;
                 ; 0001 0151  NRF24_SendCMD(cmdtosend);
                 ; 0001 0152 }
                 ;void nrf24_read(uint8_t *data)
                 ; 0001 0154 {
                 ; 0001 0155      NRF24_Recive(data,32);
                 ;	*data -> Y+0
                 ; 0001 0156 }
                 ;void NRF_RESET(uint8_t REG)
                 ; 0001 0158 {
                 _NRF_RESET:
                 ; .FSTART _NRF_RESET
                 ; 0001 0159 uint8_t rx_addr_p0_def[5]= {0xE7, 0xE7, 0xE7, 0xE7, 0xE7};
                 ; 0001 015A uint8_t rx_addr_p1_def[5]=  {0xC2, 0xC2, 0xC2, 0xC2, 0xC2};
                 ; 0001 015B uint8_t tx_addr_def[5] = {0xE7, 0xE7, 0xE7, 0xE7, 0xE7};
                 ; 0001 015C uint8_t status;
                 ; 0001 015D     if (REG == STATUS)
000214 93aa      	ST   -Y,R26
000215 972f      	SBIW R28,15
000216 e08f      	LDI  R24,15
000217 e0a0      	LDI  R26,LOW(0)
000218 e0b0      	LDI  R27,HIGH(0)
000219 eaee      	LDI  R30,LOW(_0x2004B*2)
00021a e0f0      	LDI  R31,HIGH(_0x2004B*2)
00021b d10f      	RCALL __INITLOCB
00021c 931a      	ST   -Y,R17
                 ;	REG -> Y+16
                 ;	rx_addr_p0_def -> Y+11
                 ;	rx_addr_p1_def -> Y+6
                 ;	tx_addr_def -> Y+1
                 ;	status -> R17
00021d 89a8      	LDD  R26,Y+16
00021e 30a7      	CPI  R26,LOW(0x7)
00021f f439      	BRNE _0x2004C
                 ; 0001 015E     {
                 ; 0001 015F      status = NRF24_Read_Register(STATUS);
000220 e0a7      	LDI  R26,LOW(7)
000221 df1e      	RCALL _NRF24_Read_Register
000222 2f1e      	MOV  R17,R30
                 ; 0001 0160      status = status | (1 << 4) | (1 << 5) | (1 << 6);
000223 6710      	ORI  R17,LOW(112)
                 ; 0001 0161      NRF24_Write_Register(STATUS, status);
000224 d0c4      	RCALL SUBOPT_0x10
000225 2fa1      	MOV  R26,R17
000226 c053      	RJMP _0x20050
                 ; 0001 0162     }
                 ; 0001 0163 
                 ; 0001 0164     else if (REG == FIFO_STATUS)
                 _0x2004C:
000227 89a8      	LDD  R26,Y+16
000228 31a7      	CPI  R26,LOW(0x17)
000229 f421      	BRNE _0x2004E
                 ; 0001 0165     {
                 ; 0001 0166         NRF24_Write_Register(FIFO_STATUS, 0x11);
00022a e1e7      	LDI  R30,LOW(23)
00022b 93ea      	ST   -Y,R30
00022c e1a1      	LDI  R26,LOW(17)
00022d c04c      	RJMP _0x20050
                 ; 0001 0167 
                 ; 0001 0168     }
                 ; 0001 0169     else {
                 _0x2004E:
                 ; 0001 016A         NRF24_Write_Register(CONFIG, 0x08);
00022e d085      	RCALL SUBOPT_0x3
00022f e0a8      	LDI  R26,LOW(8)
000230 deeb      	RCALL _NRF24_Write_Register
                 ; 0001 016B         NRF24_Write_Register(EN_AA, 0x3F);
000231 e0e1      	LDI  R30,LOW(1)
000232 93ea      	ST   -Y,R30
000233 e3af      	LDI  R26,LOW(63)
000234 dee7      	RCALL _NRF24_Write_Register
                 ; 0001 016C         NRF24_Write_Register(EN_RXADDR, 0x03);
000235 e0e2      	LDI  R30,LOW(2)
000236 93ea      	ST   -Y,R30
000237 e0a3      	LDI  R26,LOW(3)
000238 d080      	RCALL SUBOPT_0x5
                 ; 0001 016D         NRF24_Write_Register(SETUP_AW, 0x03);
                 ; 0001 016E         NRF24_Write_Register(SETUP_RETR, 0x03);
000239 e0e4      	LDI  R30,LOW(4)
00023a 93ea      	ST   -Y,R30
00023b e0a3      	LDI  R26,LOW(3)
00023c dedf      	RCALL _NRF24_Write_Register
                 ; 0001 016F         NRF24_Write_Register(RF_CH, 0x02);
00023d e0e5      	LDI  R30,LOW(5)
00023e d09a      	RCALL SUBOPT_0xB
                 ; 0001 0170         NRF24_Write_Register(RF_SETUP, 0x0E);
00023f d07e      	RCALL SUBOPT_0x6
                 ; 0001 0171         NRF24_Write_Register(STATUS, 0x00);
000240 d0a8      	RCALL SUBOPT_0x10
000241 d075      	RCALL SUBOPT_0x4
                 ; 0001 0172         NRF24_Write_Register(OBSERVE_TX, 0x00);
000242 e0e8      	LDI  R30,LOW(8)
000243 d0ad      	RCALL SUBOPT_0x12
                 ; 0001 0173         NRF24_Write_Register(CD, 0x00);
000244 e0e9      	LDI  R30,LOW(9)
000245 d0ab      	RCALL SUBOPT_0x12
                 ; 0001 0174         NRF24_WriteMulti_Register(RX_ADDR_P0, rx_addr_p0_def, 5);
000246 e0ea      	LDI  R30,LOW(10)
000247 93ea      	ST   -Y,R30
000248 01fe      	MOVW R30,R28
000249 963c      	ADIW R30,12
00024a d0ad      	RCALL SUBOPT_0x14
                 ; 0001 0175         NRF24_WriteMulti_Register(RX_ADDR_P1, rx_addr_p1_def, 5);
00024b e0eb      	LDI  R30,LOW(11)
00024c 93ea      	ST   -Y,R30
00024d 01fe      	MOVW R30,R28
00024e 9637      	ADIW R30,7
00024f d0a8      	RCALL SUBOPT_0x14
                 ; 0001 0176         NRF24_Write_Register(RX_ADDR_P2, 0xC3);
000250 e0ec      	LDI  R30,LOW(12)
000251 93ea      	ST   -Y,R30
000252 eca3      	LDI  R26,LOW(195)
000253 dec8      	RCALL _NRF24_Write_Register
                 ; 0001 0177         NRF24_Write_Register(RX_ADDR_P3, 0xC4);
000254 e0ed      	LDI  R30,LOW(13)
000255 93ea      	ST   -Y,R30
000256 eca4      	LDI  R26,LOW(196)
000257 dec4      	RCALL _NRF24_Write_Register
                 ; 0001 0178         NRF24_Write_Register(RX_ADDR_P4, 0xC5);
000258 e0ee      	LDI  R30,LOW(14)
000259 93ea      	ST   -Y,R30
00025a eca5      	LDI  R26,LOW(197)
00025b dec0      	RCALL _NRF24_Write_Register
                 ; 0001 0179         NRF24_Write_Register(RX_ADDR_P5, 0xC6);
00025c e0ef      	LDI  R30,LOW(15)
00025d 93ea      	ST   -Y,R30
00025e eca6      	LDI  R26,LOW(198)
00025f debc      	RCALL _NRF24_Write_Register
                 ; 0001 017A         NRF24_WriteMulti_Register(TX_ADDR, tx_addr_def, 5);
000260 e1e0      	LDI  R30,LOW(16)
000261 93ea      	ST   -Y,R30
000262 01fe      	MOVW R30,R28
000263 9632      	ADIW R30,2
000264 d093      	RCALL SUBOPT_0x14
                 ; 0001 017B         NRF24_Write_Register(RX_PW_P0, 0);
000265 e1e1      	LDI  R30,LOW(17)
000266 d08a      	RCALL SUBOPT_0x12
                 ; 0001 017C         NRF24_Write_Register(RX_PW_P1, 0);
000267 e1e2      	LDI  R30,LOW(18)
000268 d088      	RCALL SUBOPT_0x12
                 ; 0001 017D         NRF24_Write_Register(RX_PW_P2, 0);
000269 e1e3      	LDI  R30,LOW(19)
00026a d086      	RCALL SUBOPT_0x12
                 ; 0001 017E         NRF24_Write_Register(RX_PW_P3, 0);
00026b e1e4      	LDI  R30,LOW(20)
00026c d084      	RCALL SUBOPT_0x12
                 ; 0001 017F         NRF24_Write_Register(RX_PW_P4, 0);
00026d e1e5      	LDI  R30,LOW(21)
00026e d082      	RCALL SUBOPT_0x12
                 ; 0001 0180         NRF24_Write_Register(RX_PW_P5, 0);
00026f e1e6      	LDI  R30,LOW(22)
000270 d080      	RCALL SUBOPT_0x12
                 ; 0001 0181         NRF24_Write_Register(FIFO_STATUS, 0x11);
000271 e1e7      	LDI  R30,LOW(23)
000272 93ea      	ST   -Y,R30
000273 e1a1      	LDI  R26,LOW(17)
000274 dea7      	RCALL _NRF24_Write_Register
                 ; 0001 0182         NRF24_Write_Register(DYNPD, 0);
000275 e1ec      	LDI  R30,LOW(28)
000276 d07a      	RCALL SUBOPT_0x12
                 ; 0001 0183         NRF24_Write_Register(FEATURE, 0);
000277 e1ed      	LDI  R30,LOW(29)
000278 93ea      	ST   -Y,R30
000279 e0a0      	LDI  R26,LOW(0)
                 _0x20050:
00027a dea1      	RCALL _NRF24_Write_Register
                 ; 0001 0184     }
                 ; 0001 0185 }
00027b 8118      	LDD  R17,Y+0
00027c 9661      	ADIW R28,17
00027d 9508      	RET
                 ; .FEND
                 ;
                 ;void PowerDown()
                 ; 0001 0188 {
                 ; 0001 0189     // power up the device
                 ; 0001 018A     uint8_t config;
                 ; 0001 018B     config = NRF24_Read_Register(CONFIG);
                 ;	config -> R17
                 ; 0001 018C     config = config | (0<<1) ;
                 ; 0001 018D     NRF24_Write_Register(CONFIG, config);
                 ; 0001 018E }
                 ;
                 ;void PowerUP()
                 ; 0001 0191 {
                 ; 0001 0192     // power up the device
                 ; 0001 0193 
                 ; 0001 0194     uint8_t config;
                 ; 0001 0195     config = NRF24_Read_Register(CONFIG);
                 ;	config -> R17
                 ; 0001 0196     config = config | (1<<1) ;
                 ; 0001 0197     NRF24_Write_Register(CONFIG, config);
                 ; 0001 0198 }
                 ;#include "uart.h"
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 ;#include <delay.h>
                 ;unsigned char UART_RxChar()
                 ; 0002 0004 {
                 
                 	.CSEG
                 ; 0002 0005     while ((UCSRA & (1 << RXC)) == 0);/* Wait till data is received */
                 ; 0002 0006     return(UDR);            /* Return the byte*/
                 ; 0002 0007 }
                 ;
                 ;void UART_TxChar(uint8_t ch)
                 ; 0002 000A {
                 _UART_TxChar:
                 ; .FSTART _UART_TxChar
                 ; 0002 000B 	while (! (UCSRA & (1<<UDRE)));  /* Wait for empty transmit buffer */
00027e 93aa      	ST   -Y,R26
                 ;	ch -> Y+0
                 _0x40006:
00027f 9b5d      	SBIS 0xB,5
000280 cffe      	RJMP _0x40006
                 ; 0002 000C 	UDR = ch ;
000281 81e8      	LD   R30,Y
000282 b9ec      	OUT  0xC,R30
                 ; 0002 000D }
000283 c005      	RJMP _0x2080003
                 ; .FEND
                 ;
                 ;void UART_SendString(uint8_t *str, uint8_t length)
                 ; 0002 0010 {
                 ; 0002 0011 int i;
                 ; 0002 0012 for(i = 0; i< length;++i)
                 ;	*str -> Y+3
                 ;	length -> Y+2
                 ;	i -> R16,R17
                 ; 0002 0013 {
                 ; 0002 0014     UART_TxChar(str[i]);
                 ; 0002 0015 }
                 ; 0002 0016 }
                 ;
                 ;void UART_SendString2(char *str)
                 ; 0002 0019 {
                 ; 0002 001A 	unsigned char j=0;
                 ; 0002 001B 
                 ; 0002 001C 	while (str[j]!=0)		/* Send string till null */
                 ;	*str -> Y+1
                 ;	j -> R17
                 ; 0002 001D 	{
                 ; 0002 001E 		UART_TxChar(str[j]);
                 ; 0002 001F 		j++;
                 ; 0002 0020 	}
                 ; 0002 0021 }
                 ;
                 ;#include "spi.h"
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 ;#include "uart.h"
                 ;// Function to initialize SPI
                 ;void SPI_Init()
                 ; 0003 0006 {
                 
                 	.CSEG
                 ; 0003 0007     // Set MOSI, SCK, SS as output pins
                 ; 0003 0008     DDRB |= (1 << DDB3) | (1 << DDB5) | (1 << DDB2);
                 ; 0003 0009     // Enable SPI, Set as Master
                 ; 0003 000A     // Prescaler: Fosc/16, Enable Interrupts
                 ; 0003 000B     SPCR |= (1 << SPE) | (1 << MSTR) | (1 << SPR0);
                 ; 0003 000C }
                 ;
                 ;// Function to send data over SPI
                 ;void SPI_Transmit(uint8_t data)
                 ; 0003 0010 {
                 _SPI_Transmit:
                 ; .FSTART _SPI_Transmit
                 ; 0003 0011     // Start transmission
                 ; 0003 0012     SPDR = data;
000284 93aa      	ST   -Y,R26
                 ;	data -> Y+0
000285 81e8      	LD   R30,Y
000286 b9ef      	OUT  0xF,R30
                 ; 0003 0013     // Wait for transmission to complete
                 ; 0003 0014     while (!(SPSR & (1 << SPIF)));
                 _0x60003:
000287 9b77      	SBIS 0xE,7
000288 cffe      	RJMP _0x60003
                 ; 0003 0015 }
                 _0x2080003:
000289 9621      	ADIW R28,1
00028a 9508      	RET
                 ; .FEND
                 ;
                 ;// Function to send multiple bytes over SPI
                 ;void SPI_TransmitBytes(uint8_t* data, uint16_t length)
                 ; 0003 0019 {      uint8_t i = 0;
                 _SPI_TransmitBytes:
                 ; .FSTART _SPI_TransmitBytes
                 ; 0003 001A 
                 ; 0003 001B         for(i = 0; i < length;++i)
00028b d06f      	RCALL SUBOPT_0x15
                 ;	*data -> Y+3
                 ;	length -> Y+1
                 ;	i -> R17
                 _0x60007:
00028c d074      	RCALL SUBOPT_0x16
00028d f428      	BRSH _0x60008
                 ; 0003 001C         {
                 ; 0003 001D         SPDR = data[i];
00028e d079      	RCALL SUBOPT_0x17
                 ; 0003 001E         while (!(SPSR & (1 << SPIF)));
                 _0x60009:
00028f 9b77      	SBIS 0xE,7
000290 cffe      	RJMP _0x60009
                 ; 0003 001F         }
000291 5f1f      	SUBI R17,-LOW(1)
000292 cff9      	RJMP _0x60007
                 _0x60008:
                 ; 0003 0020 
                 ; 0003 0021        // UART_SendString(data,32);
                 ; 0003 0022 }
000293 c008      	RJMP _0x2080001
                 ; .FEND
                 ;void SPI_Transmit_nrf24(uint8_t* data, uint16_t length)
                 ; 0003 0024 {      uint8_t i = 0;
                 _SPI_Transmit_nrf24:
                 ; .FSTART _SPI_Transmit_nrf24
                 ; 0003 0025 
                 ; 0003 0026         for(i = 0; i < length;++i)
000294 d066      	RCALL SUBOPT_0x15
                 ;	*data -> Y+3
                 ;	length -> Y+1
                 ;	i -> R17
                 _0x6000D:
000295 d06b      	RCALL SUBOPT_0x16
000296 f428      	BRSH _0x6000E
                 ; 0003 0027         {
                 ; 0003 0028         SPDR = data[i];
000297 d070      	RCALL SUBOPT_0x17
                 ; 0003 0029         while (!(SPSR & (1 << SPIF)));
                 _0x6000F:
000298 9b77      	SBIS 0xE,7
000299 cffe      	RJMP _0x6000F
                 ; 0003 002A         }
00029a 5f1f      	SUBI R17,-LOW(1)
00029b cff9      	RJMP _0x6000D
                 _0x6000E:
                 ; 0003 002B 
                 ; 0003 002C        // UART_SendString(data,32);
                 ; 0003 002D }
                 _0x2080001:
00029c 8118      	LDD  R17,Y+0
                 _0x2080002:
00029d 9625      	ADIW R28,5
00029e 9508      	RET
                 ; .FEND
                 ;// Function to receive data over SPI (single byte)
                 ;uint8_t SPI_Receive()
                 ; 0003 0030 {
                 _SPI_Receive:
                 ; .FSTART _SPI_Receive
                 ; 0003 0031     // Send dummy data to initiate data exchange
                 ; 0003 0032     SPI_Transmit(0xFF);
00029f efaf      	LDI  R26,LOW(255)
0002a0 dfe3      	RCALL _SPI_Transmit
                 ; 0003 0033     // Wait for reception to complete
                 ; 0003 0034     while (!(SPSR & (1 << SPIF)));
                 _0x60012:
0002a1 9b77      	SBIS 0xE,7
0002a2 cffe      	RJMP _0x60012
                 ; 0003 0035     // Return received data
                 ; 0003 0036     return SPDR;
0002a3 b1ef      	IN   R30,0xF
0002a4 9508      	RET
                 ; 0003 0037 }
                 ; .FEND
                 ;
                 ;// Function to receive multiple bytes over SPI
                 ;void SPI_ReceiveBytes(uint8_t* buffer, uint16_t length)
                 ; 0003 003B {
                 ; 0003 003C     uint16_t i;
                 ; 0003 003D     for (i = 0; i < length; i++)
                 ;	*buffer -> Y+4
                 ;	length -> Y+2
                 ;	i -> R16,R17
                 ; 0003 003E     {
                 ; 0003 003F         buffer[i] = SPI_Receive();
                 ; 0003 0040     }
                 ; 0003 0041 }
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 _TxAddress:
000160           	.BYTE 0x32
                 _TxData:
000192           	.BYTE 0x3C
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x0:
0002a5 2de9      	MOV  R30,R9
0002a6 e0a5      	LDI  R26,LOW(5)
0002a7 9fea      	MUL  R30,R26
0002a8 01f0      	MOVW R30,R0
0002a9 5ae0      	SUBI R30,LOW(-_TxAddress)
0002aa 4ffe      	SBCI R31,HIGH(-_TxAddress)
0002ab 93fa      	ST   -Y,R31
0002ac 93ea      	ST   -Y,R30
0002ad 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 10 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0x1:
0002ae 93fa      	ST   -Y,R31
0002af 93ea      	ST   -Y,R30
0002b0 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x2:
0002b1 93aa      	ST   -Y,R26
0002b2 d070      	RCALL __SAVELOCR2
0002b3 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 13 TIMES, CODE SIZE REDUCTION:10 WORDS
                 SUBOPT_0x3:
0002b4 e0e0      	LDI  R30,LOW(0)
0002b5 93ea      	ST   -Y,R30
0002b6 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 13 TIMES, CODE SIZE REDUCTION:10 WORDS
                 SUBOPT_0x4:
0002b7 e0a0      	LDI  R26,LOW(0)
0002b8 ce63      	RJMP _NRF24_Write_Register
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x5:
0002b9 de62      	RCALL _NRF24_Write_Register
0002ba e0e3      	LDI  R30,LOW(3)
0002bb 93ea      	ST   -Y,R30
0002bc e0a3      	LDI  R26,LOW(3)
0002bd ce5e      	RJMP _NRF24_Write_Register
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x6:
0002be e0e6      	LDI  R30,LOW(6)
0002bf 93ea      	ST   -Y,R30
0002c0 e0ae      	LDI  R26,LOW(14)
0002c1 ce5a      	RJMP _NRF24_Write_Register
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:6 WORDS
                 SUBOPT_0x7:
0002c2 e0a0      	LDI  R26,LOW(0)
0002c3 de7c      	RCALL _NRF24_Read_Register
0002c4 2f1e      	MOV  R17,R30
0002c5 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x8:
0002c6 2fa1      	MOV  R26,R17
0002c7 ce54      	RJMP _NRF24_Write_Register
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:9 WORDS
                 SUBOPT_0x9:
0002c8 e0e5      	LDI  R30,LOW(5)
0002c9 93ea      	ST   -Y,R30
0002ca 81ab      	LDD  R26,Y+3
0002cb de50      	RCALL _NRF24_Write_Register
0002cc e1e0      	LDI  R30,LOW(16)
0002cd 93ea      	ST   -Y,R30
0002ce 81ec      	LDD  R30,Y+4
0002cf 81fd      	LDD  R31,Y+4+1
0002d0 dfdd      	RCALL SUBOPT_0x1
0002d1 e0a5      	LDI  R26,LOW(5)
0002d2 de5c      	RCALL _NRF24_WriteMulti_Register
0002d3 cfee      	RJMP SUBOPT_0x7
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0xA:
0002d4 2fe1      	MOV  R30,R17
0002d5 60e2      	ORI  R30,2
0002d6 7fee      	ANDI R30,0xFE
0002d7 2f1e      	MOV  R17,R30
0002d8 cfdb      	RJMP SUBOPT_0x3
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0xB:
0002d9 93ea      	ST   -Y,R30
0002da e0a2      	LDI  R26,LOW(2)
0002db ce40      	RJMP _NRF24_Write_Register
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0xC:
0002dc 93ea      	ST   -Y,R30
0002dd 81ec      	LDD  R30,Y+4
0002de 81fd      	LDD  R31,Y+4+1
0002df dfce      	RCALL SUBOPT_0x1
0002e0 e0a5      	LDI  R26,LOW(5)
0002e1 ce4d      	RJMP _NRF24_WriteMulti_Register
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0xD:
0002e2 93ea      	ST   -Y,R30
0002e3 e0a1      	LDI  R26,LOW(1)
0002e4 ce37      	RJMP _NRF24_Write_Register
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0xE:
0002e5 2f0e      	MOV  R16,R30
0002e6 cfcd      	RJMP SUBOPT_0x3
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 6 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0xF:
0002e7 2fa0      	MOV  R26,R16
0002e8 ce33      	RJMP _NRF24_Write_Register
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x10:
0002e9 e0e7      	LDI  R30,LOW(7)
0002ea 93ea      	ST   -Y,R30
0002eb 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x11:
0002ec 9ac1      	SBI  0x18,1
                +
0002ed e684     +LDI R24 , LOW ( 100 )
                +__DELAY_USB_LOOP :
0002ee 958a     +DEC R24
0002ef f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 100
0002f0 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 11 TIMES, CODE SIZE REDUCTION:8 WORDS
                 SUBOPT_0x12:
0002f1 93ea      	ST   -Y,R30
0002f2 cfc4      	RJMP SUBOPT_0x4
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x13:
0002f3 e0a0      	LDI  R26,LOW(0)
0002f4 de4b      	RCALL _NRF24_Read_Register
0002f5 2f2e      	MOV  R18,R30
0002f6 7f2d      	ANDI R18,LOW(253)
0002f7 cfbc      	RJMP SUBOPT_0x3
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x14:
0002f8 dfb5      	RCALL SUBOPT_0x1
0002f9 e0a5      	LDI  R26,LOW(5)
0002fa ce34      	RJMP _NRF24_WriteMulti_Register
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x15:
0002fb 93ba      	ST   -Y,R27
0002fc 93aa      	ST   -Y,R26
0002fd 931a      	ST   -Y,R17
0002fe e010      	LDI  R17,0
0002ff e010      	LDI  R17,LOW(0)
000300 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x16:
000301 81e9      	LDD  R30,Y+1
000302 81fa      	LDD  R31,Y+1+1
000303 2fa1      	MOV  R26,R17
000304 e0b0      	LDI  R27,0
000305 17ae      	CP   R26,R30
000306 07bf      	CPC  R27,R31
000307 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x17:
000308 81ab      	LDD  R26,Y+3
000309 81bc      	LDD  R27,Y+3+1
00030a 27ee      	CLR  R30
00030b 0fa1      	ADD  R26,R17
00030c 1fbe      	ADC  R27,R30
00030d 91ec      	LD   R30,X
00030e b9ef      	OUT  0xF,R30
00030f 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
000310 9610      	adiw r26,0
000311 f039      	breq __delay_ms1
                 __delay_ms0:
000312 95a8      	wdr
                +
000313 ef84     +LDI R24 , LOW ( 0x1F4 )
000314 e091     +LDI R25 , HIGH ( 0x1F4 )
                +__DELAY_USW_LOOP :
000315 9701     +SBIW R24 , 1
000316 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x1F4
000317 9711      	sbiw r26,1
000318 f7c9      	brne __delay_ms0
                 __delay_ms1:
000319 9508      	ret
                 
                 __ASRW3:
00031a 95f5      	ASR  R31
00031b 95e7      	ROR  R30
                 __ASRW2:
00031c 95f5      	ASR  R31
00031d 95e7      	ROR  R30
00031e 95f5      	ASR  R31
00031f 95e7      	ROR  R30
000320 9508      	RET
                 
                 __SAVELOCR4:
000321 933a      	ST   -Y,R19
                 __SAVELOCR3:
000322 932a      	ST   -Y,R18
                 __SAVELOCR2:
000323 931a      	ST   -Y,R17
000324 930a      	ST   -Y,R16
000325 9508      	RET
                 
                 __LOADLOCR4:
000326 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
000327 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
000328 8119      	LDD  R17,Y+1
000329 8108      	LD   R16,Y
00032a 9508      	RET
                 
                 __INITLOCB:
                 __INITLOCW:
00032b 0fac      	ADD  R26,R28
00032c 1fbd      	ADC  R27,R29
                 __INITLOC0:
00032d 9005      	LPM  R0,Z+
00032e 920d      	ST   X+,R0
00032f 958a      	DEC  R24
000330 f7e1      	BRNE __INITLOC0
000331 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega8A register use summary:
r0 :   9 r1 :   1 r2 :   0 r3 :   0 r4 :   5 r5 :   3 r6 :   3 r7 :   1 
r8 :   3 r9 :   5 r10:   0 r11:   1 r12:   0 r13:   0 r14:   0 r15:   0 
r16:  10 r17:  34 r18:   9 r19:   6 r20:   0 r21:   0 r22:   2 r23:   0 
r24:  15 r25:   3 r26: 100 r27:  16 r28:  17 r29:   2 r30: 238 r31:  29 
x  :   5 y  :  90 z  :   8 
Registers used: 25 out of 35 (71.4%)

ATmega8A instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   2 add   :   2 
adiw  :  14 and   :   0 andi  :   7 asr   :   3 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :   3 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   1 
brlt  :   0 brmi  :   0 brne  :  18 brpl  :   0 brsh  :   4 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 cbi   :  11 
cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :  11 
cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   1 cp    :   2 
cpc   :   8 cpi   :  12 cpse  :   0 dec   :   4 des   :   0 eor   :   0 
fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 in    :   3 
inc   :   0 ld    :  10 ldd   :  29 ldi   : 161 lds   :   0 lpm   :   8 
lsl   :   0 lsr   :   0 mov   :  30 movw  :  13 mul   :   2 muls  :   1 
mulsu :   0 neg   :   0 nop   :   0 or    :   0 ori   :   8 out   :  45 
pop   :   0 push  :   0 rcall : 138 ret   :  26 reti  :   1 rjmp  :  61 
rol   :   0 ror   :   3 sbc   :   0 sbci  :   2 sbi   :   9 sbic  :   0 
sbis  :   5 sbiw  :   8 sbr   :   0 sbrc  :   1 sbrs  :   1 sec   :   0 
seh   :   0 sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :  55 std   :   1 
sts   :   0 sub   :   0 subi  :   4 swap  :   0 tst   :   1 wdr   :   1 

Instructions used: 45 out of 114 (39.5%)

ATmega8A memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000664   1464    172   1636    8192  20.0%
[.dseg] 0x000060 0x0001ce      0    110    110    1024  10.7%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 8 warnings
