============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 08 2025  01:43:19 am
  Module:                 square_root_pipe
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-4 ps) Setup Check with Pin DATA_PATH_PIPELINE_STAGE2_sum_low_reg_reg[7].dffn_sig_q_reg/CK->D
          Group: clk
     Startpoint: (R) DATA_PATH_PIPELINE_STAGE1_square2_reg_reg_array[3].RegSquare2_inst_sig_q_reg/CK
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_PIPELINE_STAGE2_sum_low_reg_reg[7].dffn_sig_q_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1820            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1920          100     
                                              
             Setup:-     151                  
       Uncertainty:-      50                  
     Required Time:=    1719                  
      Launch Clock:-     100                  
         Data Path:-    1623                  
             Slack:=      -4                  

#---------------------------------------------------------------------------------------------------------------------------------------------------------
#                                  Timing Point                                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------------------
  DATA_PATH_PIPELINE_STAGE1_square2_reg_reg_array[3].RegSquare2_inst_sig_q_reg/CK -       -      R     (arrival)     80    -     0     0     100    (-,-) 
  DATA_PATH_PIPELINE_STAGE1_square2_reg_reg_array[3].RegSquare2_inst_sig_q_reg/Q  -       CK->Q  R     DFFRHQX4       2  5.4    56   274     374    (-,-) 
  g7262/Y                                                                         -       A->Y   F     INVX2          1  5.1    81    75     449    (-,-) 
  g7252__7410/Y                                                                   -       A->Y   R     NOR2X6         1  6.1    73    91     540    (-,-) 
  g7201__6417/Y                                                                   -       A->Y   F     NOR2X8         1  5.8    48    65     606    (-,-) 
  fopt7419/Y                                                                      -       A->Y   R     CLKINVX8       2  6.6    33    40     645    (-,-) 
  g7049__7098/S                                                                   -       B->S   R     ADDHX2         2  6.2    97   212     858    (-,-) 
  g7037__2346/Y                                                                   -       B->Y   F     NAND2BX4       2  4.9   114   114     971    (-,-) 
  g7004__6161/Y                                                                   -       A1N->Y F     AOI2BB1X4      2  6.1    78   204    1176    (-,-) 
  g6974__5107/Y                                                                   -       A1->Y  R     OAI21X4        2  6.4   110   106    1281    (-,-) 
  g6953__5122/Y                                                                   -       A1->Y  F     AOI21X4        2  5.1   127   139    1421    (-,-) 
  g6925__5107/Y                                                                   -       S0->Y  R     MXI3X1         1  3.2    86   303    1723    (-,-) 
  DATA_PATH_PIPELINE_STAGE2_sum_low_reg_reg[7].dffn_sig_q_reg/D                   <<<     -      R     DFFRHQX1       1    -     -     0    1723    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------------------

