m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/PLLTest/simulation/modelsim
valtera_pll_reconfig_core
Z0 !s110 1719924765
!i10b 1
!s100 ]JlV6cdFHe2zlVkdmQKC@1
Ik^g^g2]V1dm81_GRz:aa@2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/UNI/Y4S1/Dynamic_PLL/DynamicPLL/simulation/modelsim
Z3 w1719919511
Z4 8C:/UNI/Y4S1/Dynamic_PLL/DynamicPLL/PLL_Reconfig_sim/altera_pll_reconfig/altera_pll_reconfig_core.v
Z5 FC:/UNI/Y4S1/Dynamic_PLL/DynamicPLL/PLL_Reconfig_sim/altera_pll_reconfig/altera_pll_reconfig_core.v
Z6 L0 16
Z7 OV;L;10.5b;63
r1
!s85 0
31
Z8 !s108 1719924765.000000
Z9 !s107 C:/UNI/Y4S1/Dynamic_PLL/DynamicPLL/PLL_Reconfig_sim/altera_pll_reconfig/altera_pll_reconfig_core.v|
Z10 !s90 -reportprogress|300|C:/UNI/Y4S1/Dynamic_PLL/DynamicPLL/PLL_Reconfig_sim/altera_pll_reconfig/altera_pll_reconfig_core.v|-work|PLL_Reconfig|
!i113 1
Z11 o-work PLL_Reconfig
Z12 tCvgOpt 0
valtera_pll_reconfig_top
!s110 1719924764
!i10b 1
!s100 7IS0miYWMi8:A<XQ[8W;]2
IF0<4OchRjkA3`ldLcU5D00
R1
R2
R3
8C:/UNI/Y4S1/Dynamic_PLL/DynamicPLL/PLL_Reconfig_sim/altera_pll_reconfig/altera_pll_reconfig_top.v
FC:/UNI/Y4S1/Dynamic_PLL/DynamicPLL/PLL_Reconfig_sim/altera_pll_reconfig/altera_pll_reconfig_top.v
R6
R7
r1
!s85 0
31
!s108 1719924764.000000
!s107 C:/UNI/Y4S1/Dynamic_PLL/DynamicPLL/PLL_Reconfig_sim/altera_pll_reconfig/altera_pll_reconfig_top.v|
!s90 -reportprogress|300|C:/UNI/Y4S1/Dynamic_PLL/DynamicPLL/PLL_Reconfig_sim/altera_pll_reconfig/altera_pll_reconfig_top.v|-work|PLL_Reconfig|
!i113 1
R11
R12
valtera_std_synchronizer
R0
!i10b 1
!s100 MBo4XSMRh8:VPJzdo>9JQ1
IBm>D`?cHgJAh@N]_oac3N2
R1
R2
R3
8C:/UNI/Y4S1/Dynamic_PLL/DynamicPLL/PLL_Reconfig_sim/altera_pll_reconfig/altera_std_synchronizer.v
FC:/UNI/Y4S1/Dynamic_PLL/DynamicPLL/PLL_Reconfig_sim/altera_pll_reconfig/altera_std_synchronizer.v
L0 37
R7
r1
!s85 0
31
R8
!s107 C:/UNI/Y4S1/Dynamic_PLL/DynamicPLL/PLL_Reconfig_sim/altera_pll_reconfig/altera_std_synchronizer.v|
!s90 -reportprogress|300|C:/UNI/Y4S1/Dynamic_PLL/DynamicPLL/PLL_Reconfig_sim/altera_pll_reconfig/altera_std_synchronizer.v|-work|PLL_Reconfig|
!i113 1
R11
R12
vdprio_mux
R0
!i10b 1
!s100 Doo^z1=4L?4>4MaP?1z8d3
I?1=lL13BC2edOVXb?8KcO1
R1
R2
R3
R4
R5
L0 1739
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
vdyn_phase_shift
R0
!i10b 1
!s100 N2XAF_nMz6OjNCa:CoW^V2
IBPU21^SRk[NLKlJiM[0aP0
R1
R2
R3
R4
R5
L0 1884
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
vfpll_dprio_init
R0
!i10b 1
!s100 TcM2kcQ0I[>g7W3V3F?IN0
I0kmPkX4i0K?>;T^n[I<XE2
R1
R2
R3
R4
R5
L0 1789
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
vgeneric_lcell_comb
R0
!i10b 1
!s100 LcbJkog7=ENfj:PlP<@Y>2
ILl:oJG9@?:FS:UdAe3TjM0
R1
R2
R3
R4
R5
L0 2112
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
vself_reset
R0
!i10b 1
!s100 ^E9<^k8blR9`JH5<ZEL4n2
IF_]4m<?YYc4flA2N]K;0g1
R1
R2
R3
R4
R5
L0 1691
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
