#ifndef MEM_CACHE_CTL__H
#define MEM_CACHE_CTL__H

#define CPUID_SUPPORT_EDX_MTRR 0x1000
#define IA32_MTRRCAP_MSR 0xFE
#define IA32_MTRR_DEF_TYPE_MSR 0x2FF

#define IA32_MTRR_FIX64K_00000_MSR    0x250  //MTRRfix64K_00000
#define IA32_MTRR_FIX16K_80000_MSR    0x258  //MTRRfix16K_80000
#define IA32_MTRR_FIX16K_A0000_MSR    0x259  //MTRRfix16K_A0000
#define IA32_MTRR_FIX4K_C0000_MSR    0x268   //MTRRfix4K_C0000
#define IA32_MTRR_FIX4K_C8000_MSR    0x269  //MTRRfix4K_C8000
#define IA32_MTRR_FIX4K_D0000_MSR    0x26A  //MTRRfix4K_D0000
#define IA32_MTRR_FIX4K_D8000_MSR    0x26B  //MTRRfix4K_D8000
#define IA32_MTRR_FIX4K_E0000_MSR	  0x26C  //MTRRfix4K_E0000
#define IA32_MTRR_FIX4K_E8000_MSR    0x26D  //MTRRfix4K_E8000
#define IA32_MTRR_FIX4K_F0000_MSR    0x26E  //MTRRfix4K_F0000
#define IA32_MTRR_FIX4K_F8000_MSR    0x26F  //MTRRfix4K_F8000

#define IA32_PAT IA32_PAT_MSR      0x277            //(R/W)

#endif