(self.webpackChunkmy_website=self.webpackChunkmy_website||[]).push([[6138],{1262:function(e,t,l){"use strict";var n=l(7294),r=l(412);t.Z=function(e){var t=e.children,l=e.fallback;return r.Z.canUseDOM&&null!=t?n.createElement(n.Fragment,null,t()):l||null}},2652:function(e,t,l){"use strict";l.r(t);var n=l(7294),r=l(2611);l(9105),l(1262);t.default=function(){return n.createElement(r.Z,null,n.createElement("div",{class:"schedule"},n.createElement("div",{class:"center"},n.createElement("h2",null,"Tentative Schedule")),n.createElement("table",{class:"tg"},n.createElement("thead",null,n.createElement("tr",null,n.createElement("th",null,"Week"),n.createElement("th",null,"Topic"),n.createElement("th",null,"Lab Material"),n.createElement("th",null,"Handouts"))),n.createElement("tbody",null,n.createElement("tr",null,n.createElement("td",null,"Week - 0"),n.createElement("td",null,"Introduction to VHDL"),n.createElement("td",null,n.createElement("ul",null,n.createElement("li",null,n.createElement("a",{href:"/docs/resources/video/vid#intoduction-to-vhdl"},"Introduction to VHDL by Prof. Dinesh Sharma \ud83d\udcfd")),n.createElement("li",null,n.createElement("a",{href:"/docs/resources/video/vid#structural-description"},"Structural Description by Prof. Dinesh Sharma \ud83d\udcfd")),n.createElement("li",null,n.createElement("a",{href:"/docs/resources/video/vid#structural-description-of-full-adder"},"Structural description of Full Adder by Prof. Dinesh Sharma \ud83d\udcfd")),n.createElement("li",null,n.createElement("a",{href:"/docs/resources/video/vid#full-adder-testbench"},"Full Adder Testbench by Prof. Dinesh Sharma \ud83d\udcfd")),n.createElement("li",null,n.createElement("a",{href:"/docs/resources/document/docx#vhdl-tutorial-by-peter-j-ashenden"},"VHDL_by_Peter_J_Ashenden.pdf \ud83d\udcc3")),n.createElement("li",null,n.createElement("a",{href:"/docs/resources/video/vid#quartus-design-flow"},"Quartus Design Flow \ud83d\udcfd")))),n.createElement("td",null,"-"))))))}}}]);