#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sun May 27 00:44:49 2018
# Process ID: 11704
# Log file: C:/Users/Administrator/singleCycleCpu/vivado.log
# Journal file: C:/Users/Administrator/singleCycleCpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/singleCycleCpu/singleCycleCpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/vivado/Vivado/2015.2/data/ip'.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/singleCycleCpu/singleCycleCpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/singleCycleCpu/singleCycleCpu.srcs/sources_1/new/ExtendSa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend_Sa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/singleCycleCpu/singleCycleCpu.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/singleCycleCpu/singleCycleCpu.srcs/sources_1/new/Select5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Select5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/singleCycleCpu/singleCycleCpu.srcs/sources_1/new/Select32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Select32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/singleCycleCpu/singleCycleCpu.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/Administrator/singleCycleCpu/singleCycleCpu.srcs/sources_1/new/RegisterFile.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/singleCycleCpu/singleCycleCpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/singleCycleCpu/singleCycleCpu.srcs/sources_1/new/NextPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextPC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/singleCycleCpu/singleCycleCpu.srcs/sources_1/new/JumpPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpPC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/singleCycleCpu/singleCycleCpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/singleCycleCpu/singleCycleCpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/singleCycleCpu/singleCycleCpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/singleCycleCpu/singleCycleCpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/singleCycleCpu/singleCycleCpu.srcs/sources_1/new/SingleCycleCpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/singleCycleCpu/singleCycleCpu.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/singleCycleCpu/singleCycleCpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/singleCycleCpu/singleCycleCpu.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0e1c6b321af2493797b8b4b27116c03b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Select [C:/Users/Administrator/singleCycleCpu/singleCycleCpu.srcs/sources_1/new/SingleCycleCpu.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Select5
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Select32
Compiling module xil_defaultlib.Extend_Sa
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.JumpPC
Compiling module xil_defaultlib.NextPC
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.SingleCycleCPU
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot cpu_sim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/singleCycleCpu/singleCycleCpu.sim/sim_1/behav/xsim.dir/cpu_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administrator/singleCycleCpu/singleCycleCpu.sim/sim_1/behav/xsim.dir/cpu_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 27 00:45:52 2018. For additional details about this file, please refer to the WebTalk help file at D:/vivado/vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun May 27 00:45:52 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/singleCycleCpu/singleCycleCpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_behav -key {Behavioral:sim_1:Functional:cpu_sim} -tclbatch {cpu_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 779.742 ; gain = 0.000
run 16 us
run 16 us
run 16 us
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 834.074 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
run 50 us
