Command: ./simv +UVM_VERBOSITY=UVM_LOW -l vcs.log -gui=verdi +UVM_VERDI_TRACE=UVM_AWARE+RAL+HIER+COMPWAVE +UVM_LOG_RECORD
Command: /home/ord1nary/study/CPU_Project/sim/simv -ucli +UVM_VERBOSITY=UVM_LOW -a vcs.log +UVM_VERDI_TRACE=UVM_AWARE+RAL+HIER+COMPWAVE +UVM_LOG_RECORD +UVM_CONFIG_DB_TRACE +UVM_PHASE_TRACE +UVM_OBJECTION_TRACE +UVM_RESOURCE_DB_TRACE -ucli2Proc -lca
Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 14 15:05 2024

ucli% synUtils::getArch
linux64
ucli% loaddl -simv /media/ord1nary/Yes/SynopsysEDA/verdi2016/share/PLI/VCS/LINUXAMD64/libnovas.so LoadFSDBDumpCmd;LoadFSDBDumpCmd
LoadFSDBDumpCmd success
ucli% config ckptfsdbcheck off;config endofsim noexit;config onfail {enable all};catch {setUcliVerdiConnected};cbug::config pretty_print auto;fsdbDumpfile {/home/ord1nary/study/CPU_Project/sim/inter.fsdb}; fsdbDumpflush;
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* : Create FSDB file '/home/ord1nary/study/CPU_Project/sim/inter.fsdb'
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% sps_interactive
*Verdi3* : Enable RPC Server(53275)

ucli% ucliCore::getToolPID
53275
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% puts $ucliCore::nativeUcliMode
0

ucli% ucliCore::getToolTopPID
53275
ucli% pid
53282
ucli% synUtils::sendTool -active {_icl_createSharedMemory /tmp/vcs_dve_general.ord1nary.53275 }

ucli% if { [info vars watch::vcbp_str_len_limit_of_get_value] != ""} {set watch::vcbp_str_len_limit_of_get_value 1024}
1024
ucli% info command stateVerdiChangeCB

ucli% proc stateVerdiChangeCB args { if {$ucliGUI::state eq "terminated"} {puts "\nVERDI_SIM_Terminated\n";catch {setVerdiSimTerminated}}}

ucli% trace variable ucliGUI::state wu stateVerdiChangeCB

ucli% if {[catch {rename synopsys::restore verdiHack::restore} ]} {puts "0"}

ucli% proc synopsys::restore {args} { verdiHack::restore $args; puts "\nVERDI_SIM_RESTORE\n"}

ucli% if {[catch {rename quit verdiHack::quit} ]} {puts "0"}

ucli% proc quit {args} { if {[string length $args] == 0} { verdiHack::quit; } elseif {([string equal "-h" $args] == 1)||([string equal "-he" $args] == 1)||([string equal "-hel" $args] == 1)||([string equal "-help" $args] == 1)} { puts "\n quit           # Exit the simulation.\n \[-noprompt\]        (Exit the simulation and Verdi.)\n"} elseif {([string equal "-n" $args] == 1)||([string equal "-no" $args] == 1)||([string equal "-nop" $args] == 1)||([string equal "-nopr" $args] == 1)||([string equal "-nopro" $args] == 1)||([string equal "-noprom" $args] == 1)||([string equal "-nopromp" $args] == 1)||([string equal "-noprompt" $args] == 1)} { puts "\nVERDI_EXIT_N\n" } else { verdiHack::quit $args; } }

ucli% if {[catch {rename exit verdiHack::exit} ]} {puts "0"}

ucli% proc exit {args} { if {[string length $args] == 0} { verdiHack::exit; } elseif {([string equal "-h" $args] == 1)||([string equal "-he" $args] == 1)||([string equal "-hel" $args] == 1)||([string equal "-help" $args] == 1)} { puts "\n exit           # Exit the simulation.\n \[-noprompt\]        (Exit the simulation and Verdi.)\n"} elseif {([string equal "-n" $args] == 1)||([string equal "-no" $args] == 1)||([string equal "-nop" $args] == 1)||([string equal "-nopr" $args] == 1)||([string equal "-nopro" $args] == 1)||([string equal "-noprom" $args] == 1)||([string equal "-nopromp" $args] == 1)||([string equal "-noprompt" $args] == 1)} { puts "\nVERDI_EXIT_N\n" } else { verdiHack::exit $args; } }

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% senv
activeDomain: Verilog
activeFile: ./uvm/src/uvm.sv
activeFrame: -1
activeLine: 1
activeScope: _vcs_unit__1799355081
activeThread: 0
endCol: 0
file: ./uvm/src/uvm.sv
frame: -1
fsdbFilename: 
fsdbNewFlow: 1
hasTB: 1
inputFilename: 
keyFilename: ucli.key
line: 1
logFilename: vcs.log
macroIndex: -1
macroOffset: -1
pid: 53275
scope: _vcs_unit__1799355081
startCol: 0
state: stopped
thread: 0
time: 0
timePrecision: 1 ps
vcdFilename: 
vpdFilename:
ucli% synUtils::resolveSourceFilename ./uvm/src/uvm.sv
./uvm/src/uvm.sv
ucli% puts $::ucliCore::cbug_active
0

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% checkpoint -list -all
There are no checkpoints present.
ucli% stop
No stop points are set
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpvars 1 {tb.i_cpu_soc.i_cpu.i_registers.clk_i} ;fsdbDumpflush
*Verdi3* : Dumping the signal (tb.i_cpu_soc.i_cpu.i_registers.clk_i).
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% fsdbDumpvars 1 {tb.i_cpu_soc.i_cpu.i_registers.rstn_i} ;fsdbDumpflush
*Verdi3* : Dumping the signal (tb.i_cpu_soc.i_cpu.i_registers.rstn_i).
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% fsdbDumpvars 1 {tb.i_cpu_soc.i_cpu.i_registers.regfile} ;fsdbDumpflush
*Verdi3* : Dumping the signal (tb.i_cpu_soc.i_cpu.i_registers.regfile).
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% run
UVM_INFO ./uvm/src/base/uvm_root.svh(476) @ 0: reporter [UVM/RELNOTES] 
  ***********       IMPORTANT RELEASE NOTES         ************

  This implementation of the UVM Library deviates from the 1800.2-2020
  standard.  See the DEVIATIONS.md file contained in the release
  for more details.

----------------------------------------------------------------
Accellera:1800.2:UVM:2020.3.1

All copyright owners for this kit are listed in NOTICE.txt
All Rights Reserved Worldwide
----------------------------------------------------------------

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test my_env...
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/SET] Configuration scope='uvm_test_top.i_agt.drv' name='vif' (type virtual interface my_if) set accessor= = (interface my_if) '{clk:'h0, rstn:'h0, mem_wen_if:'h0, mem_waddr_if:'hxxx, insn_if:'hxxxxxxxx, reg_if:'{'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx} }
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/SET] Configuration scope='uvm_test_top.i_agt.i_mon' name='vif' (type virtual interface my_if) set accessor= = (interface my_if) '{clk:'h0, rstn:'h0, mem_wen_if:'h0, mem_waddr_if:'hxxx, insn_if:'hxxxxxxxx, reg_if:'{'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx} }
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/SET] Configuration scope='uvm_test_top.o_agt.o_mon' name='vif' (type virtual interface my_if) set accessor= = (interface my_if) '{clk:'h0, rstn:'h0, mem_wen_if:'hx, mem_waddr_if:'hxxx, insn_if:'hxxxxxxxx, reg_if:'{'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx} }
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object common raised 1 phase_hopper_objection objection(s) (phase scheduled): count=1  total=1
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm_top added 1 phase_hopper_objection objection(s) to its total (raised from source object common, phase scheduled): count=0  total=1
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(405) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'common' (id=149) Scheduled from run_test
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(436) @ 0: reporter [PH/TRC/STRT] Phase 'common' (id=149) Starting phase
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(730) @ 0: reporter [PH/TRC/DONE] Phase 'common' (id=149) Completed phase
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object common.build raised 1 phase_hopper_objection objection(s) (phase scheduled): count=1  total=1
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm_top added 1 phase_hopper_objection objection(s) to its total (raised from source object common.build, phase scheduled): count=0  total=2
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(405) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'common.build' (id=155) Scheduled from phase common
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object common dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object common all_dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm_top subtracted 1 phase_hopper_objection objection(s) from its total (dropped from source object common, phase done): count=0  total=1
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(436) @ 0: reporter [PH/TRC/STRT] Phase 'common.build' (id=155) Starting phase
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/GET] Configuration scope='uvm_test_top.i_agt_mdl_fifo.put_export' name='check_connection_relationships' (type logic signed[4095:0]) read accessor=uvm_test_top.i_agt_mdl_fifo.put_export = null (failed lookup)
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/GET] Configuration scope='uvm_test_top.i_agt_mdl_fifo.get_peek_export' name='check_connection_relationships' (type logic signed[4095:0]) read accessor=uvm_test_top.i_agt_mdl_fifo.get_peek_export = null (failed lookup)
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/GET] Configuration scope='uvm_test_top.i_agt_mdl_fifo.put_ap' name='check_connection_relationships' (type logic signed[4095:0]) read accessor=uvm_test_top.i_agt_mdl_fifo.put_ap = null (failed lookup)
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/GET] Configuration scope='uvm_test_top.i_agt_mdl_fifo.get_ap' name='check_connection_relationships' (type logic signed[4095:0]) read accessor=uvm_test_top.i_agt_mdl_fifo.get_ap = null (failed lookup)
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/GET] Configuration scope='uvm_test_top.i_agt_mdl_fifo.analysis_export' name='check_connection_relationships' (type logic signed[4095:0]) read accessor=uvm_test_top.i_agt_mdl_fifo.analysis_export = null (failed lookup)
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/GET] Configuration scope='uvm_test_top.mdl_scb_fifo.put_export' name='check_connection_relationships' (type logic signed[4095:0]) read accessor=uvm_test_top.mdl_scb_fifo.put_export = null (failed lookup)
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/GET] Configuration scope='uvm_test_top.mdl_scb_fifo.get_peek_export' name='check_connection_relationships' (type logic signed[4095:0]) read accessor=uvm_test_top.mdl_scb_fifo.get_peek_export = null (failed lookup)
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/GET] Configuration scope='uvm_test_top.mdl_scb_fifo.put_ap' name='check_connection_relationships' (type logic signed[4095:0]) read accessor=uvm_test_top.mdl_scb_fifo.put_ap = null (failed lookup)
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/GET] Configuration scope='uvm_test_top.mdl_scb_fifo.get_ap' name='check_connection_relationships' (type logic signed[4095:0]) read accessor=uvm_test_top.mdl_scb_fifo.get_ap = null (failed lookup)
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/GET] Configuration scope='uvm_test_top.mdl_scb_fifo.analysis_export' name='check_connection_relationships' (type logic signed[4095:0]) read accessor=uvm_test_top.mdl_scb_fifo.analysis_export = null (failed lookup)
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/GET] Configuration scope='uvm_test_top.o_agt_scb_fifo.put_export' name='check_connection_relationships' (type logic signed[4095:0]) read accessor=uvm_test_top.o_agt_scb_fifo.put_export = null (failed lookup)
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/GET] Configuration scope='uvm_test_top.o_agt_scb_fifo.get_peek_export' name='check_connection_relationships' (type logic signed[4095:0]) read accessor=uvm_test_top.o_agt_scb_fifo.get_peek_export = null (failed lookup)
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/GET] Configuration scope='uvm_test_top.o_agt_scb_fifo.put_ap' name='check_connection_relationships' (type logic signed[4095:0]) read accessor=uvm_test_top.o_agt_scb_fifo.put_ap = null (failed lookup)
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/GET] Configuration scope='uvm_test_top.o_agt_scb_fifo.get_ap' name='check_connection_relationships' (type logic signed[4095:0]) read accessor=uvm_test_top.o_agt_scb_fifo.get_ap = null (failed lookup)
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/GET] Configuration scope='uvm_test_top.o_agt_scb_fifo.analysis_export' name='check_connection_relationships' (type logic signed[4095:0]) read accessor=uvm_test_top.o_agt_scb_fifo.analysis_export = null (failed lookup)
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/SET] Configuration scope='uvm_test_top.i_agt.sqr.main_phase' name='default_sequence' (type class uvm_pkg::uvm_object_wrapper) set accessor=uvm_test_top = (class uvm_pkg::uvm_object_wrapper) '{}
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/GET] Configuration scope='uvm_test_top.i_agt.sqr.rsp_export' name='check_connection_relationships' (type logic signed[4095:0]) read accessor=uvm_test_top.i_agt.sqr.rsp_export = null (failed lookup)
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/GET] Configuration scope='uvm_test_top.i_agt.sqr.sqr_rsp_analysis_fifo.put_export' name='check_connection_relationships' (type logic signed[4095:0]) read accessor=uvm_test_top.i_agt.sqr.sqr_rsp_analysis_fifo.put_export = null (failed lookup)
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/GET] Configuration scope='uvm_test_top.i_agt.sqr.sqr_rsp_analysis_fifo.get_peek_export' name='check_connection_relationships' (type logic signed[4095:0]) read accessor=uvm_test_top.i_agt.sqr.sqr_rsp_analysis_fifo.get_peek_export = null (failed lookup)
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/GET] Configuration scope='uvm_test_top.i_agt.sqr.sqr_rsp_analysis_fifo.put_ap' name='check_connection_relationships' (type logic signed[4095:0]) read accessor=uvm_test_top.i_agt.sqr.sqr_rsp_analysis_fifo.put_ap = null (failed lookup)
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/GET] Configuration scope='uvm_test_top.i_agt.sqr.sqr_rsp_analysis_fifo.get_ap' name='check_connection_relationships' (type logic signed[4095:0]) read accessor=uvm_test_top.i_agt.sqr.sqr_rsp_analysis_fifo.get_ap = null (failed lookup)
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/GET] Configuration scope='uvm_test_top.i_agt.sqr.sqr_rsp_analysis_fifo.analysis_export' name='check_connection_relationships' (type logic signed[4095:0]) read accessor=uvm_test_top.i_agt.sqr.sqr_rsp_analysis_fifo.analysis_export = null (failed lookup)
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/GET] Configuration scope='uvm_test_top.i_agt.sqr.req_fifo.put_export' name='check_connection_relationships' (type logic signed[4095:0]) read accessor=uvm_test_top.i_agt.sqr.req_fifo.put_export = null (failed lookup)
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/GET] Configuration scope='uvm_test_top.i_agt.sqr.req_fifo.get_peek_export' name='check_connection_relationships' (type logic signed[4095:0]) read accessor=uvm_test_top.i_agt.sqr.req_fifo.get_peek_export = null (failed lookup)
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/GET] Configuration scope='uvm_test_top.i_agt.sqr.req_fifo.put_ap' name='check_connection_relationships' (type logic signed[4095:0]) read accessor=uvm_test_top.i_agt.sqr.req_fifo.put_ap = null (failed lookup)
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/GET] Configuration scope='uvm_test_top.i_agt.sqr.req_fifo.get_ap' name='check_connection_relationships' (type logic signed[4095:0]) read accessor=uvm_test_top.i_agt.sqr.req_fifo.get_ap = null (failed lookup)
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/GET] Configuration scope='uvm_test_top.i_agt.sqr.seq_item_export' name='check_connection_relationships' (type logic signed[4095:0]) read accessor=uvm_test_top.i_agt.sqr.seq_item_export = null (failed lookup)
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/GET] Configuration scope='uvm_test_top.i_agt.drv.seq_item_port' name='check_connection_relationships' (type logic signed[4095:0]) read accessor=uvm_test_top.i_agt.drv.seq_item_port = null (failed lookup)
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/GET] Configuration scope='uvm_test_top.i_agt.drv.rsp_port' name='check_connection_relationships' (type logic signed[4095:0]) read accessor=uvm_test_top.i_agt.drv.rsp_port = null (failed lookup)
UVM_INFO my_driver.sv(14) @ 0: uvm_test_top.i_agt.drv [my_driver] new is called
UVM_INFO my_driver.sv(19) @ 0: uvm_test_top.i_agt.drv [my_driver] build phase is called
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/GET] Configuration scope='uvm_test_top.i_agt.drv' name='vif' (type virtual interface my_if) read accessor=uvm_test_top.i_agt.drv = (interface my_if) '{clk:'h0, rstn:'h0, mem_wen_if:'h0, mem_waddr_if:'hxxx, insn_if:'hxxxxxxxx, reg_if:'{'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx} }
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/GET] Configuration scope='uvm_test_top.i_agt.i_mon' name='vif' (type virtual interface my_if) read accessor=uvm_test_top.i_agt.i_mon = (interface my_if) '{clk:'h0, rstn:'h0, mem_wen_if:'h0, mem_waddr_if:'hxxx, insn_if:'hxxxxxxxx, reg_if:'{'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx} }
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/GET] Configuration scope='uvm_test_top.i_agt.i_mon.ap' name='check_connection_relationships' (type logic signed[4095:0]) read accessor=uvm_test_top.i_agt.i_mon.ap = null (failed lookup)
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/GET] Configuration scope='uvm_test_top.i_agt.sqr' name='wait_for_sequences_count' (type logic signed[4095:0]) read accessor=uvm_test_top.i_agt.sqr = null (failed lookup)
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/GET] Configuration scope='uvm_test_top.i_agt.sqr' name='wait_for_sequences_count' (type int) read accessor=uvm_test_top.i_agt.sqr = null (failed lookup)
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/GET] Configuration scope='uvm_test_top.mdl.port' name='check_connection_relationships' (type logic signed[4095:0]) read accessor=uvm_test_top.mdl.port = null (failed lookup)
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/GET] Configuration scope='uvm_test_top.mdl.ap' name='check_connection_relationships' (type logic signed[4095:0]) read accessor=uvm_test_top.mdl.ap = null (failed lookup)
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/GET] Configuration scope='uvm_test_top.o_agt.o_mon' name='vif' (type virtual interface my_if) read accessor=uvm_test_top.o_agt.o_mon = (interface my_if) '{clk:'h0, rstn:'h0, mem_wen_if:'hx, mem_waddr_if:'hxxx, insn_if:'hxxxxxxxx, reg_if:'{'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx, 'hxxxxxxxx} }
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/GET] Configuration scope='uvm_test_top.o_agt.o_mon.ap' name='check_connection_relationships' (type logic signed[4095:0]) read accessor=uvm_test_top.o_agt.o_mon.ap = null (failed lookup)
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/GET] Configuration scope='uvm_test_top.scb.exp_port' name='check_connection_relationships' (type logic signed[4095:0]) read accessor=uvm_test_top.scb.exp_port = null (failed lookup)
UVM_INFO ./uvm/src/base/uvm_config_db_implementation.svh(485) @ 0: reporter [CFGDB/GET] Configuration scope='uvm_test_top.scb.act_port' name='check_connection_relationships' (type logic signed[4095:0]) read accessor=uvm_test_top.scb.act_port = null (failed lookup)
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(730) @ 0: reporter [PH/TRC/DONE] Phase 'common.build' (id=155) Completed phase
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object common.connect raised 1 phase_hopper_objection objection(s) (phase scheduled): count=1  total=1
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm_top added 1 phase_hopper_objection objection(s) to its total (raised from source object common.connect, phase scheduled): count=0  total=2
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(405) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'common.connect' (id=160) Scheduled from phase common.build
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object common.build dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object common.build all_dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm_top subtracted 1 phase_hopper_objection objection(s) from its total (dropped from source object common.build, phase done): count=0  total=1
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(436) @ 0: reporter [PH/TRC/STRT] Phase 'common.connect' (id=160) Starting phase
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(730) @ 0: reporter [PH/TRC/DONE] Phase 'common.connect' (id=160) Completed phase
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object common.end_of_elaboration raised 1 phase_hopper_objection objection(s) (phase scheduled): count=1  total=1
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm_top added 1 phase_hopper_objection objection(s) to its total (raised from source object common.end_of_elaboration, phase scheduled): count=0  total=2
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(405) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'common.end_of_elaboration' (id=165) Scheduled from phase common.connect
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object common.connect dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object common.connect all_dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm_top subtracted 1 phase_hopper_objection objection(s) from its total (dropped from source object common.connect, phase done): count=0  total=1
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(436) @ 0: reporter [PH/TRC/STRT] Phase 'common.end_of_elaboration' (id=165) Starting phase
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(730) @ 0: reporter [PH/TRC/DONE] Phase 'common.end_of_elaboration' (id=165) Completed phase
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object common.start_of_simulation raised 1 phase_hopper_objection objection(s) (phase scheduled): count=1  total=1
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm_top added 1 phase_hopper_objection objection(s) to its total (raised from source object common.start_of_simulation, phase scheduled): count=0  total=2
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(405) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'common.start_of_simulation' (id=170) Scheduled from phase common.end_of_elaboration
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object common.end_of_elaboration dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object common.end_of_elaboration all_dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm_top subtracted 1 phase_hopper_objection objection(s) from its total (dropped from source object common.end_of_elaboration, phase done): count=0  total=1
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(436) @ 0: reporter [PH/TRC/STRT] Phase 'common.start_of_simulation' (id=170) Starting phase
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(730) @ 0: reporter [PH/TRC/DONE] Phase 'common.start_of_simulation' (id=170) Completed phase
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object common.run raised 1 phase_hopper_objection objection(s) (phase scheduled): count=1  total=1
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm_top added 1 phase_hopper_objection objection(s) to its total (raised from source object common.run, phase scheduled): count=0  total=2
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(405) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'common.run' (id=175) Scheduled from phase common.start_of_simulation
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm raised 1 phase_hopper_objection objection(s) (phase scheduled): count=1  total=1
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm_top added 1 phase_hopper_objection objection(s) to its total (raised from source object uvm, phase scheduled): count=0  total=3
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(405) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm' (id=71) Scheduled from phase common.start_of_simulation
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object common.start_of_simulation dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(436) @ 0: reporter [PH/TRC/STRT] Phase 'common.run' (id=175) Starting phase
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object common.start_of_simulation all_dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm_top subtracted 1 phase_hopper_objection objection(s) from its total (dropped from source object common.start_of_simulation, phase done): count=0  total=2
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(436) @ 0: reporter [PH/TRC/STRT] Phase 'uvm' (id=71) Starting phase
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(730) @ 0: reporter [PH/TRC/DONE] Phase 'uvm' (id=71) Completed phase
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched raised 1 phase_hopper_objection objection(s) (phase scheduled): count=1  total=1
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm_top added 1 phase_hopper_objection objection(s) to its total (raised from source object uvm.uvm_sched, phase scheduled): count=0  total=3
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(405) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched' (id=75) Scheduled from phase uvm
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm all_dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm_top subtracted 1 phase_hopper_objection objection(s) from its total (dropped from source object uvm, phase done): count=0  total=2
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(436) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched' (id=75) Starting phase
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(730) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched' (id=75) Completed phase
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched.pre_reset raised 1 phase_hopper_objection objection(s) (phase scheduled): count=1  total=1
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm_top added 1 phase_hopper_objection objection(s) to its total (raised from source object uvm.uvm_sched.pre_reset, phase scheduled): count=0  total=3
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(405) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.pre_reset' (id=81) Scheduled from phase uvm.uvm_sched
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched all_dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm_top subtracted 1 phase_hopper_objection objection(s) from its total (dropped from source object uvm.uvm_sched, phase done): count=0  total=2
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(436) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.pre_reset' (id=81) Starting phase
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(518) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.pre_reset' (id=81) No objections raised, skipping phase
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(518) @ 0: reporter [PH/TRC/SKIP] Phase 'common.run' (id=175) No objections raised, skipping phase
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(730) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.pre_reset' (id=81) Completed phase
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched.reset raised 1 phase_hopper_objection objection(s) (phase scheduled): count=1  total=1
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm_top added 1 phase_hopper_objection objection(s) to its total (raised from source object uvm.uvm_sched.reset, phase scheduled): count=0  total=3
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(405) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.reset' (id=86) Scheduled from phase uvm.uvm_sched.pre_reset
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched.pre_reset dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched.pre_reset all_dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm_top subtracted 1 phase_hopper_objection objection(s) from its total (dropped from source object uvm.uvm_sched.pre_reset, phase done): count=0  total=2
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(436) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.reset' (id=86) Starting phase
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(518) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.reset' (id=86) No objections raised, skipping phase
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(730) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.reset' (id=86) Completed phase
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched.post_reset raised 1 phase_hopper_objection objection(s) (phase scheduled): count=1  total=1
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm_top added 1 phase_hopper_objection objection(s) to its total (raised from source object uvm.uvm_sched.post_reset, phase scheduled): count=0  total=3
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(405) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.post_reset' (id=91) Scheduled from phase uvm.uvm_sched.reset
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched.reset dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched.reset all_dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm_top subtracted 1 phase_hopper_objection objection(s) from its total (dropped from source object uvm.uvm_sched.reset, phase done): count=0  total=2
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(436) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.post_reset' (id=91) Starting phase
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(518) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.post_reset' (id=91) No objections raised, skipping phase
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(730) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.post_reset' (id=91) Completed phase
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched.pre_configure raised 1 phase_hopper_objection objection(s) (phase scheduled): count=1  total=1
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm_top added 1 phase_hopper_objection objection(s) to its total (raised from source object uvm.uvm_sched.pre_configure, phase scheduled): count=0  total=3
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(405) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.pre_configure' (id=96) Scheduled from phase uvm.uvm_sched.post_reset
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched.post_reset dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched.post_reset all_dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm_top subtracted 1 phase_hopper_objection objection(s) from its total (dropped from source object uvm.uvm_sched.post_reset, phase done): count=0  total=2
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(436) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.pre_configure' (id=96) Starting phase
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(518) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.pre_configure' (id=96) No objections raised, skipping phase
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(730) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.pre_configure' (id=96) Completed phase
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched.configure raised 1 phase_hopper_objection objection(s) (phase scheduled): count=1  total=1
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm_top added 1 phase_hopper_objection objection(s) to its total (raised from source object uvm.uvm_sched.configure, phase scheduled): count=0  total=3
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(405) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.configure' (id=101) Scheduled from phase uvm.uvm_sched.pre_configure
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched.pre_configure dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched.pre_configure all_dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm_top subtracted 1 phase_hopper_objection objection(s) from its total (dropped from source object uvm.uvm_sched.pre_configure, phase done): count=0  total=2
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(436) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.configure' (id=101) Starting phase
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(518) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.configure' (id=101) No objections raised, skipping phase
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(730) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.configure' (id=101) Completed phase
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched.post_configure raised 1 phase_hopper_objection objection(s) (phase scheduled): count=1  total=1
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm_top added 1 phase_hopper_objection objection(s) to its total (raised from source object uvm.uvm_sched.post_configure, phase scheduled): count=0  total=3
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(405) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.post_configure' (id=106) Scheduled from phase uvm.uvm_sched.configure
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched.configure dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched.configure all_dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm_top subtracted 1 phase_hopper_objection objection(s) from its total (dropped from source object uvm.uvm_sched.configure, phase done): count=0  total=2
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(436) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.post_configure' (id=106) Starting phase
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(518) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.post_configure' (id=106) No objections raised, skipping phase
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(730) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.post_configure' (id=106) Completed phase
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched.pre_main raised 1 phase_hopper_objection objection(s) (phase scheduled): count=1  total=1
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm_top added 1 phase_hopper_objection objection(s) to its total (raised from source object uvm.uvm_sched.pre_main, phase scheduled): count=0  total=3
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(405) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.pre_main' (id=111) Scheduled from phase uvm.uvm_sched.post_configure
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched.post_configure dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched.post_configure all_dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm_top subtracted 1 phase_hopper_objection objection(s) from its total (dropped from source object uvm.uvm_sched.post_configure, phase done): count=0  total=2
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(436) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.pre_main' (id=111) Starting phase
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(518) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.pre_main' (id=111) No objections raised, skipping phase
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(730) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.pre_main' (id=111) Completed phase
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched.main raised 1 phase_hopper_objection objection(s) (phase scheduled): count=1  total=1
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm_top added 1 phase_hopper_objection objection(s) to its total (raised from source object uvm.uvm_sched.main, phase scheduled): count=0  total=3
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(405) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.main' (id=116) Scheduled from phase uvm.uvm_sched.pre_main
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched.pre_main dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched.pre_main all_dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 0: phase_hopper_objection [OBJTN_TRC] Object uvm_top subtracted 1 phase_hopper_objection objection(s) from its total (dropped from source object uvm.uvm_sched.pre_main, phase done): count=0  total=2
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(436) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.main' (id=116) Starting phase
UVM_INFO my_driver.sv(30) @ 0: uvm_test_top.i_agt.drv [my_driver] main phase is called
UVM_INFO my_model.sv(44) @ 0: uvm_test_top.mdl [my_model] Generate EXPECTED Values
UVM_INFO my_output_monitor.sv(29) @ 0: uvm_test_top.o_agt.o_mon [my_output_monitor] main_phase is called
UVM_INFO my_output_monitor.sv(38) @ 0: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_INFO my_scoreboard.sv(24) @ 0: uvm_test_top.scb [my_scoreboard] Begin to compare
UVM_INFO @ 0: main_objection [OBJTN_TRC] Object uvm_test_top.i_agt.sqr.my_sequence raised 1 main_objection objection(s): count=1  total=1
UVM_INFO @ 0: main_objection [OBJTN_TRC] Object uvm_test_top.i_agt.sqr added 1 main_objection objection(s) to its total (raised from source object ): count=0  total=1
UVM_INFO @ 0: main_objection [OBJTN_TRC] Object uvm_test_top.i_agt added 1 main_objection objection(s) to its total (raised from source object ): count=0  total=1
UVM_INFO @ 0: main_objection [OBJTN_TRC] Object uvm_test_top added 1 main_objection objection(s) to its total (raised from source object uvm_test_top.i_agt.sqr.my_sequence): count=0  total=1
UVM_INFO @ 0: main_objection [OBJTN_TRC] Object uvm_top added 1 main_objection objection(s) to its total (raised from source object uvm_test_top.i_agt.sqr.my_sequence): count=0  total=1
UVM_INFO my_input_monitor.sv(47) @ 5000: uvm_test_top.i_agt.i_mon [my_input_monitor] Begin to collect instructions
UVM_INFO my_input_monitor.sv(57) @ 5000: uvm_test_top.i_agt.i_mon [my_input_monitor] Instructions collected
--------------------------------------------
Name        Type                 Size  Value
--------------------------------------------
tr          my_insn_transaction  -     @1083
  insn_reg  da(integral)         1     -    
--------------------------------------------
UVM_INFO my_input_monitor.sv(59) @ 5000: uvm_test_top.i_agt.i_mon [my_input_monitor] End collecting instructions
model insn
--------------------------------------------
Name        Type                 Size  Value
--------------------------------------------
tr          my_insn_transaction  -     @1083
  insn_reg  da(integral)         1     -    
--------------------------------------------
UVM_INFO my_model.sv(52) @ 5000: uvm_test_top.mdl [my_model] Decoder
UVM_INFO my_model.sv(141) @ 5000: uvm_test_top.mdl [my_model] ALU
UVM_INFO my_model.sv(168) @ 5000: uvm_test_top.mdl [my_model] Send EXPECTED Values to Scoreboard
UVM_INFO my_model.sv(44) @ 5000: uvm_test_top.mdl [my_model] Generate EXPECTED Values
UVM_INFO my_input_monitor.sv(47) @ 15000: uvm_test_top.i_agt.i_mon [my_input_monitor] Begin to collect instructions
UVM_INFO my_input_monitor.sv(57) @ 15000: uvm_test_top.i_agt.i_mon [my_input_monitor] Instructions collected
--------------------------------------------
Name        Type                 Size  Value
--------------------------------------------
tr          my_insn_transaction  -     @1121
  insn_reg  da(integral)         1     -    
--------------------------------------------
UVM_INFO my_input_monitor.sv(59) @ 15000: uvm_test_top.i_agt.i_mon [my_input_monitor] End collecting instructions
model insn
--------------------------------------------
Name        Type                 Size  Value
--------------------------------------------
tr          my_insn_transaction  -     @1121
  insn_reg  da(integral)         1     -    
--------------------------------------------
UVM_INFO my_model.sv(52) @ 15000: uvm_test_top.mdl [my_model] Decoder
UVM_INFO my_model.sv(141) @ 15000: uvm_test_top.mdl [my_model] ALU
UVM_INFO my_model.sv(168) @ 15000: uvm_test_top.mdl [my_model] Send EXPECTED Values to Scoreboard
UVM_INFO my_model.sv(44) @ 15000: uvm_test_top.mdl [my_model] Generate EXPECTED Values
UVM_INFO my_driver.sv(43) @ 20000: uvm_test_top.i_agt.drv [my_driver] drive_insn_trans is called
--------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                             
--------------------------------------------------------------------------------------------
m_trans                        my_insn_transaction  -     @1111                             
  insn_reg                     da(integral)         17    -                                 
    [0]                        integral             32    'hfe010113                        
    [1]                        integral             32    'h112e23                          
    [2]                        integral             32    'h812c23                          
    [3]                        integral             32    'h2010413                         
    [4]                        integral             32    'ha00793                          
    [5]                        integral             32    'hfef41723                        
    [6]                        integral             32    'ha00793                          
    [7]                        integral             32    'hfef41623                        
    [8]                        integral             32    'hfee41703                        
    [9]                        integral             32    'hfec45783                        
    [10]                       integral             32    'hf707b3                          
    [11]                       integral             32    'hfef42423                        
    [12]                       integral             32    'h793                             
    [13]                       integral             32    'hf00533                          
    [14]                       integral             32    'h1c12083                         
    [15]                       integral             32    'h1812403                         
    [16]                       integral             32    'h2010113                         
  begin_time                   time                 64    20000                             
  depth                        int                  32    'd2                               
  parent sequence (name)       string               11    my_sequence                       
  parent sequence (full name)  string               34    uvm_test_top.i_agt.sqr.my_sequence
  sequencer                    string               22    uvm_test_top.i_agt.sqr            
--------------------------------------------------------------------------------------------
UVM_INFO my_input_monitor.sv(47) @ 25000: uvm_test_top.i_agt.i_mon [my_input_monitor] Begin to collect instructions
UVM_INFO my_input_monitor.sv(57) @ 25000: uvm_test_top.i_agt.i_mon [my_input_monitor] Instructions collected
--------------------------------------------
Name        Type                 Size  Value
--------------------------------------------
tr          my_insn_transaction  -     @1139
  insn_reg  da(integral)         1     -    
--------------------------------------------
UVM_INFO my_input_monitor.sv(59) @ 25000: uvm_test_top.i_agt.i_mon [my_input_monitor] End collecting instructions
UVM_INFO my_driver.sv(50) @ 25000: uvm_test_top.i_agt.drv [my_driver] data is drived
model insn
--------------------------------------------
Name        Type                 Size  Value
--------------------------------------------
tr          my_insn_transaction  -     @1139
  insn_reg  da(integral)         1     -    
--------------------------------------------
UVM_INFO my_model.sv(52) @ 25000: uvm_test_top.mdl [my_model] Decoder
UVM_INFO my_model.sv(141) @ 25000: uvm_test_top.mdl [my_model] ALU
UVM_INFO my_model.sv(168) @ 25000: uvm_test_top.mdl [my_model] Send EXPECTED Values to Scoreboard
UVM_INFO my_model.sv(44) @ 25000: uvm_test_top.mdl [my_model] Generate EXPECTED Values
UVM_INFO my_input_monitor.sv(47) @ 35000: uvm_test_top.i_agt.i_mon [my_input_monitor] Begin to collect instructions
UVM_INFO my_input_monitor.sv(57) @ 35000: uvm_test_top.i_agt.i_mon [my_input_monitor] Instructions collected
--------------------------------------------
Name        Type                 Size  Value
--------------------------------------------
tr          my_insn_transaction  -     @1182
  insn_reg  da(integral)         1     -    
--------------------------------------------
UVM_INFO my_input_monitor.sv(59) @ 35000: uvm_test_top.i_agt.i_mon [my_input_monitor] End collecting instructions
UVM_INFO my_driver.sv(50) @ 35000: uvm_test_top.i_agt.drv [my_driver] data is drived
model insn
--------------------------------------------
Name        Type                 Size  Value
--------------------------------------------
tr          my_insn_transaction  -     @1182
  insn_reg  da(integral)         1     -    
--------------------------------------------
UVM_INFO my_model.sv(52) @ 35000: uvm_test_top.mdl [my_model] Decoder
UVM_INFO my_model.sv(141) @ 35000: uvm_test_top.mdl [my_model] ALU
UVM_INFO my_model.sv(168) @ 35000: uvm_test_top.mdl [my_model] Send EXPECTED Values to Scoreboard
UVM_INFO my_model.sv(44) @ 35000: uvm_test_top.mdl [my_model] Generate EXPECTED Values
UVM_INFO my_input_monitor.sv(47) @ 45000: uvm_test_top.i_agt.i_mon [my_input_monitor] Begin to collect instructions
UVM_INFO my_driver.sv(50) @ 45000: uvm_test_top.i_agt.drv [my_driver] data is drived
UVM_INFO my_driver.sv(50) @ 55000: uvm_test_top.i_agt.drv [my_driver] data is drived
UVM_INFO my_driver.sv(50) @ 65000: uvm_test_top.i_agt.drv [my_driver] data is drived
UVM_INFO my_driver.sv(50) @ 75000: uvm_test_top.i_agt.drv [my_driver] data is drived
UVM_INFO my_driver.sv(50) @ 85000: uvm_test_top.i_agt.drv [my_driver] data is drived
UVM_INFO my_driver.sv(50) @ 95000: uvm_test_top.i_agt.drv [my_driver] data is drived
UVM_INFO my_driver.sv(50) @ 105000: uvm_test_top.i_agt.drv [my_driver] data is drived
UVM_INFO my_driver.sv(50) @ 115000: uvm_test_top.i_agt.drv [my_driver] data is drived
UVM_INFO my_driver.sv(50) @ 125000: uvm_test_top.i_agt.drv [my_driver] data is drived
UVM_INFO my_driver.sv(50) @ 135000: uvm_test_top.i_agt.drv [my_driver] data is drived
UVM_INFO my_driver.sv(50) @ 145000: uvm_test_top.i_agt.drv [my_driver] data is drived
UVM_INFO my_driver.sv(50) @ 155000: uvm_test_top.i_agt.drv [my_driver] data is drived
UVM_INFO my_driver.sv(50) @ 165000: uvm_test_top.i_agt.drv [my_driver] data is drived
UVM_INFO my_driver.sv(50) @ 175000: uvm_test_top.i_agt.drv [my_driver] data is drived
UVM_INFO my_driver.sv(50) @ 185000: uvm_test_top.i_agt.drv [my_driver] data is drived
UVM_INFO my_driver.sv(50) @ 195000: uvm_test_top.i_agt.drv [my_driver] data is drived
UVM_INFO my_output_monitor.sv(44) @ 1005000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1015000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1015000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_INFO ./uvm/src/base/uvm_comparer.svh(575) @ 1015000: reporter [MISCMP] Miscompare for tr.cpu_reg[11]: lhs = 'h0 : rhs = 'h2000
UVM_INFO ./uvm/src/base/uvm_comparer.svh(527) @ 1015000: reporter [MISCMP] 1 Miscompare(s) for object tr@1089 vs. reg_tr@1123
UVM_ERROR my_scoreboard.sv(37) @ 1015000: uvm_test_top.scb [my_scoreboard] Compare FAILED
The Expected Values are:
-------------------------------------------
Name       Type                Size  Value 
-------------------------------------------
reg_tr     my_reg_transaction  -     @1123 
  cpu_reg  sa(integral)        2     -     
    [31]   integral            32    'h0   
    [30]   integral            32    'h0   
    [29]   integral            32    'h0   
    [28]   integral            32    'h0   
    [27]   integral            32    'h0   
    [26]   integral            32    'h0   
    [25]   integral            32    'h0   
    [24]   integral            32    'h0   
    [23]   integral            32    'h0   
    [22]   integral            32    'h0   
    [21]   integral            32    'h0   
    [20]   integral            32    'h0   
    [19]   integral            32    'h0   
    [18]   integral            32    'h0   
    [17]   integral            32    'h0   
    [16]   integral            32    'h0   
    [15]   integral            32    'h0   
    [14]   integral            32    'h0   
    [13]   integral            32    'h0   
    [12]   integral            32    'h0   
    [11]   integral            32    'h2000
    [10]   integral            32    'h0   
    [9]    integral            32    'h0   
    [8]    integral            32    'h0   
    [7]    integral            32    'h0   
    [6]    integral            32    'h0   
    [5]    integral            32    'h0   
    [4]    integral            32    'h0   
    [3]    integral            32    'h0   
    [2]    integral            32    'h0   
    [1]    integral            32    'h0   
-------------------------------------------
The Actual Values are:
-----------------------------------------------
Name       Type                Size  Value     
-----------------------------------------------
tr         my_reg_transaction  -     @1089     
  cpu_reg  sa(integral)        2     -         
    [31]   integral            32    'h0       
    [30]   integral            32    'h0       
    [29]   integral            32    'h0       
    [28]   integral            32    'h0       
    [27]   integral            32    'h0       
    [26]   integral            32    'h0       
    [25]   integral            32    'h0       
    [24]   integral            32    'h0       
    [23]   integral            32    'h0       
    [22]   integral            32    'h0       
    [21]   integral            32    'h0       
    [20]   integral            32    'h0       
    [19]   integral            32    'h0       
    [18]   integral            32    'h0       
    [17]   integral            32    'h0       
    [16]   integral            32    'h0       
    [15]   integral            32    'h0       
    [14]   integral            32    'h0       
    [13]   integral            32    'h0       
    [12]   integral            32    'h0       
    [11]   integral            32    'h0       
    [10]   integral            32    'h0       
    [9]    integral            32    'h0       
    [8]    integral            32    'h0       
    [7]    integral            32    'h0       
    [6]    integral            32    'h0       
    [5]    integral            32    'h0       
    [4]    integral            32    'h0       
    [3]    integral            32    'h0       
    [2]    integral            32    'hffffffe0
    [1]    integral            32    'h0       
-----------------------------------------------
UVM_INFO my_output_monitor.sv(44) @ 1025000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1035000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1035000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_INFO ./uvm/src/base/uvm_comparer.svh(575) @ 1035000: reporter [MISCMP] Miscompare for tr.cpu_reg[11]: lhs = 'h0 : rhs = 'h2001
UVM_INFO ./uvm/src/base/uvm_comparer.svh(527) @ 1035000: reporter [MISCMP] 1 Miscompare(s) for object tr@1256 vs. reg_tr@1141
UVM_ERROR my_scoreboard.sv(37) @ 1035000: uvm_test_top.scb [my_scoreboard] Compare FAILED
The Expected Values are:
-------------------------------------------
Name       Type                Size  Value 
-------------------------------------------
reg_tr     my_reg_transaction  -     @1141 
  cpu_reg  sa(integral)        2     -     
    [31]   integral            32    'h0   
    [30]   integral            32    'h0   
    [29]   integral            32    'h0   
    [28]   integral            32    'h0   
    [27]   integral            32    'h0   
    [26]   integral            32    'h0   
    [25]   integral            32    'h0   
    [24]   integral            32    'h0   
    [23]   integral            32    'h0   
    [22]   integral            32    'h0   
    [21]   integral            32    'h0   
    [20]   integral            32    'h0   
    [19]   integral            32    'h0   
    [18]   integral            32    'h0   
    [17]   integral            32    'h0   
    [16]   integral            32    'h0   
    [15]   integral            32    'h0   
    [14]   integral            32    'h0   
    [13]   integral            32    'h0   
    [12]   integral            32    'h0   
    [11]   integral            32    'h2001
    [10]   integral            32    'h0   
    [9]    integral            32    'h0   
    [8]    integral            32    'h0   
    [7]    integral            32    'h0   
    [6]    integral            32    'h0   
    [5]    integral            32    'h0   
    [4]    integral            32    'h0   
    [3]    integral            32    'h0   
    [2]    integral            32    'h0   
    [1]    integral            32    'h0   
-------------------------------------------
The Actual Values are:
-----------------------------------------------
Name       Type                Size  Value     
-----------------------------------------------
tr         my_reg_transaction  -     @1256     
  cpu_reg  sa(integral)        2     -         
    [31]   integral            32    'h0       
    [30]   integral            32    'h0       
    [29]   integral            32    'h0       
    [28]   integral            32    'h0       
    [27]   integral            32    'h0       
    [26]   integral            32    'h0       
    [25]   integral            32    'h0       
    [24]   integral            32    'h0       
    [23]   integral            32    'h0       
    [22]   integral            32    'h0       
    [21]   integral            32    'h0       
    [20]   integral            32    'h0       
    [19]   integral            32    'h0       
    [18]   integral            32    'h0       
    [17]   integral            32    'h0       
    [16]   integral            32    'h0       
    [15]   integral            32    'h0       
    [14]   integral            32    'h0       
    [13]   integral            32    'h0       
    [12]   integral            32    'h0       
    [11]   integral            32    'h0       
    [10]   integral            32    'h0       
    [9]    integral            32    'h0       
    [8]    integral            32    'h0       
    [7]    integral            32    'h0       
    [6]    integral            32    'h0       
    [5]    integral            32    'h0       
    [4]    integral            32    'h0       
    [3]    integral            32    'h0       
    [2]    integral            32    'hffffffe0
    [1]    integral            32    'h0       
-----------------------------------------------
UVM_INFO my_output_monitor.sv(44) @ 1045000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1055000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1055000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_INFO ./uvm/src/base/uvm_comparer.svh(575) @ 1055000: reporter [MISCMP] Miscompare for tr.cpu_reg[15]: lhs = 'ha : rhs = 'h0
UVM_INFO ./uvm/src/base/uvm_comparer.svh(527) @ 1055000: reporter [MISCMP] 1 Miscompare(s) for object tr@1279 vs. reg_tr@1186
UVM_ERROR my_scoreboard.sv(37) @ 1055000: uvm_test_top.scb [my_scoreboard] Compare FAILED
The Expected Values are:
-------------------------------------------
Name       Type                Size  Value 
-------------------------------------------
reg_tr     my_reg_transaction  -     @1186 
  cpu_reg  sa(integral)        2     -     
    [31]   integral            32    'h0   
    [30]   integral            32    'h0   
    [29]   integral            32    'h0   
    [28]   integral            32    'h0   
    [27]   integral            32    'h0   
    [26]   integral            32    'h0   
    [25]   integral            32    'h0   
    [24]   integral            32    'h0   
    [23]   integral            32    'h0   
    [22]   integral            32    'h0   
    [21]   integral            32    'h0   
    [20]   integral            32    'h0   
    [19]   integral            32    'h0   
    [18]   integral            32    'h0   
    [17]   integral            32    'h0   
    [16]   integral            32    'h0   
    [15]   integral            32    'h0   
    [14]   integral            32    'h0   
    [13]   integral            32    'h0   
    [12]   integral            32    'h0   
    [11]   integral            32    'h2002
    [10]   integral            32    'h0   
    [9]    integral            32    'h0   
    [8]    integral            32    'h0   
    [7]    integral            32    'h0   
    [6]    integral            32    'h0   
    [5]    integral            32    'h0   
    [4]    integral            32    'h0   
    [3]    integral            32    'h0   
    [2]    integral            32    'h0   
    [1]    integral            32    'h0   
-------------------------------------------
The Actual Values are:
-----------------------------------------------
Name       Type                Size  Value     
-----------------------------------------------
tr         my_reg_transaction  -     @1279     
  cpu_reg  sa(integral)        2     -         
    [31]   integral            32    'h0       
    [30]   integral            32    'h0       
    [29]   integral            32    'h0       
    [28]   integral            32    'h0       
    [27]   integral            32    'h0       
    [26]   integral            32    'h0       
    [25]   integral            32    'h0       
    [24]   integral            32    'h0       
    [23]   integral            32    'h0       
    [22]   integral            32    'h0       
    [21]   integral            32    'h0       
    [20]   integral            32    'h0       
    [19]   integral            32    'h0       
    [18]   integral            32    'h0       
    [17]   integral            32    'h0       
    [16]   integral            32    'h0       
    [15]   integral            32    'ha       
    [14]   integral            32    'h0       
    [13]   integral            32    'h0       
    [12]   integral            32    'h0       
    [11]   integral            32    'h0       
    [10]   integral            32    'h0       
    [9]    integral            32    'h0       
    [8]    integral            32    'h0       
    [7]    integral            32    'h0       
    [6]    integral            32    'h0       
    [5]    integral            32    'h0       
    [4]    integral            32    'h0       
    [3]    integral            32    'h0       
    [2]    integral            32    'hffffffe0
    [1]    integral            32    'h0       
-----------------------------------------------
UVM_INFO my_output_monitor.sv(44) @ 1065000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1075000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1075000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_INFO ./uvm/src/base/uvm_comparer.svh(575) @ 1075000: reporter [MISCMP] Miscompare for tr.cpu_reg[15]: lhs = 'ha : rhs = 'h0
UVM_INFO ./uvm/src/base/uvm_comparer.svh(527) @ 1075000: reporter [MISCMP] 1 Miscompare(s) for object tr@1293 vs. reg_tr@1206
UVM_ERROR my_scoreboard.sv(37) @ 1075000: uvm_test_top.scb [my_scoreboard] Compare FAILED
The Expected Values are:
-------------------------------------------
Name       Type                Size  Value 
-------------------------------------------
reg_tr     my_reg_transaction  -     @1206 
  cpu_reg  sa(integral)        2     -     
    [31]   integral            32    'h0   
    [30]   integral            32    'h0   
    [29]   integral            32    'h0   
    [28]   integral            32    'h0   
    [27]   integral            32    'h0   
    [26]   integral            32    'h0   
    [25]   integral            32    'h0   
    [24]   integral            32    'h0   
    [23]   integral            32    'h0   
    [22]   integral            32    'h0   
    [21]   integral            32    'h0   
    [20]   integral            32    'h0   
    [19]   integral            32    'h0   
    [18]   integral            32    'h0   
    [17]   integral            32    'h0   
    [16]   integral            32    'h0   
    [15]   integral            32    'h0   
    [14]   integral            32    'h0   
    [13]   integral            32    'h0   
    [12]   integral            32    'h0   
    [11]   integral            32    'h2003
    [10]   integral            32    'h0   
    [9]    integral            32    'h0   
    [8]    integral            32    'h0   
    [7]    integral            32    'h0   
    [6]    integral            32    'h0   
    [5]    integral            32    'h0   
    [4]    integral            32    'h0   
    [3]    integral            32    'h0   
    [2]    integral            32    'h0   
    [1]    integral            32    'h0   
-------------------------------------------
The Actual Values are:
-----------------------------------------------
Name       Type                Size  Value     
-----------------------------------------------
tr         my_reg_transaction  -     @1293     
  cpu_reg  sa(integral)        2     -         
    [31]   integral            32    'h0       
    [30]   integral            32    'h0       
    [29]   integral            32    'h0       
    [28]   integral            32    'h0       
    [27]   integral            32    'h0       
    [26]   integral            32    'h0       
    [25]   integral            32    'h0       
    [24]   integral            32    'h0       
    [23]   integral            32    'h0       
    [22]   integral            32    'h0       
    [21]   integral            32    'h0       
    [20]   integral            32    'h0       
    [19]   integral            32    'h0       
    [18]   integral            32    'h0       
    [17]   integral            32    'h0       
    [16]   integral            32    'h0       
    [15]   integral            32    'ha       
    [14]   integral            32    'h0       
    [13]   integral            32    'h0       
    [12]   integral            32    'h0       
    [11]   integral            32    'h0       
    [10]   integral            32    'h0       
    [9]    integral            32    'h0       
    [8]    integral            32    'h0       
    [7]    integral            32    'h0       
    [6]    integral            32    'h0       
    [5]    integral            32    'h0       
    [4]    integral            32    'h0       
    [3]    integral            32    'h0       
    [2]    integral            32    'hffffffe0
    [1]    integral            32    'h0       
-----------------------------------------------
UVM_INFO my_output_monitor.sv(44) @ 1085000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1095000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1095000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1095000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1105000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1115000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1115000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1115000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1125000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1135000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1135000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1135000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1145000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1155000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1155000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1155000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1165000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1175000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1175000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1175000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1185000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1195000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1195000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1195000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1205000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1215000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1215000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1215000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1225000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1235000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1235000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1235000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1245000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1255000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1255000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1255000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1265000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1275000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1275000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1275000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1285000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1295000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1295000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1295000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1305000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1315000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1315000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1315000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1325000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1335000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1335000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1335000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1345000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1355000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1355000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1355000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1365000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1375000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1375000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1375000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1385000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1395000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1395000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1395000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1405000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1415000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1415000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1415000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1425000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1435000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1435000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1435000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1445000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1455000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1455000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1455000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1465000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1475000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1475000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1475000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1485000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1495000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1495000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1495000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1505000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1515000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1515000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1515000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1525000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1535000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1535000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1535000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1545000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1555000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1555000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1555000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1565000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1575000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1575000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1575000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1585000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1595000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1595000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1595000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1605000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1615000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1615000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1615000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1625000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1635000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1635000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1635000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1645000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1655000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1655000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1655000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1665000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1675000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1675000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1675000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1685000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1695000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1695000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1695000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1705000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1715000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1715000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1715000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1725000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1735000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1735000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1735000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1745000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1755000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1755000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1755000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1765000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1775000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1775000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1775000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1785000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1795000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1795000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1795000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1805000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1815000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1815000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1815000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1825000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1835000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1835000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1835000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1845000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1855000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1855000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1855000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1865000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1875000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1875000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1875000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1885000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1895000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1895000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1895000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1905000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1915000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1915000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1915000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1925000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1935000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1935000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1935000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1945000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1955000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1955000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1955000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1965000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1975000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1975000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1975000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 1985000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 1995000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 1995000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 1995000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2005000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2015000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2015000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2015000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2025000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2035000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2035000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2035000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2045000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2055000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2055000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2055000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2065000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2075000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2075000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2075000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2085000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2095000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2095000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2095000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2105000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2115000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2115000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2115000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2125000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2135000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2135000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2135000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2145000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2155000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2155000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2155000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2165000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2175000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2175000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2175000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2185000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2195000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2195000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2195000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2205000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2215000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2215000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2215000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2225000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2235000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2235000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2235000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2245000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2255000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2255000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2255000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2265000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2275000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2275000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2275000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2285000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2295000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2295000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2295000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2305000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2315000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2315000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2315000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2325000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2335000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2335000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2335000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2345000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2355000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2355000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2355000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2365000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2375000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2375000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2375000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2385000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2395000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2395000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2395000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2405000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2415000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2415000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2415000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2425000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2435000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2435000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2435000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2445000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2455000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2455000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2455000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2465000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2475000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2475000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2475000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2485000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2495000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2495000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2495000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2505000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2515000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2515000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2515000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2525000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2535000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2535000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2535000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2545000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2555000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2555000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2555000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2565000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2575000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2575000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2575000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2585000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2595000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2595000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2595000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2605000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2615000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2615000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2615000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2625000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2635000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2635000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2635000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2645000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2655000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2655000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2655000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2665000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2675000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2675000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2675000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2685000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2695000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2695000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2695000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2705000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2715000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2715000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2715000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2725000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2735000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2735000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2735000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2745000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2755000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2755000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2755000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2765000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2775000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2775000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2775000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2785000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2795000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2795000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2795000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2805000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2815000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2815000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2815000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2825000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2835000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2835000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2835000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2845000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2855000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2855000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2855000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2865000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2875000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2875000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2875000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2885000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2895000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2895000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2895000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2905000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2915000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2915000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2915000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2925000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2935000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2935000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2935000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2945000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2955000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2955000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2955000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2965000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2975000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2975000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2975000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 2985000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 2995000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 2995000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 2995000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3005000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3015000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3015000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3015000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3025000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3035000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3035000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3035000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3045000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3055000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3055000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3055000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3065000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3075000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3075000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3075000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3085000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3095000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3095000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3095000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3105000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3115000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3115000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3115000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3125000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3135000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3135000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3135000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3145000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3155000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3155000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3155000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3165000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3175000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3175000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3175000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3185000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3195000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3195000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3195000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3205000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3215000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3215000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3215000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3225000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3235000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3235000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3235000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3245000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3255000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3255000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3255000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3265000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3275000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3275000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3275000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3285000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3295000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3295000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3295000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3305000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3315000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3315000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3315000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3325000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3335000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3335000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3335000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3345000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3355000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3355000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3355000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3365000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3375000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3375000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3375000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3385000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3395000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3395000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3395000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3405000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3415000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3415000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3415000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3425000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3435000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3435000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3435000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3445000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3455000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3455000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3455000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3465000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3475000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3475000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3475000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3485000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3495000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3495000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3495000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3505000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3515000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3515000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3515000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3525000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3535000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3535000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3535000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3545000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3555000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3555000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3555000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3565000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3575000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3575000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3575000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3585000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3595000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3595000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3595000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3605000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3615000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3615000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3615000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3625000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3635000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3635000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3635000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3645000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3655000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3655000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3655000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3665000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3675000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3675000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3675000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3685000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3695000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3695000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3695000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3705000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3715000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3715000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3715000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3725000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3735000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3735000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3735000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3745000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3755000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3755000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3755000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3765000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3775000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3775000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3775000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3785000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3795000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3795000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3795000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3805000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3815000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3815000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3815000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3825000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3835000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3835000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3835000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3845000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3855000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3855000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3855000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3865000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3875000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3875000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3875000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3885000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3895000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3895000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3895000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3905000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3915000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3915000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3915000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3925000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3935000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3935000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3935000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3945000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3955000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3955000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3955000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3965000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3975000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3975000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3975000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 3985000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 3995000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 3995000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 3995000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4005000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4015000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4015000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4015000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4025000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4035000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4035000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4035000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4045000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4055000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4055000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4055000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4065000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4075000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4075000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4075000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4085000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4095000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4095000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4095000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4105000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4115000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4115000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4115000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4125000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4135000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4135000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4135000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4145000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4155000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4155000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4155000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4165000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4175000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4175000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4175000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4185000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4195000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4195000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4195000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4205000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4215000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4215000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4215000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4225000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4235000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4235000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4235000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4245000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4255000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4255000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4255000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4265000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4275000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4275000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4275000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4285000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4295000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4295000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4295000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4305000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4315000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4315000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4315000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4325000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4335000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4335000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4335000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4345000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4355000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4355000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4355000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4365000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4375000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4375000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4375000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4385000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4395000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4395000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4395000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4405000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4415000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4415000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4415000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4425000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4435000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4435000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4435000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4445000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4455000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4455000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4455000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4465000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4475000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4475000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4475000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4485000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4495000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4495000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4495000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4505000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4515000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4515000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4515000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4525000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4535000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4535000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4535000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4545000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4555000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4555000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4555000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4565000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4575000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4575000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4575000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4585000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4595000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4595000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4595000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4605000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4615000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4615000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4615000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4625000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4635000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4635000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4635000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4645000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4655000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4655000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4655000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4665000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4675000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4675000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4675000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4685000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4695000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4695000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4695000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4705000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4715000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4715000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4715000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4725000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4735000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4735000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4735000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4745000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4755000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4755000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4755000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4765000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4775000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4775000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4775000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4785000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4795000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4795000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4795000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4805000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4815000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4815000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4815000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4825000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4835000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4835000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4835000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4845000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4855000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4855000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4855000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4865000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4875000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4875000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4875000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4885000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4895000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4895000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4895000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4905000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4915000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4915000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4915000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4925000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4935000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4935000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4935000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4945000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4955000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4955000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4955000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4965000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4975000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4975000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4975000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 4985000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 4995000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 4995000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 4995000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5005000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5015000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5015000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5015000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5025000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5035000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5035000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5035000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5045000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5055000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5055000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5055000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5065000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5075000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5075000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5075000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5085000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5095000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5095000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5095000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5105000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5115000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5115000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5115000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5125000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5135000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5135000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5135000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5145000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5155000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5155000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5155000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5165000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5175000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5175000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5175000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5185000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5195000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5195000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5195000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5205000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5215000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5215000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5215000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5225000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5235000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5235000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5235000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5245000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5255000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5255000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5255000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5265000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5275000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5275000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5275000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5285000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5295000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5295000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5295000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5305000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5315000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5315000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5315000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5325000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5335000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5335000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5335000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5345000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5355000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5355000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5355000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5365000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5375000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5375000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5375000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5385000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5395000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5395000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5395000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5405000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5415000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5415000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5415000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5425000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5435000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5435000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5435000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5445000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5455000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5455000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5455000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5465000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5475000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5475000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5475000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5485000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5495000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5495000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5495000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5505000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5515000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5515000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5515000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5525000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5535000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5535000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5535000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5545000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5555000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5555000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5555000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5565000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5575000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5575000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5575000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5585000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5595000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5595000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5595000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5605000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5615000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5615000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5615000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5625000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5635000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5635000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5635000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5645000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5655000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5655000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5655000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5665000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5675000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5675000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5675000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5685000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5695000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5695000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5695000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5705000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5715000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5715000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5715000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5725000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5735000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5735000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5735000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5745000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5755000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5755000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5755000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5765000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5775000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5775000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5775000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5785000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5795000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5795000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5795000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5805000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5815000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5815000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5815000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5825000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5835000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5835000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5835000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5845000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5855000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5855000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5855000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5865000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5875000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5875000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5875000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5885000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5895000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5895000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5895000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5905000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5915000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5915000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5915000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5925000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5935000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5935000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5935000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5945000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5955000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5955000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5955000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5965000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5975000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5975000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5975000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 5985000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 5995000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 5995000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 5995000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6005000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6015000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6015000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6015000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6025000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6035000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6035000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6035000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6045000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6055000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6055000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6055000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6065000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6075000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6075000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6075000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6085000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6095000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6095000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6095000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6105000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6115000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6115000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6115000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6125000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6135000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6135000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6135000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6145000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6155000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6155000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6155000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6165000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6175000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6175000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6175000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6185000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6195000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6195000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6195000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6205000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6215000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6215000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6215000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6225000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6235000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6235000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6235000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6245000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6255000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6255000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6255000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6265000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6275000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6275000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6275000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6285000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6295000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6295000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6295000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6305000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6315000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6315000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6315000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6325000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6335000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6335000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6335000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6345000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6355000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6355000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6355000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6365000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6375000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6375000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6375000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6385000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6395000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6395000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6395000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6405000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6415000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6415000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6415000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6425000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6435000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6435000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6435000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6445000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6455000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6455000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6455000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6465000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6475000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6475000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6475000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6485000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6495000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6495000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6495000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6505000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6515000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6515000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6515000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6525000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6535000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6535000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6535000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6545000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6555000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6555000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6555000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6565000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6575000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6575000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6575000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6585000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6595000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6595000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6595000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6605000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6615000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6615000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6615000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6625000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6635000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6635000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6635000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6645000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6655000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6655000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6655000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6665000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6675000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6675000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6675000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6685000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6695000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6695000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6695000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6705000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6715000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6715000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6715000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6725000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6735000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6735000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6735000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6745000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6755000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6755000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6755000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6765000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6775000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6775000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6775000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6785000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6795000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6795000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6795000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6805000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6815000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6815000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6815000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6825000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6835000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6835000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6835000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6845000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6855000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6855000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6855000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6865000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6875000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6875000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6875000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6885000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6895000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6895000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6895000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6905000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6915000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6915000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6915000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6925000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6935000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6935000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6935000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6945000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6955000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6955000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6955000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6965000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6975000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6975000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6975000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 6985000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 6995000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 6995000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 6995000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7005000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7015000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7015000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7015000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7025000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7035000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7035000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7035000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7045000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7055000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7055000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7055000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7065000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7075000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7075000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7075000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7085000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7095000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7095000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7095000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7105000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7115000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7115000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7115000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7125000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7135000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7135000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7135000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7145000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7155000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7155000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7155000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7165000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7175000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7175000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7175000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7185000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7195000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7195000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7195000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7205000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7215000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7215000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7215000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7225000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7235000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7235000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7235000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7245000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7255000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7255000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7255000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7265000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7275000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7275000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7275000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7285000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7295000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7295000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7295000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7305000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7315000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7315000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7315000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7325000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7335000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7335000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7335000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7345000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7355000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7355000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7355000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7365000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7375000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7375000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7375000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7385000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7395000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7395000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7395000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7405000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7415000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7415000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7415000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7425000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7435000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7435000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7435000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7445000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7455000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7455000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7455000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7465000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7475000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7475000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7475000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7485000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7495000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7495000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7495000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7505000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7515000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7515000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7515000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7525000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7535000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7535000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7535000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7545000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7555000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7555000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7555000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7565000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7575000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7575000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7575000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7585000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7595000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7595000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7595000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7605000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7615000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7615000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7615000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7625000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7635000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7635000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7635000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7645000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7655000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7655000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7655000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7665000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7675000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7675000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7675000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7685000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7695000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7695000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7695000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7705000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7715000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7715000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7715000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7725000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7735000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7735000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7735000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7745000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7755000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7755000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7755000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7765000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7775000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7775000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7775000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7785000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7795000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7795000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7795000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7805000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7815000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7815000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7815000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7825000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7835000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7835000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7835000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7845000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7855000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7855000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7855000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7865000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7875000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7875000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7875000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7885000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7895000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7895000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7895000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7905000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7915000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7915000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7915000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7925000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7935000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7935000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7935000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7945000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7955000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7955000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7955000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7965000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7975000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7975000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7975000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 7985000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 7995000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 7995000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 7995000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8005000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8015000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8015000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8015000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8025000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8035000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8035000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8035000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8045000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8055000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8055000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8055000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8065000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8075000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8075000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8075000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8085000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8095000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8095000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8095000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8105000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8115000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8115000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8115000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8125000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8135000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8135000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8135000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8145000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8155000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8155000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8155000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8165000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8175000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8175000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8175000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8185000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8195000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8195000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8195000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8205000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8215000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8215000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8215000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8225000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8235000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8235000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8235000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8245000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8255000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8255000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8255000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8265000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8275000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8275000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8275000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8285000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8295000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8295000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8295000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8305000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8315000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8315000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8315000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8325000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8335000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8335000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8335000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8345000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8355000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8355000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8355000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8365000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8375000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8375000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8375000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8385000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8395000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8395000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8395000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8405000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8415000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8415000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8415000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8425000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8435000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8435000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8435000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8445000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8455000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8455000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8455000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8465000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8475000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8475000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8475000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8485000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8495000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8495000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8495000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8505000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8515000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8515000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8515000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8525000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8535000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8535000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8535000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8545000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8555000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8555000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8555000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8565000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8575000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8575000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8575000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8585000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8595000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8595000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8595000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8605000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8615000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8615000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8615000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8625000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8635000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8635000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8635000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8645000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8655000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8655000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8655000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8665000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8675000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8675000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8675000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8685000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8695000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8695000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8695000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8705000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8715000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8715000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8715000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8725000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8735000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8735000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8735000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8745000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8755000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8755000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8755000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8765000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8775000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8775000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8775000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8785000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8795000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8795000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8795000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8805000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8815000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8815000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8815000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8825000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8835000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8835000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8835000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8845000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8855000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8855000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8855000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8865000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8875000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8875000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8875000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8885000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8895000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8895000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8895000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8905000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8915000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8915000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8915000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8925000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8935000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8935000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8935000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8945000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8955000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8955000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8955000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8965000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8975000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8975000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8975000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 8985000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 8995000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 8995000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 8995000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9005000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9015000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9015000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9015000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9025000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9035000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9035000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9035000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9045000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9055000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9055000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9055000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9065000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9075000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9075000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9075000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9085000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9095000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9095000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9095000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9105000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9115000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9115000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9115000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9125000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9135000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9135000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9135000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9145000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9155000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9155000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9155000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9165000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9175000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9175000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9175000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9185000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9195000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9195000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9195000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9205000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9215000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9215000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9215000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9225000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9235000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9235000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9235000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9245000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9255000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9255000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9255000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9265000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9275000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9275000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9275000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9285000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9295000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9295000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9295000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9305000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9315000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9315000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9315000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9325000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9335000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9335000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9335000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9345000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9355000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9355000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9355000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9365000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9375000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9375000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9375000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9385000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9395000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9395000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9395000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9405000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9415000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9415000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9415000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9425000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9435000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9435000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9435000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9445000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9455000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9455000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9455000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9465000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9475000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9475000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9475000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9485000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9495000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9495000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9495000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9505000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9515000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9515000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9515000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9525000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9535000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9535000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9535000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9545000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9555000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9555000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9555000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9565000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9575000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9575000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9575000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9585000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9595000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9595000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9595000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9605000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9615000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9615000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9615000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9625000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9635000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9635000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9635000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9645000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9655000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9655000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9655000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9665000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9675000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9675000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9675000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9685000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9695000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9695000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9695000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9705000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9715000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9715000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9715000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9725000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9735000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9735000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9735000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9745000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9755000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9755000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9755000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9765000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9775000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9775000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9775000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9785000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9795000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9795000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9795000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9805000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9815000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9815000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9815000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9825000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9835000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9835000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9835000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9845000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9855000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9855000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9855000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9865000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9875000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9875000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9875000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9885000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9895000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9895000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9895000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9905000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9915000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9915000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9915000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9925000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9935000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9935000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9935000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9945000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9955000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9955000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9955000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9965000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9975000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9975000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9975000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 9985000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 9995000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 9995000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 9995000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 10005000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 10015000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 10015000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 10015000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 10025000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 10035000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 10035000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 10035000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 10045000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 10055000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 10055000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 10055000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 10065000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 10075000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 10075000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 10075000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 10085000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 10095000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 10095000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 10095000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 10105000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 10115000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 10115000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 10115000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 10125000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 10135000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 10135000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 10135000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 10145000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 10155000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 10155000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 10155000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 10165000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO my_output_monitor.sv(47) @ 10175000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 10175000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_ERROR my_scoreboard.sv(45) @ 10175000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO my_output_monitor.sv(44) @ 10185000: uvm_test_top.o_agt.o_mon [my_output_monitor] Begin to collect registers
UVM_INFO @ 10195000: main_objection [OBJTN_TRC] Object uvm_test_top.i_agt.sqr.my_sequence dropped 1 main_objection objection(s): count=0  total=0
UVM_INFO my_output_monitor.sv(47) @ 10195000: uvm_test_top.o_agt.o_mon [my_output_monitor] End collecting registers
UVM_INFO my_output_monitor.sv(38) @ 10195000: uvm_test_top.o_agt.o_mon [my_output_monitor] collect_trans is called
UVM_INFO @ 10195000: main_objection [OBJTN_TRC] Object uvm_test_top.i_agt.sqr.my_sequence all_dropped 1 main_objection objection(s): count=0  total=0
UVM_ERROR my_scoreboard.sv(45) @ 10195000: uvm_test_top.scb [my_scoreboard] Expected Queue is EMPTY
UVM_INFO @ 10195000: main_objection [OBJTN_TRC] Object uvm_test_top.i_agt.sqr subtracted 1 main_objection objection(s) from its total (dropped from source object ): count=0  total=0
UVM_INFO @ 10195000: main_objection [OBJTN_TRC] Object uvm_test_top.i_agt.sqr subtracted 1 main_objection objection(s) from its total (all_dropped from source object ): count=0  total=0
UVM_INFO @ 10195000: main_objection [OBJTN_TRC] Object uvm_test_top.i_agt subtracted 1 main_objection objection(s) from its total (dropped from source object ): count=0  total=0
UVM_INFO @ 10195000: main_objection [OBJTN_TRC] Object uvm_test_top.i_agt subtracted 1 main_objection objection(s) from its total (all_dropped from source object ): count=0  total=0
UVM_INFO @ 10195000: main_objection [OBJTN_TRC] Object uvm_test_top subtracted 1 main_objection objection(s) from its total (dropped from source object uvm_test_top.i_agt.sqr.my_sequence): count=0  total=0
UVM_INFO @ 10195000: main_objection [OBJTN_TRC] Object uvm_test_top subtracted 1 main_objection objection(s) from its total (all_dropped from source object uvm_test_top.i_agt.sqr.my_sequence): count=0  total=0
UVM_INFO @ 10195000: main_objection [OBJTN_TRC] Object uvm_top subtracted 1 main_objection objection(s) from its total (dropped from source object uvm_test_top.i_agt.sqr.my_sequence): count=0  total=0
UVM_INFO @ 10195000: main_objection [OBJTN_TRC] Object uvm_top subtracted 1 main_objection objection(s) from its total (all_dropped from source object uvm_test_top.i_agt.sqr.my_sequence): count=0  total=0
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(730) @ 10195000: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.main' (id=116) Completed phase
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched.post_main raised 1 phase_hopper_objection objection(s) (phase scheduled): count=1  total=1
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm_top added 1 phase_hopper_objection objection(s) to its total (raised from source object uvm.uvm_sched.post_main, phase scheduled): count=0  total=3
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(405) @ 10195000: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.post_main' (id=121) Scheduled from phase uvm.uvm_sched.main
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched.main dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched.main all_dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm_top subtracted 1 phase_hopper_objection objection(s) from its total (dropped from source object uvm.uvm_sched.main, phase done): count=0  total=2
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(436) @ 10195000: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.post_main' (id=121) Starting phase
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(518) @ 10195000: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.post_main' (id=121) No objections raised, skipping phase
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(730) @ 10195000: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.post_main' (id=121) Completed phase
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched.pre_shutdown raised 1 phase_hopper_objection objection(s) (phase scheduled): count=1  total=1
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm_top added 1 phase_hopper_objection objection(s) to its total (raised from source object uvm.uvm_sched.pre_shutdown, phase scheduled): count=0  total=3
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(405) @ 10195000: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.pre_shutdown' (id=126) Scheduled from phase uvm.uvm_sched.post_main
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched.post_main dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched.post_main all_dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm_top subtracted 1 phase_hopper_objection objection(s) from its total (dropped from source object uvm.uvm_sched.post_main, phase done): count=0  total=2
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(436) @ 10195000: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.pre_shutdown' (id=126) Starting phase
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(518) @ 10195000: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.pre_shutdown' (id=126) No objections raised, skipping phase
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(730) @ 10195000: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.pre_shutdown' (id=126) Completed phase
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched.shutdown raised 1 phase_hopper_objection objection(s) (phase scheduled): count=1  total=1
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm_top added 1 phase_hopper_objection objection(s) to its total (raised from source object uvm.uvm_sched.shutdown, phase scheduled): count=0  total=3
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(405) @ 10195000: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.shutdown' (id=131) Scheduled from phase uvm.uvm_sched.pre_shutdown
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched.pre_shutdown dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched.pre_shutdown all_dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm_top subtracted 1 phase_hopper_objection objection(s) from its total (dropped from source object uvm.uvm_sched.pre_shutdown, phase done): count=0  total=2
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(436) @ 10195000: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.shutdown' (id=131) Starting phase
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(518) @ 10195000: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.shutdown' (id=131) No objections raised, skipping phase
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(730) @ 10195000: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.shutdown' (id=131) Completed phase
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched.post_shutdown raised 1 phase_hopper_objection objection(s) (phase scheduled): count=1  total=1
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm_top added 1 phase_hopper_objection objection(s) to its total (raised from source object uvm.uvm_sched.post_shutdown, phase scheduled): count=0  total=3
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(405) @ 10195000: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.post_shutdown' (id=136) Scheduled from phase uvm.uvm_sched.shutdown
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched.shutdown dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched.shutdown all_dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm_top subtracted 1 phase_hopper_objection objection(s) from its total (dropped from source object uvm.uvm_sched.shutdown, phase done): count=0  total=2
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(436) @ 10195000: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.post_shutdown' (id=136) Starting phase
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(518) @ 10195000: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.post_shutdown' (id=136) No objections raised, skipping phase
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(730) @ 10195000: reporter [PH/TRC/DONE] Phase 'common.run' (id=175) Completed phase
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object common.extract raised 1 phase_hopper_objection objection(s) (phase scheduled): count=1  total=1
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm_top added 1 phase_hopper_objection objection(s) to its total (raised from source object common.extract, phase scheduled): count=0  total=3
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(405) @ 10195000: reporter [PH/TRC/SCHEDULED] Phase 'common.extract' (id=180) Scheduled from phase common.run
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object common.run dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object common.run all_dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm_top subtracted 1 phase_hopper_objection objection(s) from its total (dropped from source object common.run, phase done): count=0  total=2
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(730) @ 10195000: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.post_shutdown' (id=136) Completed phase
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched_end raised 1 phase_hopper_objection objection(s) (phase scheduled): count=1  total=1
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm_top added 1 phase_hopper_objection objection(s) to its total (raised from source object uvm.uvm_sched_end, phase scheduled): count=0  total=3
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(405) @ 10195000: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched_end' (id=77) Scheduled from phase uvm.uvm_sched.post_shutdown
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched.post_shutdown dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched.post_shutdown all_dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm_top subtracted 1 phase_hopper_objection objection(s) from its total (dropped from source object uvm.uvm_sched.post_shutdown, phase done): count=0  total=2
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(436) @ 10195000: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched_end' (id=77) Starting phase
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(730) @ 10195000: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched_end' (id=77) Completed phase
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_end raised 1 phase_hopper_objection objection(s) (phase scheduled): count=1  total=1
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm_top added 1 phase_hopper_objection objection(s) to its total (raised from source object uvm.uvm_end, phase scheduled): count=0  total=3
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(405) @ 10195000: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_end' (id=73) Scheduled from phase uvm.uvm_sched_end
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched_end dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_sched_end all_dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm_top subtracted 1 phase_hopper_objection objection(s) from its total (dropped from source object uvm.uvm_sched_end, phase done): count=0  total=2
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(436) @ 10195000: reporter [PH/TRC/STRT] Phase 'uvm.uvm_end' (id=73) Starting phase
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(730) @ 10195000: reporter [PH/TRC/DONE] Phase 'uvm.uvm_end' (id=73) Completed phase
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_end dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(436) @ 10195000: reporter [PH/TRC/STRT] Phase 'common.extract' (id=180) Starting phase
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm.uvm_end all_dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm_top subtracted 1 phase_hopper_objection objection(s) from its total (dropped from source object uvm.uvm_end, phase done): count=0  total=1
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(730) @ 10195000: reporter [PH/TRC/DONE] Phase 'common.extract' (id=180) Completed phase
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object common.check raised 1 phase_hopper_objection objection(s) (phase scheduled): count=1  total=1
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm_top added 1 phase_hopper_objection objection(s) to its total (raised from source object common.check, phase scheduled): count=0  total=2
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(405) @ 10195000: reporter [PH/TRC/SCHEDULED] Phase 'common.check' (id=185) Scheduled from phase common.extract
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object common.extract dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object common.extract all_dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm_top subtracted 1 phase_hopper_objection objection(s) from its total (dropped from source object common.extract, phase done): count=0  total=1
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(436) @ 10195000: reporter [PH/TRC/STRT] Phase 'common.check' (id=185) Starting phase
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(730) @ 10195000: reporter [PH/TRC/DONE] Phase 'common.check' (id=185) Completed phase
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object common.report raised 1 phase_hopper_objection objection(s) (phase scheduled): count=1  total=1
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm_top added 1 phase_hopper_objection objection(s) to its total (raised from source object common.report, phase scheduled): count=0  total=2
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(405) @ 10195000: reporter [PH/TRC/SCHEDULED] Phase 'common.report' (id=190) Scheduled from phase common.check
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object common.check dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object common.check all_dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm_top subtracted 1 phase_hopper_objection objection(s) from its total (dropped from source object common.check, phase done): count=0  total=1
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(436) @ 10195000: reporter [PH/TRC/STRT] Phase 'common.report' (id=190) Starting phase
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(730) @ 10195000: reporter [PH/TRC/DONE] Phase 'common.report' (id=190) Completed phase
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object common.final raised 1 phase_hopper_objection objection(s) (phase scheduled): count=1  total=1
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm_top added 1 phase_hopper_objection objection(s) to its total (raised from source object common.final, phase scheduled): count=0  total=2
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(405) @ 10195000: reporter [PH/TRC/SCHEDULED] Phase 'common.final' (id=195) Scheduled from phase common.report
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object common.report dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object common.report all_dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm_top subtracted 1 phase_hopper_objection objection(s) from its total (dropped from source object common.report, phase done): count=0  total=1
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(436) @ 10195000: reporter [PH/TRC/STRT] Phase 'common.final' (id=195) Starting phase
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(730) @ 10195000: reporter [PH/TRC/DONE] Phase 'common.final' (id=195) Completed phase
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object common.common_end raised 1 phase_hopper_objection objection(s) (phase scheduled): count=1  total=1
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm_top added 1 phase_hopper_objection objection(s) to its total (raised from source object common.common_end, phase scheduled): count=0  total=2
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(405) @ 10195000: reporter [PH/TRC/SCHEDULED] Phase 'common.common_end' (id=151) Scheduled from phase common.final
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object common.final dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object common.final all_dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm_top subtracted 1 phase_hopper_objection objection(s) from its total (dropped from source object common.final, phase done): count=0  total=1
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(436) @ 10195000: reporter [PH/TRC/STRT] Phase 'common.common_end' (id=151) Starting phase
UVM_INFO ./uvm/src/base/uvm_phase_hopper.svh(730) @ 10195000: reporter [PH/TRC/DONE] Phase 'common.common_end' (id=151) Completed phase
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object common.common_end dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object common.common_end all_dropped 1 phase_hopper_objection objection(s) (phase done): count=0  total=0
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm_top subtracted 1 phase_hopper_objection objection(s) from its total (dropped from source object common.common_end, phase done): count=0  total=0
UVM_INFO @ 10195000: phase_hopper_objection [OBJTN_TRC] Object uvm_top subtracted 1 phase_hopper_objection objection(s) from its total (all_dropped from source object common.common_end, phase done): count=0  total=0
UVM_INFO ./uvm/src/base/uvm_report_server.svh(1009) @ 10195000: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO : 1732
UVM_WARNING :    0
UVM_ERROR :  460
UVM_FATAL :    0
** Report counts by id
[CFGDB/GET]    39
[CFGDB/SET]     4
[MISCMP]     8
[OBJTN_TRC]   151
[PH/TRC/DONE]    27
[PH/TRC/SCHEDULED]    27
[PH/TRC/SKIP]    12
[PH/TRC/STRT]    27
[RNTST]     1
[UVM/RELNOTES]     1
[my_driver]    22
[my_input_monitor]    13
[my_model]    17
[my_output_monitor]  1382
[my_scoreboard]   461

$finish called from file "./uvm/src/base/uvm_root.svh", line 633.
$finish at simulation time             10195000
Simulation complete, time is 10195000 ps.
uvm_root.svh, 631 :       if (get_finish_on_completion()) begin

ucli% ucliCore::getToolPID
53275
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi3* : Flush all FSDB Files at 10,195,000 ps.

ucli% senv
activeDomain: Verilog
activeFile: ./uvm/src/base/uvm_root.svh
activeFrame: 2
activeLine: 631
activeScope: uvm_pkg.\uvm_root::run_test 
activeThread: 14
endCol: 0
file: ./uvm/src/base/uvm_root.svh
frame: 2
fsdbFilename: 
fsdbNewFlow: 1
hasTB: 1
inputFilename: 
keyFilename: ucli.key
line: 631
logFilename: vcs.log
macroIndex: -1
macroOffset: -1
pid: 53275
scope: uvm_pkg.\uvm_root::run_test 
startCol: 0
state: stopped
thread: 14
time: 10195000
timePrecision: 1 ps
vcdFilename: 
vpdFilename:
ucli% synUtils::resolveSourceFilename ./uvm/src/base/uvm_root.svh
./uvm/src/base/uvm_root.svh
ucli% puts $::ucliCore::cbug_active
0

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% checkpoint -list -all
There are no checkpoints present.
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% stop
No stop points are set
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% finish; quit
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10195000 ps
CPU Time:      0.240 seconds;       Data structure size:   0.5Mb
Sat Sep 14 15:06:27 2024

VERDI_SIM_Terminated

