// Seed: 1050491468
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_16, id_17;
  assign id_4 = id_8;
endmodule
module module_1 (
    input  wand  id_0,
    input  tri0  id_1,
    input  wor   id_2,
    output tri1  id_3,
    input  wand  id_4,
    input  uwire id_5,
    input  tri0  id_6,
    output tri1  id_7
);
  wire id_9;
  wire id_10;
  module_0(
      id_10,
      id_10,
      id_10,
      id_9,
      id_9,
      id_9,
      id_10,
      id_10,
      id_10,
      id_9,
      id_10,
      id_9,
      id_10,
      id_9,
      id_9
  );
  wire id_11;
  wire id_12;
  id_13(
      .id_0(1), .id_1(1)
  );
  wire id_14;
  assign id_3 = id_11;
endmodule
