R[] Access the main ARM core register bank 
<P></P>
<P>Pseudocode details of ARM core register operations on page A2-46 </P>
<P>Pseudocode details for ARM&nbsp; core register access on page B1-629</P>
<P></P>
<P>// R[] - non-assignment form<BR>// =========================</P>
<P>bits(32) R[integer n]<BR>&nbsp;&nbsp;&nbsp; assert n &gt;= 0 &amp;&amp; n &lt;= 15;<BR>&nbsp;&nbsp;&nbsp; if n == 15 then<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; result = _R[RName_PC] + 4;<BR>&nbsp;&nbsp;&nbsp; elsif n == 14 then<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; result = _R[RName_LR]<BR>&nbsp;&nbsp;&nbsp; elsif n == 13 then<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LookUpSP();<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; result = _R[SP];<BR>&nbsp;&nbsp;&nbsp; else<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; result = _R[RName:n];<BR>&nbsp;&nbsp;&nbsp; return result;</P>
<P>// R[] - assignment form<BR>// =====================</P>
<P>R[integer n] = bits(32) value<BR>&nbsp;&nbsp;&nbsp; assert n &gt;= 0 &amp;&amp; n &lt;= 14;<BR>&nbsp;&nbsp;&nbsp; if n == 13 then<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LookUpSP();<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; _R[SP] = value;<BR>&nbsp;&nbsp;&nbsp; else<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; _R[RName:n] = value;<BR>&nbsp;&nbsp;&nbsp; return; 
<P>// The names of the core registers. SP is a banked register.<BR>enumeration RName {RName0, RName1, RName2, RName3, RName4, RName5, RName6,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; RName7, RName8, RName9, RName10, RName11, RName12,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; RNameSP_main, RNameSP_process, RName_LR, RName_PC};<BR>// The physical array of core registers.<BR>//<BR>// _R[RName_PC] is defined to be the address of the current instruction.<BR>// The offset of 4 bytes is applied to it by the register access functions.<BR>&nbsp;&nbsp;&nbsp; array bits(32) _R[RName];