D:/XO-Workspace/Personal_Project/OtherWorkspace/TianXuanVerilogCourse/HW7_Gowin/src/full_adder.v {1 {vlog -work HW7_Gowin -stats=none D:/XO-Workspace/Personal_Project/OtherWorkspace/TianXuanVerilogCourse/HW7_Gowin/src/full_adder.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module full_adder

Top level modules:
	full_adder

} {} {}}
