INFO: [VRFC 10-163] Analyzing VHDL file "T:/Lab6/Lab6.srcs/sources_1/imports/sources_1/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/Lab6/Lab6.srcs/sources_1/imports/sources_1/micro_store.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity micro_store
INFO: [VRFC 10-163] Analyzing VHDL file "T:/Lab6/Lab6.srcs/sources_1/imports/sources_1/microPC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity microPC
INFO: [VRFC 10-163] Analyzing VHDL file "T:/Lab6/Lab6.srcs/sources_1/imports/sources_1/ins_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ins_register
INFO: [VRFC 10-163] Analyzing VHDL file "T:/Lab6/Lab6.srcs/sources_1/imports/sources_1/incrementer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity incrementer
INFO: [VRFC 10-163] Analyzing VHDL file "T:/Lab6/Lab6.srcs/sources_1/imports/sources_1/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "T:/Lab6/Lab6.srcs/sources_1/imports/sources_1/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "T:/Lab6/Lab6.srcs/sources_1/imports/sources_1/microCU_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity microCU_top
INFO: [VRFC 10-163] Analyzing VHDL file "T:/Lab6/Lab6.srcs/sources_1/imports/sources_1/LUT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT
INFO: [VRFC 10-163] Analyzing VHDL file "T:/Lab6/Lab6.srcs/sources_1/imports/sources_1/Lab2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab2mem
INFO: [VRFC 10-163] Analyzing VHDL file "T:/Lab6/Lab6.srcs/sources_1/new/DSP_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DSP_REG
INFO: [VRFC 10-163] Analyzing VHDL file "T:/Lab6/Lab6.srcs/sources_1/imports/sources_1/ClkDiv.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ClkDiv
INFO: [VRFC 10-163] Analyzing VHDL file "T:/Lab6/Lab6.srcs/sources_1/imports/sources_1/ALU_Behavioural.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "T:/Lab6/Lab6.srcs/sources_1/imports/sources_1/sevseg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sev_seg
INFO: [VRFC 10-163] Analyzing VHDL file "T:/Lab6/Lab6.srcs/sources_1/imports/new/micro_proc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity micro_proc
INFO: [VRFC 10-163] Analyzing VHDL file "T:/Lab6/Lab6.srcs/sources_1/new/ins_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ins_module
INFO: [VRFC 10-163] Analyzing VHDL file "T:/Lab6/Lab6.srcs/sources_1/new/Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Top
INFO: [VRFC 10-163] Analyzing VHDL file "T:/Lab6/Lab6.srcs/sim_1/imports/new/Top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "T:/Lab6/Lab6.srcs/sim_1/imports/new/inst-control_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inst_control_tb
INFO: [VRFC 10-163] Analyzing VHDL file "T:/Lab6/Lab6.srcs/sim_1/imports/new/mem_alu_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mem_alu_tb
