
*** Running vivado
    with args -log System_xbar_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source System_xbar_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source System_xbar_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 325.184 ; gain = 87.656
INFO: [Synth 8-638] synthesizing module 'System_xbar_0' [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ip/System_xbar_0/synth/System_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_axi_crossbar' [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_crossbar' [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_si_transactor' [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_addr_decoder' [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (1#1) [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (2#1) [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_addr_decoder' (3#1) [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo' [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_ndeep_srl' [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (4#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_ndeep_srl' (5#1) [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo' (6#1) [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_arbiter_resp' [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_arbiter_resp' (7#1) [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (8#1) [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_si_transactor' (9#1) [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_si_transactor__parameterized0' [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (9#1) [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_si_transactor__parameterized0' (9#1) [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_splitter' [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_splitter' (10#1) [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_wdata_router' [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_reg_srl_fifo' [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_ndeep_srl__parameterized0' [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_ndeep_srl__parameterized0' (10#1) [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_reg_srl_fifo' (11#1) [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_wdata_router' (12#1) [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo__parameterized0' [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo__parameterized0' (12#1) [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_wdata_mux' [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_wdata_mux' (13#1) [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice' [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (14#1) [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' (15#1) [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized0' [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized0' (15#1) [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized1' [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized1' (15#1) [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized2' [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized2' (15#1) [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (16#1) [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice' (17#1) [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo__parameterized1' [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_ndeep_srl__parameterized1' [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_ndeep_srl__parameterized1' (17#1) [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo__parameterized1' (17#1) [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_wdata_mux__parameterized0' [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_wdata_mux__parameterized0' (17#1) [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_decerr_slave' [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_decerr_slave' (18#1) [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_addr_arbiter' [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_addr_arbiter' (19#1) [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_crossbar' (20#1) [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_axi_crossbar' (21#1) [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'System_xbar_0' (22#1) [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ip/System_xbar_0/synth/System_xbar_0.v:59]
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 483.230 ; gain = 245.703
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 483.230 ; gain = 245.703
INFO: [Device 21-403] Loading part xc7z007sclg225-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.211 . Memory (MB): peak = 732.391 ; gain = 2.953
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 732.391 ; gain = 494.863
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 732.391 ; gain = 494.863
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 732.391 ; gain = 494.863
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 732.391 ; gain = 494.863
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 732.391 ; gain = 494.863
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 732.391 ; gain = 494.863
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 793.863 ; gain = 556.336
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 794.883 ; gain = 557.355
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 794.883 ; gain = 557.355
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 794.883 ; gain = 557.355
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 794.883 ; gain = 557.355
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 794.883 ; gain = 557.355
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 794.883 ; gain = 557.355
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 794.883 ; gain = 557.355

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    34|
|2     |LUT1    |    43|
|3     |LUT2    |     6|
|4     |LUT3    |   141|
|5     |LUT4    |    86|
|6     |LUT5    |    95|
|7     |LUT6    |   284|
|8     |SRLC32E |     2|
|9     |FDRE    |   767|
|10    |FDSE    |     6|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 794.883 ; gain = 557.355
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 794.883 ; gain = 559.941
