# Logical Networks project
Project for the course "Logical Networks".
The assignment was to describe and synthesize, using VHDL, an FPGA used to solve the problem given in the assignment.

## Developers

- Matteo Marchisciana (https://github.com/Marchingegno)
- Andrea Marcer (https://github.com/AndreaMarcer)
