# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../ASU_4bit.srcs/sim_1/new/TB_ASU_4bit.vhd" \

# Do not sort compile order
nosort
