{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728644918718 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728644918722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 11 22:08:37 2024 " "Processing started: Fri Oct 11 22:08:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728644918722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644918722 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644918722 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728644919369 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728644919369 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 proc_extension_top.v(5) " "Verilog HDL Declaration information at proc_extension_top.v(5): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "proc_extension_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728644928179 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 proc_extension_top.v(6) " "Verilog HDL Declaration information at proc_extension_top.v(6): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "proc_extension_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728644928179 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 proc_extension_top.v(7) " "Verilog HDL Declaration information at proc_extension_top.v(7): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "proc_extension_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728644928179 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 proc_extension_top.v(8) " "Verilog HDL Declaration information at proc_extension_top.v(8): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "proc_extension_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728644928179 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 proc_extension_top.v(9) " "Verilog HDL Declaration information at proc_extension_top.v(9): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "proc_extension_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728644928179 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 proc_extension_top.v(11) " "Verilog HDL Declaration information at proc_extension_top.v(11): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "proc_extension_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728644928179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_extension_top.v 2 2 " "Found 2 design units, including 2 entities, in source file proc_extension_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_extension_top " "Found entity 1: proc_extension_top" {  } { { "proc_extension_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644928194 ""} { "Info" "ISGN_ENTITY_NAME" "2 binary_to_bcd " "Found entity 2: binary_to_bcd" {  } { { "proc_extension_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644928194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644928194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece2072_assignment_skeleton/proc_extension_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ece2072_assignment_skeleton/proc_extension_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_extension_tb " "Found entity 1: proc_extension_tb" {  } { { "ece2072_assignment_skeleton/proc_extension_tb.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_extension_tb.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644928194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644928194 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "proc_extension.v(107) " "Verilog HDL information at proc_extension.v(107): always construct contains both blocking and non-blocking assignments" {  } { { "ece2072_assignment_skeleton/proc_extension.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_extension.v" 107 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1728644928194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece2072_assignment_skeleton/proc_extension.v 1 1 " "Found 1 design units, including 1 entities, in source file ece2072_assignment_skeleton/proc_extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_proc_ext " "Found entity 1: simple_proc_ext" {  } { { "ece2072_assignment_skeleton/proc_extension.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_extension.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644928194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644928194 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 proc_memory_top.v(6) " "Verilog HDL Declaration information at proc_memory_top.v(6): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728644928210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 proc_memory_top.v(6) " "Verilog HDL Declaration information at proc_memory_top.v(6): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728644928210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 proc_memory_top.v(6) " "Verilog HDL Declaration information at proc_memory_top.v(6): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728644928210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 proc_memory_top.v(6) " "Verilog HDL Declaration information at proc_memory_top.v(6): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728644928210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 proc_memory_top.v(6) " "Verilog HDL Declaration information at proc_memory_top.v(6): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728644928210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 proc_memory_top.v(7) " "Verilog HDL Declaration information at proc_memory_top.v(7): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728644928210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_memory_top.v 3 3 " "Found 3 design units, including 3 entities, in source file proc_memory_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_memory_top " "Found entity 1: proc_memory_top" {  } { { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644928210 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_divider " "Found entity 2: clock_divider" {  } { { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644928210 ""} { "Info" "ISGN_ENTITY_NAME" "3 clock_divider_slow " "Found entity 3: clock_divider_slow" {  } { { "proc_memory_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644928210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644928210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece2072_assignment_skeleton/proc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ece2072_assignment_skeleton/proc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_tb " "Found entity 1: proc_tb" {  } { { "ece2072_assignment_skeleton/proc_tb.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_tb.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644928210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644928210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644928228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644928228 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "components_tb.v(241) " "Verilog HDL warning at components_tb.v(241): extended using \"x\" or \"z\"" {  } { { "ece2072_assignment_skeleton/components_tb.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components_tb.v" 241 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1728644928236 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "components_tb.v(248) " "Verilog HDL warning at components_tb.v(248): extended using \"x\" or \"z\"" {  } { { "ece2072_assignment_skeleton/components_tb.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components_tb.v" 248 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1728644928236 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "components_tb.v(255) " "Verilog HDL warning at components_tb.v(255): extended using \"x\" or \"z\"" {  } { { "ece2072_assignment_skeleton/components_tb.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components_tb.v" 255 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1728644928236 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "components_tb.v(262) " "Verilog HDL warning at components_tb.v(262): extended using \"x\" or \"z\"" {  } { { "ece2072_assignment_skeleton/components_tb.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components_tb.v" 262 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1728644928236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece2072_assignment_skeleton/components_tb.v 6 6 " "Found 6 design units, including 6 entities, in source file ece2072_assignment_skeleton/components_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extender_tb " "Found entity 1: sign_extender_tb" {  } { { "ece2072_assignment_skeleton/components_tb.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components_tb.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644928241 ""} { "Info" "ISGN_ENTITY_NAME" "2 tick_FSM_tb " "Found entity 2: tick_FSM_tb" {  } { { "ece2072_assignment_skeleton/components_tb.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components_tb.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644928241 ""} { "Info" "ISGN_ENTITY_NAME" "3 alu_tb " "Found entity 3: alu_tb" {  } { { "ece2072_assignment_skeleton/components_tb.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components_tb.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644928241 ""} { "Info" "ISGN_ENTITY_NAME" "4 multiplexer_tb " "Found entity 4: multiplexer_tb" {  } { { "ece2072_assignment_skeleton/components_tb.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components_tb.v" 283 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644928241 ""} { "Info" "ISGN_ENTITY_NAME" "5 register_n_tb " "Found entity 5: register_n_tb" {  } { { "ece2072_assignment_skeleton/components_tb.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components_tb.v" 413 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644928241 ""} { "Info" "ISGN_ENTITY_NAME" "6 components_tb " "Found entity 6: components_tb" {  } { { "ece2072_assignment_skeleton/components_tb.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components_tb.v" 502 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644928241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644928241 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "components.v(157) " "Verilog HDL warning at components.v(157): extended using \"x\" or \"z\"" {  } { { "ece2072_assignment_skeleton/components.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1728644928246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece2072_assignment_skeleton/components.v 5 5 " "Found 5 design units, including 5 entities, in source file ece2072_assignment_skeleton/components.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "ece2072_assignment_skeleton/components.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644928246 ""} { "Info" "ISGN_ENTITY_NAME" "2 tick_FSM " "Found entity 2: tick_FSM" {  } { { "ece2072_assignment_skeleton/components.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644928246 ""} { "Info" "ISGN_ENTITY_NAME" "3 multiplexer " "Found entity 3: multiplexer" {  } { { "ece2072_assignment_skeleton/components.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644928246 ""} { "Info" "ISGN_ENTITY_NAME" "4 ALU " "Found entity 4: ALU" {  } { { "ece2072_assignment_skeleton/components.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components.v" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644928246 ""} { "Info" "ISGN_ENTITY_NAME" "5 register_n " "Found entity 5: register_n" {  } { { "ece2072_assignment_skeleton/components.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644928246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644928246 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "proc.v(108) " "Verilog HDL information at proc.v(108): always construct contains both blocking and non-blocking assignments" {  } { { "ece2072_assignment_skeleton/proc.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc.v" 108 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1728644928257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece2072_assignment_skeleton/proc.v 1 1 " "Found 1 design units, including 1 entities, in source file ece2072_assignment_skeleton/proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_proc " "Found entity 1: simple_proc" {  } { { "ece2072_assignment_skeleton/proc.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644928257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644928257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_top " "Found entity 1: proc_top" {  } { { "proc_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644928257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644928257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece2072_assignment_skeleton/proc_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file ece2072_assignment_skeleton/proc_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_memory " "Found entity 1: proc_memory" {  } { { "ece2072_assignment_skeleton/proc_memory.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644928274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644928274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_ip " "Found entity 1: rom_ip" {  } { { "rom_ip.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644928274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644928274 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proc_memory_top " "Elaborating entity \"proc_memory_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728644928401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clk_div " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clk_div\"" {  } { { "proc_memory_top.v" "clk_div" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728644928401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_ip rom_ip:instruction_memory " "Elaborating entity \"rom_ip\" for hierarchy \"rom_ip:instruction_memory\"" {  } { { "proc_memory_top.v" "instruction_memory" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728644928416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_ip:instruction_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_ip:instruction_memory\|altsyncram:altsyncram_component\"" {  } { { "rom_ip.v" "altsyncram_component" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728644928484 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_ip:instruction_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_ip:instruction_memory\|altsyncram:altsyncram_component\"" {  } { { "rom_ip.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728644928484 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_ip:instruction_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_ip:instruction_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644928484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644928484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644928484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ece2072_assignment_skeleton/memory.mif " "Parameter \"init_file\" = \"./ece2072_assignment_skeleton/memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644928484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644928484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644928484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644928484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644928484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644928484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644928484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644928484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644928484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644928484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728644928484 ""}  } { { "rom_ip.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728644928484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pgb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pgb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pgb1 " "Found entity 1: altsyncram_pgb1" {  } { { "db/altsyncram_pgb1.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644928543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644928543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pgb1 rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated " "Elaborating entity \"altsyncram_pgb1\" for hierarchy \"rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728644928543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5j9 " "Found entity 1: decode_5j9" {  } { { "db/decode_5j9.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/decode_5j9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644928606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644928606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5j9 rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|decode_5j9:rden_decode " "Elaborating entity \"decode_5j9\" for hierarchy \"rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|decode_5j9:rden_decode\"" {  } { { "db/altsyncram_pgb1.tdf" "rden_decode" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728644928609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_b3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_b3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_b3b " "Found entity 1: mux_b3b" {  } { { "db/mux_b3b.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/mux_b3b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728644928654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644928654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_b3b rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|mux_b3b:mux2 " "Elaborating entity \"mux_b3b\" for hierarchy \"rom_ip:instruction_memory\|altsyncram:altsyncram_component\|altsyncram_pgb1:auto_generated\|mux_b3b:mux2\"" {  } { { "db/altsyncram_pgb1.tdf" "mux2" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728644928654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_memory proc_memory:processor " "Elaborating entity \"proc_memory\" for hierarchy \"proc_memory:processor\"" {  } { { "proc_memory_top.v" "processor" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728644928733 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "proc_memory.v(99) " "Verilog HDL Case Statement information at proc_memory.v(99): all case item expressions in this case statement are onehot" {  } { { "ece2072_assignment_skeleton/proc_memory.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_memory.v" 99 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1728644928733 "|proc_memory_top|proc_memory:processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend proc_memory:processor\|sign_extend:extend " "Elaborating entity \"sign_extend\" for hierarchy \"proc_memory:processor\|sign_extend:extend\"" {  } { { "ece2072_assignment_skeleton/proc_memory.v" "extend" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_memory.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728644928733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_n proc_memory:processor\|register_n:reg_PC " "Elaborating entity \"register_n\" for hierarchy \"proc_memory:processor\|register_n:reg_PC\"" {  } { { "ece2072_assignment_skeleton/proc_memory.v" "reg_PC" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_memory.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728644928733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_n proc_memory:processor\|register_n:reg_IR " "Elaborating entity \"register_n\" for hierarchy \"proc_memory:processor\|register_n:reg_IR\"" {  } { { "ece2072_assignment_skeleton/proc_memory.v" "reg_IR" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728644928749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer proc_memory:processor\|multiplexer:mux " "Elaborating entity \"multiplexer\" for hierarchy \"proc_memory:processor\|multiplexer:mux\"" {  } { { "ece2072_assignment_skeleton/proc_memory.v" "mux" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_memory.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728644928749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU proc_memory:processor\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"proc_memory:processor\|ALU:alu\"" {  } { { "ece2072_assignment_skeleton/proc_memory.v" "alu" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_memory.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728644928749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tick_FSM proc_memory:processor\|tick_FSM:counter " "Elaborating entity \"tick_FSM\" for hierarchy \"proc_memory:processor\|tick_FSM:counter\"" {  } { { "ece2072_assignment_skeleton/proc_memory.v" "counter" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_memory.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728644928764 ""}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "current_state " "Can't recognize finite state machine \"current_state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1728644928764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_bcd binary_to_bcd:b2b_display " "Elaborating entity \"binary_to_bcd\" for hierarchy \"binary_to_bcd:b2b_display\"" {  } { { "proc_memory_top.v" "b2b_display" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728644928764 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 proc_extension_top.v(84) " "Verilog HDL assignment warning at proc_extension_top.v(84): truncated value with size 16 to match size of target (4)" {  } { { "proc_extension_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728644928764 "|proc_memory_top|binary_to_bcd:b2b_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:hex0 " "Elaborating entity \"BCD\" for hierarchy \"BCD:hex0\"" {  } { { "proc_memory_top.v" "hex0" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728644928780 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "enable counter " "Port \"enable\" does not exist in macrofunction \"counter\"" {  } { { "ece2072_assignment_skeleton/proc_memory.v" "counter" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_memory.v" 74 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728644928997 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1728644929223 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cgreg/Documents/Uni/ECE2072/Project/output_files/project.map.smsg " "Generated suppressed messages file C:/Users/cgreg/Documents/Uni/ECE2072/Project/output_files/project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644929285 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728644929396 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 11 22:08:49 2024 " "Processing ended: Fri Oct 11 22:08:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728644929396 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728644929396 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728644929396 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644929396 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728644930092 ""}
