@W: MT530 :"c:\users\abdullah\projects\fpga\workplace\modbulb_modulation_fpga\hdl\modulator.vhd":90:2:90:3|Found inferred clock Top|CLK which controls 307 sequential elements including Modulator_0.bit_idx[3:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\abdullah\projects\fpga\workplace\modbulb_modulation_fpga\hdl\spi_slave.vhd":331:8:331:9|Found inferred clock Top|spi_sck_i which controls 41 sequential elements including spi_slave_0.do_buffer_reg[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
