#ifndef _ALTERA_HPS_0_H_
#define _ALTERA_HPS_0_H_

/*
 * This file was automatically generated by the swinfo2header utility.
 * 
 * Created from SOPC Builder system 'soc_system' in
 * file '/home/fdepraz/Desktop/git/fpga_soc_project_altera_de0/hw/quartus/soc_system.sopcinfo'.
 */

/*
 * This file contains macros for module 'hps_0' and devices
 * connected to the following master:
 *   h2f_lw_axi_master
 * 
 * Do not include this header file and another header file created for a
 * different module or master group at the same time.
 * Doing so may result in duplicate macro names.
 * Instead, use the system header file which has macros with unique names.
 */

/*
 * Macros for device 'basic_0_msgdma_write_mm_csr', class 'altera_msgdma'
 * The macros are prefixed with 'BASIC_0_MSGDMA_WRITE_MM_CSR_'.
 * The prefix is the slave descriptor.
 */
#define BASIC_0_MSGDMA_WRITE_MM_CSR_COMPONENT_TYPE altera_msgdma
#define BASIC_0_MSGDMA_WRITE_MM_CSR_COMPONENT_NAME basic_0_msgdma_write_mm
#define BASIC_0_MSGDMA_WRITE_MM_CSR_BASE 0x0
#define BASIC_0_MSGDMA_WRITE_MM_CSR_SPAN 32
#define BASIC_0_MSGDMA_WRITE_MM_CSR_END 0x1f
#define BASIC_0_MSGDMA_WRITE_MM_CSR_IRQ 2
#define BASIC_0_MSGDMA_WRITE_MM_CSR_BURST_ENABLE 0
#define BASIC_0_MSGDMA_WRITE_MM_CSR_BURST_WRAPPING_SUPPORT 0
#define BASIC_0_MSGDMA_WRITE_MM_CSR_CHANNEL_ENABLE 0
#define BASIC_0_MSGDMA_WRITE_MM_CSR_CHANNEL_ENABLE_DERIVED 0
#define BASIC_0_MSGDMA_WRITE_MM_CSR_CHANNEL_WIDTH 8
#define BASIC_0_MSGDMA_WRITE_MM_CSR_DATA_FIFO_DEPTH 64
#define BASIC_0_MSGDMA_WRITE_MM_CSR_DATA_WIDTH 32
#define BASIC_0_MSGDMA_WRITE_MM_CSR_DESCRIPTOR_FIFO_DEPTH 32
#define BASIC_0_MSGDMA_WRITE_MM_CSR_DMA_MODE 2
#define BASIC_0_MSGDMA_WRITE_MM_CSR_ENHANCED_FEATURES 0
#define BASIC_0_MSGDMA_WRITE_MM_CSR_ERROR_ENABLE 0
#define BASIC_0_MSGDMA_WRITE_MM_CSR_ERROR_ENABLE_DERIVED 0
#define BASIC_0_MSGDMA_WRITE_MM_CSR_ERROR_WIDTH 8
#define BASIC_0_MSGDMA_WRITE_MM_CSR_MAX_BURST_COUNT 8
#define BASIC_0_MSGDMA_WRITE_MM_CSR_MAX_BYTE 1048576
#define BASIC_0_MSGDMA_WRITE_MM_CSR_MAX_STRIDE 1
#define BASIC_0_MSGDMA_WRITE_MM_CSR_PACKET_ENABLE 0
#define BASIC_0_MSGDMA_WRITE_MM_CSR_PACKET_ENABLE_DERIVED 0
#define BASIC_0_MSGDMA_WRITE_MM_CSR_PREFETCHER_ENABLE 0
#define BASIC_0_MSGDMA_WRITE_MM_CSR_PROGRAMMABLE_BURST_ENABLE 0
#define BASIC_0_MSGDMA_WRITE_MM_CSR_RESPONSE_PORT 2
#define BASIC_0_MSGDMA_WRITE_MM_CSR_STRIDE_ENABLE 0
#define BASIC_0_MSGDMA_WRITE_MM_CSR_STRIDE_ENABLE_DERIVED 0
#define BASIC_0_MSGDMA_WRITE_MM_CSR_TRANSFER_TYPE Unaligned Accesses

/*
 * Macros for device 'basic_0_msgdma_read_mm_csr', class 'altera_msgdma'
 * The macros are prefixed with 'BASIC_0_MSGDMA_READ_MM_CSR_'.
 * The prefix is the slave descriptor.
 */
#define BASIC_0_MSGDMA_READ_MM_CSR_COMPONENT_TYPE altera_msgdma
#define BASIC_0_MSGDMA_READ_MM_CSR_COMPONENT_NAME basic_0_msgdma_read_mm
#define BASIC_0_MSGDMA_READ_MM_CSR_BASE 0x20
#define BASIC_0_MSGDMA_READ_MM_CSR_SPAN 32
#define BASIC_0_MSGDMA_READ_MM_CSR_END 0x3f
#define BASIC_0_MSGDMA_READ_MM_CSR_IRQ 1
#define BASIC_0_MSGDMA_READ_MM_CSR_BURST_ENABLE 0
#define BASIC_0_MSGDMA_READ_MM_CSR_BURST_WRAPPING_SUPPORT 0
#define BASIC_0_MSGDMA_READ_MM_CSR_CHANNEL_ENABLE 0
#define BASIC_0_MSGDMA_READ_MM_CSR_CHANNEL_ENABLE_DERIVED 0
#define BASIC_0_MSGDMA_READ_MM_CSR_CHANNEL_WIDTH 8
#define BASIC_0_MSGDMA_READ_MM_CSR_DATA_FIFO_DEPTH 64
#define BASIC_0_MSGDMA_READ_MM_CSR_DATA_WIDTH 32
#define BASIC_0_MSGDMA_READ_MM_CSR_DESCRIPTOR_FIFO_DEPTH 64
#define BASIC_0_MSGDMA_READ_MM_CSR_DMA_MODE 1
#define BASIC_0_MSGDMA_READ_MM_CSR_ENHANCED_FEATURES 0
#define BASIC_0_MSGDMA_READ_MM_CSR_ERROR_ENABLE 0
#define BASIC_0_MSGDMA_READ_MM_CSR_ERROR_ENABLE_DERIVED 0
#define BASIC_0_MSGDMA_READ_MM_CSR_ERROR_WIDTH 8
#define BASIC_0_MSGDMA_READ_MM_CSR_MAX_BURST_COUNT 8
#define BASIC_0_MSGDMA_READ_MM_CSR_MAX_BYTE 1048576
#define BASIC_0_MSGDMA_READ_MM_CSR_MAX_STRIDE 1
#define BASIC_0_MSGDMA_READ_MM_CSR_PACKET_ENABLE 0
#define BASIC_0_MSGDMA_READ_MM_CSR_PACKET_ENABLE_DERIVED 0
#define BASIC_0_MSGDMA_READ_MM_CSR_PREFETCHER_ENABLE 0
#define BASIC_0_MSGDMA_READ_MM_CSR_PROGRAMMABLE_BURST_ENABLE 0
#define BASIC_0_MSGDMA_READ_MM_CSR_RESPONSE_PORT 2
#define BASIC_0_MSGDMA_READ_MM_CSR_STRIDE_ENABLE 0
#define BASIC_0_MSGDMA_READ_MM_CSR_STRIDE_ENABLE_DERIVED 0
#define BASIC_0_MSGDMA_READ_MM_CSR_TRANSFER_TYPE Unaligned Accesses

/*
 * Macros for device 'basic_0_msgdma_write_mm_descriptor_slave', class 'altera_msgdma'
 * The macros are prefixed with 'BASIC_0_MSGDMA_WRITE_MM_DESCRIPTOR_SLAVE_'.
 * The prefix is the slave descriptor.
 */
#define BASIC_0_MSGDMA_WRITE_MM_DESCRIPTOR_SLAVE_COMPONENT_TYPE altera_msgdma
#define BASIC_0_MSGDMA_WRITE_MM_DESCRIPTOR_SLAVE_COMPONENT_NAME basic_0_msgdma_write_mm
#define BASIC_0_MSGDMA_WRITE_MM_DESCRIPTOR_SLAVE_BASE 0x40
#define BASIC_0_MSGDMA_WRITE_MM_DESCRIPTOR_SLAVE_SPAN 16
#define BASIC_0_MSGDMA_WRITE_MM_DESCRIPTOR_SLAVE_END 0x4f
#define BASIC_0_MSGDMA_WRITE_MM_DESCRIPTOR_SLAVE_BURST_ENABLE 0
#define BASIC_0_MSGDMA_WRITE_MM_DESCRIPTOR_SLAVE_BURST_WRAPPING_SUPPORT 0
#define BASIC_0_MSGDMA_WRITE_MM_DESCRIPTOR_SLAVE_CHANNEL_ENABLE 0
#define BASIC_0_MSGDMA_WRITE_MM_DESCRIPTOR_SLAVE_CHANNEL_ENABLE_DERIVED 0
#define BASIC_0_MSGDMA_WRITE_MM_DESCRIPTOR_SLAVE_CHANNEL_WIDTH 8
#define BASIC_0_MSGDMA_WRITE_MM_DESCRIPTOR_SLAVE_DATA_FIFO_DEPTH 64
#define BASIC_0_MSGDMA_WRITE_MM_DESCRIPTOR_SLAVE_DATA_WIDTH 32
#define BASIC_0_MSGDMA_WRITE_MM_DESCRIPTOR_SLAVE_DESCRIPTOR_FIFO_DEPTH 32
#define BASIC_0_MSGDMA_WRITE_MM_DESCRIPTOR_SLAVE_DMA_MODE 2
#define BASIC_0_MSGDMA_WRITE_MM_DESCRIPTOR_SLAVE_ENHANCED_FEATURES 0
#define BASIC_0_MSGDMA_WRITE_MM_DESCRIPTOR_SLAVE_ERROR_ENABLE 0
#define BASIC_0_MSGDMA_WRITE_MM_DESCRIPTOR_SLAVE_ERROR_ENABLE_DERIVED 0
#define BASIC_0_MSGDMA_WRITE_MM_DESCRIPTOR_SLAVE_ERROR_WIDTH 8
#define BASIC_0_MSGDMA_WRITE_MM_DESCRIPTOR_SLAVE_MAX_BURST_COUNT 8
#define BASIC_0_MSGDMA_WRITE_MM_DESCRIPTOR_SLAVE_MAX_BYTE 1048576
#define BASIC_0_MSGDMA_WRITE_MM_DESCRIPTOR_SLAVE_MAX_STRIDE 1
#define BASIC_0_MSGDMA_WRITE_MM_DESCRIPTOR_SLAVE_PACKET_ENABLE 0
#define BASIC_0_MSGDMA_WRITE_MM_DESCRIPTOR_SLAVE_PACKET_ENABLE_DERIVED 0
#define BASIC_0_MSGDMA_WRITE_MM_DESCRIPTOR_SLAVE_PREFETCHER_ENABLE 0
#define BASIC_0_MSGDMA_WRITE_MM_DESCRIPTOR_SLAVE_PROGRAMMABLE_BURST_ENABLE 0
#define BASIC_0_MSGDMA_WRITE_MM_DESCRIPTOR_SLAVE_RESPONSE_PORT 2
#define BASIC_0_MSGDMA_WRITE_MM_DESCRIPTOR_SLAVE_STRIDE_ENABLE 0
#define BASIC_0_MSGDMA_WRITE_MM_DESCRIPTOR_SLAVE_STRIDE_ENABLE_DERIVED 0
#define BASIC_0_MSGDMA_WRITE_MM_DESCRIPTOR_SLAVE_TRANSFER_TYPE Unaligned Accesses

/*
 * Macros for device 'basic_0_msgdma_read_mm_descriptor_slave', class 'altera_msgdma'
 * The macros are prefixed with 'BASIC_0_MSGDMA_READ_MM_DESCRIPTOR_SLAVE_'.
 * The prefix is the slave descriptor.
 */
#define BASIC_0_MSGDMA_READ_MM_DESCRIPTOR_SLAVE_COMPONENT_TYPE altera_msgdma
#define BASIC_0_MSGDMA_READ_MM_DESCRIPTOR_SLAVE_COMPONENT_NAME basic_0_msgdma_read_mm
#define BASIC_0_MSGDMA_READ_MM_DESCRIPTOR_SLAVE_BASE 0x50
#define BASIC_0_MSGDMA_READ_MM_DESCRIPTOR_SLAVE_SPAN 16
#define BASIC_0_MSGDMA_READ_MM_DESCRIPTOR_SLAVE_END 0x5f
#define BASIC_0_MSGDMA_READ_MM_DESCRIPTOR_SLAVE_BURST_ENABLE 0
#define BASIC_0_MSGDMA_READ_MM_DESCRIPTOR_SLAVE_BURST_WRAPPING_SUPPORT 0
#define BASIC_0_MSGDMA_READ_MM_DESCRIPTOR_SLAVE_CHANNEL_ENABLE 0
#define BASIC_0_MSGDMA_READ_MM_DESCRIPTOR_SLAVE_CHANNEL_ENABLE_DERIVED 0
#define BASIC_0_MSGDMA_READ_MM_DESCRIPTOR_SLAVE_CHANNEL_WIDTH 8
#define BASIC_0_MSGDMA_READ_MM_DESCRIPTOR_SLAVE_DATA_FIFO_DEPTH 64
#define BASIC_0_MSGDMA_READ_MM_DESCRIPTOR_SLAVE_DATA_WIDTH 32
#define BASIC_0_MSGDMA_READ_MM_DESCRIPTOR_SLAVE_DESCRIPTOR_FIFO_DEPTH 64
#define BASIC_0_MSGDMA_READ_MM_DESCRIPTOR_SLAVE_DMA_MODE 1
#define BASIC_0_MSGDMA_READ_MM_DESCRIPTOR_SLAVE_ENHANCED_FEATURES 0
#define BASIC_0_MSGDMA_READ_MM_DESCRIPTOR_SLAVE_ERROR_ENABLE 0
#define BASIC_0_MSGDMA_READ_MM_DESCRIPTOR_SLAVE_ERROR_ENABLE_DERIVED 0
#define BASIC_0_MSGDMA_READ_MM_DESCRIPTOR_SLAVE_ERROR_WIDTH 8
#define BASIC_0_MSGDMA_READ_MM_DESCRIPTOR_SLAVE_MAX_BURST_COUNT 8
#define BASIC_0_MSGDMA_READ_MM_DESCRIPTOR_SLAVE_MAX_BYTE 1048576
#define BASIC_0_MSGDMA_READ_MM_DESCRIPTOR_SLAVE_MAX_STRIDE 1
#define BASIC_0_MSGDMA_READ_MM_DESCRIPTOR_SLAVE_PACKET_ENABLE 0
#define BASIC_0_MSGDMA_READ_MM_DESCRIPTOR_SLAVE_PACKET_ENABLE_DERIVED 0
#define BASIC_0_MSGDMA_READ_MM_DESCRIPTOR_SLAVE_PREFETCHER_ENABLE 0
#define BASIC_0_MSGDMA_READ_MM_DESCRIPTOR_SLAVE_PROGRAMMABLE_BURST_ENABLE 0
#define BASIC_0_MSGDMA_READ_MM_DESCRIPTOR_SLAVE_RESPONSE_PORT 2
#define BASIC_0_MSGDMA_READ_MM_DESCRIPTOR_SLAVE_STRIDE_ENABLE 0
#define BASIC_0_MSGDMA_READ_MM_DESCRIPTOR_SLAVE_STRIDE_ENABLE_DERIVED 0
#define BASIC_0_MSGDMA_READ_MM_DESCRIPTOR_SLAVE_TRANSFER_TYPE Unaligned Accesses

/*
 * Macros for device 'user_input_module_0', class 'user_input_module'
 * The macros are prefixed with 'USER_INPUT_MODULE_0_'.
 * The prefix is the slave descriptor.
 */
#define USER_INPUT_MODULE_0_COMPONENT_TYPE user_input_module
#define USER_INPUT_MODULE_0_COMPONENT_NAME user_input_module_0
#define USER_INPUT_MODULE_0_BASE 0x60
#define USER_INPUT_MODULE_0_SPAN 16
#define USER_INPUT_MODULE_0_END 0x6f


#endif /* _ALTERA_HPS_0_H_ */
