[INF:CM0023] Creating log file ../../build/tests/TypeParam/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] dut.sv:1: No timescale set for "top".

[WRN:PA0205] dut.sv:10: No timescale set for "mid".

[WRN:PA0205] dut.sv:17: No timescale set for "bottom".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:17: Compile module "work@bottom".

[INF:CP0303] dut.sv:10: Compile module "work@mid".

[INF:CP0303] dut.sv:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 2.

UHDM HTML COVERAGE REPORT: ../../build/tests/TypeParam/slpp_unit//surelog.uhdm.chk.html
====== UHDM =======
design: (work@top)
|vpiName:work@top
|uhdmallModules:
\_module: work@bottom (work@bottom) dut.sv:17: , parent:work@top
  |vpiDefName:work@bottom
  |vpiFullName:work@bottom
  |vpiNet:
  \_logic_net: (work@bottom.DATA1), line:18, parent:work@bottom
    |vpiName:DATA1
    |vpiFullName:work@bottom.DATA1
  |vpiNet:
  \_logic_net: (work@bottom.a), line:19, parent:work@bottom
    |vpiName:a
    |vpiFullName:work@bottom.a
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@bottom.DATA2), line:20, parent:work@bottom
    |vpiName:DATA2
    |vpiFullName:work@bottom.DATA2
  |vpiParamAssign:
  \_param_assign: , line:17, parent:work@bottom
    |vpiRhs:
    \_constant: , line:17
      |vpiConstType:7
      |vpiDecompile:10
      |vpiSize:32
      |INT:10
    |vpiLhs:
    \_parameter: (work@bottom.SIZE), line:17, parent:work@bottom
      |vpiName:SIZE
      |vpiFullName:work@bottom.SIZE
  |vpiParameter:
  \_type_parameter: (work@bottom.TP1), line:17, parent:work@bottom
    |vpiFullName:work@bottom.TP1
    |vpiName:TP1
    |vpiTypespec:
    \_logic_typespec: , line:17, parent:work@bottom.TP1
  |vpiParameter:
  \_parameter: (work@bottom.SIZE), line:17, parent:work@bottom
  |vpiParameter:
  \_type_parameter: (work@bottom.TP2), line:17, parent:work@bottom
    |vpiFullName:work@bottom.TP2
    |vpiName:TP2
    |vpiTypespec:
    \_int_typespec: , line:17, parent:work@bottom.TP2
|uhdmallModules:
\_module: work@mid (work@mid) dut.sv:10: , parent:work@top
  |vpiDefName:work@mid
  |vpiFullName:work@mid
  |vpiNet:
  \_logic_net: (work@mid.DATA0), line:11, parent:work@mid
    |vpiName:DATA0
    |vpiFullName:work@mid.DATA0
  |vpiParameter:
  \_type_parameter: (work@mid.TP0), line:10, parent:work@mid
    |vpiFullName:work@mid.TP0
    |vpiName:TP0
    |vpiTypespec:
    \_logic_typespec: , line:10, parent:work@mid.TP0
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1: , parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiNet:
  \_logic_net: (work@top.DATATOP), line:4, parent:work@top
    |vpiName:DATATOP
    |vpiFullName:work@top.DATATOP
  |vpiParameter:
  \_type_parameter: (work@top.TPTOP), line:2, parent:work@top
    |vpiFullName:work@top.TPTOP
    |vpiName:TPTOP
    |vpiTypespec:
    \_int_typespec: , line:2, parent:work@top.u0.u1.TP1
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1: 
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiModule:
  \_module: work@mid (work@top.u0) dut.sv:6: , parent:work@top
    |vpiDefName:work@mid
    |vpiName:u0
    |vpiFullName:work@top.u0
    |vpiModule:
    \_module: work@bottom (work@top.u0.u1) dut.sv:12: , parent:work@top.u0
      |vpiDefName:work@bottom
      |vpiName:u1
      |vpiFullName:work@top.u0.u1
      |vpiNet:
      \_logic_net: (work@top.u0.u1.a), line:19, parent:work@top.u0.u1
        |vpiName:a
        |vpiFullName:work@top.u0.u1.a
        |vpiNetType:36
        |vpiRange:
        \_range: , line:19
          |vpiLeftRange:
          \_constant: , line:19
            |vpiConstType:7
            |vpiDecompile:10
            |vpiSize:64
            |INT:10
          |vpiRightRange:
          \_constant: , line:19
            |vpiConstType:7
            |vpiDecompile:0
            |vpiSize:64
            |INT:0
      |vpiInstance:
      \_module: work@mid (work@top.u0) dut.sv:6: , parent:work@top
      |vpiVariables:
      \_int_var: (work@top.u0.u1.DATA1), line:18, parent:work@top.u0.u1
        |vpiName:DATA1
        |vpiFullName:work@top.u0.u1.DATA1
        |vpiAutomatic:1
        |vpiVisibility:1
      |vpiVariables:
      \_int_var: (work@top.u0.u1.DATA2), line:20, parent:work@top.u0.u1
        |vpiName:DATA2
        |vpiFullName:work@top.u0.u1.DATA2
        |vpiAutomatic:1
        |vpiVisibility:1
      |vpiParamAssign:
      \_param_assign: , line:17, parent:work@top.u0.u1
        |vpiRhs:
        \_constant: , line:17
          |vpiConstType:7
          |vpiDecompile:10
          |vpiSize:64
          |INT:10
        |vpiLhs:
        \_parameter: (work@top.u0.u1.SIZE), line:17, parent:work@top.u0.u1
          |vpiName:SIZE
          |vpiFullName:work@top.u0.u1.SIZE
          |INT:10
      |vpiParameter:
      \_type_parameter: (work@top.u0.u1.TP1), parent:work@top.u0.u1
        |vpiFullName:work@top.u0.u1.TP1
        |vpiName:TP1
        |vpiTypespec:
        \_int_typespec: , line:2, parent:work@top.u0.u1.TP1
      |vpiParameter:
      \_parameter: (work@top.u0.u1.SIZE), line:17, parent:work@top.u0.u1
      |vpiParameter:
      \_type_parameter: (work@bottom.TP2), line:17, parent:work@bottom
        |vpiFullName:work@bottom.TP2
        |vpiName:TP2
        |vpiTypespec:
        \_int_typespec: , line:17, parent:work@bottom.TP2
    |vpiModule:
    \_module: work@bottom (work@top.u0.u2) dut.sv:13: , parent:work@top.u0
      |vpiDefName:work@bottom
      |vpiName:u2
      |vpiFullName:work@top.u0.u2
      |vpiNet:
      \_logic_net: (work@top.u0.u2.a), line:19, parent:work@top.u0.u2
        |vpiName:a
        |vpiFullName:work@top.u0.u2.a
        |vpiNetType:36
        |vpiRange:
        \_range: , line:19
          |vpiLeftRange:
          \_constant: , line:19
            |vpiConstType:7
            |vpiDecompile:20
            |vpiSize:64
            |INT:20
          |vpiRightRange:
          \_constant: , line:19
            |vpiConstType:7
            |vpiDecompile:0
            |vpiSize:64
            |INT:0
      |vpiInstance:
      \_module: work@mid (work@top.u0) dut.sv:6: , parent:work@top
      |vpiVariables:
      \_int_var: (work@top.u0.u2.DATA1), line:18, parent:work@top.u0.u2
        |vpiName:DATA1
        |vpiFullName:work@top.u0.u2.DATA1
        |vpiAutomatic:1
        |vpiVisibility:1
      |vpiVariables:
      \_int_var: (work@top.u0.u2.DATA2), line:20, parent:work@top.u0.u2
        |vpiName:DATA2
        |vpiFullName:work@top.u0.u2.DATA2
        |vpiAutomatic:1
        |vpiVisibility:1
      |vpiParamAssign:
      \_param_assign: , line:17, parent:work@top.u0.u2
        |vpiRhs:
        \_constant: , line:17
          |vpiConstType:7
          |vpiDecompile:20
          |vpiSize:64
          |INT:20
        |vpiLhs:
        \_parameter: (work@top.u0.u2.SIZE), line:17, parent:work@top.u0.u2
          |vpiName:SIZE
          |vpiFullName:work@top.u0.u2.SIZE
          |INT:20
      |vpiParameter:
      \_type_parameter: (work@top.u0.u2.TP1), parent:work@top.u0.u2
        |vpiFullName:work@top.u0.u2.TP1
        |vpiName:TP1
        |vpiTypespec:
        \_int_typespec: , line:13, parent:work@top.u0.u2.TP1
      |vpiParameter:
      \_parameter: (work@top.u0.u2.SIZE), line:17, parent:work@top.u0.u2
      |vpiParameter:
      \_type_parameter: (work@bottom.TP2), line:17, parent:work@bottom
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1: 
    |vpiVariables:
    \_int_var: (work@top.u0.DATA0), line:11, parent:work@top.u0
      |vpiName:DATA0
      |vpiFullName:work@top.u0.DATA0
      |vpiAutomatic:1
      |vpiVisibility:1
    |vpiParameter:
    \_type_parameter: (work@top.u0.TP0), parent:work@top.u0
      |vpiFullName:work@top.u0.TP0
      |vpiName:TP0
      |vpiTypespec:
      \_int_typespec: , line:2, parent:work@top.u0.u1.TP1
  |vpiVariables:
  \_int_var: (work@top.DATATOP), line:4, parent:work@top
    |vpiName:DATATOP
    |vpiFullName:work@top.DATATOP
    |vpiAutomatic:1
    |vpiVisibility:1
  |vpiParameter:
  \_type_parameter: (work@top.TPTOP), line:2, parent:work@top
    |vpiFullName:work@top.TPTOP
    |vpiName:TPTOP
    |vpiTypespec:
    \_int_typespec: , line:2, parent:work@top.u0.u1.TP1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5

