-- VHDL for IBM SMS ALD group IntegrationTest1
-- Title: IntegrationTest1
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 7/7/2020 2:26:30 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity IntegrationTest1 is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PP_SPECIAL_OR_12V_POWER_FOR_OSC: in STD_LOGIC;
		PS_1401_STOP_AND_WAIT: in STD_LOGIC;
		PS_1401_COND_TEST_OP_CODE: in STD_LOGIC;
		PS_B_CH_WM_BIT_1: in STD_LOGIC;
		MS_F_CH_IN_PROCESS: in STD_LOGIC;
		MS_E_CH_IN_PROCESS: in STD_LOGIC;
		MS_MASTER_ERROR: in STD_LOGIC;
		MS_PROGRAM_RESET_3: in STD_LOGIC;
		PS_E_CH_UNOVLP_IN_PROCESS: in STD_LOGIC;
		PS_F_CH_UNOVLP_IN_PROCESS: in STD_LOGIC;
		PS_E_CH_OVLP_IN_PROCESS: in STD_LOGIC;
		PS_F_CH_OVLP_IN_PROCESS: in STD_LOGIC;
		MS_PROGRAM_RESET_5: in STD_LOGIC;
		MS_PROGRAM_RESET_1: in STD_LOGIC;
		PS_1401_MODE_1: in STD_LOGIC;
		MS_CONTROL_REG_DISABLE: in STD_LOGIC;
		MS_CONS_RESET_START_CONDITION: in STD_LOGIC;
		MS_1401_I_O_SET_BRANCH_CNDS: in STD_LOGIC;
		MS_DISPLAY_ROUTINE: in STD_LOGIC;
		MS_ALTER_ROUTINE: in STD_LOGIC;
		PS_CONSOLE_STROBE: in STD_LOGIC;
		MS_ANY_CHECK_TEST: in STD_LOGIC;
		PS_NOT_INTR_START: in STD_LOGIC;
		PS_STORAGE_SCAN_ROUTINE: in STD_LOGIC;
		PS_CONS_PRINTER_STROBE: in STD_LOGIC;
		PS_I_O_LAST_EX_CYCLE: in STD_LOGIC;
		PS_COMPARE_OP_CODE: in STD_LOGIC;
		MS_STOP_AT_F_TLU: in STD_LOGIC;
		MS_B_CYCLE_DOT_NO_SCAN: in STD_LOGIC;
		PS_1401_STORE_A_AR_OP_CODE: in STD_LOGIC;
		MS_MPLY_OP_CODE: in STD_LOGIC;
		MS_FILE_OP: in STD_LOGIC;
		PS_STOP_AT_F_STAR_ARITH: in STD_LOGIC;
		MS_STORE_ADDR_REGS_OP_CODE: in STD_LOGIC;
		MS_1401_COND_TEST_DOT_I9: in STD_LOGIC;
		MS_STD_A_CYCLE_OPS_DOT_A_CYCLE: in STD_LOGIC;
		PS_STOP_AT_F_ON_B_CY_OPS: in STD_LOGIC;
		MS_C_OR_D_CYCLE_DOT_INSN_READ_OUT: in STD_LOGIC;
		MS_INTERRUPT_DOT_B_CYCLE: in STD_LOGIC;
		MS_MPLY_DOT_3_DOT_D: in STD_LOGIC;
		PS_STOP_AT_F_ON_B_CY_OP_CODES: in STD_LOGIC;
		MS_STOP_AT_F_DOT_LOGIC_GATE_D: in STD_LOGIC;
		MS_STOP_AT_H_DOT_LOGIC_GATE_F: in STD_LOGIC;
		MS_STOP_AT_G_DOT_LOGIC_GATE_E: in STD_LOGIC;
		MS_STOP_AT_J_DOT_LOGIC_GATE_G: in STD_LOGIC;
		MS_STOP_AT_K_DOT_LOGIC_GATE_H: in STD_LOGIC;
		MS_COMPUTER_RESET_1: in STD_LOGIC;
		MS_OUTPUT_CYCLE: in STD_LOGIC;
		PS_STOP_AT_H_ON_B_CYCLE_OPS: in STD_LOGIC;
		MS_FILE_OP_DOT_D_CYCLE: in STD_LOGIC;
		PS_1ST_SCAN: in STD_LOGIC;
		MS_INPUT_CYCLE: in STD_LOGIC;
		PS_STOP_AT_J_ON_B_CY_OP_CODES: in STD_LOGIC;
		MS_STOP_AT_J_TLU: in STD_LOGIC;
		PS_STORE_ADDR_REGS_OP_CODE: in STD_LOGIC;
		PS_1401_STORE_AR_OP_CODES: in STD_LOGIC;
		PS_A_RING_4_TIME: in STD_LOGIC;
		MS_ADDRESS_SET_ROUTINE: in STD_LOGIC;
		MV_36_VOLTS: in STD_LOGIC;
		GROUND: in STD_LOGIC;
		PS_A_CH_NOT_RECORD_MARK: in STD_LOGIC;
		PS_A_CH_NOT_GROUP_MARK_DOT_WM: in STD_LOGIC;
		PS_A_CY_FIRST_OP_CODES: in STD_LOGIC;
		PS_DATA_MOVE_OP_CODE: in STD_LOGIC;
		PS_SET_A_CYCLE_CTRL_STAR_ARITH_STAR: in STD_LOGIC;
		PS_EDIT_USE_A_CH_NU: in STD_LOGIC;
		PS_MOVE_ZERO_SUP_OP_CODE: in STD_LOGIC;
		MS_TLU_SET_A_CYCLE_CTRL_B: in STD_LOGIC;
		MS_CMP_MODE_SET_A_CYCLE_CTRL_A: in STD_LOGIC;
		PS_BODY_LATCH: in STD_LOGIC;
		PS_A_RING_2_OR_3_TIME: in STD_LOGIC;
		PS_MPLY_OR_DIV_OP_CODES: in STD_LOGIC;
		PS_B_CH_WM_BIT_2: in STD_LOGIC;
		PS_TABLE_SEARCH_OP_CODE: in STD_LOGIC;
		PS_A_RING_6_TIME: in STD_LOGIC;
		MS_1401_MODE_1: in STD_LOGIC;
		PS_A_RING_2_OR_3_OR_4_OR_5_TIME: in STD_LOGIC;
		MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_AW_DOT_1: in STD_LOGIC;
		PS_UNITS_LATCH: in STD_LOGIC;
		PS_SET_D_CYCLE_CTRL_STAR_ARITH: in STD_LOGIC;
		MS_FILE_OP_DOT_LAST_INSN_RO_CYCLE: in STD_LOGIC;
		PS_ARITH_TYPE_OP_CODES: in STD_LOGIC;
		MS_FILE_OP_DOT_D_CY_DOT_U_OR_Y: in STD_LOGIC;
		PS_ALTER_ROUTINE: in STD_LOGIC;
		PS_2ND_SCAN: in STD_LOGIC;
		PS_INSTRUCTION_CHECK_GATE_STAR_1311: in STD_LOGIC;
		PS_B_CY_FIRST_OP_CODES: in STD_LOGIC;
		MS_START_INTERRUPT: in STD_LOGIC;
		PS_SET_B_CYCLE_CTRL_STAR_ARITH_STAR: in STD_LOGIC;
		PS_SET_B_CYCLE_CTRL_STAR_BR_OPS: in STD_LOGIC;
		PS_WORD_MARK_OP_CODES: in STD_LOGIC;
		PS_EDIT_OP_CODE: in STD_LOGIC;
		MS_EDIT_SET_B_CYCLE_CTRL_E: in STD_LOGIC;
		MS_EDIT_SET_B_CYCLE_CTRL_F: in STD_LOGIC;
		MS_EDIT_SET_B_CYCLE_CTRL_B: in STD_LOGIC;
		MS_EDIT_SET_B_CYCLE_CTRL_C: in STD_LOGIC;
		MS_EDIT_SET_B_CYCLE_CTRL_D: in STD_LOGIC;
		MS_TLU_SET_B_CYCLE_CTRL: in STD_LOGIC;
		MS_EDIT_SKID_CYCLE: in STD_LOGIC;
		MS_SET_X_CYCLE_CTRL_A: in STD_LOGIC;
		PS_1401_CARD_PRINT_IN_PROC: in STD_LOGIC;
		MS_F_CH_UNOVLP_IN_PROCESS: in STD_LOGIC;
		MS_E_CH_UNOVLP_IN_PROCESS: in STD_LOGIC;
		PS_A_CH_RECORD_MARK: in STD_LOGIC;
		PS_A_CH_GROUP_MARK_DOT_WM: in STD_LOGIC;
		MS_NOT_B_DOT_NOT_A_DOT_NOT_8_OP_MOD: in STD_LOGIC;
		MS_SET_DOLLAR_SIGN_STAR_EDIT: in STD_LOGIC;
		PS_LAST_EXECUTE_CYCLE_STAR_I_O: in STD_LOGIC;
		PS_LAST_EXECUTE_CYCLE_STAR_ARITH: in STD_LOGIC;
		PS_LAST_EXECUTE_CYCLE_STAR_TLU: in STD_LOGIC;
		PS_LAST_EXECUTE_CYCLE_STAR_BR_CND: in STD_LOGIC;
		PS_LAST_EXECUTE_CYCLE_STAR_EDIT: in STD_LOGIC;
		PS_M_OR_L_OP_CODES: in STD_LOGIC;
		PS_E_CH_FORMS_CTRL_OP_CODE: in STD_LOGIC;
		PS_1401_MODE: in STD_LOGIC;
		PS_I_O_PERCENT_OR_LOZENGE: in STD_LOGIC;
		PS_FORMS_OR_1403_PRT_BUFF_BUSY: in STD_LOGIC;
		MS_FORMS_STACKER_GO: in STD_LOGIC;
		MS_F_CH_TAPE_CALL: in STD_LOGIC;
		MS_1401_CARD_PRINT_IN_PROC: in STD_LOGIC;
		MS_FORMS_STACK_GO_F_CH_STAR_1414_STAR: in STD_LOGIC;
		PS_E_CH_IN_PROCESS: in STD_LOGIC;
		PS_BRANCH_ON_STATUS_CH_1: in STD_LOGIC;
		MS_E_CH_OVLP_IN_PROCESS: in STD_LOGIC;
		MS_F_CH_OVLP_IN_PROCESS: in STD_LOGIC;
		MS_E_CH_TAPE_CALL: in STD_LOGIC;
		PS_E_CH_BUSY_BUS: in STD_LOGIC;
		MS_UNIT_CONTROL_INST_RO_DELAY: in STD_LOGIC;
		PS_FILE_OP: in STD_LOGIC;
		MS_E_CH_DIGIT_ADVANCE: in STD_LOGIC;
		PS_E_CH_SELECT_TAPE_DATA: in STD_LOGIC;
		PS_PERCENT_TYPE_OP_CODES: in STD_LOGIC;
		MS_1401_UNIT_CTRL_DELAY: in STD_LOGIC;
		MS_E2_REG_FULL: in STD_LOGIC;
		MS_1401_M_OR_L_TAPE_DELAY: in STD_LOGIC;
		PS_COMP_DISABLE_CYCLE_STAR_1412_19: in STD_LOGIC;
		PS_COMP_DISABLE_CYCLE_JRJ: in STD_LOGIC;
		MS_E_CH_INT_END_OF_XFER_DELAYED: in STD_LOGIC;
		PS_E_CH_OUTPUT_MODE: in STD_LOGIC;
		PS_E1_REG_FULL: in STD_LOGIC;
		PS_E_CH_INPUT_MODE: in STD_LOGIC;
		MS_COMP_DISABLE_CYCLE_STAR_FILE_F_CH: in STD_LOGIC;
		PS_E_CH_2ND_ADDR_TRF: in STD_LOGIC;
		PS_Q_OR_V_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		MS_COMP_DSBLE_E_CH: in STD_LOGIC;
		MS_E_CH_INT_END_OF_TRANSFER: in STD_LOGIC;
		MS_E1_REG_FULL: in STD_LOGIC;
		PS_E2_REG_FULL: in STD_LOGIC;
		MS_E1_REG_WORD_SEPARATOR: in STD_LOGIC;
		PS_E_CH_EXT_END_OF_TRANSFER: in STD_LOGIC;
		PS_F_CH_OUTPUT_MODE: in STD_LOGIC;
		MS_F2_REG_FULL: in STD_LOGIC;
		PS_F_CH_IN_PROCESS: in STD_LOGIC;
		MS_F_CH_INT_END_OF_TRANSFER: in STD_LOGIC;
		MS_F1_REG_WORD_SEPARATOR: in STD_LOGIC;
		PS_F_CH_INPUT_MODE: in STD_LOGIC;
		PS_F1_REG_FULL: in STD_LOGIC;
		PS_F_CH_EXT_END_OF_TRANSFER: in STD_LOGIC;
		MS_F1_REG_FULL: in STD_LOGIC;
		PS_F2_REG_FULL: in STD_LOGIC;
		MS_PROGRAM_RESET_2: in STD_LOGIC;
		MS_F_CH_FILE_OP: in STD_LOGIC;
		PS_FILE_OP_DLY_EXTENSION: in STD_LOGIC;
		MS_SET_I_RING_INTERRUPT: in STD_LOGIC;
		PS_INDEX_REQUIRED: in STD_LOGIC;
		PS_INDEX_NOT_REQUIRED: in STD_LOGIC;
		PS_ADDR_TYPE_OP_CODES: in STD_LOGIC;
		PS_TWO_ADDRESS_OP_CODES: in STD_LOGIC;
		MS_UNITS_CTRL_LATCH: in STD_LOGIC;
		MS_INTR_BRANCH_DOT_B_CYCLE_CTRL: in STD_LOGIC;
		PS_ARS_NO_OP: in STD_LOGIC;
		PS_OP_MOD_TIME: in STD_LOGIC;
		PS_NO_D_CY_AT_I_RING_6_OPS: in STD_LOGIC;
		PS_2_CHAR_ONLY_OP_CODES: in STD_LOGIC;
		PS_NO_C_OR_D_CYCLE_OP_CODES: in STD_LOGIC;
		PS_1_ADDR_PLUS_MOD_OP_CODES: in STD_LOGIC;
		PS_2_ADDR_NO_MOD_OP_CODES: in STD_LOGIC;
		PS_2_ADDR_PLUS_MOD_OP_CODES: in STD_LOGIC;
		MS_NOT_PERCENT_TYPE_OP_CODES: in STD_LOGIC;
		MS_TWO_ADDRESS_OP_CODES: in STD_LOGIC;
		MS_UNIT_CTRL_OP_CODE: in STD_LOGIC;
		PS_CLEAR_OP_CODE: in STD_LOGIC;
		PS_1401_POUND_SIGN_OP_CODE: in STD_LOGIC;
		MS_1401_NO_OP_DOT_LIROC: in STD_LOGIC;
		PS_SET_WORD_MARK_OP_CODE: in STD_LOGIC;
		MS_STORAGE_SCAN_ROUTINE: in STD_LOGIC;
		PS_C_CYCLE_OP_CODES: in STD_LOGIC;
		PS_ADD_TYPE_OP_CODES: in STD_LOGIC;
		PS_START_AUTO_STARTMODE_STAR_AUTS_STAR: in STD_LOGIC;
		MS_ERROR_RESTART: in STD_LOGIC;
		PS_RESET_STOP_KEY_LATCH_STAR_AUTS_STAR: in STD_LOGIC;
		MS_STORAGE_SCAN_MODE: in STD_LOGIC;
		PS_CONS_CLOCK_1_POS: in STD_LOGIC;
		MV_CONS_MODE_SW_I_E_CYCLE_MODE: in STD_LOGIC;
		MV_CONS_MODE_SW_RUN_MODE: in STD_LOGIC;
		PS_CONS_STOP_PRINT_COMPLETE: in STD_LOGIC;
		MS_CONSOLE_CYCLE_START: in STD_LOGIC;
		MS_ONLY_PROGRAM_RESET: in STD_LOGIC;
		MS_COMP_OR_POWER_ON_RESET: in STD_LOGIC;
		MS_DISPLAY_END_OF_MEMORY: in STD_LOGIC;
		PS_CONS_CLOCK_3_POS_1: in STD_LOGIC;
		MV_CONSOLE_MODE_SW_STOP_POS: in STD_LOGIC;
		MS_COMP_RST_CLOCK_START: in STD_LOGIC;
		PS_ADDR_SET_KEYBOARD_LOCK: in STD_LOGIC;
		MS_CONSOLE_STROBE: in STD_LOGIC;
		PS_EARLY_COMPUTER_RESET: in STD_LOGIC;
		MV_CONS_CYCLE_CTRL_LOGIC_STEP: in STD_LOGIC;
		PS_DISPLAY_ROUTINE_1: in STD_LOGIC;
		MV_CONS_MODE_SW_DISPLAY_MODE: in STD_LOGIC;
		MV_CONS_MODE_SW_ALTER_MODE: in STD_LOGIC;
		MS_STOP_DOT_BRANCH_OP_CODE: in STD_LOGIC;
		PS_NO_SCAN: in STD_LOGIC;
		MV_CONS_CYCLE_CTRL_STOR_SCAN: in STD_LOGIC;
		M36_VOLTS: in STD_LOGIC;
		PS_ADDRESS_STOP: in STD_LOGIC;
		PS_A_CH_NOT_BUS: in STD_LOGIC_VECTOR (6 downTo 0);
		PS_OP_MOD_REG_NOT_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_OP_MOD_REG_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_B_CH_NOT_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_A_CH_BUS: in STD_LOGIC_VECTOR (6 downTo 0);
		PS_B_CH_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		SWITCH_ROT_STOR_SCAN: in STD_LOGIC_VECTOR(5 downTo 0);
		SWITCH_MOM_CONS_START: in STD_LOGIC;
		SWITCH_MOM_CE_START: in STD_LOGIC;
		SWITCH_MOM_CONS_STOP: in STD_LOGIC;
		SWITCH_MOM_CE_STOP_SW: in STD_LOGIC;
		SWITCH_TOG_I_O_CHK_ST: in STD_LOGIC;
		SWITCH_TOG_ADDR_STOP: in STD_LOGIC;
		PS_OSCILLATOR: out STD_LOGIC;
		PP_SPECIAL_OR_12V_FOR_REL_DRIVERS: out STD_LOGIC;
		PS_1ST_CLOCK_PULSE_1: out STD_LOGIC;
		PS_2ND_CLOCK_PULSE_2: out STD_LOGIC;
		PS_STOPPED_DOT_NOT_IN_PROCESS: out STD_LOGIC;
		PS_CLOCK_STOPPED_STAR_AUTS_STAR: out STD_LOGIC;
		PS_CLOCK_STOPPED: out STD_LOGIC;
		MS_CLOCK_STOPPED: out STD_LOGIC;
		PS_EARLY_LAST_GATE_I_O: out STD_LOGIC;
		MS_ANY_LAST_GATE: out STD_LOGIC;
		PS_ANY_LAST_GATE: out STD_LOGIC;
		PS_LOGIC_GATE_Z: out STD_LOGIC;
		PS_INDEX_GATE: out STD_LOGIC;
		PS_INSN_RO_GATE: out STD_LOGIC;
		PS_LOGIC_GATE_A_1: out STD_LOGIC;
		MS_LOGIC_GATE_A_1: out STD_LOGIC;
		PS_LOGIC_GATE_B_1: out STD_LOGIC;
		MS_LOGIC_GATE_B_1: out STD_LOGIC;
		MS_LOGIC_GATE_C_1: out STD_LOGIC;
		PS_LOGIC_GATE_C_1: out STD_LOGIC;
		MS_LOGIC_GATE_D_1: out STD_LOGIC;
		PS_LOGIC_GATE_C_OR_D: out STD_LOGIC;
		PS_LOGIC_GATE_D_1: out STD_LOGIC;
		PS_LOGIC_GATE_E_1: out STD_LOGIC;
		PS_LOGIC_GATE_E_2: out STD_LOGIC;
		MS_LOGIC_GATE_E_1: out STD_LOGIC;
		MY_LOGIC_GATE_E: out STD_LOGIC;
		PS_LOGIC_GATE_F_1: out STD_LOGIC;
		MY_LOGIC_GATE_F_1: out STD_LOGIC;
		MS_LOGIC_GATE_F_1: out STD_LOGIC;
		MS_LOGIC_GATE_G: out STD_LOGIC;
		PS_LOGIC_GATE_G: out STD_LOGIC;
		PS_LOGIC_GATE_H: out STD_LOGIC;
		PS_LOGIC_GATE_J: out STD_LOGIC;
		MS_LOGIC_GATE_K: out STD_LOGIC;
		PS_LOGIC_GATE_K: out STD_LOGIC;
		MS_LOGIC_GATE_R: out STD_LOGIC;
		PS_LOGIC_GATE_R: out STD_LOGIC;
		MS_LOGIC_GATE_S: out STD_LOGIC;
		MS_LOGIC_GATE_T: out STD_LOGIC;
		MS_LOGIC_GATE_U: out STD_LOGIC;
		PS_LOGIC_GATE_U: out STD_LOGIC;
		MS_LOGIC_GATE_V: out STD_LOGIC;
		MS_LOGIC_GATE_W: out STD_LOGIC;
		PS_LOGIC_GATE_W: out STD_LOGIC;
		MY_READ_CALL: out STD_LOGIC;
		PS_LOGIC_GATE_A_OR_R: out STD_LOGIC;
		PS_LOGIC_GATE_B_OR_C: out STD_LOGIC;
		PS_LOGIC_GATE_D_OR_E_OR_F: out STD_LOGIC;
		PS_LOGIC_GATE_S_OR_T: out STD_LOGIC;
		PS_LOGIC_GATE_U_OR_V_OR_W: out STD_LOGIC;
		PS_LOGIC_GATE_E_OR_V: out STD_LOGIC;
		MS_LOGIC_GATE_B_OR_S: out STD_LOGIC;
		MS_LOGIC_GATE_C_OR_T: out STD_LOGIC;
		PS_LOGIC_GATE_C_OR_T: out STD_LOGIC;
		MY_LOGIC_GATE_D_OR_U: out STD_LOGIC;
		PS_LOGIC_GATE_F_OR_W: out STD_LOGIC;
		MY_LOGIC_GATE_B_OR_S: out STD_LOGIC;
		MY_LOGIC_GATE_C_OR_T: out STD_LOGIC;
		MY_LOGIC_GATE_E_OR_V: out STD_LOGIC;
		MY_LOGIC_GATE_F_OR_W: out STD_LOGIC;
		PS_2ND_CLOCK_PULSE_3: out STD_LOGIC;
		PS_2ND_CLOCK_PULSE_3_JRJ: out STD_LOGIC;
		PS_I_RING_12_TIME_STAR_1311_STAR: out STD_LOGIC;
		PS_I_RING_3_OR_8_TIME: out STD_LOGIC;
		PS_I_RING_4_OR_9_TIME: out STD_LOGIC;
		PS_I_RING_5_OR_10_TIME: out STD_LOGIC;
		PS_I_RING_1_OR_6_TIME: out STD_LOGIC;
		PS_I_RING_1_OR_5_OR_6_OR_10_OR_1401_DOT_3_OR_8: out STD_LOGIC;
		PS_I_RING_7_OR_1401_6_OR_8: out STD_LOGIC;
		PS_I_RING_6_OR_1401_AND_8_TIME: out STD_LOGIC;
		PS_I_RING_2_OR_7_TIME: out STD_LOGIC;
		PS_I_RING_1_OR_2_OR_5_OR_6_OR_10_TIME: out STD_LOGIC;
		PS_I_RING_1_OR_1401_AND_3_TIME: out STD_LOGIC;
		PS_1ST_ADDRESS: out STD_LOGIC;
		PS_2ND_ADDRESS: out STD_LOGIC;
		PS_LOGIC_GATE_EARLY_B: out STD_LOGIC;
		PS_LOGIC_GATE_EARLY_F: out STD_LOGIC;
		PS_LOGIC_GATE_EARLY_B_OR_S: out STD_LOGIC;
		PS_LOGIC_GATE_SPECIAL_A: out STD_LOGIC;
		PS_LOGIC_GATE_SPECIAL_A_1: out STD_LOGIC;
		PS_B_TO_LAST_LOGIC_GATE: out STD_LOGIC;
		PS_LOGIC_GATE_EARLY_S: out STD_LOGIC;
		PS_A_CYCLE: out STD_LOGIC;
		MS_A_CYCLE: out STD_LOGIC;
		PS_A_OR_B_CYCLE: out STD_LOGIC;
		PS_B_CYCLE: out STD_LOGIC;
		PS_B_CYCLE_1: out STD_LOGIC;
		PS_B_OR_E_OR_F_CYCLE_CTRL: out STD_LOGIC;
		PS_I_CYCLE: out STD_LOGIC;
		MS_I_CYCLE_DOT_NOT_CR_DISABLE: out STD_LOGIC;
		PS_I_CYCLE_1: out STD_LOGIC;
		PS_I_CYCLE_DOT_NOT_CR_DISABLE: out STD_LOGIC;
		MS_I_CYCLE: out STD_LOGIC;
		PS_X_CYCLE: out STD_LOGIC;
		MS_X_CYCLE_DOT_NOT_CR_DISABLE: out STD_LOGIC;
		MS_X_CYCLE: out STD_LOGIC;
		MS_C_CYCLE_DOT_NOT_CR_DISABLE: out STD_LOGIC;
		PS_C_CYCLE: out STD_LOGIC;
		PS_C_CYCLE_1: out STD_LOGIC;
		PS_A_OR_C_CYCLE: out STD_LOGIC;
		MS_D_CYCLE_DOT_NOT_CR_DISABLE: out STD_LOGIC;
		PS_D_CYCLE: out STD_LOGIC;
		PS_C_OR_D_CYCLE: out STD_LOGIC;
		PS_B_OR_E_OR_F_CYCLE: out STD_LOGIC;
		PS_B_OR_D_CYCLE: out STD_LOGIC;
		PS_A_CYCLE_CTRL: out STD_LOGIC;
		MS_A_CYCLE_CTRL: out STD_LOGIC;
		PS_C_CYCLE_CTRL: out STD_LOGIC;
		PS_C_OR_D_CYCLE_CTRL: out STD_LOGIC;
		PS_B_CYCLE_CTRL: out STD_LOGIC;
		PS_D_CYCLE_CTRL: out STD_LOGIC;
		MS_DISPLAY_OR_ALTER: out STD_LOGIC;
		PS_DISPLAY_OR_ALTER: out STD_LOGIC;
		MS_DISPLAY_OR_ALTER_SET_2ND_SCAN: out STD_LOGIC;
		PS_I_CYCLE_CTRL: out STD_LOGIC;
		MS_I_CYCLE_CTRL: out STD_LOGIC;
		PS_X_CYCLE_CTRL: out STD_LOGIC;
		MS_X_CYCLE_CTRL: out STD_LOGIC;
		MS_I_O_LAST_EX_DOT_Z: out STD_LOGIC;
		MS_LAST_EX_DOT_NEXT_TO_LAST: out STD_LOGIC;
		PS_STOP_AT_F: out STD_LOGIC;
		MS_STOP_AT_F_DOT_B_CYCLE: out STD_LOGIC;
		MS_STORAGE_SCAN_RGEN: out STD_LOGIC;
		PS_LAST_LOGIC_GATE_1: out STD_LOGIC;
		MS_LAST_LOGIC_GATE_1: out STD_LOGIC;
		PS_NEXT_TO_LAST_LOGIC_GATE: out STD_LOGIC;
		PS_LAST_LOGIC_GATE_2: out STD_LOGIC;
		MS_STOP_AT_H_DOT_B_CY_DOT_1ST_SCAN: out STD_LOGIC;
		PS_STOP_AT_H: out STD_LOGIC;
		PS_STOP_AT_J: out STD_LOGIC;
		MS_STORAGE_SCAN_LOAD: out STD_LOGIC;
		PS_STOP_AT_K: out STD_LOGIC;
		MS_DATA_MOVE_A_CYCLE_CTRL_SET: out STD_LOGIC;
		MS_EDIT_SET_A_CYCLE_CTRL: out STD_LOGIC;
		MS_SET_A_CYCLE_CTRL_ON_Z_OP: out STD_LOGIC;
		MS_STORE_AR_SET_A_CYCLE_CTRL_A: out STD_LOGIC;
		MS_STORE_AR_SET_A_CYCLE_CTRL_B: out STD_LOGIC;
		MS_LAST_I_CYCLE_B: out STD_LOGIC;
		MS_G_OP_SET_C_CYCLE_CTRL_B: out STD_LOGIC;
		MS_STORE_AR_SET_C_CYCLE_CTRL_A: out STD_LOGIC;
		MS_STORE_AR_SET_C_CYCLE_CTRL_B: out STD_LOGIC;
		MS_NO_LAST_GATE: out STD_LOGIC;
		MS_ALT_ROUTINE_DOT_2ND_SCAN: out STD_LOGIC;
		PS_INSTRUCTION_CHECK_GATE: out STD_LOGIC;
		MS_WORD_MARK_OP_DOT_A_CYCLE: out STD_LOGIC;
		MS_1401_Q_OP_TRANS: out STD_LOGIC;
		MS_EDIT_SET_B_CYCLE_CTRL_A: out STD_LOGIC;
		MS_EDIT_SET_B_CYCLE_CTRL_G: out STD_LOGIC;
		MS_E_CYCLE_DOT_ANY_LAST_GATE: out STD_LOGIC;
		MS_F_CYCLE_DOT_ANY_LAST_GATE: out STD_LOGIC;
		MS_F_CYCLE_REQUIRED: out STD_LOGIC;
		MS_E_CYCLE_CTRL: out STD_LOGIC;
		PS_E_CYCLE_CTRL: out STD_LOGIC;
		PS_E_CYCLE: out STD_LOGIC;
		PS_OVERLAPPED_CYCLE_CTRL: out STD_LOGIC;
		PS_E_CYCLE_CTRL_STAR_1311: out STD_LOGIC;
		MS_F_CYCLE_CTRL: out STD_LOGIC;
		MS_F_CYCLE: out STD_LOGIC;
		PS_F_CYCLE_CTRL: out STD_LOGIC;
		PS_F_CYCLE: out STD_LOGIC;
		PS_I_RING_CTRL: out STD_LOGIC;
		MS_I_RING_CTRL: out STD_LOGIC;
		MS_1401_B_CYCLE_I_RING_OP: out STD_LOGIC;
		PS_SET_OP_REG: out STD_LOGIC;
		PS_LAST_INSN_RO_CYCLE_1: out STD_LOGIC;
		PS_LAST_INSN_RO_CYCLE_2: out STD_LOGIC;
		PS_LAST_INSN_RO_CYCLE: out STD_LOGIC;
		MS_LAST_INSN_RO_CYCLE: out STD_LOGIC;
		PS_RD_1ST_ADDR_TO_A_AND_C_AR: out STD_LOGIC;
		PS_RD_2ND_ADDR_TO_B_AND_D_AR: out STD_LOGIC;
		MS_1401_UNCOND_BRANCH: out STD_LOGIC;
		MS_1401_CLEAR_DOT_I_RING_11: out STD_LOGIC;
		PS_1401_LAST_I_CYCLE: out STD_LOGIC;
		MS_1401_LAST_I_CYCLE: out STD_LOGIC;
		MS_START_KEY: out STD_LOGIC;
		PS_START_KEY_2: out STD_LOGIC;
		PS_RUN_OR_IE_MODE_STAR_AUTS_STAR: out STD_LOGIC;
		MS_CONSOLE_SET_START_CND: out STD_LOGIC;
		PS_PROCESS_ROUTINE: out STD_LOGIC;
		MS_STOP_KEY_LATCH: out STD_LOGIC;
		MS_START_KEY_PULSE: out STD_LOGIC;
		MS_PROCESS_ROUTINE: out STD_LOGIC;
		PS_STOP_KEY_LATCH: out STD_LOGIC;
		MS_DISP_ROUTINE_DOT_D_CY_DOT_2ND_SCAN: out STD_LOGIC;
		MS_1401_I_O_CK_STOP_SW: out STD_LOGIC;
		PS_1401_I_O_CK_STOP_SW: out STD_LOGIC;
		MS_ALTR_ROUTINE_DOT_D_CY_DOT_NO_SCAN: out STD_LOGIC;
		LAMP_15A1K24: out STD_LOGIC;
		MS_I_RING_HDL_BUS: out STD_LOGIC_VECTOR (11 downTo 0);
		PS_I_RING_HDL_BUS: out STD_LOGIC_VECTOR (12 downTo 0);
		LAMPS_LOGIC_GATE_RING: out STD_LOGIC_VECTOR (10 downTo 1);
		LAMPS_IRING: out STD_LOGIC_VECTOR (12 downTo 0);
		LAMPS_CYCLE_CE: out STD_LOGIC_VECTOR (7 downTo 0);
		LAMPS_CYCLE_CONSOLE: out STD_LOGIC_VECTOR (7 downTo 0));
end IntegrationTest1;


ARCHITECTURE structural of IntegrationTest1 is

	 signal PS_OSCILLATOR_DELAYED: STD_LOGIC;
	 signal PS_STOP_LATCH: STD_LOGIC;
	 signal PS_1ST_CLOCK_PULSE_PRIME: STD_LOGIC;
	 signal PS_2ND_CLOCK_PULSE_1: STD_LOGIC;
	 signal PS_LOGIC_RING_ON_ADVANCE_1: STD_LOGIC;
	 signal PS_LOGIC_RING_OFF_ADVANCE_1: STD_LOGIC;
	 signal PS_LOGIC_RING_ON_ADVANCE_2: STD_LOGIC;
	 signal PS_LOGIC_RING_OFF_ADVANCE_2: STD_LOGIC;
	 signal MS_LOGIC_GATE_Z: STD_LOGIC;
	 signal MS_LOGIC_GATE_H: STD_LOGIC;
	 signal MS_LOGIC_GATE_J: STD_LOGIC;
	 signal MS_LOGIC_GATE_A: STD_LOGIC;
	 signal PS_E_CYCLE_REQUIRED: STD_LOGIC;
	 signal PS_F_CYCLE_REQUIRED: STD_LOGIC;
	 signal PS_COMP_DISABLE_CYCLE: STD_LOGIC;
	 signal PS_LOGIC_GATE_A: STD_LOGIC;
	 signal PS_LOGIC_GATE_A_CONTROL: STD_LOGIC;
	 signal MS_LOGIC_GATE_B: STD_LOGIC;
	 signal PS_LOGIC_GATE_B: STD_LOGIC;
	 signal PS_LOGIC_GATE_C: STD_LOGIC;
	 signal MS_LOGIC_GATE_C: STD_LOGIC;
	 signal MS_LOGIC_GATE_D: STD_LOGIC;
	 signal PS_LOGIC_GATE_D: STD_LOGIC;
	 signal MS_LOGIC_GATE_E: STD_LOGIC;
	 signal PS_LOGIC_GATE_E: STD_LOGIC;
	 signal MS_LOGIC_GATE_F: STD_LOGIC;
	 signal PS_LOGIC_GATE_F: STD_LOGIC;
	 signal MS_LOGIC_GATE_A_DOT_R_CHECK: STD_LOGIC;
	 signal PS_LOGIC_GATE_S: STD_LOGIC;
	 signal PS_LOGIC_GATE_T: STD_LOGIC;
	 signal PS_LOGIC_GATE_V: STD_LOGIC;
	 signal PS_LOGIC_GATE_B_OR_S: STD_LOGIC;
	 signal MS_LOGIC_GATE_D_OR_U: STD_LOGIC;
	 signal MS_I_RING_ADV: STD_LOGIC;
	 signal PS_I_RING_RESET: STD_LOGIC;
	 signal PS_I_RING_OFF_ADVANCE_1: STD_LOGIC;
	 signal PS_I_RING_OFF_ADVANCE_2: STD_LOGIC;
	 signal PS_I_RING_ON_ADVANCE_1: STD_LOGIC;
	 signal MS_I_RING_RESET_1: STD_LOGIC;
	 signal MS_I_RING_RESET_2: STD_LOGIC;
	 signal PS_I_RING_ON_ADVANCE_2: STD_LOGIC;
	 signal MS_I_RING_1_TIME_1: STD_LOGIC;
	 signal MS_I_RING_3_AND_1401_MODE: STD_LOGIC;
	 signal PS_I_RING_1_OR_2_OR_3_OR_4_TIME: STD_LOGIC;
	 signal PS_I_RING_6_OR_7_OR_8_OR_9_TIME: STD_LOGIC;
	 signal MS_LOGIC_GATE_EARLY_S: STD_LOGIC;
	 signal MS_1ST_CLOCK_PULSE_CLAMPED_A: STD_LOGIC;
	 signal MS_E_CYCLE_REQUIRED: STD_LOGIC;
	 signal MS_PROGRAM_RES_OR_S_LOGIC_GATE: STD_LOGIC;
	 signal MS_B_CYCLE: STD_LOGIC;
	 signal MS_B_CYCLE_CTRL: STD_LOGIC;
	 signal MS_C_CYCLE_CTRL: STD_LOGIC;
	 signal MS_C_CYCLE: STD_LOGIC;
	 signal MS_E_CYCLE: STD_LOGIC;
	 signal MS_D_CYCLE_CTRL: STD_LOGIC;
	 signal PS_SET_A_CYCLE_CTRL: STD_LOGIC;
	 signal PS_SET_C_CYCLE_CTRL: STD_LOGIC;
	 signal PS_SET_B_CYCLE_CTRL: STD_LOGIC;
	 signal PS_SET_D_CYCLE_CTRL: STD_LOGIC;
	 signal PS_LAST_EXECUTE_CYCLE: STD_LOGIC;
	 signal PS_NEXT_TO_AND_LAST_LOGIC_GATE: STD_LOGIC;
	 signal PS_SET_I_CYCLE_CTRL: STD_LOGIC;
	 signal PS_SET_X_CYCLE_CTRL: STD_LOGIC;
	 signal PS_STOP_AT_F_JRJ: STD_LOGIC;
	 signal MS_1401_MODE_DOT_I_RING_5_OR_10_DOT_I_CY: STD_LOGIC;
	 signal MV_STORAGE_SCAN_REGEN_MODE: STD_LOGIC;
	 signal MS_WORD_MARK_OP_DOT_B_CYCLE: STD_LOGIC;
	 signal MS_1401_MODE_DOT_A_RING_4_DOT_X_CYCLE: STD_LOGIC;
	 signal PS_DATA_MOVE_TAKE_A_CYCLE: STD_LOGIC;
	 signal MS_DATA_MOVE_LAST_EX_CYCLE: STD_LOGIC;
	 signal MS_CYCLE_CHECK_ERROR: STD_LOGIC;
	 signal PS_B_CH_Q: STD_LOGIC;
	 signal PS_DATA_MOVE_LAST_EXECUTE: STD_LOGIC;
	 signal MS_LAST_EXECUTE_CYCLE: STD_LOGIC;
	 signal PS_SPECIAL_STOP_LATCH: STD_LOGIC;
	 signal MS_E_CH_READY_C: STD_LOGIC;
	 signal MS_E_CH_READY_A: STD_LOGIC;
	 signal MS_E_CH_READY_B: STD_LOGIC;
	 signal MS_F_CH_OUTPUT_DOT_NOT_F2_REG_FULL: STD_LOGIC;
	 signal MS_F_CH_INPUT_DOT_F2_REG_FULL: STD_LOGIC;
	 signal MS_SPL_ADV_CTRL_LAT: STD_LOGIC;
	 signal MS_B_CH_Q_OP: STD_LOGIC;
	 signal MS_OP_MOD_TIME_DOT_NOT_1401: STD_LOGIC;
	 signal MS_ARS_NO_OP_DOT_I_CYCLE: STD_LOGIC;
	 signal MS_SET_I_CYCLE_CTRL_NO_OP: STD_LOGIC;
	 signal PS_LAST_INSN_RO_CYCLE_COND: STD_LOGIC;
	 signal PS_1401_I_CYCLE_NEXT: STD_LOGIC;
	 signal MS_START_KEY_LATCH_1: STD_LOGIC;
	 signal MS_START_KEY_LATCH_2: STD_LOGIC;

	 signal XX_PS_OSCILLATOR: STD_LOGIC;
	 signal XX_PS_I_RING_9_TIME: STD_LOGIC;
	 signal XX_PS_LOGIC_GATE_E_1: STD_LOGIC;
	 signal XX_PS_2ND_CLOCK_PULSE_3: STD_LOGIC;
	 signal XX_PS_LOGIC_GATE_E_OR_V: STD_LOGIC;
	 signal XX_MS_LOGIC_GATE_W: STD_LOGIC;
	 signal XX_MS_LAST_LOGIC_GATE_1: STD_LOGIC;
	 signal XX_MS_LOGIC_GATE_A_1: STD_LOGIC;
	 signal XX_MS_LOGIC_GATE_R: STD_LOGIC;
	 signal XX_PS_X_CYCLE: STD_LOGIC;
	 signal XX_MS_LOGIC_GATE_K: STD_LOGIC;
	 signal XX_PS_I_CYCLE: STD_LOGIC;
	 signal XX_PS_LOGIC_GATE_Z: STD_LOGIC;
	 signal XX_MS_LOGIC_GATE_C_1: STD_LOGIC;
	 signal XX_PS_LAST_LOGIC_GATE_1: STD_LOGIC;
	 signal XX_MS_LOGIC_GATE_G: STD_LOGIC;
	 signal XX_PS_LOGIC_GATE_G: STD_LOGIC;
	 signal XX_PS_LOGIC_GATE_H: STD_LOGIC;
	 signal XX_PS_LOGIC_GATE_J: STD_LOGIC;
	 signal XX_PS_LOGIC_GATE_R: STD_LOGIC;
	 signal XX_MS_LOGIC_GATE_S: STD_LOGIC;
	 signal XX_MS_LOGIC_GATE_T: STD_LOGIC;
	 signal XX_MS_LOGIC_GATE_U: STD_LOGIC;
	 signal XX_PS_LOGIC_GATE_U: STD_LOGIC;
	 signal XX_MS_LOGIC_GATE_V: STD_LOGIC;
	 signal XX_MS_LOGIC_GATE_D_1: STD_LOGIC;
	 signal XX_MS_LOGIC_GATE_B_1: STD_LOGIC;
	 signal XX_MS_LOGIC_GATE_E_1: STD_LOGIC;
	 signal XX_MS_LOGIC_GATE_F_1: STD_LOGIC;
	 signal XX_PS_LOGIC_GATE_C_OR_T: STD_LOGIC;
	 signal XX_PS_LOGIC_GATE_F_OR_W: STD_LOGIC;
	 signal XX_PS_I_RING_CTRL: STD_LOGIC;
	 signal XX_MS_I_RING_CTRL: STD_LOGIC;
	 signal XX_MS_I_RING_OP_TIME: STD_LOGIC;
	 signal XX_PS_I_RING_OP_TIME: STD_LOGIC;
	 signal XX_PS_I_RING_2_TIME: STD_LOGIC;
	 signal XX_MS_I_RING_4_TIME: STD_LOGIC;
	 signal XX_PS_I_RING_4_TIME: STD_LOGIC;
	 signal XX_MS_I_RING_6_TIME: STD_LOGIC;
	 signal XX_PS_I_RING_6_TIME: STD_LOGIC;
	 signal XX_PS_I_RING_8_TIME: STD_LOGIC;
	 signal XX_PS_I_RING_10_TIME: STD_LOGIC;
	 signal XX_MS_I_RING_1_TIME: STD_LOGIC;
	 signal XX_MS_I_RING_3_TIME: STD_LOGIC;
	 signal XX_MS_I_RING_5_TIME: STD_LOGIC;
	 signal XX_PS_1ST_CLOCK_PULSE_1: STD_LOGIC;
	 signal XX_MS_F_CYCLE_REQUIRED: STD_LOGIC;
	 signal XX_PS_LOGIC_GATE_B_1: STD_LOGIC;
	 signal XX_PS_A_CYCLE_CTRL: STD_LOGIC;
	 signal XX_MS_A_CYCLE_CTRL: STD_LOGIC;
	 signal XX_PS_B_CYCLE_CTRL: STD_LOGIC;
	 signal XX_MS_E_CYCLE_CTRL: STD_LOGIC;
	 signal XX_MS_F_CYCLE_CTRL: STD_LOGIC;
	 signal XX_PS_I_CYCLE_CTRL: STD_LOGIC;
	 signal XX_MS_I_CYCLE_CTRL: STD_LOGIC;
	 signal XX_MS_CONSOLE_SET_START_CND: STD_LOGIC;
	 signal XX_PS_X_CYCLE_CTRL: STD_LOGIC;
	 signal XX_MS_X_CYCLE_CTRL: STD_LOGIC;
	 signal XX_MS_A_CYCLE: STD_LOGIC;
	 signal XX_PS_C_CYCLE_CTRL: STD_LOGIC;
	 signal XX_MS_F_CYCLE: STD_LOGIC;
	 signal XX_PS_D_CYCLE_CTRL: STD_LOGIC;
	 signal XX_PS_NEXT_TO_LAST_LOGIC_GATE: STD_LOGIC;
	 signal XX_PS_LOGIC_GATE_A_1: STD_LOGIC;
	 signal XX_PS_PROCESS_ROUTINE: STD_LOGIC;
	 signal XX_PS_B_CYCLE_1: STD_LOGIC;
	 signal XX_PS_C_CYCLE_1: STD_LOGIC;
	 signal XX_PS_D_CYCLE: STD_LOGIC;
	 signal XX_MS_STORAGE_SCAN_LOAD: STD_LOGIC;
	 signal XX_MS_WORD_MARK_OP_DOT_A_CYCLE: STD_LOGIC;
	 signal XX_PS_2ND_CLOCK_PULSE_3_JRJ: STD_LOGIC;
	 signal XX_PS_A_CYCLE: STD_LOGIC;
	 signal XX_PS_C_CYCLE: STD_LOGIC;
	 signal XX_PS_I_RING_5_OR_10_TIME: STD_LOGIC;
	 signal XX_PS_LAST_INSN_RO_CYCLE_1: STD_LOGIC;
	 signal XX_PS_I_RING_5_TIME: STD_LOGIC;
	 signal XX_PS_I_RING_1_OR_1401_AND_3_TIME: STD_LOGIC;
	 signal XX_MS_ANY_LAST_GATE: STD_LOGIC;
	 signal XX_PS_LOGIC_GATE_K: STD_LOGIC;
	 signal XX_PS_I_RING_6_OR_1401_AND_8_TIME: STD_LOGIC;
	 signal XX_PS_LAST_INSN_RO_CYCLE_2: STD_LOGIC;
	 signal XX_PS_E_CYCLE_CTRL: STD_LOGIC;
	 signal XX_PS_F_CYCLE_CTRL: STD_LOGIC;
	 signal XX_PS_I_RING_3_TIME: STD_LOGIC;
	 signal XX_PS_ANY_LAST_GATE: STD_LOGIC;
	 signal XX_PS_E_CYCLE: STD_LOGIC;
	 signal XX_MS_E_CYCLE_DOT_ANY_LAST_GATE: STD_LOGIC;
	 signal XX_PS_F_CYCLE: STD_LOGIC;
	 signal XX_MS_F_CYCLE_DOT_ANY_LAST_GATE: STD_LOGIC;
	 signal XX_PS_2ND_CLOCK_PULSE_2: STD_LOGIC;
	 signal XX_PS_LOGIC_GATE_C_1: STD_LOGIC;
	 signal XX_PS_I_RING_1_TIME: STD_LOGIC;
	 signal XX_PS_I_RING_1_OR_6_TIME: STD_LOGIC;
	 signal XX_MS_LAST_EX_DOT_NEXT_TO_LAST: STD_LOGIC;
	 signal XX_MS_I_O_LAST_EX_DOT_Z: STD_LOGIC;
	 signal XX_MS_LAST_INSN_RO_CYCLE: STD_LOGIC;
	 signal XX_PS_LOGIC_GATE_E_2: STD_LOGIC;
	 signal XX_PS_I_RING_7_TIME: STD_LOGIC;
	 signal XX_PS_I_RING_11_TIME: STD_LOGIC;
	 signal XX_PS_I_RING_12_TIME: STD_LOGIC;
	 signal XX_MS_STOP_KEY_LATCH: STD_LOGIC;
	 signal XX_MS_START_KEY: STD_LOGIC;
	 signal XX_PS_START_KEY_2: STD_LOGIC;
	 signal XX_PS_LOGIC_GATE_A_OR_R: STD_LOGIC;
	 signal XX_MS_START_KEY_PULSE: STD_LOGIC;
	 signal XX_PS_STOP_KEY_LATCH: STD_LOGIC;
	 signal XX_MS_I_RING_11_TIME: STD_LOGIC;
	 signal XX_MS_I_RING_2_TIME: STD_LOGIC;
	 signal XX_MS_I_RING_7_TIME: STD_LOGIC;
	 signal XX_MS_I_RING_8_TIME: STD_LOGIC;
	 signal XX_MS_I_RING_9_TIME: STD_LOGIC;
	 signal XX_MS_I_RING_10_TIME: STD_LOGIC;
	 signal XX_LAMP_15A1A06: STD_LOGIC;
	 signal XX_LAMP_15A1B06: STD_LOGIC;
	 signal XX_LAMP_15A1C06: STD_LOGIC;
	 signal XX_LAMP_15A1D06: STD_LOGIC;
	 signal XX_LAMP_15A1E06: STD_LOGIC;
	 signal XX_LAMP_15A1F06: STD_LOGIC;
	 signal XX_LAMP_15A1G06: STD_LOGIC;
	 signal XX_LAMP_15A1H06: STD_LOGIC;
	 signal XX_LAMP_15A1J06: STD_LOGIC;
	 signal XX_LAMP_15A1K06: STD_LOGIC;
	 signal XX_LAMP_15A1A01: STD_LOGIC;
	 signal XX_LAMP_15A1B01: STD_LOGIC;
	 signal XX_LAMP_15A1C01: STD_LOGIC;
	 signal XX_LAMP_15A1D01: STD_LOGIC;
	 signal XX_LAMP_15A1E01: STD_LOGIC;
	 signal XX_LAMP_15A1F01: STD_LOGIC;
	 signal XX_LAMP_15A1B02: STD_LOGIC;
	 signal XX_LAMP_15A1C02: STD_LOGIC;
	 signal XX_LAMP_15A1D02: STD_LOGIC;
	 signal XX_LAMP_15A1E02: STD_LOGIC;
	 signal XX_LAMP_15A1F02: STD_LOGIC;
	 signal XX_LAMP_15A1G02: STD_LOGIC;
	 signal XX_LAMP_15A1H02: STD_LOGIC;
	 signal XX_LAMP_11C8A15: STD_LOGIC;
	 signal XX_LAMP_11C8B15: STD_LOGIC;
	 signal XX_LAMP_11C8J15: STD_LOGIC;
	 signal XX_LAMP_11C8K15: STD_LOGIC;
	 signal XX_LAMP_11C8C15: STD_LOGIC;
	 signal XX_LAMP_11C8D15: STD_LOGIC;
	 signal XX_LAMP_11C8E15: STD_LOGIC;
	 signal XX_LAMP_11C8F15: STD_LOGIC;
	 signal XX_LAMP_15A1A10: STD_LOGIC;
	 signal XX_LAMP_15A1B10: STD_LOGIC;
	 signal XX_LAMP_15A1H10: STD_LOGIC;
	 signal XX_LAMP_15A1J10: STD_LOGIC;
	 signal XX_LAMP_15A1C10: STD_LOGIC;
	 signal XX_LAMP_15A1D10: STD_LOGIC;
	 signal XX_LAMP_15A1E10: STD_LOGIC;
	 signal XX_LAMP_15A1F10: STD_LOGIC;

BEGIN

	PS_OSCILLATOR <= 
		XX_PS_OSCILLATOR;
	PS_LOGIC_GATE_E_1 <= 
		XX_PS_LOGIC_GATE_E_1;
	PS_2ND_CLOCK_PULSE_3 <= 
		XX_PS_2ND_CLOCK_PULSE_3;
	PS_LOGIC_GATE_E_OR_V <= 
		XX_PS_LOGIC_GATE_E_OR_V;
	MS_LOGIC_GATE_W <= 
		XX_MS_LOGIC_GATE_W;
	MS_LAST_LOGIC_GATE_1 <= 
		XX_MS_LAST_LOGIC_GATE_1;
	MS_LOGIC_GATE_A_1 <= 
		XX_MS_LOGIC_GATE_A_1;
	MS_LOGIC_GATE_R <= 
		XX_MS_LOGIC_GATE_R;
	PS_X_CYCLE <= 
		XX_PS_X_CYCLE;
	MS_LOGIC_GATE_K <= 
		XX_MS_LOGIC_GATE_K;
	PS_I_CYCLE <= 
		XX_PS_I_CYCLE;
	PS_LOGIC_GATE_Z <= 
		XX_PS_LOGIC_GATE_Z;
	MS_LOGIC_GATE_C_1 <= 
		XX_MS_LOGIC_GATE_C_1;
	PS_LAST_LOGIC_GATE_1 <= 
		XX_PS_LAST_LOGIC_GATE_1;
	MS_LOGIC_GATE_G <= 
		XX_MS_LOGIC_GATE_G;
	PS_LOGIC_GATE_G <= 
		XX_PS_LOGIC_GATE_G;
	PS_LOGIC_GATE_H <= 
		XX_PS_LOGIC_GATE_H;
	PS_LOGIC_GATE_J <= 
		XX_PS_LOGIC_GATE_J;
	PS_LOGIC_GATE_R <= 
		XX_PS_LOGIC_GATE_R;
	MS_LOGIC_GATE_S <= 
		XX_MS_LOGIC_GATE_S;
	MS_LOGIC_GATE_T <= 
		XX_MS_LOGIC_GATE_T;
	MS_LOGIC_GATE_U <= 
		XX_MS_LOGIC_GATE_U;
	PS_LOGIC_GATE_U <= 
		XX_PS_LOGIC_GATE_U;
	MS_LOGIC_GATE_V <= 
		XX_MS_LOGIC_GATE_V;
	MS_LOGIC_GATE_D_1 <= 
		XX_MS_LOGIC_GATE_D_1;
	MS_LOGIC_GATE_B_1 <= 
		XX_MS_LOGIC_GATE_B_1;
	MS_LOGIC_GATE_E_1 <= 
		XX_MS_LOGIC_GATE_E_1;
	MS_LOGIC_GATE_F_1 <= 
		XX_MS_LOGIC_GATE_F_1;
	PS_LOGIC_GATE_C_OR_T <= 
		XX_PS_LOGIC_GATE_C_OR_T;
	PS_LOGIC_GATE_F_OR_W <= 
		XX_PS_LOGIC_GATE_F_OR_W;
	PS_I_RING_CTRL <= 
		XX_PS_I_RING_CTRL;
	MS_I_RING_CTRL <= 
		XX_MS_I_RING_CTRL;
	PS_1ST_CLOCK_PULSE_1 <= 
		XX_PS_1ST_CLOCK_PULSE_1;
	MS_F_CYCLE_REQUIRED <= 
		XX_MS_F_CYCLE_REQUIRED;
	PS_LOGIC_GATE_B_1 <= 
		XX_PS_LOGIC_GATE_B_1;
	PS_A_CYCLE_CTRL <= 
		XX_PS_A_CYCLE_CTRL;
	MS_A_CYCLE_CTRL <= 
		XX_MS_A_CYCLE_CTRL;
	PS_B_CYCLE_CTRL <= 
		XX_PS_B_CYCLE_CTRL;
	MS_E_CYCLE_CTRL <= 
		XX_MS_E_CYCLE_CTRL;
	MS_F_CYCLE_CTRL <= 
		XX_MS_F_CYCLE_CTRL;
	PS_I_CYCLE_CTRL <= 
		XX_PS_I_CYCLE_CTRL;
	MS_I_CYCLE_CTRL <= 
		XX_MS_I_CYCLE_CTRL;
	MS_CONSOLE_SET_START_CND <= 
		XX_MS_CONSOLE_SET_START_CND;
	PS_X_CYCLE_CTRL <= 
		XX_PS_X_CYCLE_CTRL;
	MS_X_CYCLE_CTRL <= 
		XX_MS_X_CYCLE_CTRL;
	MS_A_CYCLE <= 
		XX_MS_A_CYCLE;
	PS_C_CYCLE_CTRL <= 
		XX_PS_C_CYCLE_CTRL;
	MS_F_CYCLE <= 
		XX_MS_F_CYCLE;
	PS_D_CYCLE_CTRL <= 
		XX_PS_D_CYCLE_CTRL;
	PS_NEXT_TO_LAST_LOGIC_GATE <= 
		XX_PS_NEXT_TO_LAST_LOGIC_GATE;
	PS_LOGIC_GATE_A_1 <= 
		XX_PS_LOGIC_GATE_A_1;
	PS_PROCESS_ROUTINE <= 
		XX_PS_PROCESS_ROUTINE;
	PS_B_CYCLE_1 <= 
		XX_PS_B_CYCLE_1;
	PS_C_CYCLE_1 <= 
		XX_PS_C_CYCLE_1;
	PS_D_CYCLE <= 
		XX_PS_D_CYCLE;
	MS_STORAGE_SCAN_LOAD <= 
		XX_MS_STORAGE_SCAN_LOAD;
	MS_WORD_MARK_OP_DOT_A_CYCLE <= 
		XX_MS_WORD_MARK_OP_DOT_A_CYCLE;
	PS_2ND_CLOCK_PULSE_3_JRJ <= 
		XX_PS_2ND_CLOCK_PULSE_3_JRJ;
	PS_A_CYCLE <= 
		XX_PS_A_CYCLE;
	PS_C_CYCLE <= 
		XX_PS_C_CYCLE;
	PS_I_RING_5_OR_10_TIME <= 
		XX_PS_I_RING_5_OR_10_TIME;
	PS_LAST_INSN_RO_CYCLE_1 <= 
		XX_PS_LAST_INSN_RO_CYCLE_1;
	PS_I_RING_1_OR_1401_AND_3_TIME <= 
		XX_PS_I_RING_1_OR_1401_AND_3_TIME;
	MS_ANY_LAST_GATE <= 
		XX_MS_ANY_LAST_GATE;
	PS_LOGIC_GATE_K <= 
		XX_PS_LOGIC_GATE_K;
	PS_I_RING_6_OR_1401_AND_8_TIME <= 
		XX_PS_I_RING_6_OR_1401_AND_8_TIME;
	PS_LAST_INSN_RO_CYCLE_2 <= 
		XX_PS_LAST_INSN_RO_CYCLE_2;
	PS_E_CYCLE_CTRL <= 
		XX_PS_E_CYCLE_CTRL;
	PS_F_CYCLE_CTRL <= 
		XX_PS_F_CYCLE_CTRL;
	PS_ANY_LAST_GATE <= 
		XX_PS_ANY_LAST_GATE;
	PS_E_CYCLE <= 
		XX_PS_E_CYCLE;
	MS_E_CYCLE_DOT_ANY_LAST_GATE <= 
		XX_MS_E_CYCLE_DOT_ANY_LAST_GATE;
	PS_F_CYCLE <= 
		XX_PS_F_CYCLE;
	MS_F_CYCLE_DOT_ANY_LAST_GATE <= 
		XX_MS_F_CYCLE_DOT_ANY_LAST_GATE;
	PS_2ND_CLOCK_PULSE_2 <= 
		XX_PS_2ND_CLOCK_PULSE_2;
	PS_LOGIC_GATE_C_1 <= 
		XX_PS_LOGIC_GATE_C_1;
	PS_I_RING_1_OR_6_TIME <= 
		XX_PS_I_RING_1_OR_6_TIME;
	MS_LAST_EX_DOT_NEXT_TO_LAST <= 
		XX_MS_LAST_EX_DOT_NEXT_TO_LAST;
	MS_I_O_LAST_EX_DOT_Z <= 
		XX_MS_I_O_LAST_EX_DOT_Z;
	MS_LAST_INSN_RO_CYCLE <= 
		XX_MS_LAST_INSN_RO_CYCLE;
	PS_LOGIC_GATE_E_2 <= 
		XX_PS_LOGIC_GATE_E_2;
	MS_STOP_KEY_LATCH <= 
		XX_MS_STOP_KEY_LATCH;
	MS_START_KEY <= 
		XX_MS_START_KEY;
	PS_START_KEY_2 <= 
		XX_PS_START_KEY_2;
	PS_LOGIC_GATE_A_OR_R <= 
		XX_PS_LOGIC_GATE_A_OR_R;
	MS_START_KEY_PULSE <= 
		XX_MS_START_KEY_PULSE;
	PS_STOP_KEY_LATCH <= 
		XX_PS_STOP_KEY_LATCH;

	MS_I_RING_HDL_BUS <= (
		XX_MS_I_RING_11_TIME,
		XX_MS_I_RING_10_TIME,
		XX_MS_I_RING_9_TIME,
		XX_MS_I_RING_8_TIME,
		XX_MS_I_RING_7_TIME,
		XX_MS_I_RING_6_TIME,
		XX_MS_I_RING_5_TIME,
		XX_MS_I_RING_4_TIME,
		XX_MS_I_RING_3_TIME,
		XX_MS_I_RING_2_TIME,
		XX_MS_I_RING_1_TIME,
		XX_MS_I_RING_OP_TIME);

	PS_I_RING_HDL_BUS <= (
		XX_PS_I_RING_12_TIME,
		XX_PS_I_RING_11_TIME,
		XX_PS_I_RING_10_TIME,
		XX_PS_I_RING_9_TIME,
		XX_PS_I_RING_8_TIME,
		XX_PS_I_RING_7_TIME,
		XX_PS_I_RING_6_TIME,
		XX_PS_I_RING_5_TIME,
		XX_PS_I_RING_4_TIME,
		XX_PS_I_RING_3_TIME,
		XX_PS_I_RING_2_TIME,
		XX_PS_I_RING_1_TIME,
		XX_PS_I_RING_OP_TIME);

	LAMPS_LOGIC_GATE_RING <= (
		XX_LAMP_15A1K06,
		XX_LAMP_15A1J06,
		XX_LAMP_15A1H06,
		XX_LAMP_15A1G06,
		XX_LAMP_15A1F06,
		XX_LAMP_15A1E06,
		XX_LAMP_15A1D06,
		XX_LAMP_15A1C06,
		XX_LAMP_15A1B06,
		XX_LAMP_15A1A06);

	LAMPS_IRING <= (
		XX_LAMP_15A1H02,
		XX_LAMP_15A1G02,
		XX_LAMP_15A1F02,
		XX_LAMP_15A1E02,
		XX_LAMP_15A1D02,
		XX_LAMP_15A1C02,
		XX_LAMP_15A1B02,
		XX_LAMP_15A1F01,
		XX_LAMP_15A1E01,
		XX_LAMP_15A1D01,
		XX_LAMP_15A1C01,
		XX_LAMP_15A1B01,
		XX_LAMP_15A1A01);

	LAMPS_CYCLE_CE <= (
		XX_LAMP_11C8F15,
		XX_LAMP_11C8E15,
		XX_LAMP_11C8K15,
		XX_LAMP_11C8D15,
		XX_LAMP_11C8C15,
		XX_LAMP_11C8B15,
		XX_LAMP_11C8A15,
		XX_LAMP_11C8J15);

	LAMPS_CYCLE_CONSOLE <= (
		XX_LAMP_15A1F10,
		XX_LAMP_15A1E10,
		XX_LAMP_15A1J10,
		XX_LAMP_15A1D10,
		XX_LAMP_15A1C10,
		XX_LAMP_15A1B10,
		XX_LAMP_15A1A10,
		XX_LAMP_15A1H10);

Page_11_10_01_1: ENTITY ALD_11_10_01_1_LOGIC_CLOCK_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PP_SPECIAL_OR_12V_POWER_FOR_OSC =>
		PP_SPECIAL_OR_12V_POWER_FOR_OSC,
	PS_OSCILLATOR =>
		XX_PS_OSCILLATOR,
	PP_SPECIAL_OR_12V_FOR_REL_DRIVERS =>
		PP_SPECIAL_OR_12V_FOR_REL_DRIVERS,
	PS_OSCILLATOR_DELAYED =>
		PS_OSCILLATOR_DELAYED
	);

Page_11_10_02_1: ENTITY ALD_11_10_02_1_1_LOGIC_GATE_RING_CLK_PULSES_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OSCILLATOR =>
		XX_PS_OSCILLATOR,
	PS_OSCILLATOR_DELAYED =>
		PS_OSCILLATOR_DELAYED,
	PS_1401_STOP_AND_WAIT =>
		PS_1401_STOP_AND_WAIT,
	PS_1401_COND_TEST_OP_CODE =>
		PS_1401_COND_TEST_OP_CODE,
	PS_I_RING_9_TIME =>
		XX_PS_I_RING_9_TIME,
	PS_B_CH_WM_BIT_1 =>
		PS_B_CH_WM_BIT_1,
	PS_LOGIC_GATE_E_1 =>
		XX_PS_LOGIC_GATE_E_1,
	PS_STOP_LATCH =>
		PS_STOP_LATCH,
	MS_F_CH_IN_PROCESS =>
		MS_F_CH_IN_PROCESS,
	MS_E_CH_IN_PROCESS =>
		MS_E_CH_IN_PROCESS,
	MS_MASTER_ERROR =>
		MS_MASTER_ERROR,
	PS_1ST_CLOCK_PULSE_1 =>
		XX_PS_1ST_CLOCK_PULSE_1,
	PS_1ST_CLOCK_PULSE_PRIME =>
		PS_1ST_CLOCK_PULSE_PRIME,
	PS_2ND_CLOCK_PULSE_1 =>
		PS_2ND_CLOCK_PULSE_1,
	PS_2ND_CLOCK_PULSE_2 =>
		XX_PS_2ND_CLOCK_PULSE_2,
	PS_STOPPED_DOT_NOT_IN_PROCESS =>
		PS_STOPPED_DOT_NOT_IN_PROCESS,
	PS_CLOCK_STOPPED_STAR_AUTS_STAR =>
		PS_CLOCK_STOPPED_STAR_AUTS_STAR,
	PS_CLOCK_STOPPED =>
		PS_CLOCK_STOPPED,
	MS_CLOCK_STOPPED =>
		MS_CLOCK_STOPPED,
	LAMP_15A1K24 =>
		LAMP_15A1K24
	);

Page_11_10_05_1: ENTITY ALD_11_10_05_1_LOGIC_GATE_RING_ADVAN_PULSES_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_2ND_CLOCK_PULSE_1 =>
		PS_2ND_CLOCK_PULSE_1,
	PS_LOGIC_RING_ON_ADVANCE_1 =>
		PS_LOGIC_RING_ON_ADVANCE_1,
	PS_LOGIC_RING_OFF_ADVANCE_1 =>
		PS_LOGIC_RING_OFF_ADVANCE_1,
	PS_LOGIC_RING_ON_ADVANCE_2 =>
		PS_LOGIC_RING_ON_ADVANCE_2,
	PS_LOGIC_RING_OFF_ADVANCE_2 =>
		PS_LOGIC_RING_OFF_ADVANCE_2
	);

Page_11_10_06_1: ENTITY ALD_11_10_06_1_SPECIAL_LAST_GATES_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_2ND_CLOCK_PULSE_3 =>
		XX_PS_2ND_CLOCK_PULSE_3,
	PS_LOGIC_GATE_E_OR_V =>
		XX_PS_LOGIC_GATE_E_OR_V,
	MS_LOGIC_GATE_W =>
		XX_MS_LOGIC_GATE_W,
	MS_LAST_LOGIC_GATE_1 =>
		XX_MS_LAST_LOGIC_GATE_1,
	MS_LOGIC_GATE_A_1 =>
		XX_MS_LOGIC_GATE_A_1,
	MS_LOGIC_GATE_R =>
		XX_MS_LOGIC_GATE_R,
	PS_EARLY_LAST_GATE_I_O =>
		PS_EARLY_LAST_GATE_I_O,
	MS_ANY_LAST_GATE =>
		XX_MS_ANY_LAST_GATE,
	PS_ANY_LAST_GATE =>
		XX_PS_ANY_LAST_GATE,
	PS_LOGIC_GATE_Z =>
		XX_PS_LOGIC_GATE_Z,
	MS_LOGIC_GATE_Z =>
		MS_LOGIC_GATE_Z
	);

Page_11_10_07_1: ENTITY ALD_11_10_07_1_ADDRESS_REG_CONTROLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_X_CYCLE =>
		XX_PS_X_CYCLE,
	MS_LOGIC_GATE_H =>
		MS_LOGIC_GATE_H,
	MS_LOGIC_GATE_A_1 =>
		XX_MS_LOGIC_GATE_A_1,
	MS_LOGIC_GATE_K =>
		XX_MS_LOGIC_GATE_K,
	MS_LOGIC_GATE_J =>
		MS_LOGIC_GATE_J,
	MS_LOGIC_GATE_R =>
		XX_MS_LOGIC_GATE_R,
	PS_I_CYCLE =>
		XX_PS_I_CYCLE,
	PS_A_CH_NOT_WM_BIT =>
		PS_A_CH_NOT_BUS(6),
	PS_INDEX_GATE =>
		PS_INDEX_GATE,
	PS_INSN_RO_GATE =>
		PS_INSN_RO_GATE
	);

Page_11_10_10_1: ENTITY ALD_11_10_10_1_LOGIC_GATE_RING_A_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_RING_ON_ADVANCE_1 =>
		PS_LOGIC_RING_ON_ADVANCE_1,
	PS_LOGIC_GATE_Z =>
		XX_PS_LOGIC_GATE_Z,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	PS_LOGIC_RING_OFF_ADVANCE_1 =>
		PS_LOGIC_RING_OFF_ADVANCE_1,
	MS_LOGIC_GATE_Z =>
		MS_LOGIC_GATE_Z,
	PS_E_CYCLE_REQUIRED =>
		PS_E_CYCLE_REQUIRED,
	PS_E_CH_UNOVLP_IN_PROCESS =>
		PS_E_CH_UNOVLP_IN_PROCESS,
	PS_F_CYCLE_REQUIRED =>
		PS_F_CYCLE_REQUIRED,
	PS_F_CH_UNOVLP_IN_PROCESS =>
		PS_F_CH_UNOVLP_IN_PROCESS,
	PS_COMP_DISABLE_CYCLE =>
		PS_COMP_DISABLE_CYCLE,
	MS_LOGIC_GATE_A =>
		MS_LOGIC_GATE_A,
	PS_LOGIC_GATE_A_1 =>
		XX_PS_LOGIC_GATE_A_1,
	PS_LOGIC_GATE_A =>
		PS_LOGIC_GATE_A,
	PS_LOGIC_GATE_A_CONTROL =>
		PS_LOGIC_GATE_A_CONTROL,
	MS_LOGIC_GATE_A_1 =>
		XX_MS_LOGIC_GATE_A_1,
	LAMP_15A1A06 =>
		XX_LAMP_15A1A06
	);

Page_11_10_11_1: ENTITY ALD_11_10_11_1_LOGIC_GATE_RING_B_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_RING_ON_ADVANCE_1 =>
		PS_LOGIC_RING_ON_ADVANCE_1,
	PS_LOGIC_GATE_A =>
		PS_LOGIC_GATE_A,
	PS_LOGIC_RING_OFF_ADVANCE_1 =>
		PS_LOGIC_RING_OFF_ADVANCE_1,
	MS_LOGIC_GATE_A =>
		MS_LOGIC_GATE_A,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	PS_LOGIC_GATE_B_1 =>
		XX_PS_LOGIC_GATE_B_1,
	MS_LOGIC_GATE_B =>
		MS_LOGIC_GATE_B,
	PS_LOGIC_GATE_B =>
		PS_LOGIC_GATE_B,
	MS_LOGIC_GATE_B_1 =>
		XX_MS_LOGIC_GATE_B_1,
	LAMP_15A1B06 =>
		XX_LAMP_15A1B06
	);

Page_11_10_12_1: ENTITY ALD_11_10_12_1_LOGIC_GATE_RING_C_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_RING_ON_ADVANCE_1 =>
		PS_LOGIC_RING_ON_ADVANCE_1,
	PS_LOGIC_GATE_B =>
		PS_LOGIC_GATE_B,
	PS_LOGIC_RING_OFF_ADVANCE_1 =>
		PS_LOGIC_RING_OFF_ADVANCE_1,
	MS_LOGIC_GATE_B =>
		MS_LOGIC_GATE_B,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	MS_LOGIC_GATE_C =>
		MS_LOGIC_GATE_C,
	PS_LOGIC_GATE_C =>
		PS_LOGIC_GATE_C,
	PS_LOGIC_GATE_C_1 =>
		XX_PS_LOGIC_GATE_C_1,
	MS_LOGIC_GATE_C_1 =>
		XX_MS_LOGIC_GATE_C_1,
	LAMP_15A1C06 =>
		XX_LAMP_15A1C06
	);

Page_11_10_13_1: ENTITY ALD_11_10_13_1_LOGIC_GATE_RING_D_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_RING_ON_ADVANCE_1 =>
		PS_LOGIC_RING_ON_ADVANCE_1,
	PS_LOGIC_GATE_C =>
		PS_LOGIC_GATE_C,
	MS_LOGIC_GATE_C =>
		MS_LOGIC_GATE_C,
	PS_LOGIC_RING_OFF_ADVANCE_1 =>
		PS_LOGIC_RING_OFF_ADVANCE_1,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	MS_LOGIC_GATE_C_1 =>
		XX_MS_LOGIC_GATE_C_1,
	MS_LOGIC_GATE_D =>
		MS_LOGIC_GATE_D,
	PS_LOGIC_GATE_D =>
		PS_LOGIC_GATE_D,
	PS_LOGIC_GATE_D_1 =>
		PS_LOGIC_GATE_D_1,
	MS_LOGIC_GATE_D_1 =>
		XX_MS_LOGIC_GATE_D_1,
	PS_LOGIC_GATE_C_OR_D =>
		PS_LOGIC_GATE_C_OR_D,
	LAMP_15A1D06 =>
		XX_LAMP_15A1D06
	);

Page_11_10_14_1: ENTITY ALD_11_10_14_1_LOGIC_GATE_RING_E_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_GATE_D =>
		PS_LOGIC_GATE_D,
	PS_LOGIC_RING_ON_ADVANCE_1 =>
		PS_LOGIC_RING_ON_ADVANCE_1,
	MS_LOGIC_GATE_D =>
		MS_LOGIC_GATE_D,
	PS_LOGIC_RING_OFF_ADVANCE_1 =>
		PS_LOGIC_RING_OFF_ADVANCE_1,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	MS_LOGIC_GATE_E =>
		MS_LOGIC_GATE_E,
	PS_LOGIC_GATE_E =>
		PS_LOGIC_GATE_E,
	PS_LOGIC_GATE_E_1 =>
		XX_PS_LOGIC_GATE_E_1,
	PS_LOGIC_GATE_E_2 =>
		XX_PS_LOGIC_GATE_E_2,
	MS_LOGIC_GATE_E_1 =>
		XX_MS_LOGIC_GATE_E_1,
	MY_LOGIC_GATE_E =>
		MY_LOGIC_GATE_E,
	LAMP_15A1E06 =>
		XX_LAMP_15A1E06
	);

Page_11_10_15_1: ENTITY ALD_11_10_15_1_LOGIC_GATE_RING_F
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_RING_ON_ADVANCE_1 =>
		PS_LOGIC_RING_ON_ADVANCE_1,
	PS_LOGIC_GATE_E =>
		PS_LOGIC_GATE_E,
	PS_LOGIC_RING_OFF_ADVANCE_1 =>
		PS_LOGIC_RING_OFF_ADVANCE_1,
	MS_LOGIC_GATE_E =>
		MS_LOGIC_GATE_E,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	PS_LOGIC_GATE_F_1 =>
		PS_LOGIC_GATE_F_1,
	MS_LOGIC_GATE_F =>
		MS_LOGIC_GATE_F,
	PS_LOGIC_GATE_F =>
		PS_LOGIC_GATE_F,
	MY_LOGIC_GATE_F_1 =>
		MY_LOGIC_GATE_F_1,
	MS_LOGIC_GATE_F_1 =>
		XX_MS_LOGIC_GATE_F_1,
	LAMP_15A1F06 =>
		XX_LAMP_15A1F06
	);

Page_11_10_16_1: ENTITY ALD_11_10_16_1_LOGIC_GATE_RING_G_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_RING_ON_ADVANCE_1 =>
		PS_LOGIC_RING_ON_ADVANCE_1,
	PS_LOGIC_GATE_F =>
		PS_LOGIC_GATE_F,
	PS_LOGIC_RING_OFF_ADVANCE_1 =>
		PS_LOGIC_RING_OFF_ADVANCE_1,
	MS_LOGIC_GATE_F =>
		MS_LOGIC_GATE_F,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	PS_LAST_LOGIC_GATE_1 =>
		XX_PS_LAST_LOGIC_GATE_1,
	MS_LOGIC_GATE_G =>
		XX_MS_LOGIC_GATE_G,
	PS_LOGIC_GATE_G =>
		XX_PS_LOGIC_GATE_G,
	LAMP_15A1G06 =>
		XX_LAMP_15A1G06
	);

Page_11_10_17_1: ENTITY ALD_11_10_17_1_LOGIC_GATE_RING_H_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_RING_ON_ADVANCE_1 =>
		PS_LOGIC_RING_ON_ADVANCE_1,
	PS_LOGIC_GATE_G =>
		XX_PS_LOGIC_GATE_G,
	PS_LOGIC_RING_OFF_ADVANCE_1 =>
		PS_LOGIC_RING_OFF_ADVANCE_1,
	MS_LOGIC_GATE_G =>
		XX_MS_LOGIC_GATE_G,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	PS_LAST_LOGIC_GATE_1 =>
		XX_PS_LAST_LOGIC_GATE_1,
	MS_LOGIC_GATE_H =>
		MS_LOGIC_GATE_H,
	PS_LOGIC_GATE_H =>
		XX_PS_LOGIC_GATE_H,
	LAMP_15A1H06 =>
		XX_LAMP_15A1H06
	);

Page_11_10_18_1: ENTITY ALD_11_10_18_1_LOGIC_GATE_RING_J_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_RING_ON_ADVANCE_1 =>
		PS_LOGIC_RING_ON_ADVANCE_1,
	PS_LOGIC_GATE_H =>
		XX_PS_LOGIC_GATE_H,
	PS_LOGIC_RING_OFF_ADVANCE_1 =>
		PS_LOGIC_RING_OFF_ADVANCE_1,
	MS_LOGIC_GATE_H =>
		MS_LOGIC_GATE_H,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	PS_LAST_LOGIC_GATE_1 =>
		XX_PS_LAST_LOGIC_GATE_1,
	MS_LOGIC_GATE_J =>
		MS_LOGIC_GATE_J,
	PS_LOGIC_GATE_J =>
		XX_PS_LOGIC_GATE_J,
	LAMP_15A1J06 =>
		XX_LAMP_15A1J06
	);

Page_11_10_19_1: ENTITY ALD_11_10_19_1_LOGIC_GATE_RING_K_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_RING_ON_ADVANCE_1 =>
		PS_LOGIC_RING_ON_ADVANCE_1,
	PS_LOGIC_GATE_J =>
		XX_PS_LOGIC_GATE_J,
	PS_LOGIC_RING_OFF_ADVANCE_1 =>
		PS_LOGIC_RING_OFF_ADVANCE_1,
	MS_LOGIC_GATE_J =>
		MS_LOGIC_GATE_J,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	PS_LAST_LOGIC_GATE_1 =>
		XX_PS_LAST_LOGIC_GATE_1,
	MS_LOGIC_GATE_K =>
		XX_MS_LOGIC_GATE_K,
	PS_LOGIC_GATE_K =>
		XX_PS_LOGIC_GATE_K,
	LAMP_15A1K06 =>
		XX_LAMP_15A1K06
	);

Page_11_10_20_1: ENTITY ALD_11_10_20_1_LOGIC_GATE_RING_EXTENSION_R_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_RING_ON_ADVANCE_2 =>
		PS_LOGIC_RING_ON_ADVANCE_2,
	PS_LOGIC_GATE_Z =>
		XX_PS_LOGIC_GATE_Z,
	PS_LOGIC_RING_OFF_ADVANCE_2 =>
		PS_LOGIC_RING_OFF_ADVANCE_2,
	MS_LOGIC_GATE_Z =>
		MS_LOGIC_GATE_Z,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	PS_E_CYCLE_REQUIRED =>
		PS_E_CYCLE_REQUIRED,
	PS_E_CH_OVLP_IN_PROCESS =>
		PS_E_CH_OVLP_IN_PROCESS,
	PS_LOGIC_GATE_A_CONTROL =>
		PS_LOGIC_GATE_A_CONTROL,
	PS_F_CYCLE_REQUIRED =>
		PS_F_CYCLE_REQUIRED,
	PS_F_CH_OVLP_IN_PROCESS =>
		PS_F_CH_OVLP_IN_PROCESS,
	MS_LOGIC_GATE_R =>
		XX_MS_LOGIC_GATE_R,
	PS_LOGIC_GATE_R =>
		XX_PS_LOGIC_GATE_R,
	MS_LOGIC_GATE_A_DOT_R_CHECK =>
		MS_LOGIC_GATE_A_DOT_R_CHECK
	);

Page_11_10_21_1: ENTITY ALD_11_10_21_1_LOGIC_GATE_RING_EXTENSION_S
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_RING_ON_ADVANCE_2 =>
		PS_LOGIC_RING_ON_ADVANCE_2,
	PS_LOGIC_GATE_R =>
		XX_PS_LOGIC_GATE_R,
	PS_LOGIC_RING_OFF_ADVANCE_2 =>
		PS_LOGIC_RING_OFF_ADVANCE_2,
	MS_LOGIC_GATE_R =>
		XX_MS_LOGIC_GATE_R,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	MS_LOGIC_GATE_S =>
		XX_MS_LOGIC_GATE_S,
	PS_LOGIC_GATE_S =>
		PS_LOGIC_GATE_S
	);

Page_11_10_22_1: ENTITY ALD_11_10_22_1_LOGIC_GATE_RING_EXTENSION_T
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_RING_ON_ADVANCE_2 =>
		PS_LOGIC_RING_ON_ADVANCE_2,
	PS_LOGIC_GATE_S =>
		PS_LOGIC_GATE_S,
	PS_LOGIC_RING_OFF_ADVANCE_2 =>
		PS_LOGIC_RING_OFF_ADVANCE_2,
	MS_LOGIC_GATE_S =>
		XX_MS_LOGIC_GATE_S,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	MS_LOGIC_GATE_T =>
		XX_MS_LOGIC_GATE_T,
	PS_LOGIC_GATE_T =>
		PS_LOGIC_GATE_T
	);

Page_11_10_23_1: ENTITY ALD_11_10_23_1_LOGIC_GATE_RING_EXTENSION_U
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_RING_ON_ADVANCE_2 =>
		PS_LOGIC_RING_ON_ADVANCE_2,
	PS_LOGIC_GATE_T =>
		PS_LOGIC_GATE_T,
	PS_LOGIC_RING_OFF_ADVANCE_2 =>
		PS_LOGIC_RING_OFF_ADVANCE_2,
	MS_LOGIC_GATE_T =>
		XX_MS_LOGIC_GATE_T,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	MS_LOGIC_GATE_U =>
		XX_MS_LOGIC_GATE_U,
	PS_LOGIC_GATE_U =>
		XX_PS_LOGIC_GATE_U
	);

Page_11_10_24_1: ENTITY ALD_11_10_24_1_LOGIC_GATE_RING_EXTENSION_V
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_RING_ON_ADVANCE_2 =>
		PS_LOGIC_RING_ON_ADVANCE_2,
	PS_LOGIC_GATE_U =>
		XX_PS_LOGIC_GATE_U,
	PS_LOGIC_RING_OFF_ADVANCE_2 =>
		PS_LOGIC_RING_OFF_ADVANCE_2,
	MS_LOGIC_GATE_U =>
		XX_MS_LOGIC_GATE_U,
	MS_PROGRAM_RESET_5 =>
		MS_PROGRAM_RESET_5,
	MS_LOGIC_GATE_V =>
		XX_MS_LOGIC_GATE_V,
	PS_LOGIC_GATE_V =>
		PS_LOGIC_GATE_V
	);

Page_11_10_25_1: ENTITY ALD_11_10_25_1_LOGIC_GATE_RING_EXTENSION_W
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_RING_ON_ADVANCE_2 =>
		PS_LOGIC_RING_ON_ADVANCE_2,
	PS_LOGIC_GATE_V =>
		PS_LOGIC_GATE_V,
	PS_LOGIC_RING_OFF_ADVANCE_2 =>
		PS_LOGIC_RING_OFF_ADVANCE_2,
	MS_LOGIC_GATE_V =>
		XX_MS_LOGIC_GATE_V,
	MS_PROGRAM_RESET_5 =>
		MS_PROGRAM_RESET_5,
	MS_LOGIC_GATE_W =>
		XX_MS_LOGIC_GATE_W,
	PS_LOGIC_GATE_W =>
		PS_LOGIC_GATE_W
	);

Page_11_10_32_1: ENTITY ALD_11_10_32_1_LOGIC_GATE_MIX_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_LOGIC_GATE_A_1 =>
		XX_MS_LOGIC_GATE_A_1,
	MS_LOGIC_GATE_R =>
		XX_MS_LOGIC_GATE_R,
	MS_LOGIC_GATE_B_1 =>
		XX_MS_LOGIC_GATE_B_1,
	MS_LOGIC_GATE_C_1 =>
		XX_MS_LOGIC_GATE_C_1,
	MS_LOGIC_GATE_D_1 =>
		XX_MS_LOGIC_GATE_D_1,
	MS_LOGIC_GATE_E_1 =>
		XX_MS_LOGIC_GATE_E_1,
	MS_LOGIC_GATE_F_1 =>
		XX_MS_LOGIC_GATE_F_1,
	MY_READ_CALL =>
		MY_READ_CALL,
	PS_LOGIC_GATE_A_OR_R =>
		XX_PS_LOGIC_GATE_A_OR_R,
	PS_LOGIC_GATE_B_OR_C =>
		PS_LOGIC_GATE_B_OR_C,
	PS_LOGIC_GATE_D_OR_E_OR_F =>
		PS_LOGIC_GATE_D_OR_E_OR_F
	);

Page_11_10_33_1: ENTITY ALD_11_10_33_1_LOGIC_GATE_MIX
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_LOGIC_GATE_S =>
		XX_MS_LOGIC_GATE_S,
	MS_LOGIC_GATE_T =>
		XX_MS_LOGIC_GATE_T,
	MS_LOGIC_GATE_U =>
		XX_MS_LOGIC_GATE_U,
	MS_LOGIC_GATE_V =>
		XX_MS_LOGIC_GATE_V,
	MS_LOGIC_GATE_W =>
		XX_MS_LOGIC_GATE_W,
	PS_LOGIC_GATE_S_OR_T =>
		PS_LOGIC_GATE_S_OR_T,
	PS_LOGIC_GATE_U_OR_V_OR_W =>
		PS_LOGIC_GATE_U_OR_V_OR_W
	);

Page_11_10_34_1: ENTITY ALD_11_10_34_1_LOGIC_GATE_MIX
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_LOGIC_GATE_B_1 =>
		XX_MS_LOGIC_GATE_B_1,
	MS_LOGIC_GATE_S =>
		XX_MS_LOGIC_GATE_S,
	MS_LOGIC_GATE_C_1 =>
		XX_MS_LOGIC_GATE_C_1,
	MS_LOGIC_GATE_T =>
		XX_MS_LOGIC_GATE_T,
	MS_LOGIC_GATE_D_1 =>
		XX_MS_LOGIC_GATE_D_1,
	MS_LOGIC_GATE_U =>
		XX_MS_LOGIC_GATE_U,
	MS_LOGIC_GATE_E_1 =>
		XX_MS_LOGIC_GATE_E_1,
	MS_LOGIC_GATE_F_1 =>
		XX_MS_LOGIC_GATE_F_1,
	MS_LOGIC_GATE_V =>
		XX_MS_LOGIC_GATE_V,
	MS_LOGIC_GATE_W =>
		XX_MS_LOGIC_GATE_W,
	PS_LOGIC_GATE_B_OR_S =>
		PS_LOGIC_GATE_B_OR_S,
	MS_LOGIC_GATE_B_OR_S =>
		MS_LOGIC_GATE_B_OR_S,
	MS_LOGIC_GATE_C_OR_T =>
		MS_LOGIC_GATE_C_OR_T,
	PS_LOGIC_GATE_C_OR_T =>
		XX_PS_LOGIC_GATE_C_OR_T,
	MY_LOGIC_GATE_D_OR_U =>
		MY_LOGIC_GATE_D_OR_U,
	MS_LOGIC_GATE_D_OR_U =>
		MS_LOGIC_GATE_D_OR_U,
	PS_LOGIC_GATE_E_OR_V =>
		XX_PS_LOGIC_GATE_E_OR_V,
	PS_LOGIC_GATE_F_OR_W =>
		XX_PS_LOGIC_GATE_F_OR_W
	);

Page_11_10_35_1: ENTITY ALD_11_10_35_1_LOGIC_GATE_MIX
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_GATE_B_OR_S =>
		PS_LOGIC_GATE_B_OR_S,
	PS_LOGIC_GATE_C_OR_T =>
		XX_PS_LOGIC_GATE_C_OR_T,
	PS_LOGIC_GATE_E_OR_V =>
		XX_PS_LOGIC_GATE_E_OR_V,
	PS_LOGIC_GATE_F_OR_W =>
		XX_PS_LOGIC_GATE_F_OR_W,
	MY_LOGIC_GATE_B_OR_S =>
		MY_LOGIC_GATE_B_OR_S,
	MY_LOGIC_GATE_C_OR_T =>
		MY_LOGIC_GATE_C_OR_T,
	MY_LOGIC_GATE_E_OR_V =>
		MY_LOGIC_GATE_E_OR_V,
	MY_LOGIC_GATE_F_OR_W =>
		MY_LOGIC_GATE_F_OR_W
	);

Page_11_10_36_1: ENTITY ALD_11_10_36_1_2ND_CLOCK_PULSE_3_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_1ST_CLOCK_PULSE_PRIME =>
		PS_1ST_CLOCK_PULSE_PRIME,
	PS_2ND_CLOCK_PULSE_3 =>
		XX_PS_2ND_CLOCK_PULSE_3,
	PS_2ND_CLOCK_PULSE_3_JRJ =>
		XX_PS_2ND_CLOCK_PULSE_3_JRJ
	);

Page_11_20_01_1: ENTITY ALD_11_20_01_1_I_RING_OP_TIME
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_CTRL =>
		XX_PS_I_RING_CTRL,
	MS_I_RING_CTRL =>
		XX_MS_I_RING_CTRL,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	MS_I_RING_ADV =>
		MS_I_RING_ADV,
	PS_I_RING_RESET =>
		PS_I_RING_RESET,
	MS_I_RING_OP_TIME =>
		XX_MS_I_RING_OP_TIME,
	PS_I_RING_OP_TIME =>
		XX_PS_I_RING_OP_TIME,
	PS_I_RING_OFF_ADVANCE_1 =>
		PS_I_RING_OFF_ADVANCE_1,
	PS_I_RING_OFF_ADVANCE_2 =>
		PS_I_RING_OFF_ADVANCE_2,
	PS_I_RING_ON_ADVANCE_1 =>
		PS_I_RING_ON_ADVANCE_1,
	MS_I_RING_RESET_1 =>
		MS_I_RING_RESET_1,
	PS_I_RING_ON_ADVANCE_2 =>
		PS_I_RING_ON_ADVANCE_2,
	MS_I_RING_RESET_2 =>
		MS_I_RING_RESET_2,
	LAMP_15A1A01 =>
		XX_LAMP_15A1A01
	);

Page_11_20_02_1: ENTITY ALD_11_20_02_1_I_RING_1_AND_2_TIME
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_OP_TIME =>
		XX_PS_I_RING_OP_TIME,
	PS_I_RING_OFF_ADVANCE_1 =>
		PS_I_RING_OFF_ADVANCE_1,
	MS_I_RING_OP_TIME =>
		XX_MS_I_RING_OP_TIME,
	MS_I_RING_RESET_1 =>
		MS_I_RING_RESET_1,
	PS_I_RING_ON_ADVANCE_1 =>
		PS_I_RING_ON_ADVANCE_1,
	MS_I_RING_1_TIME =>
		XX_MS_I_RING_1_TIME,
	MS_I_RING_1_TIME_1 =>
		MS_I_RING_1_TIME_1,
	PS_I_RING_1_TIME =>
		XX_PS_I_RING_1_TIME,
	MS_I_RING_2_TIME =>
		XX_MS_I_RING_2_TIME,
	PS_I_RING_2_TIME =>
		XX_PS_I_RING_2_TIME,
	LAMP_15A1B01 =>
		XX_LAMP_15A1B01,
	LAMP_15A1C01 =>
		XX_LAMP_15A1C01
	);

Page_11_20_03_1: ENTITY ALD_11_20_03_1_I_RING_3_AND_4_TIME
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_2_TIME =>
		XX_PS_I_RING_2_TIME,
	PS_I_RING_OFF_ADVANCE_1 =>
		PS_I_RING_OFF_ADVANCE_1,
	MS_I_RING_RESET_1 =>
		MS_I_RING_RESET_1,
	MS_I_RING_2_TIME =>
		XX_MS_I_RING_2_TIME,
	PS_I_RING_ON_ADVANCE_1 =>
		PS_I_RING_ON_ADVANCE_1,
	MS_I_RING_3_TIME =>
		XX_MS_I_RING_3_TIME,
	PS_I_RING_3_TIME =>
		XX_PS_I_RING_3_TIME,
	MS_I_RING_4_TIME =>
		XX_MS_I_RING_4_TIME,
	PS_I_RING_4_TIME =>
		XX_PS_I_RING_4_TIME,
	LAMP_15A1D01 =>
		XX_LAMP_15A1D01,
	LAMP_15A1E01 =>
		XX_LAMP_15A1E01
	);

Page_11_20_04_1: ENTITY ALD_11_20_04_1_I_RING_5_AND_6_TIME_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_4_TIME =>
		XX_PS_I_RING_4_TIME,
	MS_I_RING_4_TIME =>
		XX_MS_I_RING_4_TIME,
	PS_I_RING_ON_ADVANCE_1 =>
		PS_I_RING_ON_ADVANCE_1,
	MS_I_RING_RESET_1 =>
		MS_I_RING_RESET_1,
	PS_I_RING_OFF_ADVANCE_1 =>
		PS_I_RING_OFF_ADVANCE_1,
	MS_I_RING_5_TIME =>
		XX_MS_I_RING_5_TIME,
	PS_I_RING_5_TIME =>
		XX_PS_I_RING_5_TIME,
	MS_I_RING_6_TIME =>
		XX_MS_I_RING_6_TIME,
	PS_I_RING_6_TIME =>
		XX_PS_I_RING_6_TIME,
	LAMP_15A1F01 =>
		XX_LAMP_15A1F01,
	LAMP_15A1B02 =>
		XX_LAMP_15A1B02
	);

Page_11_20_05_1: ENTITY ALD_11_20_05_1_I_RING_7_AND_8_TIME
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_ON_ADVANCE_2 =>
		PS_I_RING_ON_ADVANCE_2,
	PS_I_RING_6_TIME =>
		XX_PS_I_RING_6_TIME,
	MS_I_RING_6_TIME =>
		XX_MS_I_RING_6_TIME,
	MS_I_RING_RESET_2 =>
		MS_I_RING_RESET_2,
	PS_I_RING_OFF_ADVANCE_2 =>
		PS_I_RING_OFF_ADVANCE_2,
	MS_I_RING_7_TIME =>
		XX_MS_I_RING_7_TIME,
	PS_I_RING_7_TIME =>
		XX_PS_I_RING_7_TIME,
	MS_I_RING_8_TIME =>
		XX_MS_I_RING_8_TIME,
	PS_I_RING_8_TIME =>
		XX_PS_I_RING_8_TIME,
	LAMP_15A1C02 =>
		XX_LAMP_15A1C02,
	LAMP_15A1D02 =>
		XX_LAMP_15A1D02
	);

Page_11_20_06_1: ENTITY ALD_11_20_06_1_I_RING_9_AND_10_TIME_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_8_TIME =>
		XX_PS_I_RING_8_TIME,
	MS_I_RING_8_TIME =>
		XX_MS_I_RING_8_TIME,
	PS_I_RING_OFF_ADVANCE_2 =>
		PS_I_RING_OFF_ADVANCE_2,
	PS_I_RING_ON_ADVANCE_2 =>
		PS_I_RING_ON_ADVANCE_2,
	MS_I_RING_RESET_2 =>
		MS_I_RING_RESET_2,
	MS_I_RING_9_TIME =>
		XX_MS_I_RING_9_TIME,
	PS_I_RING_9_TIME =>
		XX_PS_I_RING_9_TIME,
	MS_I_RING_10_TIME =>
		XX_MS_I_RING_10_TIME,
	PS_I_RING_10_TIME =>
		XX_PS_I_RING_10_TIME,
	LAMP_15A1E02 =>
		XX_LAMP_15A1E02,
	LAMP_15A1F02 =>
		XX_LAMP_15A1F02
	);

Page_11_20_07_1: ENTITY ALD_11_20_07_1_I_RING_11_AND_12_TIME
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_ON_ADVANCE_2 =>
		PS_I_RING_ON_ADVANCE_2,
	PS_I_RING_10_TIME =>
		XX_PS_I_RING_10_TIME,
	PS_I_RING_OFF_ADVANCE_2 =>
		PS_I_RING_OFF_ADVANCE_2,
	MS_I_RING_10_TIME =>
		XX_MS_I_RING_10_TIME,
	MS_I_RING_RESET_2 =>
		MS_I_RING_RESET_2,
	MS_I_RING_11_TIME =>
		XX_MS_I_RING_11_TIME,
	PS_I_RING_11_TIME =>
		XX_PS_I_RING_11_TIME,
	PS_I_RING_12_TIME =>
		XX_PS_I_RING_12_TIME,
	PS_I_RING_12_TIME_STAR_1311_STAR =>
		PS_I_RING_12_TIME_STAR_1311_STAR,
	LAMP_15A1G02 =>
		XX_LAMP_15A1G02,
	LAMP_15A1H02 =>
		XX_LAMP_15A1H02
	);

Page_11_20_08_1: ENTITY ALD_11_20_08_1_I_RING_MIX
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_I_RING_3_TIME =>
		XX_MS_I_RING_3_TIME,
	MS_I_RING_8_TIME =>
		XX_MS_I_RING_8_TIME,
	MS_I_RING_4_TIME =>
		XX_MS_I_RING_4_TIME,
	MS_I_RING_9_TIME =>
		XX_MS_I_RING_9_TIME,
	MS_I_RING_5_TIME =>
		XX_MS_I_RING_5_TIME,
	MS_I_RING_10_TIME =>
		XX_MS_I_RING_10_TIME,
	MS_I_RING_1_TIME =>
		XX_MS_I_RING_1_TIME,
	MS_I_RING_6_TIME =>
		XX_MS_I_RING_6_TIME,
	MS_I_RING_3_AND_1401_MODE =>
		MS_I_RING_3_AND_1401_MODE,
	MS_I_RING_RESET_1 =>
		MS_I_RING_RESET_1,
	MS_I_RING_7_TIME =>
		XX_MS_I_RING_7_TIME,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	PS_I_RING_3_OR_8_TIME =>
		PS_I_RING_3_OR_8_TIME,
	PS_I_RING_4_OR_9_TIME =>
		PS_I_RING_4_OR_9_TIME,
	PS_I_RING_5_OR_10_TIME =>
		XX_PS_I_RING_5_OR_10_TIME,
	PS_I_RING_1_OR_6_TIME =>
		XX_PS_I_RING_1_OR_6_TIME,
	PS_I_RING_1_OR_5_OR_6_OR_10_OR_1401_DOT_3_OR_8 =>
		PS_I_RING_1_OR_5_OR_6_OR_10_OR_1401_DOT_3_OR_8,
	PS_I_RING_7_OR_1401_6_OR_8 =>
		PS_I_RING_7_OR_1401_6_OR_8,
	PS_I_RING_6_OR_1401_AND_8_TIME =>
		XX_PS_I_RING_6_OR_1401_AND_8_TIME
	);

Page_11_20_09_1: ENTITY ALD_11_20_09_1_I_RING_MIX
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_I_RING_2_TIME =>
		XX_MS_I_RING_2_TIME,
	MS_I_RING_7_TIME =>
		XX_MS_I_RING_7_TIME,
	MS_I_RING_5_TIME =>
		XX_MS_I_RING_5_TIME,
	MS_I_RING_6_TIME =>
		XX_MS_I_RING_6_TIME,
	MS_I_RING_10_TIME =>
		XX_MS_I_RING_10_TIME,
	MS_I_RING_1_TIME =>
		XX_MS_I_RING_1_TIME,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	MS_I_RING_RESET_1 =>
		MS_I_RING_RESET_1,
	MS_I_RING_4_TIME =>
		XX_MS_I_RING_4_TIME,
	PS_I_RING_2_OR_7_TIME =>
		PS_I_RING_2_OR_7_TIME,
	PS_I_RING_1_OR_2_OR_5_OR_6_OR_10_TIME =>
		PS_I_RING_1_OR_2_OR_5_OR_6_OR_10_TIME,
	MS_I_RING_3_AND_1401_MODE =>
		MS_I_RING_3_AND_1401_MODE,
	PS_I_RING_1_OR_1401_AND_3_TIME =>
		XX_PS_I_RING_1_OR_1401_AND_3_TIME
	);

Page_11_20_10_1: ENTITY ALD_11_20_10_1_I_RING_MIX
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_I_RING_1_TIME_1 =>
		MS_I_RING_1_TIME_1,
	MS_I_RING_2_TIME =>
		XX_MS_I_RING_2_TIME,
	MS_I_RING_3_TIME =>
		XX_MS_I_RING_3_TIME,
	MS_I_RING_4_TIME =>
		XX_MS_I_RING_4_TIME,
	MS_I_RING_6_TIME =>
		XX_MS_I_RING_6_TIME,
	MS_I_RING_7_TIME =>
		XX_MS_I_RING_7_TIME,
	MS_I_RING_8_TIME =>
		XX_MS_I_RING_8_TIME,
	MS_I_RING_9_TIME =>
		XX_MS_I_RING_9_TIME,
	PS_I_RING_1_OR_2_OR_3_OR_4_TIME =>
		PS_I_RING_1_OR_2_OR_3_OR_4_TIME,
	PS_I_RING_6_OR_7_OR_8_OR_9_TIME =>
		PS_I_RING_6_OR_7_OR_8_OR_9_TIME
	);

Page_11_20_11_1: ENTITY ALD_11_20_11_1_1ST_AND_2ND_ADDRESS_CTRLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_I_RING_1_TIME =>
		XX_MS_I_RING_1_TIME,
	MS_I_RING_2_TIME =>
		XX_MS_I_RING_2_TIME,
	MS_I_RING_3_TIME =>
		XX_MS_I_RING_3_TIME,
	MS_I_RING_4_TIME =>
		XX_MS_I_RING_4_TIME,
	MS_I_RING_5_TIME =>
		XX_MS_I_RING_5_TIME,
	MS_I_RING_6_TIME =>
		XX_MS_I_RING_6_TIME,
	MS_I_RING_7_TIME =>
		XX_MS_I_RING_7_TIME,
	MS_I_RING_8_TIME =>
		XX_MS_I_RING_8_TIME,
	MS_I_RING_9_TIME =>
		XX_MS_I_RING_9_TIME,
	MS_I_RING_10_TIME =>
		XX_MS_I_RING_10_TIME,
	PS_1ST_ADDRESS =>
		PS_1ST_ADDRESS,
	PS_2ND_ADDRESS =>
		PS_2ND_ADDRESS
	);

Page_11_30_01_1: ENTITY ALD_11_30_01_1_SPECIAL_LOGIC_GATES_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_LOGIC_GATE_A_1 =>
		XX_MS_LOGIC_GATE_A_1,
	PS_1ST_CLOCK_PULSE_1 =>
		XX_PS_1ST_CLOCK_PULSE_1,
	MS_LOGIC_GATE_E_1 =>
		XX_MS_LOGIC_GATE_E_1,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	MS_LOGIC_GATE_EARLY_S =>
		MS_LOGIC_GATE_EARLY_S,
	PS_LOGIC_GATE_EARLY_B =>
		PS_LOGIC_GATE_EARLY_B,
	MS_1ST_CLOCK_PULSE_CLAMPED_A =>
		MS_1ST_CLOCK_PULSE_CLAMPED_A,
	PS_LOGIC_GATE_EARLY_F =>
		PS_LOGIC_GATE_EARLY_F,
	PS_LOGIC_GATE_EARLY_B_OR_S =>
		PS_LOGIC_GATE_EARLY_B_OR_S
	);

Page_11_30_02_1: ENTITY ALD_11_30_02_1_SPECIAL_LOGIC_GATES_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_PROGRAM_RESET_5 =>
		MS_PROGRAM_RESET_5,
	MS_E_CYCLE_REQUIRED =>
		MS_E_CYCLE_REQUIRED,
	MS_F_CYCLE_REQUIRED =>
		XX_MS_F_CYCLE_REQUIRED,
	MS_LOGIC_GATE_B_1 =>
		XX_MS_LOGIC_GATE_B_1,
	PS_LOGIC_GATE_Z =>
		XX_PS_LOGIC_GATE_Z,
	PS_2ND_CLOCK_PULSE_3 =>
		XX_PS_2ND_CLOCK_PULSE_3,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	MS_LAST_LOGIC_GATE_1 =>
		XX_MS_LAST_LOGIC_GATE_1,
	PS_LOGIC_GATE_SPECIAL_A =>
		PS_LOGIC_GATE_SPECIAL_A,
	PS_LOGIC_GATE_SPECIAL_A_1 =>
		PS_LOGIC_GATE_SPECIAL_A_1,
	PS_B_TO_LAST_LOGIC_GATE =>
		PS_B_TO_LAST_LOGIC_GATE
	);

Page_11_30_03_1: ENTITY ALD_11_30_03_1_SPECIAL_LOGIC_GATES
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_LOGIC_GATE_R =>
		XX_MS_LOGIC_GATE_R,
	MS_1ST_CLOCK_PULSE_CLAMPED_A =>
		MS_1ST_CLOCK_PULSE_CLAMPED_A,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	PS_LOGIC_GATE_EARLY_S =>
		PS_LOGIC_GATE_EARLY_S,
	MS_LOGIC_GATE_EARLY_S =>
		MS_LOGIC_GATE_EARLY_S
	);

Page_12_12_01_1: ENTITY ALD_12_12_01_1_A_CYCLE_LATCH
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_PROGRAM_RES_OR_S_LOGIC_GATE =>
		MS_PROGRAM_RES_OR_S_LOGIC_GATE,
	PS_LOGIC_GATE_B_1 =>
		XX_PS_LOGIC_GATE_B_1,
	PS_A_CYCLE_CTRL =>
		XX_PS_A_CYCLE_CTRL,
	MS_B_CYCLE =>
		MS_B_CYCLE,
	MS_A_CYCLE_CTRL =>
		XX_MS_A_CYCLE_CTRL,
	PS_A_CYCLE =>
		XX_PS_A_CYCLE,
	MS_A_CYCLE =>
		XX_MS_A_CYCLE,
	PS_A_OR_B_CYCLE =>
		PS_A_OR_B_CYCLE,
	LAMP_11C8A15 =>
		XX_LAMP_11C8A15,
	LAMP_15A1A10 =>
		XX_LAMP_15A1A10
	);

Page_12_12_02_1: ENTITY ALD_12_12_02_1_B_CYCLE_LATCH
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_PROGRAM_RES_OR_S_LOGIC_GATE =>
		MS_PROGRAM_RES_OR_S_LOGIC_GATE,
	PS_LOGIC_GATE_B_1 =>
		XX_PS_LOGIC_GATE_B_1,
	PS_B_CYCLE_CTRL =>
		XX_PS_B_CYCLE_CTRL,
	MS_B_CYCLE_CTRL =>
		MS_B_CYCLE_CTRL,
	MS_E_CYCLE_CTRL =>
		XX_MS_E_CYCLE_CTRL,
	MS_F_CYCLE_CTRL =>
		XX_MS_F_CYCLE_CTRL,
	PS_B_CYCLE =>
		PS_B_CYCLE,
	PS_B_CYCLE_1 =>
		XX_PS_B_CYCLE_1,
	MS_B_CYCLE =>
		MS_B_CYCLE,
	PS_B_OR_E_OR_F_CYCLE_CTRL =>
		PS_B_OR_E_OR_F_CYCLE_CTRL,
	LAMP_11C8B15 =>
		XX_LAMP_11C8B15,
	LAMP_15A1B10 =>
		XX_LAMP_15A1B10
	);

Page_12_12_04_1: ENTITY ALD_12_12_04_1_I_CYCLE_LATCH
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_CONTROL_REG_DISABLE =>
		MS_CONTROL_REG_DISABLE,
	MS_PROGRAM_RES_OR_S_LOGIC_GATE =>
		MS_PROGRAM_RES_OR_S_LOGIC_GATE,
	PS_LOGIC_GATE_B_1 =>
		XX_PS_LOGIC_GATE_B_1,
	PS_I_CYCLE_CTRL =>
		XX_PS_I_CYCLE_CTRL,
	MS_I_CYCLE_CTRL =>
		XX_MS_I_CYCLE_CTRL,
	PS_I_CYCLE =>
		XX_PS_I_CYCLE,
	MS_I_CYCLE_DOT_NOT_CR_DISABLE =>
		MS_I_CYCLE_DOT_NOT_CR_DISABLE,
	PS_I_CYCLE_1 =>
		PS_I_CYCLE_1,
	MS_I_CYCLE =>
		MS_I_CYCLE,
	PS_I_CYCLE_DOT_NOT_CR_DISABLE =>
		PS_I_CYCLE_DOT_NOT_CR_DISABLE,
	LAMP_11C8J15 =>
		XX_LAMP_11C8J15,
	LAMP_15A1H10 =>
		XX_LAMP_15A1H10
	);

Page_12_12_05_1: ENTITY ALD_12_12_05_1_X_CYCLE_LATCH_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_CONTROL_REG_DISABLE =>
		MS_CONTROL_REG_DISABLE,
	MS_CONSOLE_SET_START_CND =>
		XX_MS_CONSOLE_SET_START_CND,
	MS_CONS_RESET_START_CONDITION =>
		MS_CONS_RESET_START_CONDITION,
	MS_LOGIC_GATE_S =>
		XX_MS_LOGIC_GATE_S,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	PS_LOGIC_GATE_B_1 =>
		XX_PS_LOGIC_GATE_B_1,
	PS_X_CYCLE_CTRL =>
		XX_PS_X_CYCLE_CTRL,
	MS_X_CYCLE_CTRL =>
		XX_MS_X_CYCLE_CTRL,
	MS_X_CYCLE_DOT_NOT_CR_DISABLE =>
		MS_X_CYCLE_DOT_NOT_CR_DISABLE,
	PS_X_CYCLE =>
		XX_PS_X_CYCLE,
	MS_PROGRAM_RES_OR_S_LOGIC_GATE =>
		MS_PROGRAM_RES_OR_S_LOGIC_GATE,
	MS_X_CYCLE =>
		MS_X_CYCLE,
	LAMP_11C8K15 =>
		XX_LAMP_11C8K15,
	LAMP_15A1J10 =>
		XX_LAMP_15A1J10
	);

Page_12_12_06_1: ENTITY ALD_12_12_06_1_C_CYCLE_LATCH_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_CONTROL_REG_DISABLE =>
		MS_CONTROL_REG_DISABLE,
	MS_PROGRAM_RES_OR_S_LOGIC_GATE =>
		MS_PROGRAM_RES_OR_S_LOGIC_GATE,
	PS_LOGIC_GATE_B_1 =>
		XX_PS_LOGIC_GATE_B_1,
	PS_C_CYCLE_CTRL =>
		XX_PS_C_CYCLE_CTRL,
	MS_C_CYCLE_CTRL =>
		MS_C_CYCLE_CTRL,
	MS_A_CYCLE =>
		XX_MS_A_CYCLE,
	MS_C_CYCLE_DOT_NOT_CR_DISABLE =>
		MS_C_CYCLE_DOT_NOT_CR_DISABLE,
	PS_C_CYCLE =>
		XX_PS_C_CYCLE,
	PS_C_CYCLE_1 =>
		XX_PS_C_CYCLE_1,
	MS_C_CYCLE =>
		MS_C_CYCLE,
	PS_A_OR_C_CYCLE =>
		PS_A_OR_C_CYCLE,
	LAMP_11C8C15 =>
		XX_LAMP_11C8C15,
	LAMP_15A1C10 =>
		XX_LAMP_15A1C10
	);

Page_12_12_07_1: ENTITY ALD_12_12_07_1_D_CYCLE_LATCH
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_CONTROL_REG_DISABLE =>
		MS_CONTROL_REG_DISABLE,
	MS_C_CYCLE =>
		MS_C_CYCLE,
	MS_F_CYCLE =>
		XX_MS_F_CYCLE,
	MS_E_CYCLE =>
		MS_E_CYCLE,
	MS_PROGRAM_RES_OR_S_LOGIC_GATE =>
		MS_PROGRAM_RES_OR_S_LOGIC_GATE,
	PS_LOGIC_GATE_B_1 =>
		XX_PS_LOGIC_GATE_B_1,
	PS_D_CYCLE_CTRL =>
		XX_PS_D_CYCLE_CTRL,
	MS_B_CYCLE =>
		MS_B_CYCLE,
	MS_D_CYCLE_CTRL =>
		MS_D_CYCLE_CTRL,
	MS_D_CYCLE_DOT_NOT_CR_DISABLE =>
		MS_D_CYCLE_DOT_NOT_CR_DISABLE,
	PS_D_CYCLE =>
		XX_PS_D_CYCLE,
	PS_C_OR_D_CYCLE =>
		PS_C_OR_D_CYCLE,
	PS_B_OR_E_OR_F_CYCLE =>
		PS_B_OR_E_OR_F_CYCLE,
	PS_B_OR_D_CYCLE =>
		PS_B_OR_D_CYCLE,
	LAMP_11C8D15 =>
		XX_LAMP_11C8D15,
	LAMP_15A1D10 =>
		XX_LAMP_15A1D10
	);

Page_12_12_20_1: ENTITY ALD_12_12_20_1_A_AND_C_CYCLE_CTRL_LATCHES_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_SET_A_CYCLE_CTRL =>
		PS_SET_A_CYCLE_CTRL,
	MS_LOGIC_GATE_D_1 =>
		XX_MS_LOGIC_GATE_D_1,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	PS_NEXT_TO_LAST_LOGIC_GATE =>
		XX_PS_NEXT_TO_LAST_LOGIC_GATE,
	PS_SET_C_CYCLE_CTRL =>
		PS_SET_C_CYCLE_CTRL,
	MS_D_CYCLE_CTRL =>
		MS_D_CYCLE_CTRL,
	PS_A_CYCLE_CTRL =>
		XX_PS_A_CYCLE_CTRL,
	MS_A_CYCLE_CTRL =>
		XX_MS_A_CYCLE_CTRL,
	PS_C_CYCLE_CTRL =>
		XX_PS_C_CYCLE_CTRL,
	MS_C_CYCLE_CTRL =>
		MS_C_CYCLE_CTRL,
	PS_C_OR_D_CYCLE_CTRL =>
		PS_C_OR_D_CYCLE_CTRL
	);

Page_12_12_21_1: ENTITY ALD_12_12_21_1_B_AND_D_CYCLE_CTRL_LATCHES
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_1401_I_O_SET_BRANCH_CNDS =>
		MS_1401_I_O_SET_BRANCH_CNDS,
	PS_SET_B_CYCLE_CTRL =>
		PS_SET_B_CYCLE_CTRL,
	MS_LOGIC_GATE_D_1 =>
		XX_MS_LOGIC_GATE_D_1,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	PS_NEXT_TO_LAST_LOGIC_GATE =>
		XX_PS_NEXT_TO_LAST_LOGIC_GATE,
	PS_SET_D_CYCLE_CTRL =>
		PS_SET_D_CYCLE_CTRL,
	MS_DISPLAY_ROUTINE =>
		MS_DISPLAY_ROUTINE,
	MS_ALTER_ROUTINE =>
		MS_ALTER_ROUTINE,
	PS_LOGIC_GATE_A_1 =>
		XX_PS_LOGIC_GATE_A_1,
	PS_CONSOLE_STROBE =>
		PS_CONSOLE_STROBE,
	PS_B_CYCLE_CTRL =>
		XX_PS_B_CYCLE_CTRL,
	MS_B_CYCLE_CTRL =>
		MS_B_CYCLE_CTRL,
	PS_D_CYCLE_CTRL =>
		XX_PS_D_CYCLE_CTRL,
	MS_D_CYCLE_CTRL =>
		MS_D_CYCLE_CTRL,
	MS_DISPLAY_OR_ALTER =>
		MS_DISPLAY_OR_ALTER,
	PS_DISPLAY_OR_ALTER =>
		PS_DISPLAY_OR_ALTER,
	MS_DISPLAY_OR_ALTER_SET_2ND_SCAN =>
		MS_DISPLAY_OR_ALTER_SET_2ND_SCAN
	);

Page_12_12_23_1: ENTITY ALD_12_12_23_1_I_AND_X_CYCLE_CTRL_LATCHES_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LAST_EXECUTE_CYCLE =>
		PS_LAST_EXECUTE_CYCLE,
	PS_NEXT_TO_AND_LAST_LOGIC_GATE =>
		PS_NEXT_TO_AND_LAST_LOGIC_GATE,
	MS_ANY_CHECK_TEST =>
		MS_ANY_CHECK_TEST,
	MS_CONS_RESET_START_CONDITION =>
		MS_CONS_RESET_START_CONDITION,
	PS_SET_I_CYCLE_CTRL =>
		PS_SET_I_CYCLE_CTRL,
	PS_NOT_INTR_START =>
		PS_NOT_INTR_START,
	PS_STORAGE_SCAN_ROUTINE =>
		PS_STORAGE_SCAN_ROUTINE,
	PS_CONS_PRINTER_STROBE =>
		PS_CONS_PRINTER_STROBE,
	MS_CONSOLE_SET_START_CND =>
		XX_MS_CONSOLE_SET_START_CND,
	MS_LOGIC_GATE_D_1 =>
		XX_MS_LOGIC_GATE_D_1,
	PS_LOGIC_GATE_Z =>
		XX_PS_LOGIC_GATE_Z,
	PS_I_O_LAST_EX_CYCLE =>
		PS_I_O_LAST_EX_CYCLE,
	PS_PROCESS_ROUTINE =>
		XX_PS_PROCESS_ROUTINE,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	PS_NEXT_TO_LAST_LOGIC_GATE =>
		XX_PS_NEXT_TO_LAST_LOGIC_GATE,
	PS_SET_X_CYCLE_CTRL =>
		PS_SET_X_CYCLE_CTRL,
	PS_I_CYCLE_CTRL =>
		XX_PS_I_CYCLE_CTRL,
	MS_LAST_EX_DOT_NEXT_TO_LAST =>
		XX_MS_LAST_EX_DOT_NEXT_TO_LAST,
	MS_I_CYCLE_CTRL =>
		XX_MS_I_CYCLE_CTRL,
	PS_X_CYCLE_CTRL =>
		XX_PS_X_CYCLE_CTRL,
	MS_I_O_LAST_EX_DOT_Z =>
		XX_MS_I_O_LAST_EX_DOT_Z,
	MS_X_CYCLE_CTRL =>
		XX_MS_X_CYCLE_CTRL
	);

Page_12_12_30_1: ENTITY ALD_12_12_30_1_CYCLE_LENGTH_CONTROLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_COMPARE_OP_CODE =>
		PS_COMPARE_OP_CODE,
	MS_STOP_AT_F_TLU =>
		MS_STOP_AT_F_TLU,
	MS_B_CYCLE_DOT_NO_SCAN =>
		MS_B_CYCLE_DOT_NO_SCAN,
	PS_1401_STORE_A_AR_OP_CODE =>
		PS_1401_STORE_A_AR_OP_CODE,
	PS_D_CYCLE =>
		XX_PS_D_CYCLE,
	MS_MPLY_OP_CODE =>
		MS_MPLY_OP_CODE,
	MS_FILE_OP =>
		MS_FILE_OP,
	PS_STOP_AT_F_STAR_ARITH =>
		PS_STOP_AT_F_STAR_ARITH,
	PS_STOP_AT_F_ON_B_CY_OP_CODES =>
		PS_STOP_AT_F_ON_B_CY_OP_CODES,
	PS_B_CYCLE_1 =>
		XX_PS_B_CYCLE_1,
	PS_C_CYCLE_1 =>
		XX_PS_C_CYCLE_1,
	MS_STORE_ADDR_REGS_OP_CODE =>
		MS_STORE_ADDR_REGS_OP_CODE,
	MS_1401_COND_TEST_DOT_I9 =>
		MS_1401_COND_TEST_DOT_I9,
	PS_STOP_AT_F_JRJ =>
		PS_STOP_AT_F_JRJ,
	PS_I_CYCLE =>
		XX_PS_I_CYCLE,
	MS_STORAGE_SCAN_LOAD =>
		XX_MS_STORAGE_SCAN_LOAD,
	MS_1401_MODE_DOT_I_RING_5_OR_10_DOT_I_CY =>
		MS_1401_MODE_DOT_I_RING_5_OR_10_DOT_I_CY,
	MS_STD_A_CYCLE_OPS_DOT_A_CYCLE =>
		MS_STD_A_CYCLE_OPS_DOT_A_CYCLE,
	PS_STOP_AT_F_ON_B_CY_OPS =>
		PS_STOP_AT_F_ON_B_CY_OPS,
	MS_C_OR_D_CYCLE_DOT_INSN_READ_OUT =>
		MS_C_OR_D_CYCLE_DOT_INSN_READ_OUT,
	MV_STORAGE_SCAN_REGEN_MODE =>
		MV_STORAGE_SCAN_REGEN_MODE,
	MS_INTERRUPT_DOT_B_CYCLE =>
		MS_INTERRUPT_DOT_B_CYCLE,
	PS_STORAGE_SCAN_ROUTINE =>
		PS_STORAGE_SCAN_ROUTINE,
	MS_MPLY_DOT_3_DOT_D =>
		MS_MPLY_DOT_3_DOT_D,
	MS_WORD_MARK_OP_DOT_A_CYCLE =>
		XX_MS_WORD_MARK_OP_DOT_A_CYCLE,
	MS_WORD_MARK_OP_DOT_B_CYCLE =>
		MS_WORD_MARK_OP_DOT_B_CYCLE,
	PS_STOP_AT_F =>
		PS_STOP_AT_F,
	MS_STOP_AT_F_DOT_B_CYCLE =>
		MS_STOP_AT_F_DOT_B_CYCLE,
	MS_STORAGE_SCAN_RGEN =>
		MS_STORAGE_SCAN_RGEN
	);

Page_12_12_31_1: ENTITY ALD_12_12_31_1_CYCLE_LENGTH_CONTROLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_STOP_AT_F_DOT_LOGIC_GATE_D =>
		MS_STOP_AT_F_DOT_LOGIC_GATE_D,
	MS_STOP_AT_H_DOT_LOGIC_GATE_F =>
		MS_STOP_AT_H_DOT_LOGIC_GATE_F,
	MS_STOP_AT_G_DOT_LOGIC_GATE_E =>
		MS_STOP_AT_G_DOT_LOGIC_GATE_E,
	MS_STOP_AT_J_DOT_LOGIC_GATE_G =>
		MS_STOP_AT_J_DOT_LOGIC_GATE_G,
	MS_STOP_AT_K_DOT_LOGIC_GATE_H =>
		MS_STOP_AT_K_DOT_LOGIC_GATE_H,
	PS_2ND_CLOCK_PULSE_3_JRJ =>
		XX_PS_2ND_CLOCK_PULSE_3_JRJ,
	MS_COMPUTER_RESET_1 =>
		MS_COMPUTER_RESET_1,
	PS_NEXT_TO_AND_LAST_LOGIC_GATE =>
		PS_NEXT_TO_AND_LAST_LOGIC_GATE,
	MS_LAST_LOGIC_GATE_1 =>
		XX_MS_LAST_LOGIC_GATE_1,
	PS_NEXT_TO_LAST_LOGIC_GATE =>
		XX_PS_NEXT_TO_LAST_LOGIC_GATE,
	PS_LAST_LOGIC_GATE_2 =>
		PS_LAST_LOGIC_GATE_2,
	PS_LAST_LOGIC_GATE_1 =>
		XX_PS_LAST_LOGIC_GATE_1
	);

Page_12_12_32_1: ENTITY ALD_12_12_32_1_CYCLE_LENGTH_CONTROLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_OUTPUT_CYCLE =>
		MS_OUTPUT_CYCLE,
	PS_STOP_AT_H_ON_B_CYCLE_OPS =>
		PS_STOP_AT_H_ON_B_CYCLE_OPS,
	MS_FILE_OP_DOT_D_CYCLE =>
		MS_FILE_OP_DOT_D_CYCLE,
	PS_1ST_SCAN =>
		PS_1ST_SCAN,
	PS_B_CYCLE_1 =>
		XX_PS_B_CYCLE_1,
	PS_X_CYCLE =>
		XX_PS_X_CYCLE,
	MS_1401_MODE_DOT_A_RING_4_DOT_X_CYCLE =>
		MS_1401_MODE_DOT_A_RING_4_DOT_X_CYCLE,
	MS_INPUT_CYCLE =>
		MS_INPUT_CYCLE,
	PS_STOP_AT_J_ON_B_CY_OP_CODES =>
		PS_STOP_AT_J_ON_B_CY_OP_CODES,
	MS_STOP_AT_J_TLU =>
		MS_STOP_AT_J_TLU,
	PS_C_CYCLE =>
		XX_PS_C_CYCLE,
	PS_STORE_ADDR_REGS_OP_CODE =>
		PS_STORE_ADDR_REGS_OP_CODE,
	PS_A_CYCLE =>
		XX_PS_A_CYCLE,
	PS_1401_STORE_AR_OP_CODES =>
		PS_1401_STORE_AR_OP_CODES,
	PS_STOP_AT_F_JRJ =>
		PS_STOP_AT_F_JRJ,
	MS_STOP_AT_H_DOT_B_CY_DOT_1ST_SCAN =>
		MS_STOP_AT_H_DOT_B_CY_DOT_1ST_SCAN,
	PS_STOP_AT_H =>
		PS_STOP_AT_H,
	PS_STOP_AT_J =>
		PS_STOP_AT_J
	);

Page_12_12_33_1: ENTITY ALD_12_12_33_1_CYCLE_LENGTH_CONTROLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_X_CYCLE =>
		XX_PS_X_CYCLE,
	PS_A_RING_4_TIME =>
		PS_A_RING_4_TIME,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	PS_I_RING_5_OR_10_TIME =>
		XX_PS_I_RING_5_OR_10_TIME,
	PS_I_CYCLE =>
		XX_PS_I_CYCLE,
	MS_ADDRESS_SET_ROUTINE =>
		MS_ADDRESS_SET_ROUTINE,
	PS_STORAGE_SCAN_ROUTINE =>
		PS_STORAGE_SCAN_ROUTINE,
	MV_36_VOLTS =>
		MV_36_VOLTS,
	GROUND =>
		GROUND,
	SWITCH_ROT_STOR_SCAN =>
		SWITCH_ROT_STOR_SCAN,
	MS_1401_MODE_DOT_A_RING_4_DOT_X_CYCLE =>
		MS_1401_MODE_DOT_A_RING_4_DOT_X_CYCLE,
	MS_1401_MODE_DOT_I_RING_5_OR_10_DOT_I_CY =>
		MS_1401_MODE_DOT_I_RING_5_OR_10_DOT_I_CY,
	PS_STOP_AT_K =>
		PS_STOP_AT_K,
	MS_STORAGE_SCAN_LOAD =>
		XX_MS_STORAGE_SCAN_LOAD,
	MV_STORAGE_SCAN_REGEN_MODE =>
		MV_STORAGE_SCAN_REGEN_MODE
	);

Page_12_12_40_1: ENTITY ALD_12_12_40_1_A_CYCLE_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_MOD_REG_NOT_B_BIT =>
		PS_OP_MOD_REG_NOT_BUS(5),
	PS_OP_MOD_REG_A_BIT =>
		PS_OP_MOD_REG_BUS(4),
	PS_A_CH_NOT_RECORD_MARK =>
		PS_A_CH_NOT_RECORD_MARK,
	PS_OP_MOD_REG_NOT_8_BIT =>
		PS_OP_MOD_REG_NOT_BUS(3),
	PS_OP_MOD_REG_NOT_A_BIT =>
		PS_OP_MOD_REG_NOT_BUS(4),
	PS_A_CH_NOT_WM_BIT =>
		PS_A_CH_NOT_BUS(6),
	PS_OP_MOD_REG_8_BIT =>
		PS_OP_MOD_REG_BUS(3),
	PS_A_CH_NOT_GROUP_MARK_DOT_WM =>
		PS_A_CH_NOT_GROUP_MARK_DOT_WM,
	PS_OP_MOD_REG_B_BIT =>
		PS_OP_MOD_REG_BUS(5),
	PS_B_CH_NOT_WM_BIT =>
		PS_B_CH_NOT_BUS(6),
	PS_DATA_MOVE_TAKE_A_CYCLE =>
		PS_DATA_MOVE_TAKE_A_CYCLE
	);

Page_12_12_41_1: ENTITY ALD_12_12_41_1_A_CYCLE_CONTROL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LAST_INSN_RO_CYCLE_1 =>
		XX_PS_LAST_INSN_RO_CYCLE_1,
	PS_A_CY_FIRST_OP_CODES =>
		PS_A_CY_FIRST_OP_CODES,
	PS_B_CYCLE_1 =>
		XX_PS_B_CYCLE_1,
	PS_DATA_MOVE_TAKE_A_CYCLE =>
		PS_DATA_MOVE_TAKE_A_CYCLE,
	PS_DATA_MOVE_OP_CODE =>
		PS_DATA_MOVE_OP_CODE,
	MS_DATA_MOVE_LAST_EX_CYCLE =>
		MS_DATA_MOVE_LAST_EX_CYCLE,
	PS_SET_A_CYCLE_CTRL_STAR_ARITH_STAR =>
		PS_SET_A_CYCLE_CTRL_STAR_ARITH_STAR,
	PS_B_CH_NOT_WM_BIT =>
		PS_B_CH_NOT_BUS(6),
	PS_A_CH_NOT_WM_BIT =>
		PS_A_CH_NOT_BUS(6),
	PS_EDIT_USE_A_CH_NU =>
		PS_EDIT_USE_A_CH_NU,
	PS_MOVE_ZERO_SUP_OP_CODE =>
		PS_MOVE_ZERO_SUP_OP_CODE,
	MS_TLU_SET_A_CYCLE_CTRL_B =>
		MS_TLU_SET_A_CYCLE_CTRL_B,
	MS_CMP_MODE_SET_A_CYCLE_CTRL_A =>
		MS_CMP_MODE_SET_A_CYCLE_CTRL_A,
	PS_C_CYCLE_1 =>
		XX_PS_C_CYCLE_1,
	PS_BODY_LATCH =>
		PS_BODY_LATCH,
	PS_1401_STORE_AR_OP_CODES =>
		PS_1401_STORE_AR_OP_CODES,
	PS_A_CYCLE =>
		XX_PS_A_CYCLE,
	PS_A_RING_2_OR_3_TIME =>
		PS_A_RING_2_OR_3_TIME,
	PS_SET_A_CYCLE_CTRL =>
		PS_SET_A_CYCLE_CTRL,
	MS_DATA_MOVE_A_CYCLE_CTRL_SET =>
		MS_DATA_MOVE_A_CYCLE_CTRL_SET,
	MS_EDIT_SET_A_CYCLE_CTRL =>
		MS_EDIT_SET_A_CYCLE_CTRL,
	MS_SET_A_CYCLE_CTRL_ON_Z_OP =>
		MS_SET_A_CYCLE_CTRL_ON_Z_OP,
	MS_STORE_AR_SET_A_CYCLE_CTRL_A =>
		MS_STORE_AR_SET_A_CYCLE_CTRL_A,
	MS_STORE_AR_SET_A_CYCLE_CTRL_B =>
		MS_STORE_AR_SET_A_CYCLE_CTRL_B
	);

Page_12_12_42_1: ENTITY ALD_12_12_42_1_C_CYCLE_CONTROL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_1_OR_1401_AND_3_TIME =>
		XX_PS_I_RING_1_OR_1401_AND_3_TIME,
	PS_D_CYCLE =>
		XX_PS_D_CYCLE,
	PS_MPLY_OR_DIV_OP_CODES =>
		PS_MPLY_OR_DIV_OP_CODES,
	PS_B_CH_WM_BIT_2 =>
		PS_B_CH_WM_BIT_2,
	PS_I_CYCLE =>
		XX_PS_I_CYCLE,
	PS_TABLE_SEARCH_OP_CODE =>
		PS_TABLE_SEARCH_OP_CODE,
	PS_I_RING_5_TIME =>
		XX_PS_I_RING_5_TIME,
	PS_A_RING_6_TIME =>
		PS_A_RING_6_TIME,
	MS_1401_MODE_1 =>
		MS_1401_MODE_1,
	PS_STORE_ADDR_REGS_OP_CODE =>
		PS_STORE_ADDR_REGS_OP_CODE,
	PS_A_RING_2_OR_3_OR_4_OR_5_TIME =>
		PS_A_RING_2_OR_3_OR_4_OR_5_TIME,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	PS_A_RING_4_TIME =>
		PS_A_RING_4_TIME,
	MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_AW_DOT_1 =>
		MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_AW_DOT_1,
	PS_LAST_INSN_RO_CYCLE_1 =>
		XX_PS_LAST_INSN_RO_CYCLE_1,
	PS_1401_STORE_AR_OP_CODES =>
		PS_1401_STORE_AR_OP_CODES,
	PS_C_CYCLE_1 =>
		XX_PS_C_CYCLE_1,
	PS_UNITS_LATCH =>
		PS_UNITS_LATCH,
	PS_SET_C_CYCLE_CTRL =>
		PS_SET_C_CYCLE_CTRL,
	MS_LAST_I_CYCLE_B =>
		MS_LAST_I_CYCLE_B,
	MS_G_OP_SET_C_CYCLE_CTRL_B =>
		MS_G_OP_SET_C_CYCLE_CTRL_B,
	MS_STORE_AR_SET_C_CYCLE_CTRL_A =>
		MS_STORE_AR_SET_C_CYCLE_CTRL_A,
	MS_STORE_AR_SET_C_CYCLE_CTRL_B =>
		MS_STORE_AR_SET_C_CYCLE_CTRL_B
	);

Page_12_12_43_1: ENTITY ALD_12_12_43_1_D_CYCLE_CONTROL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_1_OR_1401_AND_3_TIME =>
		XX_PS_I_RING_1_OR_1401_AND_3_TIME,
	PS_B_CH_WM_BIT_2 =>
		PS_B_CH_WM_BIT_2,
	PS_SET_D_CYCLE_CTRL_STAR_ARITH =>
		PS_SET_D_CYCLE_CTRL_STAR_ARITH,
	PS_I_CYCLE =>
		XX_PS_I_CYCLE,
	MS_FILE_OP_DOT_LAST_INSN_RO_CYCLE =>
		MS_FILE_OP_DOT_LAST_INSN_RO_CYCLE,
	PS_ARITH_TYPE_OP_CODES =>
		PS_ARITH_TYPE_OP_CODES,
	MS_FILE_OP_DOT_D_CY_DOT_U_OR_Y =>
		MS_FILE_OP_DOT_D_CY_DOT_U_OR_Y,
	PS_I_RING_10_TIME =>
		XX_PS_I_RING_10_TIME,
	PS_I_RING_6_OR_1401_AND_8_TIME =>
		XX_PS_I_RING_6_OR_1401_AND_8_TIME,
	PS_A_RING_6_TIME =>
		PS_A_RING_6_TIME,
	MS_1401_MODE_1 =>
		MS_1401_MODE_1,
	PS_MPLY_OR_DIV_OP_CODES =>
		PS_MPLY_OR_DIV_OP_CODES,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	PS_A_RING_4_TIME =>
		PS_A_RING_4_TIME,
	MS_LOGIC_GATE_A_1 =>
		XX_MS_LOGIC_GATE_A_1,
	PS_ALTER_ROUTINE =>
		PS_ALTER_ROUTINE,
	PS_2ND_SCAN =>
		PS_2ND_SCAN,
	MS_ANY_LAST_GATE =>
		XX_MS_ANY_LAST_GATE,
	PS_LOGIC_GATE_K =>
		XX_PS_LOGIC_GATE_K,
	PS_2ND_CLOCK_PULSE_3_JRJ =>
		XX_PS_2ND_CLOCK_PULSE_3_JRJ,
	PS_LAST_INSN_RO_CYCLE_2 =>
		XX_PS_LAST_INSN_RO_CYCLE_2,
	MS_CYCLE_CHECK_ERROR =>
		MS_CYCLE_CHECK_ERROR,
	PS_OP_MOD_REG_NOT_8_BIT =>
		PS_OP_MOD_REG_NOT_BUS(3),
	PS_OP_MOD_REG_NOT_A_BIT =>
		PS_OP_MOD_REG_NOT_BUS(4),
	PS_OP_MOD_REG_NOT_B_BIT =>
		PS_OP_MOD_REG_NOT_BUS(5),
	PS_INSTRUCTION_CHECK_GATE_STAR_1311 =>
		PS_INSTRUCTION_CHECK_GATE_STAR_1311,
	PS_TABLE_SEARCH_OP_CODE =>
		PS_TABLE_SEARCH_OP_CODE,
	PS_SET_D_CYCLE_CTRL =>
		PS_SET_D_CYCLE_CTRL,
	MS_NO_LAST_GATE =>
		MS_NO_LAST_GATE,
	MS_ALT_ROUTINE_DOT_2ND_SCAN =>
		MS_ALT_ROUTINE_DOT_2ND_SCAN,
	PS_INSTRUCTION_CHECK_GATE =>
		PS_INSTRUCTION_CHECK_GATE
	);

Page_12_12_44_1: ENTITY ALD_12_12_44_1_B_CYCLE_CTRL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_CY_FIRST_OP_CODES =>
		PS_B_CY_FIRST_OP_CODES,
	PS_LAST_INSN_RO_CYCLE_1 =>
		XX_PS_LAST_INSN_RO_CYCLE_1,
	MS_START_INTERRUPT =>
		MS_START_INTERRUPT,
	PS_SET_B_CYCLE_CTRL_STAR_ARITH_STAR =>
		PS_SET_B_CYCLE_CTRL_STAR_ARITH_STAR,
	PS_SET_B_CYCLE_CTRL_STAR_BR_OPS =>
		PS_SET_B_CYCLE_CTRL_STAR_BR_OPS,
	PS_A_CYCLE =>
		XX_PS_A_CYCLE,
	PS_WORD_MARK_OP_CODES =>
		PS_WORD_MARK_OP_CODES,
	PS_I_RING_OP_TIME =>
		XX_PS_I_RING_OP_TIME,
	PS_I_CYCLE =>
		XX_PS_I_CYCLE,
	PS_B_CH_Q =>
		PS_B_CH_Q,
	MS_STD_A_CYCLE_OPS_DOT_A_CYCLE =>
		MS_STD_A_CYCLE_OPS_DOT_A_CYCLE,
	PS_B_CH_WM_BIT_2 =>
		PS_B_CH_WM_BIT_2,
	PS_EDIT_USE_A_CH_NU =>
		PS_EDIT_USE_A_CH_NU,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	PS_B_CH_NOT_WM_BIT =>
		PS_B_CH_NOT_BUS(6),
	PS_EDIT_OP_CODE =>
		PS_EDIT_OP_CODE,
	PS_A_CH_WM_BIT =>
		PS_A_CH_BUS(6),
	MS_EDIT_SET_B_CYCLE_CTRL_E =>
		MS_EDIT_SET_B_CYCLE_CTRL_E,
	MS_EDIT_SET_B_CYCLE_CTRL_F =>
		MS_EDIT_SET_B_CYCLE_CTRL_F,
	MS_EDIT_SET_B_CYCLE_CTRL_B =>
		MS_EDIT_SET_B_CYCLE_CTRL_B,
	PS_MOVE_ZERO_SUP_OP_CODE =>
		PS_MOVE_ZERO_SUP_OP_CODE,
	MS_EDIT_SET_B_CYCLE_CTRL_C =>
		MS_EDIT_SET_B_CYCLE_CTRL_C,
	MS_EDIT_SET_B_CYCLE_CTRL_D =>
		MS_EDIT_SET_B_CYCLE_CTRL_D,
	MS_TLU_SET_B_CYCLE_CTRL =>
		MS_TLU_SET_B_CYCLE_CTRL,
	MS_EDIT_SKID_CYCLE =>
		MS_EDIT_SKID_CYCLE,
	PS_SET_B_CYCLE_CTRL =>
		PS_SET_B_CYCLE_CTRL,
	MS_WORD_MARK_OP_DOT_A_CYCLE =>
		XX_MS_WORD_MARK_OP_DOT_A_CYCLE,
	MS_1401_Q_OP_TRANS =>
		MS_1401_Q_OP_TRANS,
	MS_EDIT_SET_B_CYCLE_CTRL_A =>
		MS_EDIT_SET_B_CYCLE_CTRL_A,
	MS_EDIT_SET_B_CYCLE_CTRL_G =>
		MS_EDIT_SET_B_CYCLE_CTRL_G
	);

Page_12_12_45_1: ENTITY ALD_12_12_45_1_X_CYCLE_CTRL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	PS_A_RING_4_TIME =>
		PS_A_RING_4_TIME,
	PS_X_CYCLE =>
		XX_PS_X_CYCLE,
	PS_A_RING_2_OR_3_OR_4_OR_5_TIME =>
		PS_A_RING_2_OR_3_OR_4_OR_5_TIME,
	MS_SET_X_CYCLE_CTRL_A =>
		MS_SET_X_CYCLE_CTRL_A,
	PS_SET_X_CYCLE_CTRL =>
		PS_SET_X_CYCLE_CTRL
	);

Page_12_12_46_1: ENTITY ALD_12_12_46_1_CYCLE_CONTROL_CHECK_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_A_CYCLE_CTRL =>
		XX_MS_A_CYCLE_CTRL,
	MS_C_CYCLE_CTRL =>
		MS_C_CYCLE_CTRL,
	MS_B_CYCLE_CTRL =>
		MS_B_CYCLE_CTRL,
	MS_D_CYCLE_CTRL =>
		MS_D_CYCLE_CTRL,
	PS_1401_CARD_PRINT_IN_PROC =>
		PS_1401_CARD_PRINT_IN_PROC,
	MS_F_CH_UNOVLP_IN_PROCESS =>
		MS_F_CH_UNOVLP_IN_PROCESS,
	MS_X_CYCLE_CTRL =>
		XX_MS_X_CYCLE_CTRL,
	MS_I_CYCLE_CTRL =>
		XX_MS_I_CYCLE_CTRL,
	MS_E_CH_UNOVLP_IN_PROCESS =>
		MS_E_CH_UNOVLP_IN_PROCESS,
	MS_LOGIC_GATE_A_DOT_R_CHECK =>
		MS_LOGIC_GATE_A_DOT_R_CHECK,
	PS_PROCESS_ROUTINE =>
		XX_PS_PROCESS_ROUTINE,
	PS_E_CYCLE_CTRL =>
		XX_PS_E_CYCLE_CTRL,
	PS_F_CYCLE_CTRL =>
		XX_PS_F_CYCLE_CTRL,
	MS_CYCLE_CHECK_ERROR =>
		MS_CYCLE_CHECK_ERROR
	);

Page_12_12_50_1: ENTITY ALD_12_12_50_1_LAST_EXECUTE_CYCLE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_A_CH_NOT_WM_BIT =>
		PS_A_CH_NOT_BUS(6),
	PS_B_CH_NOT_WM_BIT =>
		PS_B_CH_NOT_BUS(6),
	PS_OP_MOD_REG_NOT_A_BIT =>
		PS_OP_MOD_REG_NOT_BUS(4),
	PS_OP_MOD_REG_NOT_B_BIT =>
		PS_OP_MOD_REG_NOT_BUS(5),
	PS_OP_MOD_REG_8_BIT =>
		PS_OP_MOD_REG_BUS(3),
	PS_OP_MOD_REG_A_BIT =>
		PS_OP_MOD_REG_BUS(4),
	PS_A_CH_RECORD_MARK =>
		PS_A_CH_RECORD_MARK,
	PS_A_CH_GROUP_MARK_DOT_WM =>
		PS_A_CH_GROUP_MARK_DOT_WM,
	MS_NOT_B_DOT_NOT_A_DOT_NOT_8_OP_MOD =>
		MS_NOT_B_DOT_NOT_A_DOT_NOT_8_OP_MOD,
	PS_A_CH_WM_BIT =>
		PS_A_CH_BUS(6),
	PS_OP_MOD_REG_NOT_8_BIT =>
		PS_OP_MOD_REG_NOT_BUS(3),
	PS_OP_MOD_REG_B_BIT =>
		PS_OP_MOD_REG_BUS(5),
	PS_B_CH_WM_BIT_2 =>
		PS_B_CH_WM_BIT_2,
	PS_DATA_MOVE_LAST_EXECUTE =>
		PS_DATA_MOVE_LAST_EXECUTE
	);

Page_12_12_51_1: ENTITY ALD_12_12_51_1_LAST_EXECUTE_CYCLE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_SET_DOLLAR_SIGN_STAR_EDIT =>
		MS_SET_DOLLAR_SIGN_STAR_EDIT,
	PS_B_CYCLE_1 =>
		XX_PS_B_CYCLE_1,
	PS_DATA_MOVE_LAST_EXECUTE =>
		PS_DATA_MOVE_LAST_EXECUTE,
	PS_DATA_MOVE_OP_CODE =>
		PS_DATA_MOVE_OP_CODE,
	PS_LAST_EXECUTE_CYCLE_STAR_I_O =>
		PS_LAST_EXECUTE_CYCLE_STAR_I_O,
	PS_LAST_EXECUTE_CYCLE_STAR_ARITH =>
		PS_LAST_EXECUTE_CYCLE_STAR_ARITH,
	PS_LAST_EXECUTE_CYCLE_STAR_TLU =>
		PS_LAST_EXECUTE_CYCLE_STAR_TLU,
	PS_LAST_EXECUTE_CYCLE_STAR_BR_CND =>
		PS_LAST_EXECUTE_CYCLE_STAR_BR_CND,
	PS_LAST_EXECUTE_CYCLE_STAR_EDIT =>
		PS_LAST_EXECUTE_CYCLE_STAR_EDIT,
	PS_WORD_MARK_OP_CODES =>
		PS_WORD_MARK_OP_CODES,
	PS_STORE_ADDR_REGS_OP_CODE =>
		PS_STORE_ADDR_REGS_OP_CODE,
	PS_A_RING_6_TIME =>
		PS_A_RING_6_TIME,
	PS_1ST_SCAN =>
		PS_1ST_SCAN,
	PS_A_RING_4_TIME =>
		PS_A_RING_4_TIME,
	PS_1401_STORE_AR_OP_CODES =>
		PS_1401_STORE_AR_OP_CODES,
	PS_LAST_EXECUTE_CYCLE =>
		PS_LAST_EXECUTE_CYCLE,
	MS_DATA_MOVE_LAST_EX_CYCLE =>
		MS_DATA_MOVE_LAST_EX_CYCLE,
	MS_WORD_MARK_OP_DOT_B_CYCLE =>
		MS_WORD_MARK_OP_DOT_B_CYCLE,
	MS_LAST_EXECUTE_CYCLE =>
		MS_LAST_EXECUTE_CYCLE
	);

Page_12_12_60_1: ENTITY ALD_12_12_60_1_COMPUTE_DISABLE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_1401_MODE =>
		PS_1401_MODE,
	PS_I_RING_10_TIME =>
		XX_PS_I_RING_10_TIME,
	PS_M_OR_L_OP_CODES =>
		PS_M_OR_L_OP_CODES,
	PS_E_CH_FORMS_CTRL_OP_CODE =>
		PS_E_CH_FORMS_CTRL_OP_CODE,
	PS_I_O_PERCENT_OR_LOZENGE =>
		PS_I_O_PERCENT_OR_LOZENGE,
	PS_I_RING_3_TIME =>
		XX_PS_I_RING_3_TIME,
	PS_FORMS_OR_1403_PRT_BUFF_BUSY =>
		PS_FORMS_OR_1403_PRT_BUFF_BUSY,
	MS_FORMS_STACKER_GO =>
		MS_FORMS_STACKER_GO,
	MS_F_CH_TAPE_CALL =>
		MS_F_CH_TAPE_CALL,
	MS_1401_CARD_PRINT_IN_PROC =>
		MS_1401_CARD_PRINT_IN_PROC,
	MS_FORMS_STACK_GO_F_CH_STAR_1414_STAR =>
		MS_FORMS_STACK_GO_F_CH_STAR_1414_STAR,
	PS_I_RING_5_TIME =>
		XX_PS_I_RING_5_TIME,
	PS_E_CH_IN_PROCESS =>
		PS_E_CH_IN_PROCESS,
	PS_BRANCH_ON_STATUS_CH_1 =>
		PS_BRANCH_ON_STATUS_CH_1,
	MS_E_CH_IN_PROCESS =>
		MS_E_CH_IN_PROCESS,
	MS_F_CH_IN_PROCESS =>
		MS_F_CH_IN_PROCESS,
	PS_SPECIAL_STOP_LATCH =>
		PS_SPECIAL_STOP_LATCH,
	MS_E_CH_OVLP_IN_PROCESS =>
		MS_E_CH_OVLP_IN_PROCESS,
	MS_F_CH_OVLP_IN_PROCESS =>
		MS_F_CH_OVLP_IN_PROCESS,
	MS_E_CH_UNOVLP_IN_PROCESS =>
		MS_E_CH_UNOVLP_IN_PROCESS,
	MS_E_CH_TAPE_CALL =>
		MS_E_CH_TAPE_CALL,
	PS_E_CH_BUSY_BUS =>
		PS_E_CH_BUSY_BUS,
	MS_UNIT_CONTROL_INST_RO_DELAY =>
		MS_UNIT_CONTROL_INST_RO_DELAY,
	MS_E_CYCLE_REQUIRED =>
		MS_E_CYCLE_REQUIRED,
	PS_FILE_OP =>
		PS_FILE_OP,
	MS_E_CH_DIGIT_ADVANCE =>
		MS_E_CH_DIGIT_ADVANCE,
	PS_E_CH_SELECT_TAPE_DATA =>
		PS_E_CH_SELECT_TAPE_DATA,
	PS_PERCENT_TYPE_OP_CODES =>
		PS_PERCENT_TYPE_OP_CODES,
	MS_1401_UNIT_CTRL_DELAY =>
		MS_1401_UNIT_CTRL_DELAY,
	MS_E2_REG_FULL =>
		MS_E2_REG_FULL,
	MS_1401_M_OR_L_TAPE_DELAY =>
		MS_1401_M_OR_L_TAPE_DELAY,
	PS_COMP_DISABLE_CYCLE_STAR_1412_19 =>
		PS_COMP_DISABLE_CYCLE_STAR_1412_19,
	PS_COMP_DISABLE_CYCLE_JRJ =>
		PS_COMP_DISABLE_CYCLE_JRJ,
	MS_E_CH_INT_END_OF_XFER_DELAYED =>
		MS_E_CH_INT_END_OF_XFER_DELAYED,
	PS_E_CH_OUTPUT_MODE =>
		PS_E_CH_OUTPUT_MODE,
	PS_E_CH_OVLP_IN_PROCESS =>
		PS_E_CH_OVLP_IN_PROCESS,
	PS_E1_REG_FULL =>
		PS_E1_REG_FULL,
	PS_E_CH_INPUT_MODE =>
		PS_E_CH_INPUT_MODE,
	MS_COMP_DISABLE_CYCLE_STAR_FILE_F_CH =>
		MS_COMP_DISABLE_CYCLE_STAR_FILE_F_CH,
	PS_E_CH_2ND_ADDR_TRF =>
		PS_E_CH_2ND_ADDR_TRF,
	PS_Q_OR_V_SYMBOL_OP_MODIFIER =>
		PS_Q_OR_V_SYMBOL_OP_MODIFIER,
	MS_COMP_DSBLE_E_CH =>
		MS_COMP_DSBLE_E_CH,
	PS_COMP_DISABLE_CYCLE =>
		PS_COMP_DISABLE_CYCLE
	);

Page_12_12_61_1: ENTITY ALD_12_12_61_1_E_CYCLE_REQUIRED
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CYCLE =>
		XX_PS_E_CYCLE,
	PS_ANY_LAST_GATE =>
		XX_PS_ANY_LAST_GATE,
	MS_E_CYCLE_DOT_ANY_LAST_GATE =>
		XX_MS_E_CYCLE_DOT_ANY_LAST_GATE
	);

Page_12_12_62_1: ENTITY ALD_12_12_62_1_E_CYCLE_REQUIRED
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CH_OUTPUT_MODE =>
		PS_E_CH_OUTPUT_MODE,
	MS_E_CH_INT_END_OF_TRANSFER =>
		MS_E_CH_INT_END_OF_TRANSFER,
	MS_E1_REG_FULL =>
		MS_E1_REG_FULL,
	MS_E_CYCLE_DOT_ANY_LAST_GATE =>
		XX_MS_E_CYCLE_DOT_ANY_LAST_GATE,
	PS_E_CH_IN_PROCESS =>
		PS_E_CH_IN_PROCESS,
	MS_E_CH_READY_C =>
		MS_E_CH_READY_C,
	PS_E_CH_INPUT_MODE =>
		PS_E_CH_INPUT_MODE,
	MS_E_CH_READY_A =>
		MS_E_CH_READY_A,
	PS_E2_REG_FULL =>
		PS_E2_REG_FULL,
	MS_E_CH_READY_B =>
		MS_E_CH_READY_B,
	PS_E_CYCLE_REQUIRED =>
		PS_E_CYCLE_REQUIRED,
	MS_E_CYCLE_REQUIRED =>
		MS_E_CYCLE_REQUIRED
	);

Page_12_12_63_1: ENTITY ALD_12_12_63_1_E_CYCLE_REQUESTED
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CH_OUTPUT_MODE =>
		PS_E_CH_OUTPUT_MODE,
	PS_E_CH_IN_PROCESS =>
		PS_E_CH_IN_PROCESS,
	MS_E1_REG_WORD_SEPARATOR =>
		MS_E1_REG_WORD_SEPARATOR,
	MS_E_CH_INT_END_OF_TRANSFER =>
		MS_E_CH_INT_END_OF_TRANSFER,
	MS_E2_REG_FULL =>
		MS_E2_REG_FULL,
	PS_E_CH_INPUT_MODE =>
		PS_E_CH_INPUT_MODE,
	PS_E1_REG_FULL =>
		PS_E1_REG_FULL,
	PS_E_CH_EXT_END_OF_TRANSFER =>
		PS_E_CH_EXT_END_OF_TRANSFER,
	MS_E1_REG_FULL =>
		MS_E1_REG_FULL,
	MS_E_CH_READY_A =>
		MS_E_CH_READY_A,
	MS_E_CH_READY_B =>
		MS_E_CH_READY_B,
	MS_E_CH_READY_C =>
		MS_E_CH_READY_C
	);

Page_12_12_64_1: ENTITY ALD_12_12_64_1_F_CYCLE_REQUIRED
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_F_CH_OUTPUT_MODE =>
		PS_F_CH_OUTPUT_MODE,
	MS_F2_REG_FULL =>
		MS_F2_REG_FULL,
	PS_F_CYCLE =>
		XX_PS_F_CYCLE,
	PS_ANY_LAST_GATE =>
		XX_PS_ANY_LAST_GATE,
	PS_F_CH_IN_PROCESS =>
		PS_F_CH_IN_PROCESS,
	MS_F_CH_INT_END_OF_TRANSFER =>
		MS_F_CH_INT_END_OF_TRANSFER,
	MS_F1_REG_WORD_SEPARATOR =>
		MS_F1_REG_WORD_SEPARATOR,
	PS_F_CH_INPUT_MODE =>
		PS_F_CH_INPUT_MODE,
	PS_F1_REG_FULL =>
		PS_F1_REG_FULL,
	MS_F_CH_OUTPUT_DOT_NOT_F2_REG_FULL =>
		MS_F_CH_OUTPUT_DOT_NOT_F2_REG_FULL,
	MS_F_CYCLE_DOT_ANY_LAST_GATE =>
		XX_MS_F_CYCLE_DOT_ANY_LAST_GATE,
	MS_F_CH_INPUT_DOT_F2_REG_FULL =>
		MS_F_CH_INPUT_DOT_F2_REG_FULL
	);

Page_12_12_65_1: ENTITY ALD_12_12_65_1_F_CYCLE_REQUIRED
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_F_CH_EXT_END_OF_TRANSFER =>
		PS_F_CH_EXT_END_OF_TRANSFER,
	PS_F_CH_OUTPUT_MODE =>
		PS_F_CH_OUTPUT_MODE,
	MS_F1_REG_FULL =>
		MS_F1_REG_FULL,
	MS_F2_REG_FULL =>
		MS_F2_REG_FULL,
	MS_F_CYCLE_DOT_ANY_LAST_GATE =>
		XX_MS_F_CYCLE_DOT_ANY_LAST_GATE,
	PS_F_CH_IN_PROCESS =>
		PS_F_CH_IN_PROCESS,
	MS_F_CH_OUTPUT_DOT_NOT_F2_REG_FULL =>
		MS_F_CH_OUTPUT_DOT_NOT_F2_REG_FULL,
	MS_F_CH_INPUT_DOT_F2_REG_FULL =>
		MS_F_CH_INPUT_DOT_F2_REG_FULL,
	MS_F_CH_INT_END_OF_TRANSFER =>
		MS_F_CH_INT_END_OF_TRANSFER,
	PS_F_CH_INPUT_MODE =>
		PS_F_CH_INPUT_MODE,
	PS_F2_REG_FULL =>
		PS_F2_REG_FULL,
	PS_F_CYCLE_REQUIRED =>
		PS_F_CYCLE_REQUIRED,
	MS_F_CYCLE_REQUIRED =>
		XX_MS_F_CYCLE_REQUIRED
	);

Page_12_12_66_1: ENTITY ALD_12_12_66_1_E_CYCLE_CONTROL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_F_CYCLE_CTRL =>
		XX_MS_F_CYCLE_CTRL,
	PS_2ND_CLOCK_PULSE_2 =>
		XX_PS_2ND_CLOCK_PULSE_2,
	PS_E_CYCLE_REQUIRED =>
		PS_E_CYCLE_REQUIRED,
	PS_LOGIC_GATE_Z =>
		XX_PS_LOGIC_GATE_Z,
	MS_E_CH_INT_END_OF_TRANSFER =>
		MS_E_CH_INT_END_OF_TRANSFER,
	PS_LOGIC_GATE_B_OR_S =>
		PS_LOGIC_GATE_B_OR_S,
	MS_F_CYCLE_REQUIRED =>
		XX_MS_F_CYCLE_REQUIRED,
	MS_PROGRAM_RESET_2 =>
		MS_PROGRAM_RESET_2,
	MS_LOGIC_GATE_D_OR_U =>
		MS_LOGIC_GATE_D_OR_U,
	PS_E_CYCLE_CTRL =>
		XX_PS_E_CYCLE_CTRL,
	MS_E_CYCLE_CTRL =>
		XX_MS_E_CYCLE_CTRL,
	PS_OVERLAPPED_CYCLE_CTRL =>
		PS_OVERLAPPED_CYCLE_CTRL,
	PS_E_CYCLE_CTRL_STAR_1311 =>
		PS_E_CYCLE_CTRL_STAR_1311,
	MS_E_CYCLE =>
		MS_E_CYCLE,
	PS_E_CYCLE =>
		XX_PS_E_CYCLE,
	LAMP_15A1E10 =>
		XX_LAMP_15A1E10,
	LAMP_11C8E15 =>
		XX_LAMP_11C8E15
	);

Page_12_12_67_1: ENTITY ALD_12_12_67_1_F_CYCLE_CONTROL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_LOGIC_GATE_D_OR_U =>
		MS_LOGIC_GATE_D_OR_U,
	PS_E_CYCLE =>
		XX_PS_E_CYCLE,
	MS_PROGRAM_RESET_2 =>
		MS_PROGRAM_RESET_2,
	PS_2ND_CLOCK_PULSE_2 =>
		XX_PS_2ND_CLOCK_PULSE_2,
	PS_F_CYCLE_REQUIRED =>
		PS_F_CYCLE_REQUIRED,
	MS_F_CH_FILE_OP =>
		MS_F_CH_FILE_OP,
	PS_FILE_OP_DLY_EXTENSION =>
		PS_FILE_OP_DLY_EXTENSION,
	PS_LOGIC_GATE_Z =>
		XX_PS_LOGIC_GATE_Z,
	MS_F_CH_INT_END_OF_TRANSFER =>
		MS_F_CH_INT_END_OF_TRANSFER,
	PS_E_CH_IN_PROCESS =>
		PS_E_CH_IN_PROCESS,
	PS_LOGIC_GATE_B_OR_S =>
		PS_LOGIC_GATE_B_OR_S,
	MS_E_CYCLE_REQUIRED =>
		MS_E_CYCLE_REQUIRED,
	PS_F_CYCLE_CTRL =>
		XX_PS_F_CYCLE_CTRL,
	MS_F_CYCLE_CTRL =>
		XX_MS_F_CYCLE_CTRL,
	PS_F_CYCLE =>
		XX_PS_F_CYCLE,
	MS_F_CYCLE =>
		XX_MS_F_CYCLE,
	LAMP_15A1F10 =>
		XX_LAMP_15A1F10,
	LAMP_11C8F15 =>
		XX_LAMP_11C8F15
	);

Page_12_13_01_1: ENTITY ALD_12_13_01_1_I_RING_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_LOGIC_GATE_E_1 =>
		XX_MS_LOGIC_GATE_E_1,
	PS_LOGIC_GATE_C_1 =>
		XX_PS_LOGIC_GATE_C_1,
	PS_I_RING_1_OR_6_TIME =>
		XX_PS_I_RING_1_OR_6_TIME,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	PS_I_RING_1_TIME =>
		XX_PS_I_RING_1_TIME,
	PS_PERCENT_TYPE_OP_CODES =>
		PS_PERCENT_TYPE_OP_CODES,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	MS_LOGIC_GATE_D_1 =>
		XX_MS_LOGIC_GATE_D_1,
	MS_LAST_EX_DOT_NEXT_TO_LAST =>
		XX_MS_LAST_EX_DOT_NEXT_TO_LAST,
	MS_CONS_RESET_START_CONDITION =>
		MS_CONS_RESET_START_CONDITION,
	MS_I_O_LAST_EX_DOT_Z =>
		XX_MS_I_O_LAST_EX_DOT_Z,
	MS_CONSOLE_SET_START_CND =>
		XX_MS_CONSOLE_SET_START_CND,
	MS_SET_I_RING_INTERRUPT =>
		MS_SET_I_RING_INTERRUPT,
	MS_SPL_ADV_CTRL_LAT =>
		MS_SPL_ADV_CTRL_LAT,
	PS_I_RING_CTRL =>
		XX_PS_I_RING_CTRL,
	MS_I_RING_CTRL =>
		XX_MS_I_RING_CTRL
	);

Page_12_13_02_1: ENTITY ALD_12_13_02_1_I_CYCLE_CONTROL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_I_RING_OP_TIME =>
		XX_MS_I_RING_OP_TIME,
	MS_LAST_INSN_RO_CYCLE =>
		XX_MS_LAST_INSN_RO_CYCLE,
	PS_I_RING_OP_TIME =>
		XX_PS_I_RING_OP_TIME,
	PS_B_CYCLE_1 =>
		XX_PS_B_CYCLE_1,
	PS_INDEX_REQUIRED =>
		PS_INDEX_REQUIRED,
	MS_B_CH_Q_OP =>
		MS_B_CH_Q_OP,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	PS_I_RING_5_OR_10_TIME =>
		XX_PS_I_RING_5_OR_10_TIME,
	MS_1401_MODE_1 =>
		MS_1401_MODE_1,
	PS_B_CH_WM_BIT_2 =>
		PS_B_CH_WM_BIT_2,
	PS_I_CYCLE =>
		XX_PS_I_CYCLE,
	PS_B_CH_NOT_WM_BIT =>
		PS_B_CH_NOT_BUS(6),
	PS_INDEX_NOT_REQUIRED =>
		PS_INDEX_NOT_REQUIRED,
	PS_I_RING_5_TIME =>
		XX_PS_I_RING_5_TIME,
	PS_I_RING_1_OR_2_OR_3_OR_4_TIME =>
		PS_I_RING_1_OR_2_OR_3_OR_4_TIME,
	PS_C_CYCLE_1 =>
		XX_PS_C_CYCLE_1,
	MS_INTERRUPT_DOT_B_CYCLE =>
		MS_INTERRUPT_DOT_B_CYCLE,
	PS_ADDR_TYPE_OP_CODES =>
		PS_ADDR_TYPE_OP_CODES,
	MS_OP_MOD_TIME_DOT_NOT_1401 =>
		MS_OP_MOD_TIME_DOT_NOT_1401,
	MS_ARS_NO_OP_DOT_I_CYCLE =>
		MS_ARS_NO_OP_DOT_I_CYCLE,
	PS_I_RING_6_OR_7_OR_8_OR_9_TIME =>
		PS_I_RING_6_OR_7_OR_8_OR_9_TIME,
	PS_TWO_ADDRESS_OP_CODES =>
		PS_TWO_ADDRESS_OP_CODES,
	MS_SET_I_CYCLE_CTRL_NO_OP =>
		MS_SET_I_CYCLE_CTRL_NO_OP,
	PS_I_RING_10_TIME =>
		XX_PS_I_RING_10_TIME,
	PS_D_CYCLE =>
		XX_PS_D_CYCLE,
	PS_STORAGE_SCAN_ROUTINE =>
		PS_STORAGE_SCAN_ROUTINE,
	PS_SET_I_CYCLE_CTRL =>
		PS_SET_I_CYCLE_CTRL,
	MS_1401_B_CYCLE_I_RING_OP =>
		MS_1401_B_CYCLE_I_RING_OP
	);

Page_12_13_03_1: ENTITY ALD_12_13_03_1_I_RING_ADVANCE_AND_RESET_CTRL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	MS_I_RING_CTRL =>
		XX_MS_I_RING_CTRL,
	MS_UNITS_CTRL_LATCH =>
		MS_UNITS_CTRL_LATCH,
	MS_INTR_BRANCH_DOT_B_CYCLE_CTRL =>
		MS_INTR_BRANCH_DOT_B_CYCLE_CTRL,
	PS_LOGIC_GATE_B_1 =>
		XX_PS_LOGIC_GATE_B_1,
	PS_ARS_NO_OP =>
		PS_ARS_NO_OP,
	MS_1401_MODE_1 =>
		MS_1401_MODE_1,
	PS_I_CYCLE_CTRL =>
		XX_PS_I_CYCLE_CTRL,
	MS_SPL_ADV_CTRL_LAT =>
		MS_SPL_ADV_CTRL_LAT,
	PS_2ND_CLOCK_PULSE_3_JRJ =>
		XX_PS_2ND_CLOCK_PULSE_3_JRJ,
	PS_I_RING_RESET =>
		PS_I_RING_RESET,
	MS_I_RING_ADV =>
		MS_I_RING_ADV
	);

Page_12_13_04_1: ENTITY ALD_12_13_04_1_SET_OP_REG_CTRLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_GATE_E_2 =>
		XX_PS_LOGIC_GATE_E_2,
	PS_B_CH_WM_BIT_2 =>
		PS_B_CH_WM_BIT_2,
	PS_I_RING_OP_TIME =>
		XX_PS_I_RING_OP_TIME,
	PS_I_CYCLE =>
		XX_PS_I_CYCLE,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	PS_ARS_NO_OP =>
		PS_ARS_NO_OP,
	PS_B_CH_NOT_WM_BIT =>
		PS_B_CH_NOT_BUS(6),
	MS_1401_MODE_1 =>
		MS_1401_MODE_1,
	PS_OP_MOD_TIME =>
		PS_OP_MOD_TIME,
	PS_B_CH_NOT_8_BIT =>
		PS_B_CH_NOT_BUS(3),
	PS_B_CH_B_BIT =>
		PS_B_CH_BUS(5),
	PS_B_CH_NOT_A_BIT =>
		PS_B_CH_NOT_BUS(4),
	PS_B_CH_8_BIT =>
		PS_B_CH_BUS(3),
	PS_B_CH_NOT_2_BIT =>
		PS_B_CH_NOT_BUS(1),
	PS_B_CH_NOT_4_BIT =>
		PS_B_CH_NOT_BUS(2),
	PS_B_CH_NOT_1_BIT =>
		PS_B_CH_NOT_BUS(0),
	PS_B_CH_4_BIT =>
		PS_B_CH_BUS(2),
	PS_B_CH_1_BIT =>
		PS_B_CH_BUS(0),
	PS_SET_OP_REG =>
		PS_SET_OP_REG,
	MS_ARS_NO_OP_DOT_I_CYCLE =>
		MS_ARS_NO_OP_DOT_I_CYCLE,
	MS_OP_MOD_TIME_DOT_NOT_1401 =>
		MS_OP_MOD_TIME_DOT_NOT_1401,
	MS_SET_I_CYCLE_CTRL_NO_OP =>
		MS_SET_I_CYCLE_CTRL_NO_OP,
	PS_B_CH_Q =>
		PS_B_CH_Q,
	MS_B_CH_Q_OP =>
		MS_B_CH_Q_OP
	);

Page_12_13_05_1: ENTITY ALD_12_13_05_1_INSTRUCTION_READ_OUT_CONTROL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_6_TIME =>
		XX_PS_I_RING_6_TIME,
	PS_NO_D_CY_AT_I_RING_6_OPS =>
		PS_NO_D_CY_AT_I_RING_6_OPS,
	PS_B_CH_WM_BIT_2 =>
		PS_B_CH_WM_BIT_2,
	PS_I_RING_2_TIME =>
		XX_PS_I_RING_2_TIME,
	PS_2_CHAR_ONLY_OP_CODES =>
		PS_2_CHAR_ONLY_OP_CODES,
	PS_I_RING_1_TIME =>
		XX_PS_I_RING_1_TIME,
	PS_NO_C_OR_D_CYCLE_OP_CODES =>
		PS_NO_C_OR_D_CYCLE_OP_CODES,
	PS_LAST_INSN_RO_CYCLE_COND =>
		PS_LAST_INSN_RO_CYCLE_COND,
	PS_I_RING_7_TIME =>
		XX_PS_I_RING_7_TIME,
	PS_1_ADDR_PLUS_MOD_OP_CODES =>
		PS_1_ADDR_PLUS_MOD_OP_CODES,
	PS_I_RING_11_TIME =>
		XX_PS_I_RING_11_TIME,
	PS_2_ADDR_NO_MOD_OP_CODES =>
		PS_2_ADDR_NO_MOD_OP_CODES,
	MS_I_RING_OP_TIME =>
		XX_MS_I_RING_OP_TIME,
	PS_I_RING_12_TIME =>
		XX_PS_I_RING_12_TIME,
	PS_2_ADDR_PLUS_MOD_OP_CODES =>
		PS_2_ADDR_PLUS_MOD_OP_CODES,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	PS_I_RING_1_OR_1401_AND_3_TIME =>
		XX_PS_I_RING_1_OR_1401_AND_3_TIME,
	PS_I_CYCLE =>
		XX_PS_I_CYCLE,
	PS_ARITH_TYPE_OP_CODES =>
		PS_ARITH_TYPE_OP_CODES,
	PS_I_RING_6_OR_1401_AND_8_TIME =>
		XX_PS_I_RING_6_OR_1401_AND_8_TIME,
	PS_MPLY_OR_DIV_OP_CODES =>
		PS_MPLY_OR_DIV_OP_CODES,
	PS_LAST_INSN_RO_CYCLE =>
		PS_LAST_INSN_RO_CYCLE,
	PS_LAST_INSN_RO_CYCLE_2 =>
		XX_PS_LAST_INSN_RO_CYCLE_2,
	MS_LAST_INSN_RO_CYCLE =>
		XX_MS_LAST_INSN_RO_CYCLE,
	PS_LAST_INSN_RO_CYCLE_1 =>
		XX_PS_LAST_INSN_RO_CYCLE_1,
	PS_1401_I_CYCLE_NEXT =>
		PS_1401_I_CYCLE_NEXT
	);

Page_12_13_06_1: ENTITY ALD_12_13_06_1_1ST_AND_2ND_ADDR_RI_CTRLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_NOT_PERCENT_TYPE_OP_CODES =>
		MS_NOT_PERCENT_TYPE_OP_CODES,
	MS_TWO_ADDRESS_OP_CODES =>
		MS_TWO_ADDRESS_OP_CODES,
	PS_1401_MODE =>
		PS_1401_MODE,
	MS_UNIT_CTRL_OP_CODE =>
		MS_UNIT_CTRL_OP_CODE,
	PS_RD_1ST_ADDR_TO_A_AND_C_AR =>
		PS_RD_1ST_ADDR_TO_A_AND_C_AR,
	PS_RD_2ND_ADDR_TO_B_AND_D_AR =>
		PS_RD_2ND_ADDR_TO_B_AND_D_AR
	);

Page_12_13_07_1: ENTITY ALD_12_13_07_1_1401_INSTRUCT_READ_OUT_CTRL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_CH_NOT_B_BIT =>
		PS_B_CH_NOT_BUS(5),
	PS_B_CH_NOT_A_BIT =>
		PS_B_CH_NOT_BUS(4),
	PS_B_CH_NOT_8_BIT =>
		PS_B_CH_NOT_BUS(3),
	PS_B_CH_NOT_4_BIT =>
		PS_B_CH_NOT_BUS(2),
	PS_B_CH_NOT_2_BIT =>
		PS_B_CH_NOT_BUS(1),
	PS_B_CH_NOT_1_BIT =>
		PS_B_CH_NOT_BUS(0),
	PS_CLEAR_OP_CODE =>
		PS_CLEAR_OP_CODE,
	PS_1401_POUND_SIGN_OP_CODE =>
		PS_1401_POUND_SIGN_OP_CODE,
	PS_1401_COND_TEST_OP_CODE =>
		PS_1401_COND_TEST_OP_CODE,
	MS_1401_NO_OP_DOT_LIROC =>
		MS_1401_NO_OP_DOT_LIROC,
	PS_I_RING_11_TIME =>
		XX_PS_I_RING_11_TIME,
	PS_SET_WORD_MARK_OP_CODE =>
		PS_SET_WORD_MARK_OP_CODE,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	MS_LOGIC_GATE_D_1 =>
		XX_MS_LOGIC_GATE_D_1,
	MS_LOGIC_GATE_C_1 =>
		XX_MS_LOGIC_GATE_C_1,
	PS_C_CYCLE_1 =>
		XX_PS_C_CYCLE_1,
	MS_STORAGE_SCAN_ROUTINE =>
		MS_STORAGE_SCAN_ROUTINE,
	PS_C_CYCLE_OP_CODES =>
		PS_C_CYCLE_OP_CODES,
	PS_I_RING_1_OR_1401_AND_3_TIME =>
		XX_PS_I_RING_1_OR_1401_AND_3_TIME,
	PS_1401_I_CYCLE_NEXT =>
		PS_1401_I_CYCLE_NEXT,
	PS_B_CH_WM_BIT_2 =>
		PS_B_CH_WM_BIT_2,
	PS_I_RING_6_OR_1401_AND_8_TIME =>
		XX_PS_I_RING_6_OR_1401_AND_8_TIME,
	PS_D_CYCLE =>
		XX_PS_D_CYCLE,
	PS_MPLY_OR_DIV_OP_CODES =>
		PS_MPLY_OR_DIV_OP_CODES,
	PS_ADD_TYPE_OP_CODES =>
		PS_ADD_TYPE_OP_CODES,
	MS_1401_UNCOND_BRANCH =>
		MS_1401_UNCOND_BRANCH,
	PS_LAST_INSN_RO_CYCLE_COND =>
		PS_LAST_INSN_RO_CYCLE_COND,
	MS_1401_CLEAR_DOT_I_RING_11 =>
		MS_1401_CLEAR_DOT_I_RING_11,
	PS_1401_LAST_I_CYCLE =>
		PS_1401_LAST_I_CYCLE,
	MS_1401_LAST_I_CYCLE =>
		MS_1401_LAST_I_CYCLE
	);

Page_12_15_02_1: ENTITY ALD_12_15_02_1_1_SINGLE_CYCLE_CONTROL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_STOP_KEY_LATCH =>
		XX_MS_STOP_KEY_LATCH,
	MV_36_VOLTS =>
		MV_36_VOLTS,
	PS_START_AUTO_STARTMODE_STAR_AUTS_STAR =>
		PS_START_AUTO_STARTMODE_STAR_AUTS_STAR,
	MS_ERROR_RESTART =>
		MS_ERROR_RESTART,
	MS_COMPUTER_RESET_1 =>
		MS_COMPUTER_RESET_1,
	SWITCH_MOM_CONS_START =>
		SWITCH_MOM_CONS_START,
	SWITCH_MOM_CE_START =>
		SWITCH_MOM_CE_START,
	MS_START_KEY =>
		XX_MS_START_KEY,
	MS_START_KEY_LATCH_1 =>
		MS_START_KEY_LATCH_1,
	PS_START_KEY_2 =>
		XX_PS_START_KEY_2,
	MS_START_KEY_LATCH_2 =>
		MS_START_KEY_LATCH_2
	);

Page_12_15_03_1: ENTITY ALD_12_15_03_1_1_SINGLE_CYCLE_CONTROL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_2ND_CLOCK_PULSE_2 =>
		XX_PS_2ND_CLOCK_PULSE_2,
	PS_1ST_CLOCK_PULSE_1 =>
		XX_PS_1ST_CLOCK_PULSE_1,
	MS_START_KEY =>
		XX_MS_START_KEY,
	PS_START_KEY_2 =>
		XX_PS_START_KEY_2,
	MS_STORAGE_SCAN_MODE =>
		MS_STORAGE_SCAN_MODE,
	MS_ERROR_RESTART =>
		MS_ERROR_RESTART,
	PS_CONS_CLOCK_1_POS =>
		PS_CONS_CLOCK_1_POS,
	MV_CONS_MODE_SW_I_E_CYCLE_MODE =>
		MV_CONS_MODE_SW_I_E_CYCLE_MODE,
	MV_CONS_MODE_SW_RUN_MODE =>
		MV_CONS_MODE_SW_RUN_MODE,
	PS_CONS_STOP_PRINT_COMPLETE =>
		PS_CONS_STOP_PRINT_COMPLETE,
	PS_STORAGE_SCAN_ROUTINE =>
		PS_STORAGE_SCAN_ROUTINE,
	MS_ADDRESS_SET_ROUTINE =>
		MS_ADDRESS_SET_ROUTINE,
	MS_CONSOLE_CYCLE_START =>
		MS_CONSOLE_CYCLE_START,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	MS_ONLY_PROGRAM_RESET =>
		MS_ONLY_PROGRAM_RESET,
	MS_COMP_OR_POWER_ON_RESET =>
		MS_COMP_OR_POWER_ON_RESET,
	MS_START_KEY_LATCH_1 =>
		MS_START_KEY_LATCH_1,
	MS_DISPLAY_END_OF_MEMORY =>
		MS_DISPLAY_END_OF_MEMORY,
	MS_CONS_RESET_START_CONDITION =>
		MS_CONS_RESET_START_CONDITION,
	PS_CONS_CLOCK_3_POS_1 =>
		PS_CONS_CLOCK_3_POS_1,
	MV_CONSOLE_MODE_SW_STOP_POS =>
		MV_CONSOLE_MODE_SW_STOP_POS,
	PS_RESET_STOP_KEY_LATCH_STAR_AUTS_STAR =>
		PS_RESET_STOP_KEY_LATCH_STAR_AUTS_STAR,
	MS_START_KEY_LATCH_2 =>
		MS_START_KEY_LATCH_2,
	MV_36_VOLTS =>
		MV_36_VOLTS,
	SWITCH_MOM_CONS_STOP =>
		SWITCH_MOM_CONS_STOP,
	SWITCH_MOM_CE_STOP_SW =>
		SWITCH_MOM_CE_STOP_SW,
	MS_CONSOLE_SET_START_CND =>
		XX_MS_CONSOLE_SET_START_CND,
	MS_START_KEY_PULSE =>
		XX_MS_START_KEY_PULSE,
	PS_RUN_OR_IE_MODE_STAR_AUTS_STAR =>
		PS_RUN_OR_IE_MODE_STAR_AUTS_STAR,
	PS_PROCESS_ROUTINE =>
		XX_PS_PROCESS_ROUTINE,
	MS_PROCESS_ROUTINE =>
		MS_PROCESS_ROUTINE,
	MS_STOP_KEY_LATCH =>
		XX_MS_STOP_KEY_LATCH,
	PS_STOP_KEY_LATCH =>
		XX_PS_STOP_KEY_LATCH
	);

Page_12_15_04_1: ENTITY ALD_12_15_04_1_SINGLE_CYCLE_CONTROL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_START_KEY_PULSE =>
		XX_MS_START_KEY_PULSE,
	MS_COMP_RST_CLOCK_START =>
		MS_COMP_RST_CLOCK_START,
	PS_ADDR_SET_KEYBOARD_LOCK =>
		PS_ADDR_SET_KEYBOARD_LOCK,
	PS_STORAGE_SCAN_ROUTINE =>
		PS_STORAGE_SCAN_ROUTINE,
	MS_CONSOLE_STROBE =>
		MS_CONSOLE_STROBE,
	PS_2ND_CLOCK_PULSE_2 =>
		XX_PS_2ND_CLOCK_PULSE_2,
	PS_LOGIC_GATE_A_OR_R =>
		XX_PS_LOGIC_GATE_A_OR_R,
	MS_COMPUTER_RESET_1 =>
		MS_COMPUTER_RESET_1,
	PS_EARLY_COMPUTER_RESET =>
		PS_EARLY_COMPUTER_RESET,
	MV_CONS_CYCLE_CTRL_LOGIC_STEP =>
		MV_CONS_CYCLE_CTRL_LOGIC_STEP,
	PS_LOGIC_GATE_Z =>
		XX_PS_LOGIC_GATE_Z,
	PS_LAST_EXECUTE_CYCLE =>
		PS_LAST_EXECUTE_CYCLE,
	MS_LAST_EXECUTE_CYCLE =>
		MS_LAST_EXECUTE_CYCLE,
	MS_LAST_INSN_RO_CYCLE =>
		XX_MS_LAST_INSN_RO_CYCLE,
	MS_MASTER_ERROR =>
		MS_MASTER_ERROR,
	PS_D_CYCLE =>
		XX_PS_D_CYCLE,
	PS_2ND_SCAN =>
		PS_2ND_SCAN,
	PS_DISPLAY_ROUTINE_1 =>
		PS_DISPLAY_ROUTINE_1,
	MV_CONS_MODE_SW_DISPLAY_MODE =>
		MV_CONS_MODE_SW_DISPLAY_MODE,
	MV_CONS_MODE_SW_ALTER_MODE =>
		MV_CONS_MODE_SW_ALTER_MODE,
	MS_STOP_KEY_LATCH =>
		XX_MS_STOP_KEY_LATCH,
	MS_STOP_DOT_BRANCH_OP_CODE =>
		MS_STOP_DOT_BRANCH_OP_CODE,
	PS_STOP_KEY_LATCH =>
		XX_PS_STOP_KEY_LATCH,
	PS_NO_SCAN =>
		PS_NO_SCAN,
	PS_ALTER_ROUTINE =>
		PS_ALTER_ROUTINE,
	MV_CONS_CYCLE_CTRL_STOR_SCAN =>
		MV_CONS_CYCLE_CTRL_STOR_SCAN,
	M36_VOLTS =>
		M36_VOLTS,
	MV_CONS_MODE_SW_I_E_CYCLE_MODE =>
		MV_CONS_MODE_SW_I_E_CYCLE_MODE,
	PS_ADDRESS_STOP =>
		PS_ADDRESS_STOP,
	SWITCH_TOG_I_O_CHK_ST =>
		SWITCH_TOG_I_O_CHK_ST,
	SWITCH_TOG_ADDR_STOP =>
		SWITCH_TOG_ADDR_STOP,
	PS_STOP_LATCH =>
		PS_STOP_LATCH,
	PS_SPECIAL_STOP_LATCH =>
		PS_SPECIAL_STOP_LATCH,
	MS_DISP_ROUTINE_DOT_D_CY_DOT_2ND_SCAN =>
		MS_DISP_ROUTINE_DOT_D_CY_DOT_2ND_SCAN,
	MS_1401_I_O_CK_STOP_SW =>
		MS_1401_I_O_CK_STOP_SW,
	PS_1401_I_O_CK_STOP_SW =>
		PS_1401_I_O_CK_STOP_SW,
	MS_ALTR_ROUTINE_DOT_D_CY_DOT_NO_SCAN =>
		MS_ALTR_ROUTINE_DOT_D_CY_DOT_NO_SCAN
	);


END;
