;redcode
;assert 1
	SPL 0, <-12
	CMP -207, <-126
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	DJN 2, #5
	ADD 30, 9
	SUB 0, 861
	SLT 2, @5
	SUB @830, 50
	SLT 20, @11
	ADD 30, 9
	MOV 120, 18
	CMP -207, <122
	SUB @830, 50
	SUB @830, 50
	ADD 30, 9
	SUB 0, 861
	SPL <-27, 100
	JMN 0, 861
	SUB 0, 861
	JMP 0, <-12
	DAT #-207, #122
	CMP -217, <122
	DAT #-207, #122
	SLT @-27, @100
	ADD #0, <-600
	CMP @100, @72
	DAT #830, #50
	JMZ <-27, 100
	JMN 0, 1
	JMZ 12, 1
	MOV -1, <-26
	SUB @830, 50
	MOV 120, 18
	DAT <270, #1
	SUB #270, <5
	CMP -207, <-122
	MOV -7, <-20
	ADD 211, 30
	MOV 120, 18
	JMN 2, #5
	SPL 0, <-12
	DAT #830, #50
	DAT #830, #50
	DAT <270, #1
	JMN 0, <2
	SUB #270, <1
	DAT <270, #1
	CMP -207, <-126
	MOV -1, <-26
