

================================================================
== Vivado HLS Report for 'calcOF'
================================================================
* Date:           Sat Sep  1 00:00:02 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        abmofParseEvents
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.53|        0.10|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3244|  3244|  3244|  3244|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+------+------+----------+-----------+-----------+------+----------+
        |                         |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+------+------+----------+-----------+-----------+------+----------+
        |- readRefBlockLoop1      |  3243|  3243|       141|          -|          -|    23|    no    |
        | + readBlockInnerLoop1   |   138|   138|         6|          -|          -|    23|    no    |
        |  ++ parseEvents_label3  |     4|     4|         1|          -|          -|     4|    no    |
        +-------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    190|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     69|
|Register         |        -|      -|   1525|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|   1525|    259|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      5|      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |bvh_d_index_1_fu_354_p2  |     +    |      0|  0|  24|          17|          17|
    |k_1_fu_283_p2            |     +    |      0|  0|  15|           5|           1|
    |l_1_fu_328_p2            |     +    |      0|  0|  15|           5|           1|
    |next_mul_fu_271_p2       |     +    |      0|  0|  14|          10|           5|
    |tmp_28_fu_296_p2         |     +    |      0|  0|  13|          11|          11|
    |tmp_29_fu_302_p2         |     +    |      0|  0|  13|          11|          11|
    |tmp_30_fu_312_p2         |     +    |      0|  0|  13|          11|          11|
    |tmp_31_fu_419_p2         |     +    |      0|  0|  14|          10|          10|
    |yIndex_1_fu_340_p2       |     +    |      0|  0|  12|           3|           1|
    |tmp_21_fu_231_p2         |     -    |      0|  0|  13|          11|          11|
    |tmp_25_fu_265_p2         |     -    |      0|  0|  13|          11|          11|
    |exitcond1_fu_277_p2      |   icmp   |      0|  0|  11|           5|           5|
    |exitcond2_fu_322_p2      |   icmp   |      0|  0|  11|           5|           5|
    |exitcond_fu_334_p2       |   icmp   |      0|  0|   9|           3|           4|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 190|         118|         104|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  33|          6|    1|          6|
    |k_reg_137        |   9|          2|    5|         10|
    |l_reg_160        |   9|          2|    5|         10|
    |phi_mul_reg_148  |   9|          2|   10|         20|
    |yIndex_reg_172   |   9|          2|    3|          6|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  69|         14|   24|         52|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+-----+----+-----+-----------+
    |       Name       |  FF | LUT| Bits| Const Bits|
    +------------------+-----+----+-----+-----------+
    |ap_CS_fsm         |    5|   0|    5|          0|
    |k_1_reg_471       |    5|   0|    5|          0|
    |k_reg_137         |    5|   0|    5|          0|
    |l_1_reg_499       |    5|   0|    5|          0|
    |l_reg_160         |    5|   0|    5|          0|
    |next_mul_reg_463  |   10|   0|   10|          0|
    |p_Val2_1_fu_74    |    4|   0|    4|          0|
    |p_Val2_s_fu_70    |    4|   0|    4|          0|
    |phi_mul_reg_148   |   10|   0|   10|          0|
    |tmp1_V_reg_486    |  720|   0|  720|          0|
    |tmp2_V_reg_491    |  720|   0|  720|          0|
    |tmp_21_reg_453    |    7|   0|   11|          4|
    |tmp_25_reg_458    |    7|   0|   11|          4|
    |tmp_s_reg_448     |   15|   0|   17|          2|
    |yIndex_reg_172    |    3|   0|    3|          0|
    +------------------+-----+----+-----+-----------+
    |Total             | 1525|   0| 1535|         10|
    +------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |         calcOF        | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |         calcOF        | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |         calcOF        | return value |
|ap_done                  | out |    1| ap_ctrl_hs |         calcOF        | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |         calcOF        | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |         calcOF        | return value |
|x                        |  in |   16|   ap_none  |           x           |    scalar    |
|y                        |  in |   16|   ap_none  |           y           |    scalar    |
|glPLTminus1SliceIdx_s    |  in |    2|   ap_none  | glPLTminus1SliceIdx_s |    pointer   |
|glPLTminus2SliceIdx_s    |  in |    2|   ap_none  | glPLTminus2SliceIdx_s |    pointer   |
|glPLSlices_V_address0    | out |   10|  ap_memory |      glPLSlices_V     |     array    |
|glPLSlices_V_ce0         | out |    1|  ap_memory |      glPLSlices_V     |     array    |
|glPLSlices_V_q0          |  in |  720|  ap_memory |      glPLSlices_V     |     array    |
|glPLSlices_V_address1    | out |   10|  ap_memory |      glPLSlices_V     |     array    |
|glPLSlices_V_ce1         | out |    1|  ap_memory |      glPLSlices_V     |     array    |
|glPLSlices_V_q1          |  in |  720|  ap_memory |      glPLSlices_V     |     array    |
|refBlock_V_address0      | out |   10|  ap_memory |       refBlock_V      |     array    |
|refBlock_V_ce0           | out |    1|  ap_memory |       refBlock_V      |     array    |
|refBlock_V_we0           | out |    1|  ap_memory |       refBlock_V      |     array    |
|refBlock_V_d0            | out |    4|  ap_memory |       refBlock_V      |     array    |
|targetBlocks_V_address0  | out |   10|  ap_memory |     targetBlocks_V    |     array    |
|targetBlocks_V_ce0       | out |    1|  ap_memory |     targetBlocks_V    |     array    |
|targetBlocks_V_we0       | out |    1|  ap_memory |     targetBlocks_V    |     array    |
|targetBlocks_V_d0        | out |    4|  ap_memory |     targetBlocks_V    |     array    |
+-------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond2)
	2  / (exitcond2)
5 --> 
	5  / (!exitcond)
	4  / (exitcond)

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i4"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_Val2_1 = alloca i4"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%y_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %y) nounwind"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x) nounwind"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = trunc i16 %y_read to i15"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_s = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %tmp, i2 0)" [abmofParseEvents/src/abmof_hw_accel.cpp:110]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%glPLTminus1SliceIdx_1 = load i2* @glPLTminus1SliceIdx_s, align 1" [abmofParseEvents/src/abmof_hw_accel.cpp:102]
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_19 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 %glPLTminus1SliceIdx_1, i8 0)" [abmofParseEvents/src/abmof_hw_accel.cpp:102]
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i10 %tmp_19 to i11" [abmofParseEvents/src/abmof_hw_accel.cpp:102]
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_20 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %glPLTminus1SliceIdx_1, i4 0)" [abmofParseEvents/src/abmof_hw_accel.cpp:102]
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i6 %tmp_20 to i11" [abmofParseEvents/src/abmof_hw_accel.cpp:102]
ST_1 : Operation 17 [1/1] (1.73ns)   --->   "%tmp_21 = sub i11 %p_shl2_cast, %p_shl3_cast" [abmofParseEvents/src/abmof_hw_accel.cpp:102]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%glPLTminus2SliceIdx_1 = load i2* @glPLTminus2SliceIdx_s, align 1" [abmofParseEvents/src/abmof_hw_accel.cpp:103]
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_23 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 %glPLTminus2SliceIdx_1, i8 0)" [abmofParseEvents/src/abmof_hw_accel.cpp:103]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %tmp_23 to i11" [abmofParseEvents/src/abmof_hw_accel.cpp:103]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_24 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %glPLTminus2SliceIdx_1, i4 0)" [abmofParseEvents/src/abmof_hw_accel.cpp:103]
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i6 %tmp_24 to i11" [abmofParseEvents/src/abmof_hw_accel.cpp:103]
ST_1 : Operation 23 [1/1] (1.73ns)   --->   "%tmp_25 = sub i11 %p_shl_cast, %p_shl1_cast" [abmofParseEvents/src/abmof_hw_accel.cpp:103]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "br label %1" [abmofParseEvents/src/abmof_hw_accel.cpp:98]

 <State 2> : 6.53ns
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%k = phi i5 [ 0, %0 ], [ %k_1, %8 ]"
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ 0, %0 ], [ %next_mul, %8 ]"
ST_2 : Operation 27 [1/1] (1.73ns)   --->   "%next_mul = add i10 %phi_mul, 23"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.36ns)   --->   "%exitcond1 = icmp eq i5 %k, -9" [abmofParseEvents/src/abmof_hw_accel.cpp:98]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 23, i64 23, i64 23)"
ST_2 : Operation 30 [1/1] (1.78ns)   --->   "%k_1 = add i5 %k, 1" [abmofParseEvents/src/abmof_hw_accel.cpp:98]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %9, label %2" [abmofParseEvents/src/abmof_hw_accel.cpp:98]
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_26 = zext i5 %k to i11" [abmofParseEvents/src/abmof_hw_accel.cpp:102]
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i16 %x_read to i11" [abmofParseEvents/src/abmof_hw_accel.cpp:102]
ST_2 : Operation 34 [1/1] (1.63ns)   --->   "%tmp_28 = add i11 %tmp_27, %tmp_26" [abmofParseEvents/src/abmof_hw_accel.cpp:102]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.63ns)   --->   "%tmp_29 = add i11 %tmp_21, %tmp_28" [abmofParseEvents/src/abmof_hw_accel.cpp:102]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_34_cast = sext i11 %tmp_29 to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:102]
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%glPLSlices_V_addr = getelementptr [720 x i720]* @glPLSlices_V, i64 0, i64 %tmp_34_cast" [abmofParseEvents/src/abmof_hw_accel.cpp:102]
ST_2 : Operation 38 [1/1] (1.63ns)   --->   "%tmp_30 = add i11 %tmp_25, %tmp_28" [abmofParseEvents/src/abmof_hw_accel.cpp:103]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_35_cast = sext i11 %tmp_30 to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:103]
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%glPLSlices_V_addr_1 = getelementptr [720 x i720]* @glPLSlices_V, i64 0, i64 %tmp_35_cast" [abmofParseEvents/src/abmof_hw_accel.cpp:103]
ST_2 : Operation 41 [2/2] (3.25ns)   --->   "%tmp1_V = load i720* %glPLSlices_V_addr, align 16" [abmofParseEvents/src/abmof_hw_accel.cpp:102]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 529> <RAM>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%tmp2_V = load i720* %glPLSlices_V_addr_1, align 16" [abmofParseEvents/src/abmof_hw_accel.cpp:103]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 529> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "ret void" [abmofParseEvents/src/abmof_hw_accel.cpp:134]

 <State 3> : 3.25ns
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str10) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:99]
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str10) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:99]
ST_3 : Operation 46 [1/2] (3.25ns)   --->   "%tmp1_V = load i720* %glPLSlices_V_addr, align 16" [abmofParseEvents/src/abmof_hw_accel.cpp:102]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 529> <RAM>
ST_3 : Operation 47 [1/2] (3.25ns)   --->   "%tmp2_V = load i720* %glPLSlices_V_addr_1, align 16" [abmofParseEvents/src/abmof_hw_accel.cpp:103]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 529> <RAM>
ST_3 : Operation 48 [1/1] (1.76ns)   --->   "br label %3" [abmofParseEvents/src/abmof_hw_accel.cpp:105]

 <State 4> : 1.78ns
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%l = phi i5 [ 0, %2 ], [ %l_1, %7 ]"
ST_4 : Operation 50 [1/1] (1.36ns)   --->   "%exitcond2 = icmp eq i5 %l, -9" [abmofParseEvents/src/abmof_hw_accel.cpp:105]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 23, i64 23, i64 23)"
ST_4 : Operation 52 [1/1] (1.78ns)   --->   "%l_1 = add i5 %l, 1" [abmofParseEvents/src/abmof_hw_accel.cpp:105]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %8, label %4" [abmofParseEvents/src/abmof_hw_accel.cpp:105]
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str11) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:106]
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str11) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:106]
ST_4 : Operation 56 [1/1] (1.76ns)   --->   "br label %5" [abmofParseEvents/src/abmof_hw_accel.cpp:108]
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str10, i32 %tmp_18) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:116]
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br label %1" [abmofParseEvents/src/abmof_hw_accel.cpp:98]

 <State 5> : 4.98ns
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%yIndex = phi i3 [ 0, %4 ], [ %yIndex_1, %6 ]"
ST_5 : Operation 60 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %yIndex, -4" [abmofParseEvents/src/abmof_hw_accel.cpp:108]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"
ST_5 : Operation 62 [1/1] (1.65ns)   --->   "%yIndex_1 = add i3 %yIndex, 1" [abmofParseEvents/src/abmof_hw_accel.cpp:108]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %7, label %6" [abmofParseEvents/src/abmof_hw_accel.cpp:108]
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%p_Val2_load_1 = load i4* %p_Val2_s" [abmofParseEvents/src/abmof_hw_accel.cpp:111]
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%p_Val2_1_load_1 = load i4* %p_Val2_1" [abmofParseEvents/src/abmof_hw_accel.cpp:110]
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str12) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:109]
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%bvh_d_index = zext i3 %yIndex to i32" [abmofParseEvents/src/abmof_hw_accel.cpp:110]
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%index_assign_cast = zext i3 %yIndex to i17" [abmofParseEvents/src/abmof_hw_accel.cpp:110]
ST_5 : Operation 69 [1/1] (2.10ns)   --->   "%bvh_d_index_1 = add i17 %index_assign_cast, %tmp_s" [abmofParseEvents/src/abmof_hw_accel.cpp:110]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%index_assign_1_cast = zext i17 %bvh_d_index_1 to i32" [abmofParseEvents/src/abmof_hw_accel.cpp:110]
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%p_Repl2_s = call i1 @_ssdm_op_BitSelect.i1.i720.i32(i720 %tmp1_V, i32 %index_assign_1_cast)" [abmofParseEvents/src/abmof_hw_accel.cpp:110]
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%val_assign_cast = zext i1 %p_Repl2_s to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:110]
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_s = call i4 @_ssdm_op_BitSet.i4.i4.i32.i64(i4 %p_Val2_1_load_1, i32 %bvh_d_index, i64 %val_assign_cast)" [abmofParseEvents/src/abmof_hw_accel.cpp:110]
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%p_Repl2_1 = call i1 @_ssdm_op_BitSelect.i1.i720.i32(i720 %tmp2_V, i32 %index_assign_1_cast)" [abmofParseEvents/src/abmof_hw_accel.cpp:111]
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%val_assign_1_cast = zext i1 %p_Repl2_1 to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:111]
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_1 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i64(i4 %p_Val2_load_1, i32 %bvh_d_index, i64 %val_assign_1_cast)" [abmofParseEvents/src/abmof_hw_accel.cpp:111]
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "store i4 %p_Result_s, i4* %p_Val2_1" [abmofParseEvents/src/abmof_hw_accel.cpp:110]
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "store i4 %p_Result_1, i4* %p_Val2_s" [abmofParseEvents/src/abmof_hw_accel.cpp:111]
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "br label %5" [abmofParseEvents/src/abmof_hw_accel.cpp:108]
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%p_Val2_load = load i4* %p_Val2_s" [abmofParseEvents/src/abmof_hw_accel.cpp:114]
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%p_Val2_1_load = load i4* %p_Val2_1" [abmofParseEvents/src/abmof_hw_accel.cpp:113]
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i5 %l to i10" [abmofParseEvents/src/abmof_hw_accel.cpp:113]
ST_5 : Operation 83 [1/1] (1.73ns)   --->   "%tmp_31 = add i10 %phi_mul, %tmp_23_cast" [abmofParseEvents/src/abmof_hw_accel.cpp:113]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_37_cast = zext i10 %tmp_31 to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:113]
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%refBlock_V_addr = getelementptr [529 x i4]* @refBlock_V, i64 0, i64 %tmp_37_cast" [abmofParseEvents/src/abmof_hw_accel.cpp:113]
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%targetBlocks_V_addr = getelementptr [529 x i4]* @targetBlocks_V, i64 0, i64 %tmp_37_cast" [abmofParseEvents/src/abmof_hw_accel.cpp:114]
ST_5 : Operation 87 [1/1] (3.25ns)   --->   "store i4 %p_Val2_1_load, i4* %refBlock_V_addr, align 1" [abmofParseEvents/src/abmof_hw_accel.cpp:113]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 529> <RAM>
ST_5 : Operation 88 [1/1] (3.25ns)   --->   "store i4 %p_Val2_load, i4* %targetBlocks_V_addr, align 1" [abmofParseEvents/src/abmof_hw_accel.cpp:114]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 529> <RAM>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str11, i32 %tmp_22) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:115]
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "br label %3" [abmofParseEvents/src/abmof_hw_accel.cpp:105]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ glPLTminus1SliceIdx_s]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ glPLTminus2SliceIdx_s]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ glPLSlices_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ refBlock_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ targetBlocks_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_Val2_s              (alloca           ) [ 001111]
p_Val2_1              (alloca           ) [ 001111]
y_read                (read             ) [ 000000]
x_read                (read             ) [ 001111]
tmp                   (trunc            ) [ 000000]
tmp_s                 (bitconcatenate   ) [ 001111]
glPLTminus1SliceIdx_1 (load             ) [ 000000]
tmp_19                (bitconcatenate   ) [ 000000]
p_shl2_cast           (zext             ) [ 000000]
tmp_20                (bitconcatenate   ) [ 000000]
p_shl3_cast           (zext             ) [ 000000]
tmp_21                (sub              ) [ 001111]
glPLTminus2SliceIdx_1 (load             ) [ 000000]
tmp_23                (bitconcatenate   ) [ 000000]
p_shl_cast            (zext             ) [ 000000]
tmp_24                (bitconcatenate   ) [ 000000]
p_shl1_cast           (zext             ) [ 000000]
tmp_25                (sub              ) [ 001111]
StgValue_24           (br               ) [ 011111]
k                     (phi              ) [ 001000]
phi_mul               (phi              ) [ 001001]
next_mul              (add              ) [ 011111]
exitcond1             (icmp             ) [ 001111]
StgValue_29           (speclooptripcount) [ 000000]
k_1                   (add              ) [ 011111]
StgValue_31           (br               ) [ 000000]
tmp_26                (zext             ) [ 000000]
tmp_27                (trunc            ) [ 000000]
tmp_28                (add              ) [ 000000]
tmp_29                (add              ) [ 000000]
tmp_34_cast           (sext             ) [ 000000]
glPLSlices_V_addr     (getelementptr    ) [ 000100]
tmp_30                (add              ) [ 000000]
tmp_35_cast           (sext             ) [ 000000]
glPLSlices_V_addr_1   (getelementptr    ) [ 000100]
StgValue_43           (ret              ) [ 000000]
StgValue_44           (specloopname     ) [ 000000]
tmp_18                (specregionbegin  ) [ 000011]
tmp1_V                (load             ) [ 000011]
tmp2_V                (load             ) [ 000011]
StgValue_48           (br               ) [ 001111]
l                     (phi              ) [ 000011]
exitcond2             (icmp             ) [ 001111]
StgValue_51           (speclooptripcount) [ 000000]
l_1                   (add              ) [ 001111]
StgValue_53           (br               ) [ 000000]
StgValue_54           (specloopname     ) [ 000000]
tmp_22                (specregionbegin  ) [ 000001]
StgValue_56           (br               ) [ 001111]
empty_6               (specregionend    ) [ 000000]
StgValue_58           (br               ) [ 011111]
yIndex                (phi              ) [ 000001]
exitcond              (icmp             ) [ 001111]
StgValue_61           (speclooptripcount) [ 000000]
yIndex_1              (add              ) [ 001111]
StgValue_63           (br               ) [ 000000]
p_Val2_load_1         (load             ) [ 000000]
p_Val2_1_load_1       (load             ) [ 000000]
StgValue_66           (specloopname     ) [ 000000]
bvh_d_index           (zext             ) [ 000000]
index_assign_cast     (zext             ) [ 000000]
bvh_d_index_1         (add              ) [ 000000]
index_assign_1_cast   (zext             ) [ 000000]
p_Repl2_s             (bitselect        ) [ 000000]
val_assign_cast       (zext             ) [ 000000]
p_Result_s            (bitset           ) [ 000000]
p_Repl2_1             (bitselect        ) [ 000000]
val_assign_1_cast     (zext             ) [ 000000]
p_Result_1            (bitset           ) [ 000000]
StgValue_77           (store            ) [ 000000]
StgValue_78           (store            ) [ 000000]
StgValue_79           (br               ) [ 001111]
p_Val2_load           (load             ) [ 000000]
p_Val2_1_load         (load             ) [ 000000]
tmp_23_cast           (zext             ) [ 000000]
tmp_31                (add              ) [ 000000]
tmp_37_cast           (zext             ) [ 000000]
refBlock_V_addr       (getelementptr    ) [ 000000]
targetBlocks_V_addr   (getelementptr    ) [ 000000]
StgValue_87           (store            ) [ 000000]
StgValue_88           (store            ) [ 000000]
empty                 (specregionend    ) [ 000000]
StgValue_90           (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="glPLTminus1SliceIdx_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLTminus1SliceIdx_s"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="glPLTminus2SliceIdx_s">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLTminus2SliceIdx_s"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="glPLSlices_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="refBlock_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="refBlock_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="targetBlocks_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="targetBlocks_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i15.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i2.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i720.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i4.i4.i32.i64"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="p_Val2_s_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_Val2_1_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="y_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="x_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="glPLSlices_V_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="720" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="11" slack="0"/>
<pin id="94" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_V_addr/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="glPLSlices_V_addr_1_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="720" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="11" slack="0"/>
<pin id="101" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_V_addr_1/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="10" slack="0"/>
<pin id="106" dir="0" index="1" bw="720" slack="2147483647"/>
<pin id="109" dir="0" index="3" bw="10" slack="0"/>
<pin id="110" dir="0" index="4" bw="720" slack="2147483647"/>
<pin id="107" dir="1" index="2" bw="720" slack="2"/>
<pin id="111" dir="1" index="5" bw="720" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp1_V/2 tmp2_V/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="refBlock_V_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="10" slack="0"/>
<pin id="117" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="refBlock_V_addr/5 "/>
</bind>
</comp>

<comp id="120" class="1004" name="targetBlocks_V_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="10" slack="0"/>
<pin id="124" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="targetBlocks_V_addr/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="StgValue_87_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="10" slack="0"/>
<pin id="129" dir="0" index="1" bw="4" slack="0"/>
<pin id="130" dir="1" index="2" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_87/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="StgValue_88_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="10" slack="0"/>
<pin id="134" dir="0" index="1" bw="4" slack="0"/>
<pin id="135" dir="1" index="2" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_88/5 "/>
</bind>
</comp>

<comp id="137" class="1005" name="k_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="1"/>
<pin id="139" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="k_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="5" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="148" class="1005" name="phi_mul_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="10" slack="1"/>
<pin id="150" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="phi_mul_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="10" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="160" class="1005" name="l_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="1"/>
<pin id="162" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="l (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="l_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="5" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l/4 "/>
</bind>
</comp>

<comp id="172" class="1005" name="yIndex_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="3" slack="1"/>
<pin id="174" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="yIndex (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="yIndex_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="3" slack="0"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="yIndex/5 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="4"/>
<pin id="185" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load_1/5 p_Val2_load/5 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="4"/>
<pin id="189" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_1_load_1/5 p_Val2_1_load/5 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="16" slack="0"/>
<pin id="193" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_s_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="17" slack="0"/>
<pin id="197" dir="0" index="1" bw="15" slack="0"/>
<pin id="198" dir="0" index="2" bw="1" slack="0"/>
<pin id="199" dir="1" index="3" bw="17" slack="4"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="glPLTminus1SliceIdx_1_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="2" slack="0"/>
<pin id="205" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="glPLTminus1SliceIdx_1/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_19_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="10" slack="0"/>
<pin id="209" dir="0" index="1" bw="2" slack="0"/>
<pin id="210" dir="0" index="2" bw="1" slack="0"/>
<pin id="211" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="p_shl2_cast_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="10" slack="0"/>
<pin id="217" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_20_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="6" slack="0"/>
<pin id="221" dir="0" index="1" bw="2" slack="0"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="p_shl3_cast_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="6" slack="0"/>
<pin id="229" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_21_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="10" slack="0"/>
<pin id="233" dir="0" index="1" bw="6" slack="0"/>
<pin id="234" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_21/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="glPLTminus2SliceIdx_1_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="2" slack="0"/>
<pin id="239" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="glPLTminus2SliceIdx_1/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_23_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="10" slack="0"/>
<pin id="243" dir="0" index="1" bw="2" slack="0"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="p_shl_cast_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="10" slack="0"/>
<pin id="251" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_24_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="6" slack="0"/>
<pin id="255" dir="0" index="1" bw="2" slack="0"/>
<pin id="256" dir="0" index="2" bw="1" slack="0"/>
<pin id="257" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_shl1_cast_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="6" slack="0"/>
<pin id="263" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_25_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="10" slack="0"/>
<pin id="267" dir="0" index="1" bw="6" slack="0"/>
<pin id="268" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_25/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="next_mul_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="10" slack="0"/>
<pin id="273" dir="0" index="1" bw="6" slack="0"/>
<pin id="274" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="exitcond1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="5" slack="0"/>
<pin id="279" dir="0" index="1" bw="5" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="k_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_26_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="5" slack="0"/>
<pin id="291" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_27_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="16" slack="1"/>
<pin id="295" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_27/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_28_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="11" slack="0"/>
<pin id="298" dir="0" index="1" bw="5" slack="0"/>
<pin id="299" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_28/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_29_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="11" slack="1"/>
<pin id="304" dir="0" index="1" bw="11" slack="0"/>
<pin id="305" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_29/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_34_cast_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="11" slack="0"/>
<pin id="309" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_34_cast/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_30_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="11" slack="1"/>
<pin id="314" dir="0" index="1" bw="11" slack="0"/>
<pin id="315" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_30/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_35_cast_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="11" slack="0"/>
<pin id="319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_35_cast/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="exitcond2_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="0"/>
<pin id="324" dir="0" index="1" bw="5" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="l_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l_1/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="exitcond_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="3" slack="0"/>
<pin id="336" dir="0" index="1" bw="3" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="340" class="1004" name="yIndex_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="3" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yIndex_1/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="bvh_d_index_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="3" slack="0"/>
<pin id="348" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="bvh_d_index/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="index_assign_cast_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="3" slack="0"/>
<pin id="352" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign_cast/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="bvh_d_index_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="3" slack="0"/>
<pin id="356" dir="0" index="1" bw="17" slack="4"/>
<pin id="357" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bvh_d_index_1/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="index_assign_1_cast_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="17" slack="0"/>
<pin id="361" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign_1_cast/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="p_Repl2_s_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="720" slack="2"/>
<pin id="366" dir="0" index="2" bw="17" slack="0"/>
<pin id="367" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Repl2_s/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="val_assign_cast_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_assign_cast/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="p_Result_s_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="0"/>
<pin id="376" dir="0" index="1" bw="4" slack="0"/>
<pin id="377" dir="0" index="2" bw="3" slack="0"/>
<pin id="378" dir="0" index="3" bw="1" slack="0"/>
<pin id="379" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="p_Repl2_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="720" slack="2"/>
<pin id="387" dir="0" index="2" bw="17" slack="0"/>
<pin id="388" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Repl2_1/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="val_assign_1_cast_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_assign_1_cast/5 "/>
</bind>
</comp>

<comp id="395" class="1004" name="p_Result_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="0"/>
<pin id="397" dir="0" index="1" bw="4" slack="0"/>
<pin id="398" dir="0" index="2" bw="3" slack="0"/>
<pin id="399" dir="0" index="3" bw="1" slack="0"/>
<pin id="400" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_1/5 "/>
</bind>
</comp>

<comp id="405" class="1004" name="StgValue_77_store_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="0"/>
<pin id="407" dir="0" index="1" bw="4" slack="4"/>
<pin id="408" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_77/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="StgValue_78_store_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="4" slack="0"/>
<pin id="412" dir="0" index="1" bw="4" slack="4"/>
<pin id="413" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_78/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_23_cast_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="5" slack="1"/>
<pin id="417" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast/5 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_31_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="10" slack="3"/>
<pin id="421" dir="0" index="1" bw="5" slack="0"/>
<pin id="422" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_31/5 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_37_cast_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="10" slack="0"/>
<pin id="427" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_37_cast/5 "/>
</bind>
</comp>

<comp id="431" class="1005" name="p_Val2_s_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="4" slack="4"/>
<pin id="433" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="437" class="1005" name="p_Val2_1_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="4" slack="4"/>
<pin id="439" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="443" class="1005" name="x_read_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="16" slack="1"/>
<pin id="445" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="448" class="1005" name="tmp_s_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="17" slack="4"/>
<pin id="450" dir="1" index="1" bw="17" slack="4"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="453" class="1005" name="tmp_21_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="11" slack="1"/>
<pin id="455" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="458" class="1005" name="tmp_25_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="11" slack="1"/>
<pin id="460" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="463" class="1005" name="next_mul_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="10" slack="0"/>
<pin id="465" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="471" class="1005" name="k_1_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="5" slack="0"/>
<pin id="473" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="476" class="1005" name="glPLSlices_V_addr_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="10" slack="1"/>
<pin id="478" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_V_addr "/>
</bind>
</comp>

<comp id="481" class="1005" name="glPLSlices_V_addr_1_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="10" slack="1"/>
<pin id="483" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_V_addr_1 "/>
</bind>
</comp>

<comp id="486" class="1005" name="tmp1_V_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="720" slack="2"/>
<pin id="488" dir="1" index="1" bw="720" slack="2"/>
</pin_list>
<bind>
<opset="tmp1_V "/>
</bind>
</comp>

<comp id="491" class="1005" name="tmp2_V_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="720" slack="2"/>
<pin id="493" dir="1" index="1" bw="720" slack="2"/>
</pin_list>
<bind>
<opset="tmp2_V "/>
</bind>
</comp>

<comp id="499" class="1005" name="l_1_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="5" slack="0"/>
<pin id="501" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="l_1 "/>
</bind>
</comp>

<comp id="507" class="1005" name="yIndex_1_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="3" slack="0"/>
<pin id="509" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="yIndex_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="44" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="44" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="108"><net_src comp="90" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="97" pin="3"/><net_sink comp="104" pin=3"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="44" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="44" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="113" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="120" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="30" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="32" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="152" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="163"><net_src comp="30" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="164" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="175"><net_src comp="56" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="183" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="190"><net_src comp="187" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="194"><net_src comp="78" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="18" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="206"><net_src comp="4" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="22" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="24" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="218"><net_src comp="207" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="26" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="203" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="28" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="230"><net_src comp="219" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="215" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="227" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="6" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="22" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="24" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="252"><net_src comp="241" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="26" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="237" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="28" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="264"><net_src comp="253" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="249" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="261" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="152" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="34" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="141" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="36" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="141" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="42" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="141" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="300"><net_src comp="293" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="289" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="296" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="310"><net_src comp="302" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="316"><net_src comp="296" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="312" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="326"><net_src comp="164" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="36" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="164" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="42" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="176" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="58" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="176" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="62" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="349"><net_src comp="176" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="176" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="350" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="354" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="66" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="359" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="373"><net_src comp="363" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="380"><net_src comp="68" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="187" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="382"><net_src comp="346" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="383"><net_src comp="370" pin="1"/><net_sink comp="374" pin=3"/></net>

<net id="389"><net_src comp="66" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="359" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="394"><net_src comp="384" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="401"><net_src comp="68" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="183" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="403"><net_src comp="346" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="404"><net_src comp="391" pin="1"/><net_sink comp="395" pin=3"/></net>

<net id="409"><net_src comp="374" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="414"><net_src comp="395" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="160" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="148" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="415" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="428"><net_src comp="419" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="434"><net_src comp="70" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="436"><net_src comp="431" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="440"><net_src comp="74" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="442"><net_src comp="437" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="446"><net_src comp="84" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="451"><net_src comp="195" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="456"><net_src comp="231" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="461"><net_src comp="265" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="466"><net_src comp="271" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="474"><net_src comp="283" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="479"><net_src comp="90" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="484"><net_src comp="97" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="104" pin=3"/></net>

<net id="489"><net_src comp="104" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="494"><net_src comp="104" pin="5"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="502"><net_src comp="328" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="510"><net_src comp="340" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="176" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: glPLTminus1SliceIdx_s | {}
	Port: glPLTminus2SliceIdx_s | {}
	Port: glPLSlices_V | {}
	Port: refBlock_V | {5 }
	Port: targetBlocks_V | {5 }
 - Input state : 
	Port: calcOF : x | {1 }
	Port: calcOF : y | {1 }
	Port: calcOF : glPLTminus1SliceIdx_s | {1 }
	Port: calcOF : glPLTminus2SliceIdx_s | {1 }
	Port: calcOF : glPLSlices_V | {2 3 }
	Port: calcOF : refBlock_V | {}
	Port: calcOF : targetBlocks_V | {}
  - Chain level:
	State 1
		tmp_s : 1
		tmp_19 : 1
		p_shl2_cast : 2
		tmp_20 : 1
		p_shl3_cast : 2
		tmp_21 : 3
		tmp_23 : 1
		p_shl_cast : 2
		tmp_24 : 1
		p_shl1_cast : 2
		tmp_25 : 3
	State 2
		next_mul : 1
		exitcond1 : 1
		k_1 : 1
		StgValue_31 : 2
		tmp_26 : 1
		tmp_28 : 2
		tmp_29 : 3
		tmp_34_cast : 4
		glPLSlices_V_addr : 5
		tmp_30 : 3
		tmp_35_cast : 4
		glPLSlices_V_addr_1 : 5
		tmp1_V : 6
		tmp2_V : 6
	State 3
	State 4
		exitcond2 : 1
		l_1 : 1
		StgValue_53 : 2
	State 5
		exitcond : 1
		yIndex_1 : 1
		StgValue_63 : 2
		bvh_d_index : 1
		index_assign_cast : 1
		bvh_d_index_1 : 2
		index_assign_1_cast : 3
		p_Repl2_s : 4
		val_assign_cast : 5
		p_Result_s : 6
		p_Repl2_1 : 4
		val_assign_1_cast : 5
		p_Result_1 : 6
		StgValue_77 : 7
		StgValue_78 : 7
		tmp_31 : 1
		tmp_37_cast : 2
		refBlock_V_addr : 3
		targetBlocks_V_addr : 3
		StgValue_87 : 4
		StgValue_88 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       next_mul_fu_271      |    0    |    14   |
|          |         k_1_fu_283         |    0    |    15   |
|          |        tmp_28_fu_296       |    0    |    13   |
|          |        tmp_29_fu_302       |    0    |    13   |
|    add   |        tmp_30_fu_312       |    0    |    13   |
|          |         l_1_fu_328         |    0    |    15   |
|          |       yIndex_1_fu_340      |    0    |    12   |
|          |    bvh_d_index_1_fu_354    |    0    |    24   |
|          |        tmp_31_fu_419       |    0    |    14   |
|----------|----------------------------|---------|---------|
|          |      exitcond1_fu_277      |    0    |    11   |
|   icmp   |      exitcond2_fu_322      |    0    |    11   |
|          |       exitcond_fu_334      |    0    |    9    |
|----------|----------------------------|---------|---------|
|    sub   |        tmp_21_fu_231       |    0    |    14   |
|          |        tmp_25_fu_265       |    0    |    14   |
|----------|----------------------------|---------|---------|
|   read   |      y_read_read_fu_78     |    0    |    0    |
|          |      x_read_read_fu_84     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |         tmp_fu_191         |    0    |    0    |
|          |        tmp_27_fu_293       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        tmp_s_fu_195        |    0    |    0    |
|          |        tmp_19_fu_207       |    0    |    0    |
|bitconcatenate|        tmp_20_fu_219       |    0    |    0    |
|          |        tmp_23_fu_241       |    0    |    0    |
|          |        tmp_24_fu_253       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     p_shl2_cast_fu_215     |    0    |    0    |
|          |     p_shl3_cast_fu_227     |    0    |    0    |
|          |      p_shl_cast_fu_249     |    0    |    0    |
|          |     p_shl1_cast_fu_261     |    0    |    0    |
|          |        tmp_26_fu_289       |    0    |    0    |
|   zext   |     bvh_d_index_fu_346     |    0    |    0    |
|          |  index_assign_cast_fu_350  |    0    |    0    |
|          | index_assign_1_cast_fu_359 |    0    |    0    |
|          |   val_assign_cast_fu_370   |    0    |    0    |
|          |  val_assign_1_cast_fu_391  |    0    |    0    |
|          |     tmp_23_cast_fu_415     |    0    |    0    |
|          |     tmp_37_cast_fu_425     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |     tmp_34_cast_fu_307     |    0    |    0    |
|          |     tmp_35_cast_fu_317     |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|      p_Repl2_s_fu_363      |    0    |    0    |
|          |      p_Repl2_1_fu_384      |    0    |    0    |
|----------|----------------------------|---------|---------|
|  bitset  |      p_Result_s_fu_374     |    0    |    0    |
|          |      p_Result_1_fu_395     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   192   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|glPLSlices_V_addr_1_reg_481|   10   |
| glPLSlices_V_addr_reg_476 |   10   |
|        k_1_reg_471        |    5   |
|         k_reg_137         |    5   |
|        l_1_reg_499        |    5   |
|         l_reg_160         |    5   |
|      next_mul_reg_463     |   10   |
|      p_Val2_1_reg_437     |    4   |
|      p_Val2_s_reg_431     |    4   |
|      phi_mul_reg_148      |   10   |
|       tmp1_V_reg_486      |   720  |
|       tmp2_V_reg_491      |   720  |
|       tmp_21_reg_453      |   11   |
|       tmp_25_reg_458      |   11   |
|       tmp_s_reg_448       |   17   |
|       x_read_reg_443      |   16   |
|      yIndex_1_reg_507     |    3   |
|       yIndex_reg_172      |    3   |
+---------------------------+--------+
|           Total           |  1569  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_104 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_104 |  p3  |   2  |  10  |   20   ||    9    |
|  phi_mul_reg_148  |  p0  |   2  |  10  |   20   ||    9    |
|     l_reg_160     |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   70   ||  7.076  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   192  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   36   |
|  Register |    -   |  1569  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |  1569  |   228  |
+-----------+--------+--------+--------+
