

================================================================
== Vivado HLS Report for 'feature'
================================================================
* Date:           Sat Jan 13 16:48:10 2018

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        maxi_feature
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+--------+--------+----------+
    |  Latency  |     Interval    | Pipeline |
    | min | max |   min  |   max  |   Type   |
    +-----+-----+--------+--------+----------+
    |    1|    1|  348394|  348394| dataflow |
    +-----+-----+--------+--------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
* FSM state operations: 

 <State 1>: 5.38ns
ST_1: featureh_read [1/1] 1.00ns
codeRepl:0  %featureh_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %featureh)

ST_1: bounding_read [1/1] 1.00ns
codeRepl:1  %bounding_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bounding)

ST_1: frame_in_read [1/1] 1.00ns
codeRepl:2  %frame_in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_in)

ST_1: featureh_channel [1/1] 0.00ns
codeRepl:3  %featureh_channel = alloca i32, align 4

ST_1: frame_in_channel [1/1] 0.00ns
codeRepl:4  %frame_in_channel = alloca i32, align 4

ST_1: featureHist [1/1] 0.00ns
codeRepl:9  %featureHist = alloca [512 x i16], align 16

ST_1: tmp [2/2] 4.38ns
codeRepl:20  %tmp = call fastcc { i16, i16, i16, i16 } @feature_Loop_memcpy.boundingBoxes.boun(i16* %gmem_offset, i32 %bounding_read, i32 %frame_in_read, i32 %featureh_read, i32* %frame_in_channel, i32* %featureh_channel)


 <State 2>: 0.00ns
ST_2: tmp [1/2] 0.00ns
codeRepl:20  %tmp = call fastcc { i16, i16, i16, i16 } @feature_Loop_memcpy.boundingBoxes.boun(i16* %gmem_offset, i32 %bounding_read, i32 %frame_in_read, i32 %featureh_read, i32* %frame_in_channel, i32* %featureh_channel)

ST_2: boundingBoxes_3_loc_channel [1/1] 0.00ns
codeRepl:21  %boundingBoxes_3_loc_channel = extractvalue { i16, i16, i16, i16 } %tmp, 0

ST_2: boundingBoxes_2_loc_channel [1/1] 0.00ns
codeRepl:22  %boundingBoxes_2_loc_channel = extractvalue { i16, i16, i16, i16 } %tmp, 1

ST_2: boundingBoxes_1_loc_channel [1/1] 0.00ns
codeRepl:23  %boundingBoxes_1_loc_channel = extractvalue { i16, i16, i16, i16 } %tmp, 2

ST_2: boundingBoxes_0_loc_channel [1/1] 0.00ns
codeRepl:24  %boundingBoxes_0_loc_channel = extractvalue { i16, i16, i16, i16 } %tmp, 3


 <State 3>: 0.00ns
ST_3: stg_19 [2/2] 0.00ns
codeRepl:25  call fastcc void @feature_Loop_memset_featureHist_proc1([512 x i16]* nocapture %featureHist, i8* %gmem, i32* nocapture %frame_in_channel, i16 %boundingBoxes_0_loc_channel, i16 %boundingBoxes_3_loc_channel, i16 %boundingBoxes_2_loc_channel, i16 %boundingBoxes_1_loc_channel)


 <State 4>: 0.00ns
ST_4: stg_20 [1/2] 0.00ns
codeRepl:25  call fastcc void @feature_Loop_memset_featureHist_proc1([512 x i16]* nocapture %featureHist, i8* %gmem, i32* nocapture %frame_in_channel, i16 %boundingBoxes_0_loc_channel, i16 %boundingBoxes_3_loc_channel, i16 %boundingBoxes_2_loc_channel, i16 %boundingBoxes_1_loc_channel)


 <State 5>: 0.00ns
ST_5: stg_21 [2/2] 0.00ns
codeRepl:26  call fastcc void @feature_Loop_memcpy.featureh.featureHi(i16* %gmem_offset, i32* nocapture %featureh_channel, [512 x i16]* nocapture %featureHist)


 <State 6>: 0.00ns
ST_6: stg_22 [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i16* %gmem_offset), !map !12

ST_6: stg_23 [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i8* %gmem), !map !21

ST_6: stg_24 [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1807) nounwind

ST_6: stg_25 [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @feature_str) nounwind

ST_6: stg_26 [1/1] 0.00ns
codeRepl:10  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1806, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807) nounwind

ST_6: stg_27 [1/1] 0.00ns
codeRepl:11  call void (...)* @_ssdm_op_SpecInterface(i32 %featureh, [10 x i8]* @mode3, i32 0, i32 0, i32 0, i32 5120, [1 x i8]* @bundle4, [6 x i8]* @p_str1809, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807) nounwind

ST_6: stg_28 [1/1] 0.00ns
codeRepl:12  call void (...)* @_ssdm_op_SpecInterface(i16* %gmem_offset, [6 x i8]* @p_str1808, i32 0, i32 0, i32 0, i32 40, [1 x i8]* @p_str1807, [6 x i8]* @p_str1809, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807) nounwind

ST_6: stg_29 [1/1] 0.00ns
codeRepl:13  call void (...)* @_ssdm_op_SpecInterface(i32 %bounding, [10 x i8]* @mode1, i32 0, i32 0, i32 0, i32 40, [1 x i8]* @bundle2, [6 x i8]* @p_str1809, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807) nounwind

ST_6: stg_30 [1/1] 0.00ns
codeRepl:14  call void (...)* @_ssdm_op_SpecInterface(i8* %gmem, [6 x i8]* @p_str1808, i32 0, i32 0, i32 0, i32 230400, [1 x i8]* @p_str1807, [6 x i8]* @p_str1809, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807) nounwind

ST_6: stg_31 [1/1] 0.00ns
codeRepl:15  call void (...)* @_ssdm_op_SpecInterface(i32 %frame_in, [10 x i8]* @mode, i32 0, i32 0, i32 0, i32 230400, [1 x i8]* @bundle, [6 x i8]* @p_str1809, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807) nounwind

ST_6: empty [1/1] 0.00ns
codeRepl:16  %empty = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @frame_in_channel_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %frame_in_channel, i32* %frame_in_channel)

ST_6: stg_33 [1/1] 0.00ns
codeRepl:17  call void (...)* @_ssdm_op_SpecInterface(i32* %frame_in_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_6: empty_12 [1/1] 0.00ns
codeRepl:18  %empty_12 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @featureh_channel_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %featureh_channel, i32* %featureh_channel)

ST_6: stg_35 [1/1] 0.00ns
codeRepl:19  call void (...)* @_ssdm_op_SpecInterface(i32* %featureh_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_6: stg_36 [1/2] 0.00ns
codeRepl:26  call fastcc void @feature_Loop_memcpy.featureh.featureHi(i16* %gmem_offset, i32* nocapture %featureh_channel, [512 x i16]* nocapture %featureHist)

ST_6: stg_37 [1/1] 0.00ns
codeRepl:27  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
