// Seed: 3586949000
module module_0 (
    input  reg id_0,
    output reg id_1
);
  always @(negedge 1)
    if (1'b0) id_1 <= id_0;
    else if (id_0) id_1 <= 1;
endmodule
