
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.121862                       # Number of seconds simulated
sim_ticks                                121862278143                       # Number of ticks simulated
final_tick                               691693571277                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 145655                       # Simulator instruction rate (inst/s)
host_op_rate                                   189268                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7726289                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903836                       # Number of bytes of host memory used
host_seconds                                 15772.42                       # Real time elapsed on the host
sim_insts                                  2297325423                       # Number of instructions simulated
sim_ops                                    2985217210                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      6517248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data     10632448                       # Number of bytes read from this memory
system.physmem.bytes_read::total             17153152                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1559296                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1559296                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        50916                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        83066                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                134009                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12182                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12182                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14705                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     53480438                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     87249706                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               140758504                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14705                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13655                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              28360                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12795559                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12795559                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12795559                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14705                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     53480438                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     87249706                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              153554064                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               292235680                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21163105                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18799707                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1828230                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11135863                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10842576                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1339931                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52656                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    228376035                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119826618                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21163105                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12182507                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24216177                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5618430                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3610094                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13973971                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1820652                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    259983015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.519022                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.766968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       235766838     90.69%     90.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1096949      0.42%     91.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2038839      0.78%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1765332      0.68%     92.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3591350      1.38%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4346057      1.67%     95.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1042812      0.40%     96.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          565063      0.22%     96.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9769775      3.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    259983015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.072418                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.410034                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226268463                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5734066                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24180532                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24098                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3775855                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2061075                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4832                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134865171                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3775855                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226560172                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3426850                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1332963                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23907343                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       979830                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134707903                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          151                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         90475                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       665582                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177782053                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    609021680                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    609021680                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        31070854                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18493                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9273                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2821385                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23513135                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4144157                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        73510                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       929573                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         134207713                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18493                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127436466                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        79907                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20507652                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42737008                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    259983015                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.490172                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.172817                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    205382397     79.00%     79.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22934532      8.82%     87.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11762150      4.52%     92.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6726196      2.59%     94.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7498709      2.88%     97.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3753096      1.44%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1509213      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       350324      0.13%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66398      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    259983015                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233023     47.26%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        185370     37.60%     84.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74651     15.14%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99999237     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005809      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22300174     17.50%     96.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4122026      3.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127436466                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.436074                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             493044                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003869                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    515428898                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154734157                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124482153                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127929510                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       224407                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3987326                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          233                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          299                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       115249                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3775855                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2584513                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        78518                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    134226207                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6525                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23513135                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4144157                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9273                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         36700                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          853                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          299                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       821282                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1104440                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1925722                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126321770                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22025683                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1114696                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26147671                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19529475                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4121988                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.432260                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124516414                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124482153                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71155288                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        164079974                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.425965                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433662                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21582050                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1832682                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    256207160                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.439680                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.289036                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    214004412     83.53%     83.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15994749      6.24%     89.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12497945      4.88%     94.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2469277      0.96%     95.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3114441      1.22%     96.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1057918      0.41%     97.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4519151      1.76%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1005654      0.39%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1543613      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    256207160                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1543613                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           388894809                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          272238442                       # The number of ROB writes
system.switch_cpus0.timesIdled                6096041                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               32252665                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.922357                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.922357                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.342190                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.342190                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       585015887                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162315043                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142728342                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               292235680                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24962979                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20220501                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2288269                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9863781                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9397983                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2800670                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       103321                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    210817962                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             138820373                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24962979                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12198653                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30398130                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7032883                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6407974                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13193546                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2285434                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    252319088                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.676027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.047588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       221920958     87.95%     87.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2829297      1.12%     89.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2217491      0.88%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5238072      2.08%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1128769      0.45%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1753019      0.69%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1344425      0.53%     93.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          847273      0.34%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15039784      5.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    252319088                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.085421                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.475029                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       208442553                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8852734                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         30270708                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       105514                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4647578                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4307306                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        48292                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     170234428                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        87754                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4647578                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       209021826                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2953917                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4202312                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         29758570                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1734877                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     170077969                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        49127                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        319991                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       614328                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       295366                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    239280787                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    793664953                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    793664953                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    194048677                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45232099                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40606                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21804                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5440463                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16529958                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8202863                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       153887                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1831463                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         168852226                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40587                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        158561512                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       164624                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28328432                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     58980136                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         3003                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    252319088                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.628417                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.299913                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    183951791     72.90%     72.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     29299534     11.61%     84.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14209927      5.63%     90.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9506182      3.77%     93.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8781021      3.48%     97.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2947661      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3045514      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       431559      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       145899      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    252319088                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         455424     59.46%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        155139     20.25%     79.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       155370     20.29%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    133191531     84.00%     84.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2402574      1.52%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18793      0.01%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14810422      9.34%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8138192      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     158561512                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.542581                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             765933                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004831                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    570372669                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    197221784                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    154484940                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     159327445                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       401915                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3760648                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1078                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          539                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       217297                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4647578                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1967575                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       113668                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    168892813                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        11850                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16529958                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8202863                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21795                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         94537                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          539                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1241268                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1299682                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2540950                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    155666009                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14298269                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2895503                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22434942                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22068921                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8136673                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.532673                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             154485535                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            154484940                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         91493233                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        252627112                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.528631                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362167                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    113677538                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    139604935                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29289478                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        37584                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2290051                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    247671510                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.563670                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.368562                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    189063438     76.34%     76.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     27583128     11.14%     87.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12038251      4.86%     92.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6837215      2.76%     95.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4956781      2.00%     97.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1944667      0.79%     97.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1508001      0.61%     98.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1085037      0.44%     98.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2654992      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    247671510                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    113677538                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     139604935                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20754875                       # Number of memory references committed
system.switch_cpus1.commit.loads             12769309                       # Number of loads committed
system.switch_cpus1.commit.membars              18792                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          20058193                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        125789049                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2841854                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2654992                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           413910931                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          342436529                       # The number of ROB writes
system.switch_cpus1.timesIdled                3426130                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               39916592                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          113677538                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            139604935                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    113677538                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.570743                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.570743                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.388993                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.388993                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       701144904                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      215154536                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      157204192                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         37584                       # number of misc regfile writes
system.l20.replacements                         55355                       # number of replacements
system.l20.tagsinuse                               64                       # Cycle average of tags in use
system.l20.total_refs                             264                       # Total number of references to valid blocks.
system.l20.sampled_refs                         55419                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.004764                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            5.264697                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.009995                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    58.706004                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             0.019304                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.082261                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000156                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.917281                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.000302                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          264                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    264                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            4425                       # number of Writeback hits
system.l20.Writeback_hits::total                 4425                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          264                       # number of demand (read+write) hits
system.l20.demand_hits::total                     264                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          264                       # number of overall hits
system.l20.overall_hits::total                    264                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        50916                       # number of ReadReq misses
system.l20.ReadReq_misses::total                50930                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        50916                       # number of demand (read+write) misses
system.l20.demand_misses::total                 50930                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        50916                       # number of overall misses
system.l20.overall_misses::total                50930                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3157179                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  10580100240                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    10583257419                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3157179                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  10580100240                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     10583257419                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3157179                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  10580100240                       # number of overall miss cycles
system.l20.overall_miss_latency::total    10583257419                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        51180                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              51194                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         4425                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             4425                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        51180                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               51194                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        51180                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              51194                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.994842                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.994843                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.994842                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.994843                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.994842                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.994843                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 225512.785714                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 207795.196795                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 207800.067131                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 225512.785714                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 207795.196795                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 207800.067131                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 225512.785714                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 207795.196795                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 207800.067131                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4162                       # number of writebacks
system.l20.writebacks::total                     4162                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        50916                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           50930                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        50916                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            50930                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        50916                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           50930                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2317190                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   7526793585                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   7529110775                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2317190                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   7526793585                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   7529110775                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2317190                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   7526793585                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   7529110775                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.994842                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.994843                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.994842                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.994843                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.994842                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.994843                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 165513.571429                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147827.668807                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 147832.530434                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 165513.571429                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 147827.668807                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 147832.530434                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 165513.571429                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 147827.668807                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 147832.530434                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         91406                       # number of replacements
system.l21.tagsinuse                               64                       # Cycle average of tags in use
system.l21.total_refs                             306                       # Total number of references to valid blocks.
system.l21.sampled_refs                         91470                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.003345                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            6.750796                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.007369                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    57.216406                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             0.025429                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.105481                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000115                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.894006                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.000397                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          306                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    306                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8327                       # number of Writeback hits
system.l21.Writeback_hits::total                 8327                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          306                       # number of demand (read+write) hits
system.l21.demand_hits::total                     306                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          306                       # number of overall hits
system.l21.overall_hits::total                    306                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        83067                       # number of ReadReq misses
system.l21.ReadReq_misses::total                83080                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        83067                       # number of demand (read+write) misses
system.l21.demand_misses::total                 83080                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        83067                       # number of overall misses
system.l21.overall_misses::total                83080                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2655323                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  17942693814                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    17945349137                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2655323                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  17942693814                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     17945349137                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2655323                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  17942693814                       # number of overall miss cycles
system.l21.overall_miss_latency::total    17945349137                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        83373                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              83386                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8327                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8327                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        83373                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               83386                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        83373                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              83386                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.996330                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.996330                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.996330                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.996330                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.996330                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.996330                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 204255.615385                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 216002.670302                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 216000.832174                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 204255.615385                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 216002.670302                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 216000.832174                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 204255.615385                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 216002.670302                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 216000.832174                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                8020                       # number of writebacks
system.l21.writebacks::total                     8020                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        83067                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           83080                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        83067                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            83080                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        83067                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           83080                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1874370                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data  12947685536                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total  12949559906                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1874370                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data  12947685536                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total  12949559906                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1874370                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data  12947685536                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total  12949559906                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.996330                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.996330                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.996330                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.996330                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.996330                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.996330                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 144182.307692                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 155870.388193                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 155868.559292                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 144182.307692                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 155870.388193                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 155868.559292                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 144182.307692                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 155870.388193                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 155868.559292                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.995728                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1014006072                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874318.062847                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995728                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866980                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13973956                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13973956                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13973956                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13973956                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13973956                       # number of overall hits
system.cpu0.icache.overall_hits::total       13973956                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3544271                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3544271                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3544271                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3544271                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3544271                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3544271                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13973971                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13973971                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13973971                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13973971                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13973971                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13973971                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 236284.733333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 236284.733333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 236284.733333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 236284.733333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 236284.733333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 236284.733333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3273379                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3273379                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3273379                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3273379                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3273379                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3273379                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 233812.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 233812.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 233812.785714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 233812.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 233812.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 233812.785714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51180                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               247004972                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51436                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4802.180807                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   207.239681                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    48.760319                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.809530                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.190470                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20095643                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20095643                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9275                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9275                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24106077                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24106077                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24106077                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24106077                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       209689                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       209689                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       209689                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        209689                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       209689                       # number of overall misses
system.cpu0.dcache.overall_misses::total       209689                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  41770297800                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  41770297800                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  41770297800                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  41770297800                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  41770297800                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  41770297800                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20305332                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20305332                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9275                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9275                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24315766                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24315766                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24315766                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24315766                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010327                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010327                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008624                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008624                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008624                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008624                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 199201.187473                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 199201.187473                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 199201.187473                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 199201.187473                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 199201.187473                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 199201.187473                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         4425                       # number of writebacks
system.cpu0.dcache.writebacks::total             4425                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       158509                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       158509                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       158509                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       158509                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       158509                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       158509                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51180                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51180                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51180                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51180                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51180                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51180                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  11021274890                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  11021274890                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  11021274890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11021274890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  11021274890                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11021274890                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002521                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002521                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002105                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002105                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002105                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002105                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 215343.393708                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 215343.393708                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 215343.393708                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 215343.393708                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 215343.393708                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 215343.393708                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997542                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1096849032                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2233908.415479                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997542                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786855                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13193531                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13193531                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13193531                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13193531                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13193531                       # number of overall hits
system.cpu1.icache.overall_hits::total       13193531                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3235578                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3235578                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3235578                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3235578                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3235578                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3235578                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13193546                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13193546                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13193546                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13193546                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13193546                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13193546                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 215705.200000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 215705.200000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 215705.200000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 215705.200000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 215705.200000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 215705.200000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2763223                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2763223                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2763223                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2763223                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2763223                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2763223                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 212555.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 212555.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 212555.615385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 212555.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 212555.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 212555.615385                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 83372                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               194464515                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 83628                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2325.351736                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.298822                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.701178                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907417                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092583                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10708103                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10708103                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7947981                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7947981                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21572                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21572                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18792                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18792                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18656084                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18656084                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18656084                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18656084                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       203914                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       203914                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       203914                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        203914                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       203914                       # number of overall misses
system.cpu1.dcache.overall_misses::total       203914                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  47329808855                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  47329808855                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  47329808855                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  47329808855                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  47329808855                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  47329808855                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10912017                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10912017                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7947981                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7947981                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21572                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21572                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18792                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18792                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18859998                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18859998                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18859998                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18859998                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018687                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018687                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010812                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010812                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010812                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010812                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 232106.715846                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 232106.715846                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 232106.715846                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 232106.715846                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 232106.715846                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 232106.715846                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8327                       # number of writebacks
system.cpu1.dcache.writebacks::total             8327                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       120541                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       120541                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       120541                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       120541                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       120541                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       120541                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        83373                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        83373                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        83373                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        83373                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        83373                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        83373                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  18671374520                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18671374520                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  18671374520                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  18671374520                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  18671374520                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  18671374520                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007640                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007640                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004421                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004421                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004421                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004421                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 223949.894090                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 223949.894090                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 223949.894090                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 223949.894090                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 223949.894090                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 223949.894090                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
