INFO-FLOW: Workspace /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1 opened at Mon May 27 19:42:47 CST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/ytq/source/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.97 sec.
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.03 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.09 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./Concat_HLS/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Concat_HLS/solution1/directives.tcl
Execute     set_directive_top -name concat concat 
INFO: [HLS 200-1510] Running: set_directive_top -name concat concat 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.902 MB.
INFO: [HLS 200-10] Analyzing design file 'Concat_HLS/src/concat.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Concat_HLS/src/concat.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang Concat_HLS/src/concat.cpp -foptimization-record-file=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/ytq/source/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.pp.0.cpp -hls-platform-db-name=/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.cpp.clang.out.log 2> /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top concat -name=concat 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.pp.0.cpp -hls-platform-db-name=/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/clang.out.log 2> /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 1.67 sec.
WARNING: [HLS 207-5559] Only for/while loops support the 'Unroll ' (Concat_HLS/src/../include/helpers.hpp:43:9)
WARNING: [HLS 207-5559] Only for/while loops support the 'Unroll ' (Concat_HLS/src/../include/helpers.hpp:69:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/.systemc_flag -fix-errors /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.73 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/all.directive.json -fix-errors /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.96 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.69 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 3.46 sec.
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 3.78 sec.
Execute       ap_eval exec -ignorestderr /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 1.64 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.bc -hls-platform-db-name=/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.pp.0.cpp.clang.out.log 2> /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.pp.0.cpp.clang.err.log 
Command       ap_eval done; 1.71 sec.
WARNING: [HLS 207-5292] unused parameter 'p_Idx' (Concat_HLS/src/../include/../include/types.hpp:226:32)
WARNING: [HLS 207-5292] unused parameter 'p_Idx' (Concat_HLS/src/../include/../include/types.hpp:234:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 14 seconds. CPU system time: 0.51 seconds. Elapsed time: 14.5 seconds; current allocated memory: 762.895 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.g.bc"  
Execute         ap_eval exec -ignorestderr /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.g.bc -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.0.bc > /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 1.3 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.3 sec.
Execute       run_link_or_opt -opt -out /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=concat -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=concat -reflow-float-conversion -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.45 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.45 sec.
Execute       run_link_or_opt -out /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=concat 
Execute         ap_eval exec -ignorestderr /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=concat -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=concat -mllvm -hls-db-dir -mllvm /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.39 sec.
INFO: [HLS 214-131] Inlining function 'WideType<ap_int<8>, 32u, 8u, void>::constructor(ap_uint<256> const&)' into 'WideType<ap_int<8>, 32u, 8u, void>::WideType(ap_uint<256> const&)' (Concat_HLS/src/../include/../include/types.hpp:99:2)
INFO: [HLS 214-131] Inlining function 'WideType<ap_int<8>, 32u, 8u, void>::WideType(ap_uint<256> const&)' into 'void read_inputs<ap_uint<256>, ap_int<8>, 32u>(ap_uint<256>*, unsigned int, unsigned int, unsigned int, unsigned int, hls::stream<WideType<ap_int<8>, (sizeof (ap_uint<256>)) / (sizeof (ap_int<8>)), (sizeof (ap_int<8>)) * (8), void>, 0>&)' (Concat_HLS/src/../include/helpers.hpp:16:93)
INFO: [HLS 214-131] Inlining function 'WideType<ap_int<8>, 32u, 8u, void>::WideType(ap_uint<256> const&)' into 'void read_inputs<ap_uint<256>, ap_int<8>, 32u>(ap_uint<256>*, unsigned int, unsigned int, unsigned int, unsigned int, hls::stream<WideType<ap_int<8>, (sizeof (ap_uint<256>)) / (sizeof (ap_int<8>)), (sizeof (ap_int<8>)) * (8), void>, 0>&)' (Concat_HLS/src/../include/helpers.hpp:21:94)
INFO: [HLS 214-131] Inlining function 'WideType<ap_int<8>, 32u, 8u, void>::WideType()' into 'hls::stream<WideType<ap_int<8>, 32u, 8u, void>, 0>::read()'
INFO: [HLS 214-131] Inlining function 'WideType<ap_int<8>, 32u, 8u, void>::operator[](unsigned int)' into 'void requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>(hls::stream<WideType<ap_int<8>, (sizeof (ap_uint<256>)) / (sizeof (ap_int<8>)), (sizeof (ap_int<8>)) * (8), void>, 0>&, unsigned int, unsigned int, hls::stream<WideType<ap_int<8>, (sizeof (ap_uint<256>)) / (sizeof (ap_int<8>)), (sizeof (ap_int<8>)) * (8), void>, 0>&)' (Concat_HLS/src/../include/helpers.hpp:89:4)
INFO: [HLS 214-131] Inlining function 'WideType<ap_int<8>, 32u, 8u, void>::operator[](unsigned int)' into 'void requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>(hls::stream<WideType<ap_int<8>, (sizeof (ap_uint<256>)) / (sizeof (ap_int<8>)), (sizeof (ap_int<8>)) * (8), void>, 0>&, unsigned int, unsigned int, hls::stream<WideType<ap_int<8>, (sizeof (ap_uint<256>)) / (sizeof (ap_int<8>)), (sizeof (ap_int<8>)) * (8), void>, 0>&)' (Concat_HLS/src/../include/helpers.hpp:73:19)
INFO: [HLS 214-131] Inlining function 'WideType<ap_int<8>, 32u, 8u, void>::operator[](unsigned int)' into 'void requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>(hls::stream<WideType<ap_int<8>, (sizeof (ap_uint<256>)) / (sizeof (ap_int<8>)), (sizeof (ap_int<8>)) * (8), void>, 0>&, unsigned int, unsigned int, hls::stream<WideType<ap_int<8>, (sizeof (ap_uint<256>)) / (sizeof (ap_int<8>)), (sizeof (ap_int<8>)) * (8), void>, 0>&)' (Concat_HLS/src/../include/helpers.hpp:62:4)
INFO: [HLS 214-131] Inlining function 'WideType<ap_int<8>, 32u, 8u, void>::operator[](unsigned int)' into 'void requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>(hls::stream<WideType<ap_int<8>, (sizeof (ap_uint<256>)) / (sizeof (ap_int<8>)), (sizeof (ap_int<8>)) * (8), void>, 0>&, unsigned int, unsigned int, hls::stream<WideType<ap_int<8>, (sizeof (ap_uint<256>)) / (sizeof (ap_int<8>)), (sizeof (ap_int<8>)) * (8), void>, 0>&)' (Concat_HLS/src/../include/helpers.hpp:48:19)
INFO: [HLS 214-377] Adding 'tmp' into disaggregation list because there's array-partition pragma applied on the struct field (Concat_HLS/src/../include/../include/types.hpp:80:9)
INFO: [HLS 214-377] Adding 'secondBlockValue' into disaggregation list because there's array-partition pragma applied on the struct field (Concat_HLS/src/../include/../include/types.hpp:80:9)
INFO: [HLS 214-377] Adding 'firstBlockValue' into disaggregation list because there's array-partition pragma applied on the struct field (Concat_HLS/src/../include/../include/types.hpp:80:9)
INFO: [HLS 214-377] Adding 'secondBlockValue' into disaggregation list because there's array-partition pragma applied on the struct field (Concat_HLS/src/../include/../include/types.hpp:98:9)
INFO: [HLS 214-377] Adding 'firstBlockValue' into disaggregation list because there's array-partition pragma applied on the struct field (Concat_HLS/src/../include/../include/types.hpp:98:9)
INFO: [HLS 214-210] Disaggregating variable 'secondBlockValue' (Concat_HLS/src/../include/helpers.hpp:21:75)
INFO: [HLS 214-210] Disaggregating variable 'firstBlockValue' (Concat_HLS/src/../include/helpers.hpp:16:75)
INFO: [HLS 214-210] Disaggregating variable 'secondBlockValue' (Concat_HLS/src/../include/helpers.hpp:71:75)
INFO: [HLS 214-210] Disaggregating variable 'firstBlockValue' (Concat_HLS/src/../include/helpers.hpp:46:75)
INFO: [HLS 214-210] Disaggregating variable 'tmp'
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Concat_HLS/src/../include/../include/types.hpp:78:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_125_1' is marked as complete unroll implied by the pipeline pragma (Concat_HLS/src/../include/../include/types.hpp:125:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_70_3' is marked as complete unroll implied by the pipeline pragma (Concat_HLS/src/../include/helpers.hpp:70:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_72_4' is marked as complete unroll implied by the pipeline pragma (Concat_HLS/src/../include/helpers.hpp:72:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_45_1' is marked as complete unroll implied by the pipeline pragma (Concat_HLS/src/../include/helpers.hpp:45:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_2' is marked as complete unroll implied by the pipeline pragma (Concat_HLS/src/../include/helpers.hpp:47:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_20_2' is marked as complete unroll implied by the pipeline pragma (Concat_HLS/src/../include/helpers.hpp:20:19)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Concat_HLS/src/../include/../include/types.hpp:96:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_103_1' is marked as complete unroll implied by the pipeline pragma (Concat_HLS/src/../include/../include/types.hpp:103:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (Concat_HLS/src/../include/helpers.hpp:15:19)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Concat_HLS/src/../include/../include/types.hpp:78:5) in function 'store<ap_uint<256>, ap_int<8>, 32u>' completely with a factor of 32 (Concat_HLS/src/../include/helpers.hpp:102:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_125_1' (Concat_HLS/src/../include/../include/types.hpp:125:27) in function 'WideType<ap_int<8>, 32u, 8u, void>::operator ap_uint<256> const' completely with a factor of 32 (Concat_HLS/src/../include/../include/types.hpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Concat_HLS/src/../include/../include/types.hpp:78:5) in function 'requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>' completely with a factor of 32 (Concat_HLS/src/../include/helpers.hpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_72_4' (Concat_HLS/src/../include/helpers.hpp:72:20) in function 'requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>' completely with a factor of 32 (Concat_HLS/src/../include/helpers.hpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_2' (Concat_HLS/src/../include/helpers.hpp:47:20) in function 'requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>' completely with a factor of 32 (Concat_HLS/src/../include/helpers.hpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Concat_HLS/src/../include/../include/types.hpp:96:5) in function 'read_inputs<ap_uint<256>, ap_int<8>, 32u>' completely with a factor of 32 (Concat_HLS/src/../include/helpers.hpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_1' (Concat_HLS/src/../include/../include/types.hpp:103:20) in function 'read_inputs<ap_uint<256>, ap_int<8>, 32u>' completely with a factor of 32 (Concat_HLS/src/../include/helpers.hpp:13:0)
INFO: [HLS 214-178] Inlining function 'WideType<ap_int<8>, 32u, 8u, void>::operator ap_uint<256> const()' into 'void store<ap_uint<256>, ap_int<8>, 32u>(unsigned int, unsigned int, unsigned int, hls::stream<WideType<ap_int<8>, (sizeof (ap_uint<256>)) / (sizeof (ap_int<8>)), (sizeof (ap_int<8>)) * (8), void>, 0>&, ap_uint<256>*, bool&)' (Concat_HLS/src/../include/helpers.hpp:102:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_stream' with compact=bit mode in 256-bits (Concat_HLS/src/concat.cpp:26:77)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'input_stream' with compact=bit mode in 256-bits (Concat_HLS/src/concat.cpp:24:77)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 256 in loop 'VITIS_LOOP_15_1'(Concat_HLS/src/../include/helpers.hpp:15:19) has been inferred on bundle 'concat_data'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Concat_HLS/src/../include/helpers.hpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 256 in loop 'VITIS_LOOP_20_2'(Concat_HLS/src/../include/helpers.hpp:20:19) has been inferred on bundle 'concat_data'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Concat_HLS/src/../include/helpers.hpp:20:19)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 256 in loop 'VITIS_LOOP_105_1'(Concat_HLS/src/../include/helpers.hpp:105:20) has been inferred on bundle 'concat_data'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Concat_HLS/src/../include/helpers.hpp:105:20)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.17 seconds. CPU system time: 0.27 seconds. Elapsed time: 2.45 seconds; current allocated memory: 763.457 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 763.457 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top concat -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.0.bc -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 771.078 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.1.bc -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.19 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 779.707 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.g.1.bc to /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.o.1.bc -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>' (Concat_HLS/src/../include/helpers.hpp:29:17).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'read_inputs<ap_uint<256>, ap_int<8>, 32u>' (Concat_HLS/src/../include/helpers.hpp:6:19).
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_45_1' (Concat_HLS/src/../include/helpers.hpp:45) in function 'requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_70_3' (Concat_HLS/src/../include/helpers.hpp:70) in function 'requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_15_1' (Concat_HLS/src/../include/helpers.hpp:15) in function 'read_inputs<ap_uint<256>, ap_int<8>, 32u>': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_20_2' (Concat_HLS/src/../include/helpers.hpp:20) in function 'read_inputs<ap_uint<256>, ap_int<8>, 32u>': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-712] Applying dataflow to function 'concat' (Concat_HLS/src/concat.cpp:3:1), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'read_inputs<ap_uint<256>, ap_int<8>, 32u>'
	 'requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>'
	 'store<ap_uint<256>, ap_int<8>, 32u>'.
Command         transform done; 0.33 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 811.879 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.o.2.bc -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 856.383 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.88 sec.
Command     elaborate done; 17.84 sec.
Execute     ap_eval exec zip -j /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'concat' ...
Execute       ap_set_top_model concat 
WARNING: [SYN 201-103] Legalizing function name 'read_inputs<ap_uint<256>, ap_int<8>, 32u>' to 'read_inputs_ap_uint_256_ap_int_8_32u_s'.
WARNING: [SYN 201-103] Legalizing function name 'requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>' to 'requant_ap_uint_256_ap_int_8_ap_int_8_32u_s'.
WARNING: [SYN 201-103] Legalizing function name 'store<ap_uint<256>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_105_1' to 'store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1'.
WARNING: [SYN 201-103] Legalizing function name 'store<ap_uint<256>, ap_int<8>, 32u>' to 'store_ap_uint_256_ap_int_8_32u_s'.
Execute       get_model_list concat -filter all-wo-channel -topdown 
Execute       preproc_iomode -model concat 
Execute       preproc_iomode -model store<ap_uint<256>, ap_int<8>, 32u> 
Execute       preproc_iomode -model store<ap_uint<256>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_105_1 
Execute       preproc_iomode -model requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> 
Execute       preproc_iomode -model read_inputs<ap_uint<256>, ap_int<8>, 32u> 
Execute       preproc_iomode -model entry_proc 
Execute       get_model_list concat -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc {read_inputs<ap_uint<256>, ap_int<8>, 32u>} {requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>} {store<ap_uint<256>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_105_1} {store<ap_uint<256>, ap_int<8>, 32u>} concat
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : read_inputs<ap_uint<256>, ap_int<8>, 32u> ...
Execute       set_default_model read_inputs<ap_uint<256>, ap_int<8>, 32u> 
Execute       apply_spec_resource_limit read_inputs<ap_uint<256>, ap_int<8>, 32u> 
INFO-FLOW: Configuring Module : requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> ...
Execute       set_default_model requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> 
Execute       apply_spec_resource_limit requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> 
INFO-FLOW: Configuring Module : store<ap_uint<256>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_105_1 ...
Execute       set_default_model store<ap_uint<256>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_105_1 
Execute       apply_spec_resource_limit store<ap_uint<256>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_105_1 
INFO-FLOW: Configuring Module : store<ap_uint<256>, ap_int<8>, 32u> ...
Execute       set_default_model store<ap_uint<256>, ap_int<8>, 32u> 
Execute       apply_spec_resource_limit store<ap_uint<256>, ap_int<8>, 32u> 
INFO-FLOW: Configuring Module : concat ...
Execute       set_default_model concat 
Execute       apply_spec_resource_limit concat 
INFO-FLOW: Model list for preprocess: entry_proc {read_inputs<ap_uint<256>, ap_int<8>, 32u>} {requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>} {store<ap_uint<256>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_105_1} {store<ap_uint<256>, ap_int<8>, 32u>} concat
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: read_inputs<ap_uint<256>, ap_int<8>, 32u> ...
Execute       set_default_model read_inputs<ap_uint<256>, ap_int<8>, 32u> 
Execute       cdfg_preprocess -model read_inputs<ap_uint<256>, ap_int<8>, 32u> 
Execute       rtl_gen_preprocess read_inputs<ap_uint<256>, ap_int<8>, 32u> 
INFO-FLOW: Preprocessing Module: requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> ...
Execute       set_default_model requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> 
Execute       cdfg_preprocess -model requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> 
Execute       rtl_gen_preprocess requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> 
INFO-FLOW: Preprocessing Module: store<ap_uint<256>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_105_1 ...
Execute       set_default_model store<ap_uint<256>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_105_1 
Execute       cdfg_preprocess -model store<ap_uint<256>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_105_1 
Execute       rtl_gen_preprocess store<ap_uint<256>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_105_1 
INFO-FLOW: Preprocessing Module: store<ap_uint<256>, ap_int<8>, 32u> ...
Execute       set_default_model store<ap_uint<256>, ap_int<8>, 32u> 
Execute       cdfg_preprocess -model store<ap_uint<256>, ap_int<8>, 32u> 
Execute       rtl_gen_preprocess store<ap_uint<256>, ap_int<8>, 32u> 
INFO-FLOW: Preprocessing Module: concat ...
Execute       set_default_model concat 
Execute       cdfg_preprocess -model concat 
Execute       rtl_gen_preprocess concat 
INFO-FLOW: Model list for synthesis: entry_proc {read_inputs<ap_uint<256>, ap_int<8>, 32u>} {requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>} {store<ap_uint<256>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_105_1} {store<ap_uint<256>, ap_int<8>, 32u>} concat
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 856.668 MB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 856.801 MB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_inputs_ap_uint_256_ap_int_8_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_inputs<ap_uint<256>, ap_int<8>, 32u> 
Execute       schedule -model read_inputs<ap_uint<256>, ap_int<8>, 32u> 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'read_inputs<ap_uint<256>, ap_int<8>, 32u>': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'read_inputs<ap_uint<256>, ap_int<8>, 32u>': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 858.152 MB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/read_inputs_ap_uint_256_ap_int_8_32u_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/read_inputs_ap_uint_256_ap_int_8_32u_s.sched.adb -f 
INFO-FLOW: Finish scheduling read_inputs<ap_uint<256>, ap_int<8>, 32u>.
Execute       set_default_model read_inputs<ap_uint<256>, ap_int<8>, 32u> 
Execute       bind -model read_inputs<ap_uint<256>, ap_int<8>, 32u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 858.152 MB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/read_inputs_ap_uint_256_ap_int_8_32u_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/read_inputs_ap_uint_256_ap_int_8_32u_s.bind.adb -f 
INFO-FLOW: Finish binding read_inputs<ap_uint<256>, ap_int<8>, 32u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'requant_ap_uint_256_ap_int_8_ap_int_8_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> 
Execute       schedule -model requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.45 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 865.191 MB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/requant_ap_uint_256_ap_int_8_ap_int_8_32u_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.14 sec.
Execute       db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/requant_ap_uint_256_ap_int_8_ap_int_8_32u_s.sched.adb -f 
INFO-FLOW: Finish scheduling requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>.
Execute       set_default_model requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> 
Execute       bind -model requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 865.191 MB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/requant_ap_uint_256_ap_int_8_ap_int_8_32u_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.66 sec.
Execute       db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/requant_ap_uint_256_ap_int_8_ap_int_8_32u_s.bind.adb -f 
INFO-FLOW: Finish binding requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model store<ap_uint<256>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_105_1 
Execute       schedule -model store<ap_uint<256>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_105_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_105_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 865.191 MB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1.sched.adb -f 
INFO-FLOW: Finish scheduling store<ap_uint<256>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_105_1.
Execute       set_default_model store<ap_uint<256>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_105_1 
Execute       bind -model store<ap_uint<256>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_105_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 865.191 MB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1.bind.adb -f 
INFO-FLOW: Finish binding store<ap_uint<256>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_105_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_ap_uint_256_ap_int_8_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model store<ap_uint<256>, ap_int<8>, 32u> 
Execute       schedule -model store<ap_uint<256>, ap_int<8>, 32u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 865.191 MB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/store_ap_uint_256_ap_int_8_32u_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/store_ap_uint_256_ap_int_8_32u_s.sched.adb -f 
INFO-FLOW: Finish scheduling store<ap_uint<256>, ap_int<8>, 32u>.
Execute       set_default_model store<ap_uint<256>, ap_int<8>, 32u> 
Execute       bind -model store<ap_uint<256>, ap_int<8>, 32u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 865.191 MB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/store_ap_uint_256_ap_int_8_32u_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/store_ap_uint_256_ap_int_8_32u_s.bind.adb -f 
INFO-FLOW: Finish binding store<ap_uint<256>, ap_int<8>, 32u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'concat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model concat 
Execute       schedule -model concat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 865.191 MB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.sched.adb -f 
INFO-FLOW: Finish scheduling concat.
Execute       set_default_model concat 
Execute       bind -model concat 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 865.191 MB.
Execute       syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.55 sec.
Execute       db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.bind.adb -f 
INFO-FLOW: Finish binding concat.
Execute       get_model_list concat -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess read_inputs<ap_uint<256>, ap_int<8>, 32u> 
Execute       rtl_gen_preprocess requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> 
Execute       rtl_gen_preprocess store<ap_uint<256>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_105_1 
Execute       rtl_gen_preprocess store<ap_uint<256>, ap_int<8>, 32u> 
Execute       rtl_gen_preprocess concat 
INFO-FLOW: Model list for RTL generation: entry_proc {read_inputs<ap_uint<256>, ap_int<8>, 32u>} {requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>} {store<ap_uint<256>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_105_1} {store<ap_uint<256>, ap_int<8>, 32u>} concat
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model entry_proc -top_prefix concat_ -sub_prefix concat_ -mg_file /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 865.191 MB.
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/syn/vhdl/concat_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/syn/verilog/concat_entry_proc 
Execute       syn_report -csynth -model entry_proc -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/syn/report/entry_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model entry_proc -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/syn/report/entry_proc_csynth.xml 
Execute       syn_report -verbosereport -model entry_proc -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/entry_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model entry_proc -f -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_inputs_ap_uint_256_ap_int_8_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model read_inputs<ap_uint<256>, ap_int<8>, 32u> -top_prefix concat_ -sub_prefix concat_ -mg_file /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/read_inputs_ap_uint_256_ap_int_8_32u_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_inputs_ap_uint_256_ap_int_8_32u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 866.391 MB.
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_inputs<ap_uint<256>, ap_int<8>, 32u> -style xilinx -f -lang vhdl -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/syn/vhdl/concat_read_inputs_ap_uint_256_ap_int_8_32u_s 
Execute       gen_rtl read_inputs<ap_uint<256>, ap_int<8>, 32u> -style xilinx -f -lang vlog -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/syn/verilog/concat_read_inputs_ap_uint_256_ap_int_8_32u_s 
Execute       syn_report -csynth -model read_inputs<ap_uint<256>, ap_int<8>, 32u> -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/syn/report/read_inputs_ap_uint_256_ap_int_8_32u_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model read_inputs<ap_uint<256>, ap_int<8>, 32u> -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/syn/report/read_inputs_ap_uint_256_ap_int_8_32u_s_csynth.xml 
Execute       syn_report -verbosereport -model read_inputs<ap_uint<256>, ap_int<8>, 32u> -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/read_inputs_ap_uint_256_ap_int_8_32u_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model read_inputs<ap_uint<256>, ap_int<8>, 32u> -f -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/read_inputs_ap_uint_256_ap_int_8_32u_s.adb 
Execute       db_write -model read_inputs<ap_uint<256>, ap_int<8>, 32u> -bindview -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info read_inputs<ap_uint<256>, ap_int<8>, 32u> -p /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/read_inputs_ap_uint_256_ap_int_8_32u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'requant_ap_uint_256_ap_int_8_ap_int_8_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> -top_prefix concat_ -sub_prefix concat_ -mg_file /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/requant_ap_uint_256_ap_int_8_ap_int_8_32u_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_33ns_40_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'requant_ap_uint_256_ap_int_8_ap_int_8_32u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 873.863 MB.
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.rtl_wrap.cfg.tcl 
Execute       gen_rtl requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> -style xilinx -f -lang vhdl -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/syn/vhdl/concat_requant_ap_uint_256_ap_int_8_ap_int_8_32u_s 
Execute       gen_rtl requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> -style xilinx -f -lang vlog -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/syn/verilog/concat_requant_ap_uint_256_ap_int_8_ap_int_8_32u_s 
Execute       syn_report -csynth -model requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/syn/report/requant_ap_uint_256_ap_int_8_ap_int_8_32u_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.38 sec.
Execute       syn_report -rtlxml -model requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/syn/report/requant_ap_uint_256_ap_int_8_ap_int_8_32u_s_csynth.xml 
Command       syn_report done; 0.19 sec.
Execute       syn_report -verbosereport -model requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/requant_ap_uint_256_ap_int_8_ap_int_8_32u_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.85 sec.
Execute       db_write -model requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> -f -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/requant_ap_uint_256_ap_int_8_ap_int_8_32u_s.adb 
Command       db_write done; 0.21 sec.
Execute       db_write -model requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> -bindview -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> -p /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/requant_ap_uint_256_ap_int_8_ap_int_8_32u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model store<ap_uint<256>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_105_1 -top_prefix concat_ -sub_prefix concat_ -mg_file /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1' pipeline 'VITIS_LOOP_105_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1/m_axi_concat_data_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1/m_axi_concat_data_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1/m_axi_concat_data_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1/m_axi_concat_data_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1/m_axi_concat_data_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1/m_axi_concat_data_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1/m_axi_concat_data_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1/m_axi_concat_data_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1/m_axi_concat_data_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1/m_axi_concat_data_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1/m_axi_concat_data_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1/m_axi_concat_data_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1/m_axi_concat_data_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0 seconds. Elapsed time: 1.79 seconds; current allocated memory: 889.434 MB.
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.rtl_wrap.cfg.tcl 
Execute       gen_rtl store<ap_uint<256>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_105_1 -style xilinx -f -lang vhdl -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/syn/vhdl/concat_store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1 
Execute       gen_rtl store<ap_uint<256>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_105_1 -style xilinx -f -lang vlog -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/syn/verilog/concat_store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1 
Execute       syn_report -csynth -model store<ap_uint<256>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_105_1 -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/syn/report/store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model store<ap_uint<256>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_105_1 -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/syn/report/store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1_csynth.xml 
Execute       syn_report -verbosereport -model store<ap_uint<256>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_105_1 -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model store<ap_uint<256>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_105_1 -f -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1.adb 
Execute       db_write -model store<ap_uint<256>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_105_1 -bindview -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info store<ap_uint<256>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_105_1 -p /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_ap_uint_256_ap_int_8_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model store<ap_uint<256>, ap_int<8>, 32u> -top_prefix concat_ -sub_prefix concat_ -mg_file /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/store_ap_uint_256_ap_int_8_32u_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_ap_uint_256_ap_int_8_32u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 889.434 MB.
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.rtl_wrap.cfg.tcl 
Execute       gen_rtl store<ap_uint<256>, ap_int<8>, 32u> -style xilinx -f -lang vhdl -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/syn/vhdl/concat_store_ap_uint_256_ap_int_8_32u_s 
Execute       gen_rtl store<ap_uint<256>, ap_int<8>, 32u> -style xilinx -f -lang vlog -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/syn/verilog/concat_store_ap_uint_256_ap_int_8_32u_s 
Execute       syn_report -csynth -model store<ap_uint<256>, ap_int<8>, 32u> -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/syn/report/store_ap_uint_256_ap_int_8_32u_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model store<ap_uint<256>, ap_int<8>, 32u> -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/syn/report/store_ap_uint_256_ap_int_8_32u_s_csynth.xml 
Execute       syn_report -verbosereport -model store<ap_uint<256>, ap_int<8>, 32u> -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/store_ap_uint_256_ap_int_8_32u_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model store<ap_uint<256>, ap_int<8>, 32u> -f -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/store_ap_uint_256_ap_int_8_32u_s.adb 
Execute       db_write -model store<ap_uint<256>, ap_int<8>, 32u> -bindview -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info store<ap_uint<256>, ap_int<8>, 32u> -p /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/store_ap_uint_256_ap_int_8_32u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'concat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model concat -top_prefix  -sub_prefix concat_ -mg_file /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'concat/concat_data' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'concat/input_data_addr1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'concat/input_data_addr2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'concat/output_data_addr3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'concat/ROWS' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'concat/COLS' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'concat/inputs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'concat/outputs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'concat/concat_flag' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'concat' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_data_addr1', 'input_data_addr2', 'output_data_addr3', 'ROWS', 'COLS', 'inputs', 'outputs', 'concat_flag' to AXI-Lite port concat_addr.
INFO: [RTGEN 206-100] Finished creating RTL model for 'concat'.
INFO: [RTMG 210-285] Implementing FIFO 'output_data_addr3_c_U(concat_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_c_U(concat_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_stream_U(concat_fifo_w256_d64_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ROWS_c9_U(concat_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'COLS_c10_U(concat_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_stream_U(concat_fifo_w256_d64_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ROWS_c_U(concat_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'COLS_c_U(concat_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_store_ap_uint_256_ap_int_8_32u_U0_U(concat_start_for_store_ap_uint_256_ap_int_8_32u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_requant_ap_uint_256_ap_int_8_ap_int_8_32u_U0_U(concat_start_for_requant_ap_uint_256_ap_int_8_ap_int_8_32u_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 890.262 MB.
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.rtl_wrap.cfg.tcl 
Execute       gen_rtl concat -istop -style xilinx -f -lang vhdl -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/syn/vhdl/concat 
Execute       gen_rtl concat -istop -style xilinx -f -lang vlog -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/syn/verilog/concat 
Execute       syn_report -csynth -model concat -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/syn/report/concat_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model concat -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/syn/report/concat_csynth.xml 
Execute       syn_report -verbosereport -model concat -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.56 sec.
Execute       db_write -model concat -f -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.adb 
Execute       db_write -model concat -bindview -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info concat -p /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat 
Execute       export_constraint_db -f -tool general -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.constraint.tcl 
Execute       syn_report -designview -model concat -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.design.xml 
Command       syn_report done; 0.42 sec.
Execute       syn_report -csynthDesign -model concat -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model concat -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model concat -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.protoinst 
Execute       sc_get_clocks concat 
Execute       sc_get_portdomain concat 
INFO-FLOW: Model list for RTL component generation: entry_proc {read_inputs<ap_uint<256>, ap_int<8>, 32u>} {requant<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>} {store<ap_uint<256>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_105_1} {store<ap_uint<256>, ap_int<8>, 32u>} concat
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [read_inputs_ap_uint_256_ap_int_8_32u_s] ... 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/read_inputs_ap_uint_256_ap_int_8_32u_s.compgen.tcl 
INFO-FLOW: Found component concat_mul_32s_32s_32_1_1.
INFO-FLOW: Append model concat_mul_32s_32s_32_1_1
INFO-FLOW: Handling components in module [requant_ap_uint_256_ap_int_8_ap_int_8_32u_s] ... 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/requant_ap_uint_256_ap_int_8_ap_int_8_32u_s.compgen.tcl 
INFO-FLOW: Found component concat_mul_8s_33ns_40_1_1.
INFO-FLOW: Append model concat_mul_8s_33ns_40_1_1
INFO-FLOW: Handling components in module [store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1] ... 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1.compgen.tcl 
INFO-FLOW: Found component concat_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model concat_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [store_ap_uint_256_ap_int_8_32u_s] ... 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/store_ap_uint_256_ap_int_8_32u_s.compgen.tcl 
INFO-FLOW: Handling components in module [concat] ... 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.compgen.tcl 
INFO-FLOW: Found component concat_fifo_w32_d4_S.
INFO-FLOW: Append model concat_fifo_w32_d4_S
INFO-FLOW: Found component concat_fifo_w64_d4_S.
INFO-FLOW: Append model concat_fifo_w64_d4_S
INFO-FLOW: Found component concat_fifo_w256_d64_A.
INFO-FLOW: Append model concat_fifo_w256_d64_A
INFO-FLOW: Found component concat_fifo_w32_d2_S.
INFO-FLOW: Append model concat_fifo_w32_d2_S
INFO-FLOW: Found component concat_fifo_w32_d2_S.
INFO-FLOW: Append model concat_fifo_w32_d2_S
INFO-FLOW: Found component concat_fifo_w256_d64_A.
INFO-FLOW: Append model concat_fifo_w256_d64_A
INFO-FLOW: Found component concat_fifo_w32_d2_S.
INFO-FLOW: Append model concat_fifo_w32_d2_S
INFO-FLOW: Found component concat_fifo_w32_d2_S.
INFO-FLOW: Append model concat_fifo_w32_d2_S
INFO-FLOW: Found component concat_start_for_store_ap_uint_256_ap_int_8_32u_U0.
INFO-FLOW: Append model concat_start_for_store_ap_uint_256_ap_int_8_32u_U0
INFO-FLOW: Found component concat_start_for_requant_ap_uint_256_ap_int_8_ap_int_8_32u_U0.
INFO-FLOW: Append model concat_start_for_requant_ap_uint_256_ap_int_8_ap_int_8_32u_U0
INFO-FLOW: Found component concat_concat_data_m_axi.
INFO-FLOW: Append model concat_concat_data_m_axi
INFO-FLOW: Found component concat_concat_addr_s_axi.
INFO-FLOW: Append model concat_concat_addr_s_axi
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model read_inputs_ap_uint_256_ap_int_8_32u_s
INFO-FLOW: Append model requant_ap_uint_256_ap_int_8_ap_int_8_32u_s
INFO-FLOW: Append model store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1
INFO-FLOW: Append model store_ap_uint_256_ap_int_8_32u_s
INFO-FLOW: Append model concat
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: concat_mul_32s_32s_32_1_1 concat_mul_8s_33ns_40_1_1 concat_flow_control_loop_pipe_sequential_init concat_fifo_w32_d4_S concat_fifo_w64_d4_S concat_fifo_w256_d64_A concat_fifo_w32_d2_S concat_fifo_w32_d2_S concat_fifo_w256_d64_A concat_fifo_w32_d2_S concat_fifo_w32_d2_S concat_start_for_store_ap_uint_256_ap_int_8_32u_U0 concat_start_for_requant_ap_uint_256_ap_int_8_ap_int_8_32u_U0 concat_concat_data_m_axi concat_concat_addr_s_axi entry_proc read_inputs_ap_uint_256_ap_int_8_32u_s requant_ap_uint_256_ap_int_8_ap_int_8_32u_s store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1 store_ap_uint_256_ap_int_8_32u_s concat
INFO-FLOW: Generating /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model concat_mul_32s_32s_32_1_1
INFO-FLOW: To file: write model concat_mul_8s_33ns_40_1_1
INFO-FLOW: To file: write model concat_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model concat_fifo_w32_d4_S
INFO-FLOW: To file: write model concat_fifo_w64_d4_S
INFO-FLOW: To file: write model concat_fifo_w256_d64_A
INFO-FLOW: To file: write model concat_fifo_w32_d2_S
INFO-FLOW: To file: write model concat_fifo_w32_d2_S
INFO-FLOW: To file: write model concat_fifo_w256_d64_A
INFO-FLOW: To file: write model concat_fifo_w32_d2_S
INFO-FLOW: To file: write model concat_fifo_w32_d2_S
INFO-FLOW: To file: write model concat_start_for_store_ap_uint_256_ap_int_8_32u_U0
INFO-FLOW: To file: write model concat_start_for_requant_ap_uint_256_ap_int_8_ap_int_8_32u_U0
INFO-FLOW: To file: write model concat_concat_data_m_axi
INFO-FLOW: To file: write model concat_concat_addr_s_axi
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model read_inputs_ap_uint_256_ap_int_8_32u_s
INFO-FLOW: To file: write model requant_ap_uint_256_ap_int_8_ap_int_8_32u_s
INFO-FLOW: To file: write model store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1
INFO-FLOW: To file: write model store_ap_uint_256_ap_int_8_32u_s
INFO-FLOW: To file: write model concat
INFO-FLOW: Generating /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/vhdl' dstVlogDir='/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/vlog' tclDir='/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db' modelList='concat_mul_32s_32s_32_1_1
concat_mul_8s_33ns_40_1_1
concat_flow_control_loop_pipe_sequential_init
concat_fifo_w32_d4_S
concat_fifo_w64_d4_S
concat_fifo_w256_d64_A
concat_fifo_w32_d2_S
concat_fifo_w32_d2_S
concat_fifo_w256_d64_A
concat_fifo_w32_d2_S
concat_fifo_w32_d2_S
concat_start_for_store_ap_uint_256_ap_int_8_32u_U0
concat_start_for_requant_ap_uint_256_ap_int_8_ap_int_8_32u_U0
concat_concat_data_m_axi
concat_concat_addr_s_axi
entry_proc
read_inputs_ap_uint_256_ap_int_8_32u_s
requant_ap_uint_256_ap_int_8_ap_int_8_32u_s
store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1
store_ap_uint_256_ap_int_8_32u_s
concat
' expOnly='0'
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/entry_proc.compgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/read_inputs_ap_uint_256_ap_int_8_32u_s.compgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/requant_ap_uint_256_ap_int_8_ap_int_8_32u_s.compgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1.compgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/store_ap_uint_256_ap_int_8_32u_s.compgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.compgen.tcl 
Execute         source ./concat_addr.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.09 seconds; current allocated memory: 893.898 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='concat_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='concat_mul_32s_32s_32_1_1
concat_mul_8s_33ns_40_1_1
concat_flow_control_loop_pipe_sequential_init
concat_fifo_w32_d4_S
concat_fifo_w64_d4_S
concat_fifo_w256_d64_A
concat_fifo_w32_d2_S
concat_fifo_w32_d2_S
concat_fifo_w256_d64_A
concat_fifo_w32_d2_S
concat_fifo_w32_d2_S
concat_start_for_store_ap_uint_256_ap_int_8_32u_U0
concat_start_for_requant_ap_uint_256_ap_int_8_ap_int_8_32u_U0
concat_concat_data_m_axi
concat_concat_addr_s_axi
entry_proc
read_inputs_ap_uint_256_ap_int_8_32u_s
requant_ap_uint_256_ap_int_8_ap_int_8_32u_s
store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1
store_ap_uint_256_ap_int_8_32u_s
concat
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.tbgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.compgen.dataonly.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.compgen.dataonly.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.rtl_wrap.cfg.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.compgen.dataonly.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/read_inputs_ap_uint_256_ap_int_8_32u_s.tbgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/requant_ap_uint_256_ap_int_8_ap_int_8_32u_s.tbgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1.tbgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/store_ap_uint_256_ap_int_8_32u_s.tbgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.tbgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/concat.constraint.tcl 
Execute       sc_get_clocks concat 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME concat_addr_s_axi_U SOURCE {} VARIABLE {} MODULE concat LOOP {} BUNDLEDNAME concat_addr DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME concat_data_m_axi_U SOURCE {} VARIABLE {} MODULE concat LOOP {} BUNDLEDNAME concat_data DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST concat MODULE2INSTS {concat concat entry_proc entry_proc_U0 read_inputs_ap_uint_256_ap_int_8_32u_s read_inputs_ap_uint_256_ap_int_8_32u_U0 requant_ap_uint_256_ap_int_8_ap_int_8_32u_s requant_ap_uint_256_ap_int_8_ap_int_8_32u_U0 store_ap_uint_256_ap_int_8_32u_s store_ap_uint_256_ap_int_8_32u_U0 store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1 grp_store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1_fu_126} INST2MODULE {concat concat entry_proc_U0 entry_proc read_inputs_ap_uint_256_ap_int_8_32u_U0 read_inputs_ap_uint_256_ap_int_8_32u_s requant_ap_uint_256_ap_int_8_ap_int_8_32u_U0 requant_ap_uint_256_ap_int_8_ap_int_8_32u_s store_ap_uint_256_ap_int_8_32u_U0 store_ap_uint_256_ap_int_8_32u_s grp_store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1_fu_126 store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1} INSTDATA {concat {DEPTH 1 CHILDREN {entry_proc_U0 read_inputs_ap_uint_256_ap_int_8_32u_U0 requant_ap_uint_256_ap_int_8_ap_int_8_32u_U0 store_ap_uint_256_ap_int_8_32u_U0}} entry_proc_U0 {DEPTH 2 CHILDREN {}} read_inputs_ap_uint_256_ap_int_8_32u_U0 {DEPTH 2 CHILDREN {}} requant_ap_uint_256_ap_int_8_ap_int_8_32u_U0 {DEPTH 2 CHILDREN {}} store_ap_uint_256_ap_int_8_32u_U0 {DEPTH 2 CHILDREN grp_store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1_fu_126} grp_store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1_fu_126 {DEPTH 3 CHILDREN {}}} MODULEDATA {read_inputs_ap_uint_256_ap_int_8_32u_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U5 SOURCE {} VARIABLE mul LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_215_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:15 VARIABLE add_ln15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_1_fu_254_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:15 VARIABLE add_ln15_1 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_276_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:20 VARIABLE add_ln20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_1_fu_314_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:20 VARIABLE add_ln20_1 LOOP VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} requant_ap_uint_256_ap_int_8_ap_int_8_32u_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U16 SOURCE {} VARIABLE mul LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_606_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:45 VARIABLE add_ln45 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U17 SOURCE Concat_HLS/src/../include/helpers.hpp:48 VARIABLE mul_ln48 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_1_fu_636_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:57 VARIABLE temp_1 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U18 SOURCE Concat_HLS/src/../include/helpers.hpp:48 VARIABLE mul_ln48_1 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_34_fu_678_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:57 VARIABLE temp_34 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U19 SOURCE Concat_HLS/src/../include/helpers.hpp:48 VARIABLE mul_ln48_2 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_37_fu_720_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:57 VARIABLE temp_37 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U20 SOURCE Concat_HLS/src/../include/helpers.hpp:48 VARIABLE mul_ln48_3 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_40_fu_762_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:57 VARIABLE temp_40 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U21 SOURCE Concat_HLS/src/../include/helpers.hpp:48 VARIABLE mul_ln48_4 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_43_fu_804_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:57 VARIABLE temp_43 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U22 SOURCE Concat_HLS/src/../include/helpers.hpp:48 VARIABLE mul_ln48_5 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_46_fu_846_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:57 VARIABLE temp_46 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U23 SOURCE Concat_HLS/src/../include/helpers.hpp:48 VARIABLE mul_ln48_6 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_49_fu_888_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:57 VARIABLE temp_49 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U24 SOURCE Concat_HLS/src/../include/helpers.hpp:48 VARIABLE mul_ln48_7 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_52_fu_930_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:57 VARIABLE temp_52 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U25 SOURCE Concat_HLS/src/../include/helpers.hpp:48 VARIABLE mul_ln48_8 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_55_fu_972_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:57 VARIABLE temp_55 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U26 SOURCE Concat_HLS/src/../include/helpers.hpp:48 VARIABLE mul_ln48_9 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_60_fu_1014_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:57 VARIABLE temp_60 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U27 SOURCE Concat_HLS/src/../include/helpers.hpp:48 VARIABLE mul_ln48_10 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_66_fu_1056_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:57 VARIABLE temp_66 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U28 SOURCE Concat_HLS/src/../include/helpers.hpp:48 VARIABLE mul_ln48_11 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_72_fu_1098_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:57 VARIABLE temp_72 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U29 SOURCE Concat_HLS/src/../include/helpers.hpp:48 VARIABLE mul_ln48_12 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_78_fu_1140_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:57 VARIABLE temp_78 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U30 SOURCE Concat_HLS/src/../include/helpers.hpp:48 VARIABLE mul_ln48_13 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_84_fu_1182_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:57 VARIABLE temp_84 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U31 SOURCE Concat_HLS/src/../include/helpers.hpp:48 VARIABLE mul_ln48_14 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_90_fu_1224_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:57 VARIABLE temp_90 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U32 SOURCE Concat_HLS/src/../include/helpers.hpp:48 VARIABLE mul_ln48_15 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_96_fu_1266_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:57 VARIABLE temp_96 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U33 SOURCE Concat_HLS/src/../include/helpers.hpp:48 VARIABLE mul_ln48_16 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_102_fu_1308_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:57 VARIABLE temp_102 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U34 SOURCE Concat_HLS/src/../include/helpers.hpp:48 VARIABLE mul_ln48_17 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_108_fu_1350_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:57 VARIABLE temp_108 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U35 SOURCE Concat_HLS/src/../include/helpers.hpp:48 VARIABLE mul_ln48_18 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_113_fu_1392_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:57 VARIABLE temp_113 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U36 SOURCE Concat_HLS/src/../include/helpers.hpp:48 VARIABLE mul_ln48_19 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_116_fu_1434_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:57 VARIABLE temp_116 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U37 SOURCE Concat_HLS/src/../include/helpers.hpp:48 VARIABLE mul_ln48_20 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_119_fu_1476_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:57 VARIABLE temp_119 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U38 SOURCE Concat_HLS/src/../include/helpers.hpp:48 VARIABLE mul_ln48_21 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_122_fu_1518_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:57 VARIABLE temp_122 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U39 SOURCE Concat_HLS/src/../include/helpers.hpp:48 VARIABLE mul_ln48_22 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_125_fu_1560_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:57 VARIABLE temp_125 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U40 SOURCE Concat_HLS/src/../include/helpers.hpp:48 VARIABLE mul_ln48_23 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_128_fu_1602_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:57 VARIABLE temp_128 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U41 SOURCE Concat_HLS/src/../include/helpers.hpp:48 VARIABLE mul_ln48_24 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_131_fu_1644_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:57 VARIABLE temp_131 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U42 SOURCE Concat_HLS/src/../include/helpers.hpp:48 VARIABLE mul_ln48_25 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_134_fu_1686_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:57 VARIABLE temp_134 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U43 SOURCE Concat_HLS/src/../include/helpers.hpp:48 VARIABLE mul_ln48_26 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_137_fu_1728_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:57 VARIABLE temp_137 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U44 SOURCE Concat_HLS/src/../include/helpers.hpp:48 VARIABLE mul_ln48_27 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_140_fu_1770_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:57 VARIABLE temp_140 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U45 SOURCE Concat_HLS/src/../include/helpers.hpp:48 VARIABLE mul_ln48_28 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_143_fu_1812_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:57 VARIABLE temp_143 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U46 SOURCE Concat_HLS/src/../include/helpers.hpp:48 VARIABLE mul_ln48_29 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_146_fu_1854_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:57 VARIABLE temp_146 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U47 SOURCE Concat_HLS/src/../include/helpers.hpp:48 VARIABLE mul_ln48_30 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_150_fu_1896_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:57 VARIABLE temp_150 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U48 SOURCE Concat_HLS/src/../include/helpers.hpp:48 VARIABLE mul_ln48_31 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_153_fu_1938_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:57 VARIABLE temp_153 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_2815_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:70 VARIABLE add_ln70 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U49 SOURCE Concat_HLS/src/../include/helpers.hpp:73 VARIABLE mul_ln73 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_159_fu_2835_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:84 VARIABLE temp_159 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U50 SOURCE Concat_HLS/src/../include/helpers.hpp:73 VARIABLE mul_ln73_1 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_162_fu_2871_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:84 VARIABLE temp_162 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U51 SOURCE Concat_HLS/src/../include/helpers.hpp:73 VARIABLE mul_ln73_2 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_165_fu_2907_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:84 VARIABLE temp_165 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U52 SOURCE Concat_HLS/src/../include/helpers.hpp:73 VARIABLE mul_ln73_3 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_168_fu_2943_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:84 VARIABLE temp_168 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U53 SOURCE Concat_HLS/src/../include/helpers.hpp:73 VARIABLE mul_ln73_4 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_171_fu_2979_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:84 VARIABLE temp_171 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U54 SOURCE Concat_HLS/src/../include/helpers.hpp:73 VARIABLE mul_ln73_5 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_174_fu_3015_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:84 VARIABLE temp_174 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U55 SOURCE Concat_HLS/src/../include/helpers.hpp:73 VARIABLE mul_ln73_6 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_177_fu_3051_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:84 VARIABLE temp_177 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U56 SOURCE Concat_HLS/src/../include/helpers.hpp:73 VARIABLE mul_ln73_7 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_180_fu_3087_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:84 VARIABLE temp_180 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U57 SOURCE Concat_HLS/src/../include/helpers.hpp:73 VARIABLE mul_ln73_8 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_183_fu_3123_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:84 VARIABLE temp_183 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U58 SOURCE Concat_HLS/src/../include/helpers.hpp:73 VARIABLE mul_ln73_9 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_186_fu_3159_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:84 VARIABLE temp_186 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U59 SOURCE Concat_HLS/src/../include/helpers.hpp:73 VARIABLE mul_ln73_10 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_189_fu_3195_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:84 VARIABLE temp_189 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U60 SOURCE Concat_HLS/src/../include/helpers.hpp:73 VARIABLE mul_ln73_11 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_192_fu_3231_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:84 VARIABLE temp_192 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U61 SOURCE Concat_HLS/src/../include/helpers.hpp:73 VARIABLE mul_ln73_12 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_195_fu_3267_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:84 VARIABLE temp_195 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U62 SOURCE Concat_HLS/src/../include/helpers.hpp:73 VARIABLE mul_ln73_13 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_198_fu_3303_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:84 VARIABLE temp_198 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U63 SOURCE Concat_HLS/src/../include/helpers.hpp:73 VARIABLE mul_ln73_14 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_201_fu_3339_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:84 VARIABLE temp_201 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U64 SOURCE Concat_HLS/src/../include/helpers.hpp:73 VARIABLE mul_ln73_15 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_204_fu_3375_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:84 VARIABLE temp_204 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U65 SOURCE Concat_HLS/src/../include/helpers.hpp:73 VARIABLE mul_ln73_16 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_207_fu_3411_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:84 VARIABLE temp_207 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U66 SOURCE Concat_HLS/src/../include/helpers.hpp:73 VARIABLE mul_ln73_17 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_210_fu_3447_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:84 VARIABLE temp_210 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U67 SOURCE Concat_HLS/src/../include/helpers.hpp:73 VARIABLE mul_ln73_18 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_213_fu_3483_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:84 VARIABLE temp_213 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U68 SOURCE Concat_HLS/src/../include/helpers.hpp:73 VARIABLE mul_ln73_19 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_216_fu_3519_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:84 VARIABLE temp_216 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U69 SOURCE Concat_HLS/src/../include/helpers.hpp:73 VARIABLE mul_ln73_20 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_219_fu_3555_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:84 VARIABLE temp_219 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U70 SOURCE Concat_HLS/src/../include/helpers.hpp:73 VARIABLE mul_ln73_21 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_222_fu_3591_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:84 VARIABLE temp_222 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U71 SOURCE Concat_HLS/src/../include/helpers.hpp:73 VARIABLE mul_ln73_22 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_225_fu_3627_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:84 VARIABLE temp_225 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U72 SOURCE Concat_HLS/src/../include/helpers.hpp:73 VARIABLE mul_ln73_23 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_228_fu_3663_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:84 VARIABLE temp_228 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U73 SOURCE Concat_HLS/src/../include/helpers.hpp:73 VARIABLE mul_ln73_24 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_231_fu_3699_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:84 VARIABLE temp_231 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U74 SOURCE Concat_HLS/src/../include/helpers.hpp:73 VARIABLE mul_ln73_25 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_234_fu_3735_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:84 VARIABLE temp_234 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U75 SOURCE Concat_HLS/src/../include/helpers.hpp:73 VARIABLE mul_ln73_26 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_237_fu_3771_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:84 VARIABLE temp_237 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U76 SOURCE Concat_HLS/src/../include/helpers.hpp:73 VARIABLE mul_ln73_27 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_240_fu_3807_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:84 VARIABLE temp_240 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U77 SOURCE Concat_HLS/src/../include/helpers.hpp:73 VARIABLE mul_ln73_28 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_243_fu_3843_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:84 VARIABLE temp_243 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U78 SOURCE Concat_HLS/src/../include/helpers.hpp:73 VARIABLE mul_ln73_29 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_246_fu_3879_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:84 VARIABLE temp_246 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U79 SOURCE Concat_HLS/src/../include/helpers.hpp:73 VARIABLE mul_ln73_30 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_250_fu_3915_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:84 VARIABLE temp_250 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_33ns_40_1_1_U80 SOURCE Concat_HLS/src/../include/helpers.hpp:73 VARIABLE mul_ln73_31 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_253_fu_3951_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:84 VARIABLE temp_253 LOOP VITIS_LOOP_70_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 67 BRAM 0 URAM 0}} store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_105_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_104_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} store_ap_uint_256_ap_int_8_32u_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U92 SOURCE {} VARIABLE mul11 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_170_p2 SOURCE Concat_HLS/src/../include/helpers.hpp:105 VARIABLE add_ln105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} concat {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME outputs_c_U SOURCE Concat_HLS/src/concat.cpp:29 VARIABLE outputs_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME COLS_c10_U SOURCE Concat_HLS/src/concat.cpp:29 VARIABLE COLS_c10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME COLS_c_U SOURCE Concat_HLS/src/concat.cpp:29 VARIABLE COLS_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ROWS_c9_U SOURCE Concat_HLS/src/concat.cpp:29 VARIABLE ROWS_c9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ROWS_c_U SOURCE Concat_HLS/src/concat.cpp:29 VARIABLE ROWS_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_data_addr3_c_U SOURCE Concat_HLS/src/concat.cpp:29 VARIABLE output_data_addr3_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME input_stream_U SOURCE {} VARIABLE input_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_stream_U SOURCE {} VARIABLE output_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 73 BRAM 30 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 907.098 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for concat.
INFO: [VLOG 209-307] Generating Verilog RTL for concat.
Execute       syn_report -model concat -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 6.67 sec.
Command   csynth_design done; 24.54 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23.66 seconds. CPU system time: 0.88 seconds. Elapsed time: 24.54 seconds; current allocated memory: 150.434 MB.
Command ap_source done; 35.73 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1 opened at Wed May 29 19:43:00 CST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/ytq/source/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 1.01 sec.
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.08 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.13 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./Concat_HLS/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Concat_HLS/solution1/directives.tcl
Execute     set_directive_top -name concat concat 
INFO: [HLS 200-1510] Running: set_directive_top -name concat concat 
Execute   csim_design -clean -setup -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.86 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.54 seconds. CPU system time: 0.31 seconds. Elapsed time: 6.86 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 18.08 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1 opened at Fri May 31 15:13:44 CST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/ytq/source/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 1.06 sec.
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.13 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.17 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./Concat_HLS/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Concat_HLS/solution1/directives.tcl
Execute     set_directive_top -name concat concat 
INFO: [HLS 200-1510] Running: set_directive_top -name concat concat 
Execute   csim_design -clean -setup -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
Execute     source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.66 seconds. CPU system time: 0.34 seconds. Elapsed time: 7 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 18.27 sec.
Execute cleanup_all 
