
==========================================
 Starting placement
==========================================
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 4190.477 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 150b291ec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 4190.477 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4190.477 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11b878d23

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4190.477 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 210961f82

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 4190.477 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 210961f82

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 4190.477 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 210961f82

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 4190.477 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 14314a35e

Time (s): cpu = 00:01:10 ; elapsed = 00:00:27 . Memory (MB): peak = 4190.477 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1d6a53494

Time (s): cpu = 00:01:11 ; elapsed = 00:00:28 . Memory (MB): peak = 4190.477 ; gain = 0.000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1d6a53494

Time (s): cpu = 00:01:12 ; elapsed = 00:00:29 . Memory (MB): peak = 4190.477 ; gain = 0.000

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 20107440b

Time (s): cpu = 00:01:15 ; elapsed = 00:00:30 . Memory (MB): peak = 4190.477 ; gain = 0.000

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 20107440b

Time (s): cpu = 00:01:16 ; elapsed = 00:00:30 . Memory (MB): peak = 4190.477 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 20107440b

Time (s): cpu = 00:01:16 ; elapsed = 00:00:30 . Memory (MB): peak = 4190.477 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 20107440b

Time (s): cpu = 00:01:16 ; elapsed = 00:00:30 . Memory (MB): peak = 4190.477 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 20107440b

Time (s): cpu = 00:01:16 ; elapsed = 00:00:30 . Memory (MB): peak = 4190.477 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 15059efab

Time (s): cpu = 00:01:16 ; elapsed = 00:00:30 . Memory (MB): peak = 4190.477 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 861 LUTNM shape to break, 665 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 318, two critical 543, total 861, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1095 nets or LUTs. Breaked 861 LUTs, combined 234 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 12 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 4 nets.  Re-placed 34 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 3 existing cells and moved 34 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 4190.477 ; gain = 0.000
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-527] Pass 1: Identified 6 candidate cells for BRAM register optimization
INFO: [Physopt 32-665] Processed cell u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 36 registers were pushed out.
INFO: [Physopt 32-665] Processed cell u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 36 registers were pushed out.
INFO: [Physopt 32-665] Processed cell u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 36 registers were pushed out.
INFO: [Physopt 32-665] Processed cell u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 36 registers were pushed out.
INFO: [Physopt 32-665] Processed cell u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 36 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 198 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.164 . Memory (MB): peak = 4190.477 ; gain = 0.000
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 4190.477 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          861  |            234  |                  1095  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              3  |                     4  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           1  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |          198  |              0  |                     6  |           0  |           1  |  00:00:03  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1059  |            237  |                  1105  |           1  |          10  |  00:00:06  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 12d697aaa

Time (s): cpu = 00:03:28 ; elapsed = 00:01:21 . Memory (MB): peak = 4190.477 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 20f32e5d1

Time (s): cpu = 00:03:47 ; elapsed = 00:01:29 . Memory (MB): peak = 4190.477 ; gain = 0.000
Phase 2 Global Placement | Checksum: 20f32e5d1

Time (s): cpu = 00:03:47 ; elapsed = 00:01:29 . Memory (MB): peak = 4190.477 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2364bed85

Time (s): cpu = 00:03:51 ; elapsed = 00:01:30 . Memory (MB): peak = 4190.477 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 168e9de20

Time (s): cpu = 00:03:55 ; elapsed = 00:01:32 . Memory (MB): peak = 4190.477 ; gain = 0.000

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 221acdc63

Time (s): cpu = 00:04:09 ; elapsed = 00:01:39 . Memory (MB): peak = 4190.477 ; gain = 0.000

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 190e17bdc

Time (s): cpu = 00:04:10 ; elapsed = 00:01:40 . Memory (MB): peak = 4190.477 ; gain = 0.000

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 21e024ede

Time (s): cpu = 00:04:15 ; elapsed = 00:01:44 . Memory (MB): peak = 4190.477 ; gain = 0.000
Phase 3.3 Small Shape DP | Checksum: 12cc61964

Time (s): cpu = 00:04:31 ; elapsed = 00:01:49 . Memory (MB): peak = 4190.477 ; gain = 0.000

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: c9e1d934

Time (s): cpu = 00:04:34 ; elapsed = 00:01:53 . Memory (MB): peak = 4190.477 ; gain = 0.000

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: aabc474d

Time (s): cpu = 00:04:34 ; elapsed = 00:01:53 . Memory (MB): peak = 4190.477 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 160802764

Time (s): cpu = 00:05:16 ; elapsed = 00:02:09 . Memory (MB): peak = 4190.477 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 160802764

Time (s): cpu = 00:05:16 ; elapsed = 00:02:09 . Memory (MB): peak = 4190.477 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16ecc5990

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.446 | TNS=-3.407 |
Phase 1 Physical Synthesis Initialization | Checksum: 12f2eeaab

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.738 . Memory (MB): peak = 4190.477 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 17289b5d1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 4190.477 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 16ecc5990

Time (s): cpu = 00:05:50 ; elapsed = 00:02:17 . Memory (MB): peak = 4190.477 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.078. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 144c5946c

Time (s): cpu = 00:06:50 ; elapsed = 00:03:26 . Memory (MB): peak = 4190.477 ; gain = 0.000

Time (s): cpu = 00:06:50 ; elapsed = 00:03:26 . Memory (MB): peak = 4190.477 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 144c5946c

Time (s): cpu = 00:06:51 ; elapsed = 00:03:26 . Memory (MB): peak = 4190.477 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 4190.477 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2090b983d

Time (s): cpu = 00:07:02 ; elapsed = 00:03:33 . Memory (MB): peak = 4190.477 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                8x8|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                4x4|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2090b983d

Time (s): cpu = 00:07:02 ; elapsed = 00:03:33 . Memory (MB): peak = 4190.477 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 2090b983d

Time (s): cpu = 00:07:02 ; elapsed = 00:03:33 . Memory (MB): peak = 4190.477 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 4190.477 ; gain = 0.000

Time (s): cpu = 00:07:02 ; elapsed = 00:03:33 . Memory (MB): peak = 4190.477 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f9faa3c4

Time (s): cpu = 00:07:02 ; elapsed = 00:03:34 . Memory (MB): peak = 4190.477 ; gain = 0.000
Ending Placer Task | Checksum: 1eea4b673

Time (s): cpu = 00:07:02 ; elapsed = 00:03:34 . Memory (MB): peak = 4190.477 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
433 Infos, 2136 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:25 ; elapsed = 00:03:39 . Memory (MB): peak = 4190.477 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads

