#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~0_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n3816.in[4] (.names)                                                                   1.054    15.250
n3816.out[0] (.names)                                                                  0.235    15.485
matmul_4x4_systolic^row3_shift_reg~0_FF_NODE.D[0] (.latch)                             0.000    15.485
data arrival time                                                                               15.485

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~0_FF_NODE.clk[0] (.latch)                           0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -15.485
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -15.508


#Path 2
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~13_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n3946.in[4] (.names)                                                                   1.054    15.250
n3946.out[0] (.names)                                                                  0.235    15.485
matmul_4x4_systolic^row3_shift_reg~13_FF_NODE.D[0] (.latch)                            0.000    15.485
data arrival time                                                                               15.485

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~13_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -15.485
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -15.508


#Path 3
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~12_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n3936.in[4] (.names)                                                                   1.054    15.250
n3936.out[0] (.names)                                                                  0.235    15.485
matmul_4x4_systolic^row3_shift_reg~12_FF_NODE.D[0] (.latch)                            0.000    15.485
data arrival time                                                                               15.485

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~12_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -15.485
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -15.508


#Path 4
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~11_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n3926.in[4] (.names)                                                                   1.054    15.250
n3926.out[0] (.names)                                                                  0.235    15.485
matmul_4x4_systolic^row3_shift_reg~11_FF_NODE.D[0] (.latch)                            0.000    15.485
data arrival time                                                                               15.485

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~11_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -15.485
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -15.508


#Path 5
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~1_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n3826.in[4] (.names)                                                                   0.623    14.819
n3826.out[0] (.names)                                                                  0.235    15.054
matmul_4x4_systolic^row3_shift_reg~1_FF_NODE.D[0] (.latch)                             0.000    15.054
data arrival time                                                                               15.054

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~1_FF_NODE.clk[0] (.latch)                           0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -15.054
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -15.077


#Path 6
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~17_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n5026.in[4] (.names)                                                                   0.623    14.819
n5026.out[0] (.names)                                                                  0.235    15.054
matmul_4x4_systolic^row3_shift_reg~17_FF_NODE.D[0] (.latch)                            0.000    15.054
data arrival time                                                                               15.054

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~17_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -15.054
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -15.077


#Path 7
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~2_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n3836.in[4] (.names)                                                                   0.480    14.676
n3836.out[0] (.names)                                                                  0.235    14.911
matmul_4x4_systolic^row3_shift_reg~2_FF_NODE.D[0] (.latch)                             0.000    14.911
data arrival time                                                                               14.911

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~2_FF_NODE.clk[0] (.latch)                           0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.911
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.934


#Path 8
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~34_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n6076.in[4] (.names)                                                                   0.480    14.676
n6076.out[0] (.names)                                                                  0.235    14.911
matmul_4x4_systolic^row3_shift_reg~34_FF_NODE.D[0] (.latch)                            0.000    14.911
data arrival time                                                                               14.911

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~34_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.911
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.934


#Path 9
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~18_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n5036.in[4] (.names)                                                                   0.480    14.676
n5036.out[0] (.names)                                                                  0.235    14.911
matmul_4x4_systolic^row3_shift_reg~18_FF_NODE.D[0] (.latch)                            0.000    14.911
data arrival time                                                                               14.911

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~18_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.911
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.934


#Path 10
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~51_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n7126.in[4] (.names)                                                                   0.478    14.673
n7126.out[0] (.names)                                                                  0.235    14.908
matmul_4x4_systolic^row3_shift_reg~51_FF_NODE.D[0] (.latch)                            0.000    14.908
data arrival time                                                                               14.908

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~51_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.908
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.932


#Path 11
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~53_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n7146.in[4] (.names)                                                                   0.478    14.673
n7146.out[0] (.names)                                                                  0.235    14.908
matmul_4x4_systolic^row3_shift_reg~53_FF_NODE.D[0] (.latch)                            0.000    14.908
data arrival time                                                                               14.908

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~53_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.908
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.932


#Path 12
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~32_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n6056.in[4] (.names)                                                                   0.478    14.673
n6056.out[0] (.names)                                                                  0.235    14.908
matmul_4x4_systolic^row3_shift_reg~32_FF_NODE.D[0] (.latch)                            0.000    14.908
data arrival time                                                                               14.908

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~32_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.908
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.932


#Path 13
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~29_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n5146.in[4] (.names)                                                                   0.478    14.673
n5146.out[0] (.names)                                                                  0.235    14.908
matmul_4x4_systolic^row3_shift_reg~29_FF_NODE.D[0] (.latch)                            0.000    14.908
data arrival time                                                                               14.908

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~29_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.908
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.932


#Path 14
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~35_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n6086.in[4] (.names)                                                                   0.478    14.673
n6086.out[0] (.names)                                                                  0.235    14.908
matmul_4x4_systolic^row3_shift_reg~35_FF_NODE.D[0] (.latch)                            0.000    14.908
data arrival time                                                                               14.908

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~35_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.908
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.932


#Path 15
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~37_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n6106.in[4] (.names)                                                                   0.478    14.673
n6106.out[0] (.names)                                                                  0.235    14.908
matmul_4x4_systolic^row3_shift_reg~37_FF_NODE.D[0] (.latch)                            0.000    14.908
data arrival time                                                                               14.908

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~37_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.908
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.932


#Path 16
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~16_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n5016.in[4] (.names)                                                                   0.478    14.673
n5016.out[0] (.names)                                                                  0.235    14.908
matmul_4x4_systolic^row3_shift_reg~16_FF_NODE.D[0] (.latch)                            0.000    14.908
data arrival time                                                                               14.908

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~16_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.908
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.932


#Path 17
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~19_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n5046.in[4] (.names)                                                                   0.478    14.673
n5046.out[0] (.names)                                                                  0.235    14.908
matmul_4x4_systolic^row3_shift_reg~19_FF_NODE.D[0] (.latch)                            0.000    14.908
data arrival time                                                                               14.908

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~19_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.908
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.932


#Path 18
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~5_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n3866.in[4] (.names)                                                                   0.478    14.673
n3866.out[0] (.names)                                                                  0.235    14.908
matmul_4x4_systolic^row3_shift_reg~5_FF_NODE.D[0] (.latch)                             0.000    14.908
data arrival time                                                                               14.908

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~5_FF_NODE.clk[0] (.latch)                           0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.908
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.932


#Path 19
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~61_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n7226.in[4] (.names)                                                                   0.478    14.673
n7226.out[0] (.names)                                                                  0.235    14.908
matmul_4x4_systolic^row3_shift_reg~61_FF_NODE.D[0] (.latch)                            0.000    14.908
data arrival time                                                                               14.908

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~61_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.908
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.932


#Path 20
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~21_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n5066.in[4] (.names)                                                                   0.478    14.673
n5066.out[0] (.names)                                                                  0.235    14.908
matmul_4x4_systolic^row3_shift_reg~21_FF_NODE.D[0] (.latch)                            0.000    14.908
data arrival time                                                                               14.908

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~21_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.908
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.932


#Path 21
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~45_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n6186.in[4] (.names)                                                                   0.478    14.673
n6186.out[0] (.names)                                                                  0.235    14.908
matmul_4x4_systolic^row3_shift_reg~45_FF_NODE.D[0] (.latch)                            0.000    14.908
data arrival time                                                                               14.908

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~45_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.908
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.932


#Path 22
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~3_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n3846.in[4] (.names)                                                                   0.478    14.673
n3846.out[0] (.names)                                                                  0.235    14.908
matmul_4x4_systolic^row3_shift_reg~3_FF_NODE.D[0] (.latch)                             0.000    14.908
data arrival time                                                                               14.908

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~3_FF_NODE.clk[0] (.latch)                           0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.908
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.932


#Path 23
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~27_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n5126.in[4] (.names)                                                                   0.335    14.530
n5126.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~27_FF_NODE.D[0] (.latch)                            0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~27_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 24
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~26_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n5116.in[4] (.names)                                                                   0.335    14.530
n5116.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~26_FF_NODE.D[0] (.latch)                            0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~26_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 25
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~28_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n5136.in[4] (.names)                                                                   0.335    14.530
n5136.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~28_FF_NODE.D[0] (.latch)                            0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~28_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 26
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~25_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n5106.in[4] (.names)                                                                   0.335    14.530
n5106.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~25_FF_NODE.D[0] (.latch)                            0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~25_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 27
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~24_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n5096.in[4] (.names)                                                                   0.335    14.530
n5096.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~24_FF_NODE.D[0] (.latch)                            0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~24_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 28
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~36_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n6096.in[4] (.names)                                                                   0.335    14.530
n6096.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~36_FF_NODE.D[0] (.latch)                            0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~36_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 29
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~30_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n5156.in[4] (.names)                                                                   0.335    14.530
n5156.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~30_FF_NODE.D[0] (.latch)                            0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~30_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 30
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~31_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n5166.in[4] (.names)                                                                   0.335    14.530
n5166.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~31_FF_NODE.D[0] (.latch)                            0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~31_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 31
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~33_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n6066.in[4] (.names)                                                                   0.335    14.530
n6066.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~33_FF_NODE.D[0] (.latch)                            0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~33_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 32
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~48_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n7096.in[4] (.names)                                                                   0.335    14.530
n7096.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~48_FF_NODE.D[0] (.latch)                            0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~48_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 33
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~38_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n6116.in[4] (.names)                                                                   0.335    14.530
n6116.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~38_FF_NODE.D[0] (.latch)                            0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~38_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 34
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~39_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n6126.in[4] (.names)                                                                   0.335    14.530
n6126.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~39_FF_NODE.D[0] (.latch)                            0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~39_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 35
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~40_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n6136.in[4] (.names)                                                                   0.335    14.530
n6136.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~40_FF_NODE.D[0] (.latch)                            0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~40_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 36
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~41_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n6146.in[4] (.names)                                                                   0.335    14.530
n6146.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~41_FF_NODE.D[0] (.latch)                            0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~41_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 37
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~42_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n6156.in[4] (.names)                                                                   0.335    14.530
n6156.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~42_FF_NODE.D[0] (.latch)                            0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~42_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 38
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~43_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n6166.in[4] (.names)                                                                   0.335    14.530
n6166.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~43_FF_NODE.D[0] (.latch)                            0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~43_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 39
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~44_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n6176.in[4] (.names)                                                                   0.335    14.530
n6176.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~44_FF_NODE.D[0] (.latch)                            0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~44_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 40
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~46_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n6196.in[4] (.names)                                                                   0.335    14.530
n6196.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~46_FF_NODE.D[0] (.latch)                            0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~46_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 41
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~47_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n6206.in[4] (.names)                                                                   0.335    14.530
n6206.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~47_FF_NODE.D[0] (.latch)                            0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~47_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 42
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~22_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n5076.in[4] (.names)                                                                   0.335    14.530
n5076.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~22_FF_NODE.D[0] (.latch)                            0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~22_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 43
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~63_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n7246.in[4] (.names)                                                                   0.335    14.530
n7246.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~63_FF_NODE.D[0] (.latch)                            0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~63_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 44
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~4_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n3856.in[4] (.names)                                                                   0.335    14.530
n3856.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~4_FF_NODE.D[0] (.latch)                             0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~4_FF_NODE.clk[0] (.latch)                           0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 45
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~62_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n7236.in[4] (.names)                                                                   0.335    14.530
n7236.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~62_FF_NODE.D[0] (.latch)                            0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~62_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 46
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~60_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n7216.in[4] (.names)                                                                   0.335    14.530
n7216.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~60_FF_NODE.D[0] (.latch)                            0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~60_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 47
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~6_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n3876.in[4] (.names)                                                                   0.335    14.530
n3876.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~6_FF_NODE.D[0] (.latch)                             0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~6_FF_NODE.clk[0] (.latch)                           0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 48
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~7_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n3886.in[4] (.names)                                                                   0.335    14.530
n3886.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~7_FF_NODE.D[0] (.latch)                             0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~7_FF_NODE.clk[0] (.latch)                           0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 49
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~8_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n3896.in[4] (.names)                                                                   0.335    14.530
n3896.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~8_FF_NODE.D[0] (.latch)                             0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~8_FF_NODE.clk[0] (.latch)                           0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 50
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~9_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n3906.in[4] (.names)                                                                   0.335    14.530
n3906.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~9_FF_NODE.D[0] (.latch)                             0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~9_FF_NODE.clk[0] (.latch)                           0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 51
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~10_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n3916.in[4] (.names)                                                                   0.335    14.530
n3916.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~10_FF_NODE.D[0] (.latch)                            0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~10_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 52
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~59_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n7206.in[4] (.names)                                                                   0.335    14.530
n7206.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~59_FF_NODE.D[0] (.latch)                            0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~59_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 53
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~58_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n7196.in[4] (.names)                                                                   0.335    14.530
n7196.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~58_FF_NODE.D[0] (.latch)                            0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~58_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 54
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~57_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n7186.in[4] (.names)                                                                   0.335    14.530
n7186.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~57_FF_NODE.D[0] (.latch)                            0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~57_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 55
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~56_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n7176.in[4] (.names)                                                                   0.335    14.530
n7176.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~56_FF_NODE.D[0] (.latch)                            0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~56_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 56
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~55_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n7166.in[4] (.names)                                                                   0.335    14.530
n7166.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~55_FF_NODE.D[0] (.latch)                            0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~55_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 57
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~54_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n7156.in[4] (.names)                                                                   0.335    14.530
n7156.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~54_FF_NODE.D[0] (.latch)                            0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~54_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 58
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~52_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n7136.in[4] (.names)                                                                   0.335    14.530
n7136.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~52_FF_NODE.D[0] (.latch)                            0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~52_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 59
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~14_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n3956.in[4] (.names)                                                                   0.335    14.530
n3956.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~14_FF_NODE.D[0] (.latch)                            0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~14_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 60
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~50_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n7116.in[4] (.names)                                                                   0.335    14.530
n7116.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~50_FF_NODE.D[0] (.latch)                            0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~50_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 61
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~49_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n7106.in[4] (.names)                                                                   0.335    14.530
n7106.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~49_FF_NODE.D[0] (.latch)                            0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~49_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 62
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~15_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n3966.in[4] (.names)                                                                   0.335    14.530
n3966.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~15_FF_NODE.D[0] (.latch)                            0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~15_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 63
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~20_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n5056.in[4] (.names)                                                                   0.335    14.530
n5056.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~20_FF_NODE.D[0] (.latch)                            0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~20_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 64
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row3_shift_reg~23_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[7] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~921[0].a[6] (multiply)                                    1.910     5.523
matmul_4x4_systolic^MULTIPLY~921[0].out[6] (multiply)                                  1.523     7.046
matmul_4x4_systolic^ADD~922-0[0].b[7] (adder)                                          2.567     9.613
matmul_4x4_systolic^ADD~922-0[0].sumout[2] (adder)                                     0.025     9.638
matmul_4x4_systolic^ADD~923-0[0].a[2] (adder)                                          0.647    10.285
matmul_4x4_systolic^ADD~923-0[0].sumout[6] (adder)                                     0.025    10.310
n8332_1.in[3] (.names)                                                                 2.171    12.480
n8332_1.out[0] (.names)                                                                0.261    12.741
n8330.in[3] (.names)                                                                   0.480    13.221
n8330.out[0] (.names)                                                                  0.235    13.456
n8324.in[5] (.names)                                                                   0.478    13.934
n8324.out[0] (.names)                                                                  0.261    14.195
n5086.in[4] (.names)                                                                   0.335    14.530
n5086.out[0] (.names)                                                                  0.235    14.765
matmul_4x4_systolic^row3_shift_reg~23_FF_NODE.D[0] (.latch)                            0.000    14.765
data arrival time                                                                               14.765

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row3_shift_reg~23_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.765
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.789


#Path 65
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row1_shift_reg~18_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[5] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~909[0].a[4] (multiply)                                    2.198     5.812
matmul_4x4_systolic^MULTIPLY~909[0].out[8] (multiply)                                  1.523     7.335
matmul_4x4_systolic^ADD~910-0[0].b[9] (adder)                                          2.582     9.917
matmul_4x4_systolic^ADD~910-0[0].sumout[10] (adder)                                    0.025     9.942
matmul_4x4_systolic^ADD~911-0[0].a[10] (adder)                                         0.647    10.589
matmul_4x4_systolic^ADD~911-0[0].sumout[14] (adder)                                    0.025    10.614
n8187_1.in[1] (.names)                                                                 1.316    11.930
n8187_1.out[0] (.names)                                                                0.261    12.191
n8185.in[1] (.names)                                                                   0.485    12.676
n8185.out[0] (.names)                                                                  0.235    12.911
n8184.in[4] (.names)                                                                   0.481    13.392
n8184.out[0] (.names)                                                                  0.261    13.653
n4546.in[4] (.names)                                                                   0.620    14.273
n4546.out[0] (.names)                                                                  0.235    14.508
matmul_4x4_systolic^row1_shift_reg~18_FF_NODE.D[0] (.latch)                            0.000    14.508
data arrival time                                                                               14.508

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row1_shift_reg~18_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.508
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.532


#Path 66
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row1_shift_reg~34_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[5] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~909[0].a[4] (multiply)                                    2.198     5.812
matmul_4x4_systolic^MULTIPLY~909[0].out[8] (multiply)                                  1.523     7.335
matmul_4x4_systolic^ADD~910-0[0].b[9] (adder)                                          2.582     9.917
matmul_4x4_systolic^ADD~910-0[0].sumout[10] (adder)                                    0.025     9.942
matmul_4x4_systolic^ADD~911-0[0].a[10] (adder)                                         0.647    10.589
matmul_4x4_systolic^ADD~911-0[0].sumout[14] (adder)                                    0.025    10.614
n8187_1.in[1] (.names)                                                                 1.316    11.930
n8187_1.out[0] (.names)                                                                0.261    12.191
n8185.in[1] (.names)                                                                   0.485    12.676
n8185.out[0] (.names)                                                                  0.235    12.911
n8184.in[4] (.names)                                                                   0.481    13.392
n8184.out[0] (.names)                                                                  0.261    13.653
n5586.in[4] (.names)                                                                   0.620    14.273
n5586.out[0] (.names)                                                                  0.235    14.508
matmul_4x4_systolic^row1_shift_reg~34_FF_NODE.D[0] (.latch)                            0.000    14.508
data arrival time                                                                               14.508

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row1_shift_reg~34_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.508
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.532


#Path 67
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row1_shift_reg~2_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[5] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~909[0].a[4] (multiply)                                    2.198     5.812
matmul_4x4_systolic^MULTIPLY~909[0].out[8] (multiply)                                  1.523     7.335
matmul_4x4_systolic^ADD~910-0[0].b[9] (adder)                                          2.582     9.917
matmul_4x4_systolic^ADD~910-0[0].sumout[10] (adder)                                    0.025     9.942
matmul_4x4_systolic^ADD~911-0[0].a[10] (adder)                                         0.647    10.589
matmul_4x4_systolic^ADD~911-0[0].sumout[14] (adder)                                    0.025    10.614
n8187_1.in[1] (.names)                                                                 1.316    11.930
n8187_1.out[0] (.names)                                                                0.261    12.191
n8185.in[1] (.names)                                                                   0.485    12.676
n8185.out[0] (.names)                                                                  0.235    12.911
n8184.in[4] (.names)                                                                   0.481    13.392
n8184.out[0] (.names)                                                                  0.261    13.653
n3346.in[4] (.names)                                                                   0.620    14.273
n3346.out[0] (.names)                                                                  0.235    14.508
matmul_4x4_systolic^row1_shift_reg~2_FF_NODE.D[0] (.latch)                             0.000    14.508
data arrival time                                                                               14.508

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row1_shift_reg~2_FF_NODE.clk[0] (.latch)                           0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.508
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.532


#Path 68
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row1_shift_reg~37_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[5] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~909[0].a[4] (multiply)                                    2.198     5.812
matmul_4x4_systolic^MULTIPLY~909[0].out[8] (multiply)                                  1.523     7.335
matmul_4x4_systolic^ADD~910-0[0].b[9] (adder)                                          2.582     9.917
matmul_4x4_systolic^ADD~910-0[0].sumout[10] (adder)                                    0.025     9.942
matmul_4x4_systolic^ADD~911-0[0].a[10] (adder)                                         0.647    10.589
matmul_4x4_systolic^ADD~911-0[0].sumout[14] (adder)                                    0.025    10.614
n8187_1.in[1] (.names)                                                                 1.316    11.930
n8187_1.out[0] (.names)                                                                0.261    12.191
n8185.in[1] (.names)                                                                   0.485    12.676
n8185.out[0] (.names)                                                                  0.235    12.911
n8184.in[4] (.names)                                                                   0.481    13.392
n8184.out[0] (.names)                                                                  0.261    13.653
n5616.in[4] (.names)                                                                   0.480    14.133
n5616.out[0] (.names)                                                                  0.235    14.368
matmul_4x4_systolic^row1_shift_reg~37_FF_NODE.D[0] (.latch)                            0.000    14.368
data arrival time                                                                               14.368

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row1_shift_reg~37_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.368
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.392


#Path 69
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row1_shift_reg~29_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[5] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~909[0].a[4] (multiply)                                    2.198     5.812
matmul_4x4_systolic^MULTIPLY~909[0].out[8] (multiply)                                  1.523     7.335
matmul_4x4_systolic^ADD~910-0[0].b[9] (adder)                                          2.582     9.917
matmul_4x4_systolic^ADD~910-0[0].sumout[10] (adder)                                    0.025     9.942
matmul_4x4_systolic^ADD~911-0[0].a[10] (adder)                                         0.647    10.589
matmul_4x4_systolic^ADD~911-0[0].sumout[14] (adder)                                    0.025    10.614
n8187_1.in[1] (.names)                                                                 1.316    11.930
n8187_1.out[0] (.names)                                                                0.261    12.191
n8185.in[1] (.names)                                                                   0.485    12.676
n8185.out[0] (.names)                                                                  0.235    12.911
n8184.in[4] (.names)                                                                   0.481    13.392
n8184.out[0] (.names)                                                                  0.261    13.653
n4656.in[4] (.names)                                                                   0.480    14.133
n4656.out[0] (.names)                                                                  0.235    14.368
matmul_4x4_systolic^row1_shift_reg~29_FF_NODE.D[0] (.latch)                            0.000    14.368
data arrival time                                                                               14.368

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row1_shift_reg~29_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.368
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.392


#Path 70
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row1_shift_reg~53_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[5] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~909[0].a[4] (multiply)                                    2.198     5.812
matmul_4x4_systolic^MULTIPLY~909[0].out[8] (multiply)                                  1.523     7.335
matmul_4x4_systolic^ADD~910-0[0].b[9] (adder)                                          2.582     9.917
matmul_4x4_systolic^ADD~910-0[0].sumout[10] (adder)                                    0.025     9.942
matmul_4x4_systolic^ADD~911-0[0].a[10] (adder)                                         0.647    10.589
matmul_4x4_systolic^ADD~911-0[0].sumout[14] (adder)                                    0.025    10.614
n8187_1.in[1] (.names)                                                                 1.316    11.930
n8187_1.out[0] (.names)                                                                0.261    12.191
n8185.in[1] (.names)                                                                   0.485    12.676
n8185.out[0] (.names)                                                                  0.235    12.911
n8184.in[4] (.names)                                                                   0.481    13.392
n8184.out[0] (.names)                                                                  0.261    13.653
n6656.in[4] (.names)                                                                   0.480    14.133
n6656.out[0] (.names)                                                                  0.235    14.368
matmul_4x4_systolic^row1_shift_reg~53_FF_NODE.D[0] (.latch)                            0.000    14.368
data arrival time                                                                               14.368

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row1_shift_reg~53_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.368
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.392


#Path 71
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row1_shift_reg~21_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[5] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~909[0].a[4] (multiply)                                    2.198     5.812
matmul_4x4_systolic^MULTIPLY~909[0].out[8] (multiply)                                  1.523     7.335
matmul_4x4_systolic^ADD~910-0[0].b[9] (adder)                                          2.582     9.917
matmul_4x4_systolic^ADD~910-0[0].sumout[10] (adder)                                    0.025     9.942
matmul_4x4_systolic^ADD~911-0[0].a[10] (adder)                                         0.647    10.589
matmul_4x4_systolic^ADD~911-0[0].sumout[14] (adder)                                    0.025    10.614
n8187_1.in[1] (.names)                                                                 1.316    11.930
n8187_1.out[0] (.names)                                                                0.261    12.191
n8185.in[1] (.names)                                                                   0.485    12.676
n8185.out[0] (.names)                                                                  0.235    12.911
n8184.in[4] (.names)                                                                   0.481    13.392
n8184.out[0] (.names)                                                                  0.261    13.653
n4576.in[4] (.names)                                                                   0.480    14.133
n4576.out[0] (.names)                                                                  0.235    14.368
matmul_4x4_systolic^row1_shift_reg~21_FF_NODE.D[0] (.latch)                            0.000    14.368
data arrival time                                                                               14.368

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row1_shift_reg~21_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.368
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.392


#Path 72
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row1_shift_reg~61_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[5] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~909[0].a[4] (multiply)                                    2.198     5.812
matmul_4x4_systolic^MULTIPLY~909[0].out[8] (multiply)                                  1.523     7.335
matmul_4x4_systolic^ADD~910-0[0].b[9] (adder)                                          2.582     9.917
matmul_4x4_systolic^ADD~910-0[0].sumout[10] (adder)                                    0.025     9.942
matmul_4x4_systolic^ADD~911-0[0].a[10] (adder)                                         0.647    10.589
matmul_4x4_systolic^ADD~911-0[0].sumout[14] (adder)                                    0.025    10.614
n8187_1.in[1] (.names)                                                                 1.316    11.930
n8187_1.out[0] (.names)                                                                0.261    12.191
n8185.in[1] (.names)                                                                   0.485    12.676
n8185.out[0] (.names)                                                                  0.235    12.911
n8184.in[4] (.names)                                                                   0.481    13.392
n8184.out[0] (.names)                                                                  0.261    13.653
n6736.in[4] (.names)                                                                   0.480    14.133
n6736.out[0] (.names)                                                                  0.235    14.368
matmul_4x4_systolic^row1_shift_reg~61_FF_NODE.D[0] (.latch)                            0.000    14.368
data arrival time                                                                               14.368

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row1_shift_reg~61_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.368
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.392


#Path 73
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row1_shift_reg~5_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[5] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~909[0].a[4] (multiply)                                    2.198     5.812
matmul_4x4_systolic^MULTIPLY~909[0].out[8] (multiply)                                  1.523     7.335
matmul_4x4_systolic^ADD~910-0[0].b[9] (adder)                                          2.582     9.917
matmul_4x4_systolic^ADD~910-0[0].sumout[10] (adder)                                    0.025     9.942
matmul_4x4_systolic^ADD~911-0[0].a[10] (adder)                                         0.647    10.589
matmul_4x4_systolic^ADD~911-0[0].sumout[14] (adder)                                    0.025    10.614
n8187_1.in[1] (.names)                                                                 1.316    11.930
n8187_1.out[0] (.names)                                                                0.261    12.191
n8185.in[1] (.names)                                                                   0.485    12.676
n8185.out[0] (.names)                                                                  0.235    12.911
n8184.in[4] (.names)                                                                   0.481    13.392
n8184.out[0] (.names)                                                                  0.261    13.653
n3376.in[4] (.names)                                                                   0.480    14.133
n3376.out[0] (.names)                                                                  0.235    14.368
matmul_4x4_systolic^row1_shift_reg~5_FF_NODE.D[0] (.latch)                             0.000    14.368
data arrival time                                                                               14.368

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row1_shift_reg~5_FF_NODE.clk[0] (.latch)                           0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.368
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.392


#Path 74
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row1_shift_reg~45_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[5] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~909[0].a[4] (multiply)                                    2.198     5.812
matmul_4x4_systolic^MULTIPLY~909[0].out[8] (multiply)                                  1.523     7.335
matmul_4x4_systolic^ADD~910-0[0].b[9] (adder)                                          2.582     9.917
matmul_4x4_systolic^ADD~910-0[0].sumout[10] (adder)                                    0.025     9.942
matmul_4x4_systolic^ADD~911-0[0].a[10] (adder)                                         0.647    10.589
matmul_4x4_systolic^ADD~911-0[0].sumout[14] (adder)                                    0.025    10.614
n8187_1.in[1] (.names)                                                                 1.316    11.930
n8187_1.out[0] (.names)                                                                0.261    12.191
n8185.in[1] (.names)                                                                   0.485    12.676
n8185.out[0] (.names)                                                                  0.235    12.911
n8184.in[4] (.names)                                                                   0.481    13.392
n8184.out[0] (.names)                                                                  0.261    13.653
n5696.in[4] (.names)                                                                   0.480    14.133
n5696.out[0] (.names)                                                                  0.235    14.368
matmul_4x4_systolic^row1_shift_reg~45_FF_NODE.D[0] (.latch)                            0.000    14.368
data arrival time                                                                               14.368

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row1_shift_reg~45_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.368
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.392


#Path 75
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row1_shift_reg~0_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[5] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~909[0].a[4] (multiply)                                    2.198     5.812
matmul_4x4_systolic^MULTIPLY~909[0].out[8] (multiply)                                  1.523     7.335
matmul_4x4_systolic^ADD~910-0[0].b[9] (adder)                                          2.582     9.917
matmul_4x4_systolic^ADD~910-0[0].sumout[10] (adder)                                    0.025     9.942
matmul_4x4_systolic^ADD~911-0[0].a[10] (adder)                                         0.647    10.589
matmul_4x4_systolic^ADD~911-0[0].sumout[14] (adder)                                    0.025    10.614
n8187_1.in[1] (.names)                                                                 1.316    11.930
n8187_1.out[0] (.names)                                                                0.261    12.191
n8185.in[1] (.names)                                                                   0.485    12.676
n8185.out[0] (.names)                                                                  0.235    12.911
n8184.in[4] (.names)                                                                   0.481    13.392
n8184.out[0] (.names)                                                                  0.261    13.653
n3326.in[4] (.names)                                                                   0.479    14.132
n3326.out[0] (.names)                                                                  0.235    14.367
matmul_4x4_systolic^row1_shift_reg~0_FF_NODE.D[0] (.latch)                             0.000    14.367
data arrival time                                                                               14.367

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row1_shift_reg~0_FF_NODE.clk[0] (.latch)                           0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.367
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.391


#Path 76
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row1_shift_reg~38_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[5] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~909[0].a[4] (multiply)                                    2.198     5.812
matmul_4x4_systolic^MULTIPLY~909[0].out[8] (multiply)                                  1.523     7.335
matmul_4x4_systolic^ADD~910-0[0].b[9] (adder)                                          2.582     9.917
matmul_4x4_systolic^ADD~910-0[0].sumout[10] (adder)                                    0.025     9.942
matmul_4x4_systolic^ADD~911-0[0].a[10] (adder)                                         0.647    10.589
matmul_4x4_systolic^ADD~911-0[0].sumout[14] (adder)                                    0.025    10.614
n8187_1.in[1] (.names)                                                                 1.316    11.930
n8187_1.out[0] (.names)                                                                0.261    12.191
n8185.in[1] (.names)                                                                   0.485    12.676
n8185.out[0] (.names)                                                                  0.235    12.911
n8184.in[4] (.names)                                                                   0.481    13.392
n8184.out[0] (.names)                                                                  0.261    13.653
n5626.in[4] (.names)                                                                   0.479    14.132
n5626.out[0] (.names)                                                                  0.235    14.367
matmul_4x4_systolic^row1_shift_reg~38_FF_NODE.D[0] (.latch)                            0.000    14.367
data arrival time                                                                               14.367

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row1_shift_reg~38_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.367
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.391


#Path 77
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row1_shift_reg~32_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[5] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~909[0].a[4] (multiply)                                    2.198     5.812
matmul_4x4_systolic^MULTIPLY~909[0].out[8] (multiply)                                  1.523     7.335
matmul_4x4_systolic^ADD~910-0[0].b[9] (adder)                                          2.582     9.917
matmul_4x4_systolic^ADD~910-0[0].sumout[10] (adder)                                    0.025     9.942
matmul_4x4_systolic^ADD~911-0[0].a[10] (adder)                                         0.647    10.589
matmul_4x4_systolic^ADD~911-0[0].sumout[14] (adder)                                    0.025    10.614
n8187_1.in[1] (.names)                                                                 1.316    11.930
n8187_1.out[0] (.names)                                                                0.261    12.191
n8185.in[1] (.names)                                                                   0.485    12.676
n8185.out[0] (.names)                                                                  0.235    12.911
n8184.in[4] (.names)                                                                   0.481    13.392
n8184.out[0] (.names)                                                                  0.261    13.653
n5566.in[4] (.names)                                                                   0.479    14.132
n5566.out[0] (.names)                                                                  0.235    14.367
matmul_4x4_systolic^row1_shift_reg~32_FF_NODE.D[0] (.latch)                            0.000    14.367
data arrival time                                                                               14.367

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row1_shift_reg~32_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.367
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.391


#Path 78
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row1_shift_reg~39_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[5] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~909[0].a[4] (multiply)                                    2.198     5.812
matmul_4x4_systolic^MULTIPLY~909[0].out[8] (multiply)                                  1.523     7.335
matmul_4x4_systolic^ADD~910-0[0].b[9] (adder)                                          2.582     9.917
matmul_4x4_systolic^ADD~910-0[0].sumout[10] (adder)                                    0.025     9.942
matmul_4x4_systolic^ADD~911-0[0].a[10] (adder)                                         0.647    10.589
matmul_4x4_systolic^ADD~911-0[0].sumout[14] (adder)                                    0.025    10.614
n8187_1.in[1] (.names)                                                                 1.316    11.930
n8187_1.out[0] (.names)                                                                0.261    12.191
n8185.in[1] (.names)                                                                   0.485    12.676
n8185.out[0] (.names)                                                                  0.235    12.911
n8184.in[4] (.names)                                                                   0.481    13.392
n8184.out[0] (.names)                                                                  0.261    13.653
n5636.in[4] (.names)                                                                   0.479    14.132
n5636.out[0] (.names)                                                                  0.235    14.367
matmul_4x4_systolic^row1_shift_reg~39_FF_NODE.D[0] (.latch)                            0.000    14.367
data arrival time                                                                               14.367

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row1_shift_reg~39_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.367
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.391


#Path 79
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row1_shift_reg~22_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[5] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~909[0].a[4] (multiply)                                    2.198     5.812
matmul_4x4_systolic^MULTIPLY~909[0].out[8] (multiply)                                  1.523     7.335
matmul_4x4_systolic^ADD~910-0[0].b[9] (adder)                                          2.582     9.917
matmul_4x4_systolic^ADD~910-0[0].sumout[10] (adder)                                    0.025     9.942
matmul_4x4_systolic^ADD~911-0[0].a[10] (adder)                                         0.647    10.589
matmul_4x4_systolic^ADD~911-0[0].sumout[14] (adder)                                    0.025    10.614
n8187_1.in[1] (.names)                                                                 1.316    11.930
n8187_1.out[0] (.names)                                                                0.261    12.191
n8185.in[1] (.names)                                                                   0.485    12.676
n8185.out[0] (.names)                                                                  0.235    12.911
n8184.in[4] (.names)                                                                   0.481    13.392
n8184.out[0] (.names)                                                                  0.261    13.653
n4586.in[4] (.names)                                                                   0.479    14.132
n4586.out[0] (.names)                                                                  0.235    14.367
matmul_4x4_systolic^row1_shift_reg~22_FF_NODE.D[0] (.latch)                            0.000    14.367
data arrival time                                                                               14.367

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row1_shift_reg~22_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.367
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.391


#Path 80
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row1_shift_reg~6_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[5] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~909[0].a[4] (multiply)                                    2.198     5.812
matmul_4x4_systolic^MULTIPLY~909[0].out[8] (multiply)                                  1.523     7.335
matmul_4x4_systolic^ADD~910-0[0].b[9] (adder)                                          2.582     9.917
matmul_4x4_systolic^ADD~910-0[0].sumout[10] (adder)                                    0.025     9.942
matmul_4x4_systolic^ADD~911-0[0].a[10] (adder)                                         0.647    10.589
matmul_4x4_systolic^ADD~911-0[0].sumout[14] (adder)                                    0.025    10.614
n8187_1.in[1] (.names)                                                                 1.316    11.930
n8187_1.out[0] (.names)                                                                0.261    12.191
n8185.in[1] (.names)                                                                   0.485    12.676
n8185.out[0] (.names)                                                                  0.235    12.911
n8184.in[4] (.names)                                                                   0.481    13.392
n8184.out[0] (.names)                                                                  0.261    13.653
n3386.in[4] (.names)                                                                   0.479    14.132
n3386.out[0] (.names)                                                                  0.235    14.367
matmul_4x4_systolic^row1_shift_reg~6_FF_NODE.D[0] (.latch)                             0.000    14.367
data arrival time                                                                               14.367

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row1_shift_reg~6_FF_NODE.clk[0] (.latch)                           0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.367
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.391


#Path 81
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row1_shift_reg~17_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[5] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~909[0].a[4] (multiply)                                    2.198     5.812
matmul_4x4_systolic^MULTIPLY~909[0].out[8] (multiply)                                  1.523     7.335
matmul_4x4_systolic^ADD~910-0[0].b[9] (adder)                                          2.582     9.917
matmul_4x4_systolic^ADD~910-0[0].sumout[10] (adder)                                    0.025     9.942
matmul_4x4_systolic^ADD~911-0[0].a[10] (adder)                                         0.647    10.589
matmul_4x4_systolic^ADD~911-0[0].sumout[14] (adder)                                    0.025    10.614
n8187_1.in[1] (.names)                                                                 1.316    11.930
n8187_1.out[0] (.names)                                                                0.261    12.191
n8185.in[1] (.names)                                                                   0.485    12.676
n8185.out[0] (.names)                                                                  0.235    12.911
n8184.in[4] (.names)                                                                   0.481    13.392
n8184.out[0] (.names)                                                                  0.261    13.653
n4536.in[4] (.names)                                                                   0.479    14.132
n4536.out[0] (.names)                                                                  0.235    14.367
matmul_4x4_systolic^row1_shift_reg~17_FF_NODE.D[0] (.latch)                            0.000    14.367
data arrival time                                                                               14.367

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row1_shift_reg~17_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.367
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.391


#Path 82
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row1_shift_reg~16_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[5] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~909[0].a[4] (multiply)                                    2.198     5.812
matmul_4x4_systolic^MULTIPLY~909[0].out[8] (multiply)                                  1.523     7.335
matmul_4x4_systolic^ADD~910-0[0].b[9] (adder)                                          2.582     9.917
matmul_4x4_systolic^ADD~910-0[0].sumout[10] (adder)                                    0.025     9.942
matmul_4x4_systolic^ADD~911-0[0].a[10] (adder)                                         0.647    10.589
matmul_4x4_systolic^ADD~911-0[0].sumout[14] (adder)                                    0.025    10.614
n8187_1.in[1] (.names)                                                                 1.316    11.930
n8187_1.out[0] (.names)                                                                0.261    12.191
n8185.in[1] (.names)                                                                   0.485    12.676
n8185.out[0] (.names)                                                                  0.235    12.911
n8184.in[4] (.names)                                                                   0.481    13.392
n8184.out[0] (.names)                                                                  0.261    13.653
n4526.in[4] (.names)                                                                   0.479    14.132
n4526.out[0] (.names)                                                                  0.235    14.367
matmul_4x4_systolic^row1_shift_reg~16_FF_NODE.D[0] (.latch)                            0.000    14.367
data arrival time                                                                               14.367

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row1_shift_reg~16_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.367
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.391


#Path 83
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row1_shift_reg~1_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[5] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~909[0].a[4] (multiply)                                    2.198     5.812
matmul_4x4_systolic^MULTIPLY~909[0].out[8] (multiply)                                  1.523     7.335
matmul_4x4_systolic^ADD~910-0[0].b[9] (adder)                                          2.582     9.917
matmul_4x4_systolic^ADD~910-0[0].sumout[10] (adder)                                    0.025     9.942
matmul_4x4_systolic^ADD~911-0[0].a[10] (adder)                                         0.647    10.589
matmul_4x4_systolic^ADD~911-0[0].sumout[14] (adder)                                    0.025    10.614
n8187_1.in[1] (.names)                                                                 1.316    11.930
n8187_1.out[0] (.names)                                                                0.261    12.191
n8185.in[1] (.names)                                                                   0.485    12.676
n8185.out[0] (.names)                                                                  0.235    12.911
n8184.in[4] (.names)                                                                   0.481    13.392
n8184.out[0] (.names)                                                                  0.261    13.653
n3336.in[4] (.names)                                                                   0.479    14.132
n3336.out[0] (.names)                                                                  0.235    14.367
matmul_4x4_systolic^row1_shift_reg~1_FF_NODE.D[0] (.latch)                             0.000    14.367
data arrival time                                                                               14.367

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row1_shift_reg~1_FF_NODE.clk[0] (.latch)                           0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.367
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.391


#Path 84
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row1_shift_reg~55_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[5] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~909[0].a[4] (multiply)                                    2.198     5.812
matmul_4x4_systolic^MULTIPLY~909[0].out[8] (multiply)                                  1.523     7.335
matmul_4x4_systolic^ADD~910-0[0].b[9] (adder)                                          2.582     9.917
matmul_4x4_systolic^ADD~910-0[0].sumout[10] (adder)                                    0.025     9.942
matmul_4x4_systolic^ADD~911-0[0].a[10] (adder)                                         0.647    10.589
matmul_4x4_systolic^ADD~911-0[0].sumout[14] (adder)                                    0.025    10.614
n8187_1.in[1] (.names)                                                                 1.316    11.930
n8187_1.out[0] (.names)                                                                0.261    12.191
n8185.in[1] (.names)                                                                   0.485    12.676
n8185.out[0] (.names)                                                                  0.235    12.911
n8184.in[4] (.names)                                                                   0.481    13.392
n8184.out[0] (.names)                                                                  0.261    13.653
n6676.in[4] (.names)                                                                   0.479    14.132
n6676.out[0] (.names)                                                                  0.235    14.367
matmul_4x4_systolic^row1_shift_reg~55_FF_NODE.D[0] (.latch)                            0.000    14.367
data arrival time                                                                               14.367

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row1_shift_reg~55_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.367
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.391


#Path 85
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row1_shift_reg~54_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[5] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~909[0].a[4] (multiply)                                    2.198     5.812
matmul_4x4_systolic^MULTIPLY~909[0].out[8] (multiply)                                  1.523     7.335
matmul_4x4_systolic^ADD~910-0[0].b[9] (adder)                                          2.582     9.917
matmul_4x4_systolic^ADD~910-0[0].sumout[10] (adder)                                    0.025     9.942
matmul_4x4_systolic^ADD~911-0[0].a[10] (adder)                                         0.647    10.589
matmul_4x4_systolic^ADD~911-0[0].sumout[14] (adder)                                    0.025    10.614
n8187_1.in[1] (.names)                                                                 1.316    11.930
n8187_1.out[0] (.names)                                                                0.261    12.191
n8185.in[1] (.names)                                                                   0.485    12.676
n8185.out[0] (.names)                                                                  0.235    12.911
n8184.in[4] (.names)                                                                   0.481    13.392
n8184.out[0] (.names)                                                                  0.261    13.653
n6666.in[4] (.names)                                                                   0.479    14.132
n6666.out[0] (.names)                                                                  0.235    14.367
matmul_4x4_systolic^row1_shift_reg~54_FF_NODE.D[0] (.latch)                            0.000    14.367
data arrival time                                                                               14.367

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row1_shift_reg~54_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.367
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.391


#Path 86
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row1_shift_reg~50_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[5] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~909[0].a[4] (multiply)                                    2.198     5.812
matmul_4x4_systolic^MULTIPLY~909[0].out[8] (multiply)                                  1.523     7.335
matmul_4x4_systolic^ADD~910-0[0].b[9] (adder)                                          2.582     9.917
matmul_4x4_systolic^ADD~910-0[0].sumout[10] (adder)                                    0.025     9.942
matmul_4x4_systolic^ADD~911-0[0].a[10] (adder)                                         0.647    10.589
matmul_4x4_systolic^ADD~911-0[0].sumout[14] (adder)                                    0.025    10.614
n8187_1.in[1] (.names)                                                                 1.316    11.930
n8187_1.out[0] (.names)                                                                0.261    12.191
n8185.in[1] (.names)                                                                   0.485    12.676
n8185.out[0] (.names)                                                                  0.235    12.911
n8184.in[4] (.names)                                                                   0.481    13.392
n8184.out[0] (.names)                                                                  0.261    13.653
n6626.in[4] (.names)                                                                   0.479    14.132
n6626.out[0] (.names)                                                                  0.235    14.367
matmul_4x4_systolic^row1_shift_reg~50_FF_NODE.D[0] (.latch)                            0.000    14.367
data arrival time                                                                               14.367

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row1_shift_reg~50_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.367
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.391


#Path 87
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row1_shift_reg~3_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[5] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~909[0].a[4] (multiply)                                    2.198     5.812
matmul_4x4_systolic^MULTIPLY~909[0].out[8] (multiply)                                  1.523     7.335
matmul_4x4_systolic^ADD~910-0[0].b[9] (adder)                                          2.582     9.917
matmul_4x4_systolic^ADD~910-0[0].sumout[10] (adder)                                    0.025     9.942
matmul_4x4_systolic^ADD~911-0[0].a[10] (adder)                                         0.647    10.589
matmul_4x4_systolic^ADD~911-0[0].sumout[14] (adder)                                    0.025    10.614
n8187_1.in[1] (.names)                                                                 1.316    11.930
n8187_1.out[0] (.names)                                                                0.261    12.191
n8185.in[1] (.names)                                                                   0.485    12.676
n8185.out[0] (.names)                                                                  0.235    12.911
n8184.in[4] (.names)                                                                   0.481    13.392
n8184.out[0] (.names)                                                                  0.261    13.653
n3356.in[4] (.names)                                                                   0.478    14.131
n3356.out[0] (.names)                                                                  0.235    14.366
matmul_4x4_systolic^row1_shift_reg~3_FF_NODE.D[0] (.latch)                             0.000    14.366
data arrival time                                                                               14.366

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row1_shift_reg~3_FF_NODE.clk[0] (.latch)                           0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.366
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.390


#Path 88
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row1_shift_reg~19_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[5] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~909[0].a[4] (multiply)                                    2.198     5.812
matmul_4x4_systolic^MULTIPLY~909[0].out[8] (multiply)                                  1.523     7.335
matmul_4x4_systolic^ADD~910-0[0].b[9] (adder)                                          2.582     9.917
matmul_4x4_systolic^ADD~910-0[0].sumout[10] (adder)                                    0.025     9.942
matmul_4x4_systolic^ADD~911-0[0].a[10] (adder)                                         0.647    10.589
matmul_4x4_systolic^ADD~911-0[0].sumout[14] (adder)                                    0.025    10.614
n8187_1.in[1] (.names)                                                                 1.316    11.930
n8187_1.out[0] (.names)                                                                0.261    12.191
n8185.in[1] (.names)                                                                   0.485    12.676
n8185.out[0] (.names)                                                                  0.235    12.911
n8184.in[4] (.names)                                                                   0.481    13.392
n8184.out[0] (.names)                                                                  0.261    13.653
n4556.in[4] (.names)                                                                   0.478    14.131
n4556.out[0] (.names)                                                                  0.235    14.366
matmul_4x4_systolic^row1_shift_reg~19_FF_NODE.D[0] (.latch)                            0.000    14.366
data arrival time                                                                               14.366

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row1_shift_reg~19_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.366
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.390


#Path 89
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row1_shift_reg~35_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[5] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~909[0].a[4] (multiply)                                    2.198     5.812
matmul_4x4_systolic^MULTIPLY~909[0].out[8] (multiply)                                  1.523     7.335
matmul_4x4_systolic^ADD~910-0[0].b[9] (adder)                                          2.582     9.917
matmul_4x4_systolic^ADD~910-0[0].sumout[10] (adder)                                    0.025     9.942
matmul_4x4_systolic^ADD~911-0[0].a[10] (adder)                                         0.647    10.589
matmul_4x4_systolic^ADD~911-0[0].sumout[14] (adder)                                    0.025    10.614
n8187_1.in[1] (.names)                                                                 1.316    11.930
n8187_1.out[0] (.names)                                                                0.261    12.191
n8185.in[1] (.names)                                                                   0.485    12.676
n8185.out[0] (.names)                                                                  0.235    12.911
n8184.in[4] (.names)                                                                   0.481    13.392
n8184.out[0] (.names)                                                                  0.261    13.653
n5596.in[4] (.names)                                                                   0.478    14.131
n5596.out[0] (.names)                                                                  0.235    14.366
matmul_4x4_systolic^row1_shift_reg~35_FF_NODE.D[0] (.latch)                            0.000    14.366
data arrival time                                                                               14.366

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row1_shift_reg~35_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.366
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.390


#Path 90
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row1_shift_reg~51_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[5] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~909[0].a[4] (multiply)                                    2.198     5.812
matmul_4x4_systolic^MULTIPLY~909[0].out[8] (multiply)                                  1.523     7.335
matmul_4x4_systolic^ADD~910-0[0].b[9] (adder)                                          2.582     9.917
matmul_4x4_systolic^ADD~910-0[0].sumout[10] (adder)                                    0.025     9.942
matmul_4x4_systolic^ADD~911-0[0].a[10] (adder)                                         0.647    10.589
matmul_4x4_systolic^ADD~911-0[0].sumout[14] (adder)                                    0.025    10.614
n8187_1.in[1] (.names)                                                                 1.316    11.930
n8187_1.out[0] (.names)                                                                0.261    12.191
n8185.in[1] (.names)                                                                   0.485    12.676
n8185.out[0] (.names)                                                                  0.235    12.911
n8184.in[4] (.names)                                                                   0.481    13.392
n8184.out[0] (.names)                                                                  0.261    13.653
n6636.in[4] (.names)                                                                   0.478    14.131
n6636.out[0] (.names)                                                                  0.235    14.366
matmul_4x4_systolic^row1_shift_reg~51_FF_NODE.D[0] (.latch)                            0.000    14.366
data arrival time                                                                               14.366

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row1_shift_reg~51_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.366
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.390


#Path 91
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row1_shift_reg~4_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[5] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~909[0].a[4] (multiply)                                    2.198     5.812
matmul_4x4_systolic^MULTIPLY~909[0].out[8] (multiply)                                  1.523     7.335
matmul_4x4_systolic^ADD~910-0[0].b[9] (adder)                                          2.582     9.917
matmul_4x4_systolic^ADD~910-0[0].sumout[10] (adder)                                    0.025     9.942
matmul_4x4_systolic^ADD~911-0[0].a[10] (adder)                                         0.647    10.589
matmul_4x4_systolic^ADD~911-0[0].sumout[14] (adder)                                    0.025    10.614
n8187_1.in[1] (.names)                                                                 1.316    11.930
n8187_1.out[0] (.names)                                                                0.261    12.191
n8185.in[1] (.names)                                                                   0.485    12.676
n8185.out[0] (.names)                                                                  0.235    12.911
n8184.in[4] (.names)                                                                   0.481    13.392
n8184.out[0] (.names)                                                                  0.261    13.653
n3366.in[4] (.names)                                                                   0.477    14.130
n3366.out[0] (.names)                                                                  0.235    14.365
matmul_4x4_systolic^row1_shift_reg~4_FF_NODE.D[0] (.latch)                             0.000    14.365
data arrival time                                                                               14.365

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row1_shift_reg~4_FF_NODE.clk[0] (.latch)                           0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.365
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.389


#Path 92
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row1_shift_reg~20_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[5] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~909[0].a[4] (multiply)                                    2.198     5.812
matmul_4x4_systolic^MULTIPLY~909[0].out[8] (multiply)                                  1.523     7.335
matmul_4x4_systolic^ADD~910-0[0].b[9] (adder)                                          2.582     9.917
matmul_4x4_systolic^ADD~910-0[0].sumout[10] (adder)                                    0.025     9.942
matmul_4x4_systolic^ADD~911-0[0].a[10] (adder)                                         0.647    10.589
matmul_4x4_systolic^ADD~911-0[0].sumout[14] (adder)                                    0.025    10.614
n8187_1.in[1] (.names)                                                                 1.316    11.930
n8187_1.out[0] (.names)                                                                0.261    12.191
n8185.in[1] (.names)                                                                   0.485    12.676
n8185.out[0] (.names)                                                                  0.235    12.911
n8184.in[4] (.names)                                                                   0.481    13.392
n8184.out[0] (.names)                                                                  0.261    13.653
n4566.in[4] (.names)                                                                   0.477    14.130
n4566.out[0] (.names)                                                                  0.235    14.365
matmul_4x4_systolic^row1_shift_reg~20_FF_NODE.D[0] (.latch)                            0.000    14.365
data arrival time                                                                               14.365

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row1_shift_reg~20_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.365
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.389


#Path 93
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row1_shift_reg~40_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[5] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~909[0].a[4] (multiply)                                    2.198     5.812
matmul_4x4_systolic^MULTIPLY~909[0].out[8] (multiply)                                  1.523     7.335
matmul_4x4_systolic^ADD~910-0[0].b[9] (adder)                                          2.582     9.917
matmul_4x4_systolic^ADD~910-0[0].sumout[10] (adder)                                    0.025     9.942
matmul_4x4_systolic^ADD~911-0[0].a[10] (adder)                                         0.647    10.589
matmul_4x4_systolic^ADD~911-0[0].sumout[14] (adder)                                    0.025    10.614
n8187_1.in[1] (.names)                                                                 1.316    11.930
n8187_1.out[0] (.names)                                                                0.261    12.191
n8185.in[1] (.names)                                                                   0.485    12.676
n8185.out[0] (.names)                                                                  0.235    12.911
n8184.in[4] (.names)                                                                   0.481    13.392
n8184.out[0] (.names)                                                                  0.261    13.653
n5646.in[4] (.names)                                                                   0.477    14.130
n5646.out[0] (.names)                                                                  0.235    14.365
matmul_4x4_systolic^row1_shift_reg~40_FF_NODE.D[0] (.latch)                            0.000    14.365
data arrival time                                                                               14.365

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row1_shift_reg~40_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.365
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.389


#Path 94
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row1_shift_reg~56_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[5] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~909[0].a[4] (multiply)                                    2.198     5.812
matmul_4x4_systolic^MULTIPLY~909[0].out[8] (multiply)                                  1.523     7.335
matmul_4x4_systolic^ADD~910-0[0].b[9] (adder)                                          2.582     9.917
matmul_4x4_systolic^ADD~910-0[0].sumout[10] (adder)                                    0.025     9.942
matmul_4x4_systolic^ADD~911-0[0].a[10] (adder)                                         0.647    10.589
matmul_4x4_systolic^ADD~911-0[0].sumout[14] (adder)                                    0.025    10.614
n8187_1.in[1] (.names)                                                                 1.316    11.930
n8187_1.out[0] (.names)                                                                0.261    12.191
n8185.in[1] (.names)                                                                   0.485    12.676
n8185.out[0] (.names)                                                                  0.235    12.911
n8184.in[4] (.names)                                                                   0.481    13.392
n8184.out[0] (.names)                                                                  0.261    13.653
n6686.in[4] (.names)                                                                   0.477    14.130
n6686.out[0] (.names)                                                                  0.235    14.365
matmul_4x4_systolic^row1_shift_reg~56_FF_NODE.D[0] (.latch)                            0.000    14.365
data arrival time                                                                               14.365

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row1_shift_reg~56_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.365
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.389


#Path 95
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row1_shift_reg~24_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[5] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~909[0].a[4] (multiply)                                    2.198     5.812
matmul_4x4_systolic^MULTIPLY~909[0].out[8] (multiply)                                  1.523     7.335
matmul_4x4_systolic^ADD~910-0[0].b[9] (adder)                                          2.582     9.917
matmul_4x4_systolic^ADD~910-0[0].sumout[10] (adder)                                    0.025     9.942
matmul_4x4_systolic^ADD~911-0[0].a[10] (adder)                                         0.647    10.589
matmul_4x4_systolic^ADD~911-0[0].sumout[14] (adder)                                    0.025    10.614
n8187_1.in[1] (.names)                                                                 1.316    11.930
n8187_1.out[0] (.names)                                                                0.261    12.191
n8185.in[1] (.names)                                                                   0.485    12.676
n8185.out[0] (.names)                                                                  0.235    12.911
n8184.in[4] (.names)                                                                   0.481    13.392
n8184.out[0] (.names)                                                                  0.261    13.653
n4606.in[4] (.names)                                                                   0.477    14.130
n4606.out[0] (.names)                                                                  0.235    14.365
matmul_4x4_systolic^row1_shift_reg~24_FF_NODE.D[0] (.latch)                            0.000    14.365
data arrival time                                                                               14.365

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row1_shift_reg~24_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.365
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.389


#Path 96
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row1_shift_reg~52_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[5] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~909[0].a[4] (multiply)                                    2.198     5.812
matmul_4x4_systolic^MULTIPLY~909[0].out[8] (multiply)                                  1.523     7.335
matmul_4x4_systolic^ADD~910-0[0].b[9] (adder)                                          2.582     9.917
matmul_4x4_systolic^ADD~910-0[0].sumout[10] (adder)                                    0.025     9.942
matmul_4x4_systolic^ADD~911-0[0].a[10] (adder)                                         0.647    10.589
matmul_4x4_systolic^ADD~911-0[0].sumout[14] (adder)                                    0.025    10.614
n8187_1.in[1] (.names)                                                                 1.316    11.930
n8187_1.out[0] (.names)                                                                0.261    12.191
n8185.in[1] (.names)                                                                   0.485    12.676
n8185.out[0] (.names)                                                                  0.235    12.911
n8184.in[4] (.names)                                                                   0.481    13.392
n8184.out[0] (.names)                                                                  0.261    13.653
n6646.in[4] (.names)                                                                   0.477    14.130
n6646.out[0] (.names)                                                                  0.235    14.365
matmul_4x4_systolic^row1_shift_reg~52_FF_NODE.D[0] (.latch)                            0.000    14.365
data arrival time                                                                               14.365

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row1_shift_reg~52_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.365
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.389


#Path 97
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row1_shift_reg~36_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[5] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~909[0].a[4] (multiply)                                    2.198     5.812
matmul_4x4_systolic^MULTIPLY~909[0].out[8] (multiply)                                  1.523     7.335
matmul_4x4_systolic^ADD~910-0[0].b[9] (adder)                                          2.582     9.917
matmul_4x4_systolic^ADD~910-0[0].sumout[10] (adder)                                    0.025     9.942
matmul_4x4_systolic^ADD~911-0[0].a[10] (adder)                                         0.647    10.589
matmul_4x4_systolic^ADD~911-0[0].sumout[14] (adder)                                    0.025    10.614
n8187_1.in[1] (.names)                                                                 1.316    11.930
n8187_1.out[0] (.names)                                                                0.261    12.191
n8185.in[1] (.names)                                                                   0.485    12.676
n8185.out[0] (.names)                                                                  0.235    12.911
n8184.in[4] (.names)                                                                   0.481    13.392
n8184.out[0] (.names)                                                                  0.261    13.653
n5606.in[4] (.names)                                                                   0.477    14.130
n5606.out[0] (.names)                                                                  0.235    14.365
matmul_4x4_systolic^row1_shift_reg~36_FF_NODE.D[0] (.latch)                            0.000    14.365
data arrival time                                                                               14.365

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row1_shift_reg~36_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.365
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.389


#Path 98
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row0_shift_reg~10_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[6] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~903[0].a[5] (multiply)                                    1.729     5.343
matmul_4x4_systolic^MULTIPLY~903[0].out[2] (multiply)                                  1.523     6.866
matmul_4x4_systolic^ADD~904-0[0].b[3] (adder)                                          2.552     9.418
matmul_4x4_systolic^ADD~904-0[0].sumout[6] (adder)                                     0.025     9.443
matmul_4x4_systolic^ADD~905-0[0].a[6] (adder)                                          0.646    10.088
matmul_4x4_systolic^ADD~905-0[0].cout[0] (adder)                                       0.025    10.113
matmul_4x4_systolic^ADD~905-1[0].cin[0] (adder)                                        0.351    10.464
matmul_4x4_systolic^ADD~905-1[0].sumout[0] (adder)                                     0.025    10.489
n7876_1.in[0] (.names)                                                                 1.756    12.245
n7876_1.out[0] (.names)                                                                0.261    12.506
n7874.in[4] (.names)                                                                   0.100    12.606
n7874.out[0] (.names)                                                                  0.235    12.841
n7942_1.in[2] (.names)                                                                 0.623    13.464
n7942_1.out[0] (.names)                                                                0.261    13.725
n2361.in[0] (.names)                                                                   0.338    14.063
n2361.out[0] (.names)                                                                  0.235    14.298
matmul_4x4_systolic^row0_shift_reg~10_FF_NODE.D[0] (.latch)                            0.000    14.298
data arrival time                                                                               14.298

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row0_shift_reg~10_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.298
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.322


#Path 99
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row1_shift_reg~12_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[5] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~909[0].a[4] (multiply)                                    2.198     5.812
matmul_4x4_systolic^MULTIPLY~909[0].out[8] (multiply)                                  1.523     7.335
matmul_4x4_systolic^ADD~910-0[0].b[9] (adder)                                          2.582     9.917
matmul_4x4_systolic^ADD~910-0[0].sumout[10] (adder)                                    0.025     9.942
matmul_4x4_systolic^ADD~911-0[0].a[10] (adder)                                         0.647    10.589
matmul_4x4_systolic^ADD~911-0[0].sumout[14] (adder)                                    0.025    10.614
n8187_1.in[1] (.names)                                                                 1.316    11.930
n8187_1.out[0] (.names)                                                                0.261    12.191
n8185.in[1] (.names)                                                                   0.485    12.676
n8185.out[0] (.names)                                                                  0.235    12.911
n8184.in[4] (.names)                                                                   0.481    13.392
n8184.out[0] (.names)                                                                  0.261    13.653
n3446.in[4] (.names)                                                                   0.336    13.989
n3446.out[0] (.names)                                                                  0.235    14.224
matmul_4x4_systolic^row1_shift_reg~12_FF_NODE.D[0] (.latch)                            0.000    14.224
data arrival time                                                                               14.224

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row1_shift_reg~12_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.224
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.248


#Path 100
Startpoint: matmul_4x4_systolic^b_loc~4.inpad[0] (.input clocked by matmul_4x4_systolic^clk)
Endpoint  : matmul_4x4_systolic^row1_shift_reg~13_FF_NODE.D[0] (.latch clocked by matmul_4x4_systolic^clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
matmul_4x4_systolic^b_loc~4.inpad[0] (.input)                                          0.000     0.000
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.b[5] (adder)                            3.589     3.589
matmul_4x4_systolic^ADD~920-0~dummy_output~0~0.sumout[5] (adder)                       0.025     3.614
matmul_4x4_systolic^MULTIPLY~909[0].a[4] (multiply)                                    2.198     5.812
matmul_4x4_systolic^MULTIPLY~909[0].out[8] (multiply)                                  1.523     7.335
matmul_4x4_systolic^ADD~910-0[0].b[9] (adder)                                          2.582     9.917
matmul_4x4_systolic^ADD~910-0[0].sumout[10] (adder)                                    0.025     9.942
matmul_4x4_systolic^ADD~911-0[0].a[10] (adder)                                         0.647    10.589
matmul_4x4_systolic^ADD~911-0[0].sumout[14] (adder)                                    0.025    10.614
n8187_1.in[1] (.names)                                                                 1.316    11.930
n8187_1.out[0] (.names)                                                                0.261    12.191
n8185.in[1] (.names)                                                                   0.485    12.676
n8185.out[0] (.names)                                                                  0.235    12.911
n8184.in[4] (.names)                                                                   0.481    13.392
n8184.out[0] (.names)                                                                  0.261    13.653
n3456.in[4] (.names)                                                                   0.336    13.989
n3456.out[0] (.names)                                                                  0.235    14.224
matmul_4x4_systolic^row1_shift_reg~13_FF_NODE.D[0] (.latch)                            0.000    14.224
data arrival time                                                                               14.224

clock matmul_4x4_systolic^clk (rise edge)                                              0.000     0.000
clock source latency                                                                   0.000     0.000
matmul_4x4_systolic^clk.inpad[0] (.input)                                              0.000     0.000
matmul_4x4_systolic^row1_shift_reg~13_FF_NODE.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                                      0.000     0.042
cell setup time                                                                       -0.066    -0.024
data required time                                                                              -0.024
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.024
data arrival time                                                                              -14.224
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -14.248


#End of timing report
