<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Group :: uvma_isacov_pkg::cg_zb_rstype</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Group : uvma_isacov_pkg::cg_zb_rstype</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a> | <a href="hvp.CVA6 Verification Master Plan.html" ><b>hvp</b></a></div>

</div>
<div class="ui-layout-west">
<div>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group : <a href="#"  onclick="showContent('uvma_isacov_pkg::cg_zb_rstype')">uvma_isacov_pkg::cg_zb_rstype</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>INSTANCES</td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>PER INSTANCE</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/gitlab-runner/riscv-unsecure/builds/pcHoz_AFu/8/riscv/nonsecure/cva6/verif/sim//../core-v-verif/lib/uvm_agents/uvma_isacov/cov/uvma_isacov_cov_model.sv')">/gitlab-runner/riscv-unsecure/builds/pcHoz_AFu/8/riscv/nonsecure/cva6/verif/sim//../core-v-verif/lib/uvm_agents/uvma_isacov/cov/uvma_isacov_cov_model.sv</a><br clear=all>
<br clear=all>
<span class=repname>4 Instances:</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="wht cl wordwrap"><a href="grp29.html#inst_tag_uvma_isacov_pkg.rv32zbb_orc_b_cg"  onclick="showContent('uvma_isacov_pkg.rv32zbb_orc_b_cg')">uvma_isacov_pkg.rv32zbb_orc_b_cg</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp29.html#inst_tag_uvma_isacov_pkg.rv32zbb_rev8_cg"  onclick="showContent('uvma_isacov_pkg.rv32zbb_rev8_cg')">uvma_isacov_pkg.rv32zbb_rev8_cg</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp29.html#inst_tag_uvma_isacov_pkg.rv32zbb_sext_b_cg"  onclick="showContent('uvma_isacov_pkg.rv32zbb_sext_b_cg')">uvma_isacov_pkg.rv32zbb_sext_b_cg</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp29.html#inst_tag_uvma_isacov_pkg.rv32zbb_sext_h_cg"  onclick="showContent('uvma_isacov_pkg.rv32zbb_sext_h_cg')">uvma_isacov_pkg.rv32zbb_sext_h_cg</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
</div>
<div name='uvma_isacov_pkg.rv32zbb_orc_b_cg'>
<a name="inst_tag_uvma_isacov_pkg.rv32zbb_orc_b_cg"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_uvma_isacov_pkg.rv32zbb_orc_b_cg" >uvma_isacov_pkg.rv32zbb_orc_b_cg</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   uvma_isacov_pkg.rv32zbb_orc_b_cg
</span>
<br clear=all>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_uvma_isacov_pkg.rv32zbb_orc_b_cg" >Variables</a></td>
<td class="rt">228</td>
<td class="rt">0</td>
<td class="rt">228</td>
<td class="rt">100.00</td>
</tr><tr class="wht">
<td><a href="#crs_tbl_uvma_isacov_pkg.rv32zbb_orc_b_cg" >Crosses</a></td>
<td class="rt">0</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_uvma_isacov_pkg.rv32zbb_orc_b_cg">Variables for Group Instance  uvma_isacov_pkg.rv32zbb_orc_b_cg
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32zbb_orc_b_cg.cp_rs"  onclick="checkLink(this)" target="detailFrame">cp_rs</a></td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">32</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32zbb_orc_b_cg.cp_rd"  onclick="checkLink(this)" target="detailFrame">cp_rd</a></td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">32</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32zbb_orc_b_cg.cp_rd_rs_hazard"  onclick="checkLink(this)" target="detailFrame">cp_rd_rs_hazard</a></td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32zbb_orc_b_cg.cp_rs_value"  onclick="checkLink(this)" target="detailFrame">cp_rs_value</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32zbb_orc_b_cg.cp_rd_value"  onclick="checkLink(this)" target="detailFrame">cp_rd_value</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32zbb_orc_b_cg.cp_rs_toggle"  onclick="checkLink(this)" target="detailFrame">cp_rs_toggle</a></td>
<td class="rt">64</td>
<td class="rt">0</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32zbb_orc_b_cg.cp_rd_toggle"  onclick="checkLink(this)" target="detailFrame">cp_rd_toggle</a></td>
<td class="rt">64</td>
<td class="rt">0</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="crs_tbl_uvma_isacov_pkg.rv32zbb_orc_b_cg">Crosses for Group Instance  uvma_isacov_pkg.rv32zbb_orc_b_cg
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CROSS</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>PRINT MISSING</td><td>COMMENT</td></tr><tr class="wht">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32zbb_orc_b_cg.cross_rd_rs"  onclick="checkLink(this)" target="detailFrame">cross_rd_rs</a></td>
<td class="rt">0</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
<td></td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='uvma_isacov_pkg.rv32zbb_rev8_cg'>
<a name="inst_tag_uvma_isacov_pkg.rv32zbb_rev8_cg"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_uvma_isacov_pkg.rv32zbb_rev8_cg" >uvma_isacov_pkg.rv32zbb_rev8_cg</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   uvma_isacov_pkg.rv32zbb_rev8_cg
</span>
<br clear=all>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_uvma_isacov_pkg.rv32zbb_rev8_cg" >Variables</a></td>
<td class="rt">228</td>
<td class="rt">0</td>
<td class="rt">228</td>
<td class="rt">100.00</td>
</tr><tr class="wht">
<td><a href="#crs_tbl_uvma_isacov_pkg.rv32zbb_rev8_cg" >Crosses</a></td>
<td class="rt">0</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_uvma_isacov_pkg.rv32zbb_rev8_cg">Variables for Group Instance  uvma_isacov_pkg.rv32zbb_rev8_cg
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32zbb_rev8_cg.cp_rs"  onclick="checkLink(this)" target="detailFrame">cp_rs</a></td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">32</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32zbb_rev8_cg.cp_rd"  onclick="checkLink(this)" target="detailFrame">cp_rd</a></td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">32</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32zbb_rev8_cg.cp_rd_rs_hazard"  onclick="checkLink(this)" target="detailFrame">cp_rd_rs_hazard</a></td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32zbb_rev8_cg.cp_rs_value"  onclick="checkLink(this)" target="detailFrame">cp_rs_value</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32zbb_rev8_cg.cp_rd_value"  onclick="checkLink(this)" target="detailFrame">cp_rd_value</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32zbb_rev8_cg.cp_rs_toggle"  onclick="checkLink(this)" target="detailFrame">cp_rs_toggle</a></td>
<td class="rt">64</td>
<td class="rt">0</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32zbb_rev8_cg.cp_rd_toggle"  onclick="checkLink(this)" target="detailFrame">cp_rd_toggle</a></td>
<td class="rt">64</td>
<td class="rt">0</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="crs_tbl_uvma_isacov_pkg.rv32zbb_rev8_cg">Crosses for Group Instance  uvma_isacov_pkg.rv32zbb_rev8_cg
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CROSS</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>PRINT MISSING</td><td>COMMENT</td></tr><tr class="wht">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32zbb_rev8_cg.cross_rd_rs"  onclick="checkLink(this)" target="detailFrame">cross_rd_rs</a></td>
<td class="rt">0</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
<td></td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='uvma_isacov_pkg.rv32zbb_sext_b_cg'>
<a name="inst_tag_uvma_isacov_pkg.rv32zbb_sext_b_cg"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_uvma_isacov_pkg.rv32zbb_sext_b_cg" >uvma_isacov_pkg.rv32zbb_sext_b_cg</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   uvma_isacov_pkg.rv32zbb_sext_b_cg
</span>
<br clear=all>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_uvma_isacov_pkg.rv32zbb_sext_b_cg" >Variables</a></td>
<td class="rt">228</td>
<td class="rt">0</td>
<td class="rt">228</td>
<td class="rt">100.00</td>
</tr><tr class="wht">
<td><a href="#crs_tbl_uvma_isacov_pkg.rv32zbb_sext_b_cg" >Crosses</a></td>
<td class="rt">0</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_uvma_isacov_pkg.rv32zbb_sext_b_cg">Variables for Group Instance  uvma_isacov_pkg.rv32zbb_sext_b_cg
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32zbb_sext_b_cg.cp_rs"  onclick="checkLink(this)" target="detailFrame">cp_rs</a></td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">32</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32zbb_sext_b_cg.cp_rd"  onclick="checkLink(this)" target="detailFrame">cp_rd</a></td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">32</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32zbb_sext_b_cg.cp_rd_rs_hazard"  onclick="checkLink(this)" target="detailFrame">cp_rd_rs_hazard</a></td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32zbb_sext_b_cg.cp_rs_value"  onclick="checkLink(this)" target="detailFrame">cp_rs_value</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32zbb_sext_b_cg.cp_rd_value"  onclick="checkLink(this)" target="detailFrame">cp_rd_value</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32zbb_sext_b_cg.cp_rs_toggle"  onclick="checkLink(this)" target="detailFrame">cp_rs_toggle</a></td>
<td class="rt">64</td>
<td class="rt">0</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32zbb_sext_b_cg.cp_rd_toggle"  onclick="checkLink(this)" target="detailFrame">cp_rd_toggle</a></td>
<td class="rt">64</td>
<td class="rt">0</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="crs_tbl_uvma_isacov_pkg.rv32zbb_sext_b_cg">Crosses for Group Instance  uvma_isacov_pkg.rv32zbb_sext_b_cg
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CROSS</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>PRINT MISSING</td><td>COMMENT</td></tr><tr class="wht">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32zbb_sext_b_cg.cross_rd_rs"  onclick="checkLink(this)" target="detailFrame">cross_rd_rs</a></td>
<td class="rt">0</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
<td></td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='uvma_isacov_pkg.rv32zbb_sext_h_cg'>
<a name="inst_tag_uvma_isacov_pkg.rv32zbb_sext_h_cg"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_uvma_isacov_pkg.rv32zbb_sext_h_cg" >uvma_isacov_pkg.rv32zbb_sext_h_cg</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   uvma_isacov_pkg.rv32zbb_sext_h_cg
</span>
<br clear=all>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_uvma_isacov_pkg.rv32zbb_sext_h_cg" >Variables</a></td>
<td class="rt">228</td>
<td class="rt">0</td>
<td class="rt">228</td>
<td class="rt">100.00</td>
</tr><tr class="wht">
<td><a href="#crs_tbl_uvma_isacov_pkg.rv32zbb_sext_h_cg" >Crosses</a></td>
<td class="rt">0</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_uvma_isacov_pkg.rv32zbb_sext_h_cg">Variables for Group Instance  uvma_isacov_pkg.rv32zbb_sext_h_cg
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32zbb_sext_h_cg.cp_rs"  onclick="checkLink(this)" target="detailFrame">cp_rs</a></td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">32</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32zbb_sext_h_cg.cp_rd"  onclick="checkLink(this)" target="detailFrame">cp_rd</a></td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">32</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32zbb_sext_h_cg.cp_rd_rs_hazard"  onclick="checkLink(this)" target="detailFrame">cp_rd_rs_hazard</a></td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32zbb_sext_h_cg.cp_rs_value"  onclick="checkLink(this)" target="detailFrame">cp_rs_value</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32zbb_sext_h_cg.cp_rd_value"  onclick="checkLink(this)" target="detailFrame">cp_rd_value</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32zbb_sext_h_cg.cp_rs_toggle"  onclick="checkLink(this)" target="detailFrame">cp_rs_toggle</a></td>
<td class="rt">64</td>
<td class="rt">0</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32zbb_sext_h_cg.cp_rd_toggle"  onclick="checkLink(this)" target="detailFrame">cp_rd_toggle</a></td>
<td class="rt">64</td>
<td class="rt">0</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="crs_tbl_uvma_isacov_pkg.rv32zbb_sext_h_cg">Crosses for Group Instance  uvma_isacov_pkg.rv32zbb_sext_h_cg
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CROSS</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>PRINT MISSING</td><td>COMMENT</td></tr><tr class="wht">
<td><a href="#inst_tag_uvma_isacov_pkg.rv32zbb_sext_h_cg.cross_rd_rs"  onclick="checkLink(this)" target="detailFrame">cross_rd_rs</a></td>
<td class="rt">0</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
<td></td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='uvma_isacov_pkg.rv32zbb_orc_b_cg'>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbb_orc_b_cg.cp_rs"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbb_orc_b_cg.cp_rs">Summary for Variable cp_rs</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rs</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">2136</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">497</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[2]</td>
<td class="rt">489</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[3]</td>
<td class="rt">543</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[4]</td>
<td class="rt">511</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[5]</td>
<td class="rt">518</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[6]</td>
<td class="rt">505</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[7]</td>
<td class="rt">524</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[8]</td>
<td class="rt">506</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[9]</td>
<td class="rt">496</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[10]</td>
<td class="rt">531</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[11]</td>
<td class="rt">459</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[12]</td>
<td class="rt">494</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[13]</td>
<td class="rt">522</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[14]</td>
<td class="rt">477</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[15]</td>
<td class="rt">549</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[16]</td>
<td class="rt">500</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[17]</td>
<td class="rt">495</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[18]</td>
<td class="rt">499</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[19]</td>
<td class="rt">454</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[20]</td>
<td class="rt">476</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[21]</td>
<td class="rt">544</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[22]</td>
<td class="rt">476</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[23]</td>
<td class="rt">516</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[24]</td>
<td class="rt">506</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[25]</td>
<td class="rt">511</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[26]</td>
<td class="rt">483</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[27]</td>
<td class="rt">473</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[28]</td>
<td class="rt">548</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[29]</td>
<td class="rt">498</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[30]</td>
<td class="rt">535</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[31]</td>
<td class="rt">494</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbb_orc_b_cg.cp_rd"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbb_orc_b_cg.cp_rd">Summary for Variable cp_rd</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rd</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">2168</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">553</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[2]</td>
<td class="rt">462</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[3]</td>
<td class="rt">528</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[4]</td>
<td class="rt">476</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[5]</td>
<td class="rt">482</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[6]</td>
<td class="rt">503</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[7]</td>
<td class="rt">485</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[8]</td>
<td class="rt">470</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[9]</td>
<td class="rt">506</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[10]</td>
<td class="rt">513</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[11]</td>
<td class="rt">571</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[12]</td>
<td class="rt">520</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[13]</td>
<td class="rt">468</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[14]</td>
<td class="rt">510</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[15]</td>
<td class="rt">474</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[16]</td>
<td class="rt">528</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[17]</td>
<td class="rt">478</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[18]</td>
<td class="rt">505</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[19]</td>
<td class="rt">507</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[20]</td>
<td class="rt">488</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[21]</td>
<td class="rt">455</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[22]</td>
<td class="rt">539</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[23]</td>
<td class="rt">474</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[24]</td>
<td class="rt">525</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[25]</td>
<td class="rt">534</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[26]</td>
<td class="rt">522</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[27]</td>
<td class="rt">494</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[28]</td>
<td class="rt">453</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[29]</td>
<td class="rt">502</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[30]</td>
<td class="rt">532</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[31]</td>
<td class="rt">540</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbb_orc_b_cg.cp_rd_rs_hazard"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbb_orc_b_cg.cp_rd_rs_hazard">Summary for Variable cp_rd_rs_hazard</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_rd_rs_hazard</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>RD_00</td>
<td class="rt">1633</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_01</td>
<td class="rt">14</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_02</td>
<td class="rt">13</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_03</td>
<td class="rt">22</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_04</td>
<td class="rt">13</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_05</td>
<td class="rt">16</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_06</td>
<td class="rt">19</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_07</td>
<td class="rt">7</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_08</td>
<td class="rt">16</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_09</td>
<td class="rt">13</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0a</td>
<td class="rt">18</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0b</td>
<td class="rt">13</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0c</td>
<td class="rt">10</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0d</td>
<td class="rt">12</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0e</td>
<td class="rt">18</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0f</td>
<td class="rt">16</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_10</td>
<td class="rt">17</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_11</td>
<td class="rt">14</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_12</td>
<td class="rt">21</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_13</td>
<td class="rt">18</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_14</td>
<td class="rt">19</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_15</td>
<td class="rt">16</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_16</td>
<td class="rt">14</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_17</td>
<td class="rt">22</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_18</td>
<td class="rt">18</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_19</td>
<td class="rt">20</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1a</td>
<td class="rt">21</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1b</td>
<td class="rt">23</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1c</td>
<td class="rt">17</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1d</td>
<td class="rt">14</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1e</td>
<td class="rt">17</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1f</td>
<td class="rt">17</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbb_orc_b_cg.cp_rs_value"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbb_orc_b_cg.cp_rs_value">Summary for Variable cp_rs_value</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rs_value</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>auto_POSITIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>auto_NEGATIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>NEG_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>POS_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto_ZERO</td>
<td class="rt">6863</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NON_ZERO</td>
<td class="rt">10902</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbb_orc_b_cg.cp_rd_value"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbb_orc_b_cg.cp_rd_value">Summary for Variable cp_rd_value</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rd_value</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>auto_POSITIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>auto_NEGATIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>NEG_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>POS_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto_ZERO</td>
<td class="rt">6863</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NON_ZERO</td>
<td class="rt">10902</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbb_orc_b_cg.cp_rs_toggle"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbb_orc_b_cg.cp_rs_toggle">Summary for Variable cp_rs_toggle</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">64</td>
<td class="rt">0</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_rs_toggle</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>BIT31_1</td>
<td class="rt">5048</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_1</td>
<td class="rt">3164</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_1</td>
<td class="rt">3134</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_1</td>
<td class="rt">3148</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_1</td>
<td class="rt">3095</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_1</td>
<td class="rt">3046</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_1</td>
<td class="rt">3038</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_1</td>
<td class="rt">3042</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_1</td>
<td class="rt">3017</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_1</td>
<td class="rt">3013</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_1</td>
<td class="rt">3011</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_1</td>
<td class="rt">3049</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_1</td>
<td class="rt">3057</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_1</td>
<td class="rt">3046</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_1</td>
<td class="rt">3021</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_1</td>
<td class="rt">3218</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_1</td>
<td class="rt">4018</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_1</td>
<td class="rt">3951</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_1</td>
<td class="rt">4139</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_1</td>
<td class="rt">3988</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_1</td>
<td class="rt">4463</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_1</td>
<td class="rt">4480</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_1</td>
<td class="rt">3924</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_1</td>
<td class="rt">3341</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_1</td>
<td class="rt">4306</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_1</td>
<td class="rt">3750</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_1</td>
<td class="rt">3993</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_1</td>
<td class="rt">5015</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_1</td>
<td class="rt">5164</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_1</td>
<td class="rt">5020</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_1</td>
<td class="rt">3937</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_1</td>
<td class="rt">4576</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT31_0</td>
<td class="rt">12717</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_0</td>
<td class="rt">14601</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_0</td>
<td class="rt">14631</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_0</td>
<td class="rt">14617</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_0</td>
<td class="rt">14670</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_0</td>
<td class="rt">14719</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_0</td>
<td class="rt">14727</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_0</td>
<td class="rt">14723</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_0</td>
<td class="rt">14748</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_0</td>
<td class="rt">14752</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_0</td>
<td class="rt">14754</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_0</td>
<td class="rt">14716</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_0</td>
<td class="rt">14708</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_0</td>
<td class="rt">14719</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_0</td>
<td class="rt">14744</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_0</td>
<td class="rt">14547</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_0</td>
<td class="rt">13747</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_0</td>
<td class="rt">13814</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_0</td>
<td class="rt">13626</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_0</td>
<td class="rt">13777</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_0</td>
<td class="rt">13302</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_0</td>
<td class="rt">13285</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_0</td>
<td class="rt">13841</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_0</td>
<td class="rt">14424</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_0</td>
<td class="rt">13459</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_0</td>
<td class="rt">14015</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_0</td>
<td class="rt">13772</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_0</td>
<td class="rt">12750</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_0</td>
<td class="rt">12601</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_0</td>
<td class="rt">12745</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_0</td>
<td class="rt">13828</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_0</td>
<td class="rt">13189</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbb_orc_b_cg.cp_rd_toggle"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbb_orc_b_cg.cp_rd_toggle">Summary for Variable cp_rd_toggle</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">64</td>
<td class="rt">0</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_rd_toggle</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>BIT31_1</td>
<td class="rt">6353</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_1</td>
<td class="rt">6353</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_1</td>
<td class="rt">6353</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_1</td>
<td class="rt">6353</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_1</td>
<td class="rt">6353</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_1</td>
<td class="rt">6353</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_1</td>
<td class="rt">6353</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_1</td>
<td class="rt">6353</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_1</td>
<td class="rt">4557</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_1</td>
<td class="rt">4557</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_1</td>
<td class="rt">4557</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_1</td>
<td class="rt">4557</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_1</td>
<td class="rt">4557</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_1</td>
<td class="rt">4557</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_1</td>
<td class="rt">4557</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_1</td>
<td class="rt">4557</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_1</td>
<td class="rt">7058</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_1</td>
<td class="rt">7058</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_1</td>
<td class="rt">7058</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_1</td>
<td class="rt">7058</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_1</td>
<td class="rt">7058</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_1</td>
<td class="rt">7058</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_1</td>
<td class="rt">7058</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_1</td>
<td class="rt">7058</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_1</td>
<td class="rt">9622</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_1</td>
<td class="rt">9622</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_1</td>
<td class="rt">9622</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_1</td>
<td class="rt">9622</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_1</td>
<td class="rt">9622</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_1</td>
<td class="rt">9622</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_1</td>
<td class="rt">9622</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_1</td>
<td class="rt">9622</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT31_0</td>
<td class="rt">11412</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_0</td>
<td class="rt">11412</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_0</td>
<td class="rt">11412</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_0</td>
<td class="rt">11412</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_0</td>
<td class="rt">11412</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_0</td>
<td class="rt">11412</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_0</td>
<td class="rt">11412</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_0</td>
<td class="rt">11412</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_0</td>
<td class="rt">13208</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_0</td>
<td class="rt">13208</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_0</td>
<td class="rt">13208</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_0</td>
<td class="rt">13208</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_0</td>
<td class="rt">13208</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_0</td>
<td class="rt">13208</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_0</td>
<td class="rt">13208</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_0</td>
<td class="rt">13208</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_0</td>
<td class="rt">10707</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_0</td>
<td class="rt">10707</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_0</td>
<td class="rt">10707</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_0</td>
<td class="rt">10707</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_0</td>
<td class="rt">10707</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_0</td>
<td class="rt">10707</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_0</td>
<td class="rt">10707</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_0</td>
<td class="rt">10707</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_0</td>
<td class="rt">8143</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_0</td>
<td class="rt">8143</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_0</td>
<td class="rt">8143</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_0</td>
<td class="rt">8143</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_0</td>
<td class="rt">8143</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_0</td>
<td class="rt">8143</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_0</td>
<td class="rt">8143</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_0</td>
<td class="rt">8143</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbb_orc_b_cg.cross_rd_rs"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbb_orc_b_cg.cross_rd_rs">Summary for Cross cross_rd_rs</span>
<br clear=all>
<br clear=all>
Samples crossed: cp_rd cp_rs<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="wht">
<td>User Defined Cross Bins</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Cross Bins for cross_rd_rs</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>IGN_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
</div>
<div name='uvma_isacov_pkg.rv32zbb_rev8_cg'>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbb_rev8_cg.cp_rs"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbb_rev8_cg.cp_rs">Summary for Variable cp_rs</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rs</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">2093</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">494</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[2]</td>
<td class="rt">532</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[3]</td>
<td class="rt">503</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[4]</td>
<td class="rt">525</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[5]</td>
<td class="rt">476</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[6]</td>
<td class="rt">471</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[7]</td>
<td class="rt">504</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[8]</td>
<td class="rt">530</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[9]</td>
<td class="rt">484</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[10]</td>
<td class="rt">480</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[11]</td>
<td class="rt">521</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[12]</td>
<td class="rt">504</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[13]</td>
<td class="rt">487</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[14]</td>
<td class="rt">508</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[15]</td>
<td class="rt">495</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[16]</td>
<td class="rt">481</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[17]</td>
<td class="rt">493</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[18]</td>
<td class="rt">502</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[19]</td>
<td class="rt">477</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[20]</td>
<td class="rt">449</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[21]</td>
<td class="rt">487</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[22]</td>
<td class="rt">500</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[23]</td>
<td class="rt">487</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[24]</td>
<td class="rt">488</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[25]</td>
<td class="rt">467</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[26]</td>
<td class="rt">494</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[27]</td>
<td class="rt">478</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[28]</td>
<td class="rt">506</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[29]</td>
<td class="rt">511</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[30]</td>
<td class="rt">450</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[31]</td>
<td class="rt">510</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbb_rev8_cg.cp_rd"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbb_rev8_cg.cp_rd">Summary for Variable cp_rd</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rd</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">2108</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">543</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[2]</td>
<td class="rt">445</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[3]</td>
<td class="rt">529</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[4]</td>
<td class="rt">487</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[5]</td>
<td class="rt">511</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[6]</td>
<td class="rt">486</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[7]</td>
<td class="rt">498</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[8]</td>
<td class="rt">442</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[9]</td>
<td class="rt">464</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[10]</td>
<td class="rt">506</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[11]</td>
<td class="rt">487</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[12]</td>
<td class="rt">467</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[13]</td>
<td class="rt">491</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[14]</td>
<td class="rt">498</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[15]</td>
<td class="rt">468</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[16]</td>
<td class="rt">475</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[17]</td>
<td class="rt">484</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[18]</td>
<td class="rt">508</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[19]</td>
<td class="rt">487</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[20]</td>
<td class="rt">472</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[21]</td>
<td class="rt">520</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[22]</td>
<td class="rt">493</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[23]</td>
<td class="rt">512</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[24]</td>
<td class="rt">517</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[25]</td>
<td class="rt">506</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[26]</td>
<td class="rt">522</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[27]</td>
<td class="rt">532</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[28]</td>
<td class="rt">481</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[29]</td>
<td class="rt">489</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[30]</td>
<td class="rt">464</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[31]</td>
<td class="rt">495</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbb_rev8_cg.cp_rd_rs_hazard"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbb_rev8_cg.cp_rd_rs_hazard">Summary for Variable cp_rd_rs_hazard</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_rd_rs_hazard</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>RD_00</td>
<td class="rt">1601</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_01</td>
<td class="rt">7</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_02</td>
<td class="rt">18</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_03</td>
<td class="rt">16</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_04</td>
<td class="rt">19</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_05</td>
<td class="rt">23</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_06</td>
<td class="rt">11</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_07</td>
<td class="rt">16</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_08</td>
<td class="rt">14</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_09</td>
<td class="rt">10</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0a</td>
<td class="rt">19</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0b</td>
<td class="rt">10</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0c</td>
<td class="rt">22</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0d</td>
<td class="rt">10</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0e</td>
<td class="rt">19</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0f</td>
<td class="rt">23</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_10</td>
<td class="rt">17</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_11</td>
<td class="rt">15</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_12</td>
<td class="rt">21</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_13</td>
<td class="rt">13</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_14</td>
<td class="rt">16</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_15</td>
<td class="rt">18</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_16</td>
<td class="rt">16</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_17</td>
<td class="rt">16</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_18</td>
<td class="rt">17</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_19</td>
<td class="rt">14</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1a</td>
<td class="rt">21</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1b</td>
<td class="rt">17</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1c</td>
<td class="rt">14</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1d</td>
<td class="rt">19</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1e</td>
<td class="rt">15</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1f</td>
<td class="rt">19</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbb_rev8_cg.cp_rs_value"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbb_rev8_cg.cp_rs_value">Summary for Variable cp_rs_value</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rs_value</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>auto_POSITIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>auto_NEGATIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>NEG_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>POS_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto_ZERO</td>
<td class="rt">6709</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NON_ZERO</td>
<td class="rt">10678</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbb_rev8_cg.cp_rd_value"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbb_rev8_cg.cp_rd_value">Summary for Variable cp_rd_value</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rd_value</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>auto_POSITIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>auto_NEGATIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>NEG_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>POS_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto_ZERO</td>
<td class="rt">6709</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NON_ZERO</td>
<td class="rt">10678</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbb_rev8_cg.cp_rs_toggle"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbb_rev8_cg.cp_rs_toggle">Summary for Variable cp_rs_toggle</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">64</td>
<td class="rt">0</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_rs_toggle</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>BIT31_1</td>
<td class="rt">4836</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_1</td>
<td class="rt">3106</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_1</td>
<td class="rt">3101</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_1</td>
<td class="rt">3110</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_1</td>
<td class="rt">2969</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_1</td>
<td class="rt">3046</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_1</td>
<td class="rt">2967</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_1</td>
<td class="rt">3002</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_1</td>
<td class="rt">2944</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_1</td>
<td class="rt">2957</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_1</td>
<td class="rt">2963</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_1</td>
<td class="rt">2917</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_1</td>
<td class="rt">2967</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_1</td>
<td class="rt">2967</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_1</td>
<td class="rt">2936</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_1</td>
<td class="rt">3161</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_1</td>
<td class="rt">3951</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_1</td>
<td class="rt">3827</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_1</td>
<td class="rt">4083</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_1</td>
<td class="rt">3857</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_1</td>
<td class="rt">4306</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_1</td>
<td class="rt">4344</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_1</td>
<td class="rt">3838</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_1</td>
<td class="rt">3294</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_1</td>
<td class="rt">4170</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_1</td>
<td class="rt">3593</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_1</td>
<td class="rt">3833</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_1</td>
<td class="rt">4813</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_1</td>
<td class="rt">4981</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_1</td>
<td class="rt">4943</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_1</td>
<td class="rt">3909</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_1</td>
<td class="rt">4308</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT31_0</td>
<td class="rt">12551</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_0</td>
<td class="rt">14281</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_0</td>
<td class="rt">14286</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_0</td>
<td class="rt">14277</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_0</td>
<td class="rt">14418</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_0</td>
<td class="rt">14341</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_0</td>
<td class="rt">14420</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_0</td>
<td class="rt">14385</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_0</td>
<td class="rt">14443</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_0</td>
<td class="rt">14430</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_0</td>
<td class="rt">14424</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_0</td>
<td class="rt">14470</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_0</td>
<td class="rt">14420</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_0</td>
<td class="rt">14420</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_0</td>
<td class="rt">14451</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_0</td>
<td class="rt">14226</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_0</td>
<td class="rt">13436</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_0</td>
<td class="rt">13560</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_0</td>
<td class="rt">13304</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_0</td>
<td class="rt">13530</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_0</td>
<td class="rt">13081</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_0</td>
<td class="rt">13043</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_0</td>
<td class="rt">13549</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_0</td>
<td class="rt">14093</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_0</td>
<td class="rt">13217</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_0</td>
<td class="rt">13794</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_0</td>
<td class="rt">13554</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_0</td>
<td class="rt">12574</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_0</td>
<td class="rt">12406</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_0</td>
<td class="rt">12444</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_0</td>
<td class="rt">13478</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_0</td>
<td class="rt">13079</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbb_rev8_cg.cp_rd_toggle"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbb_rev8_cg.cp_rd_toggle">Summary for Variable cp_rd_toggle</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">64</td>
<td class="rt">0</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_rd_toggle</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>BIT31_1</td>
<td class="rt">4170</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_1</td>
<td class="rt">3593</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_1</td>
<td class="rt">3833</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_1</td>
<td class="rt">4813</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_1</td>
<td class="rt">4981</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_1</td>
<td class="rt">4943</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_1</td>
<td class="rt">3909</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_1</td>
<td class="rt">4308</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_1</td>
<td class="rt">3951</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_1</td>
<td class="rt">3827</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_1</td>
<td class="rt">4083</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_1</td>
<td class="rt">3857</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_1</td>
<td class="rt">4306</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_1</td>
<td class="rt">4344</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_1</td>
<td class="rt">3838</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_1</td>
<td class="rt">3294</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_1</td>
<td class="rt">2944</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_1</td>
<td class="rt">2957</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_1</td>
<td class="rt">2963</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_1</td>
<td class="rt">2917</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_1</td>
<td class="rt">2967</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_1</td>
<td class="rt">2967</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_1</td>
<td class="rt">2936</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_1</td>
<td class="rt">3161</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_1</td>
<td class="rt">4836</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_1</td>
<td class="rt">3106</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_1</td>
<td class="rt">3101</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_1</td>
<td class="rt">3110</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_1</td>
<td class="rt">2969</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_1</td>
<td class="rt">3046</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_1</td>
<td class="rt">2967</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_1</td>
<td class="rt">3002</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT31_0</td>
<td class="rt">13217</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_0</td>
<td class="rt">13794</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_0</td>
<td class="rt">13554</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_0</td>
<td class="rt">12574</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_0</td>
<td class="rt">12406</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_0</td>
<td class="rt">12444</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_0</td>
<td class="rt">13478</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_0</td>
<td class="rt">13079</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_0</td>
<td class="rt">13436</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_0</td>
<td class="rt">13560</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_0</td>
<td class="rt">13304</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_0</td>
<td class="rt">13530</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_0</td>
<td class="rt">13081</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_0</td>
<td class="rt">13043</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_0</td>
<td class="rt">13549</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_0</td>
<td class="rt">14093</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_0</td>
<td class="rt">14443</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_0</td>
<td class="rt">14430</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_0</td>
<td class="rt">14424</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_0</td>
<td class="rt">14470</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_0</td>
<td class="rt">14420</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_0</td>
<td class="rt">14420</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_0</td>
<td class="rt">14451</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_0</td>
<td class="rt">14226</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_0</td>
<td class="rt">12551</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_0</td>
<td class="rt">14281</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_0</td>
<td class="rt">14286</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_0</td>
<td class="rt">14277</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_0</td>
<td class="rt">14418</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_0</td>
<td class="rt">14341</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_0</td>
<td class="rt">14420</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_0</td>
<td class="rt">14385</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbb_rev8_cg.cross_rd_rs"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbb_rev8_cg.cross_rd_rs">Summary for Cross cross_rd_rs</span>
<br clear=all>
<br clear=all>
Samples crossed: cp_rd cp_rs<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="wht">
<td>User Defined Cross Bins</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Cross Bins for cross_rd_rs</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>IGN_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
</div>
<div name='uvma_isacov_pkg.rv32zbb_sext_b_cg'>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbb_sext_b_cg.cp_rs"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbb_sext_b_cg.cp_rs">Summary for Variable cp_rs</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rs</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">2057</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">485</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[2]</td>
<td class="rt">518</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[3]</td>
<td class="rt">504</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[4]</td>
<td class="rt">504</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[5]</td>
<td class="rt">500</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[6]</td>
<td class="rt">513</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[7]</td>
<td class="rt">529</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[8]</td>
<td class="rt">511</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[9]</td>
<td class="rt">529</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[10]</td>
<td class="rt">498</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[11]</td>
<td class="rt">484</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[12]</td>
<td class="rt">467</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[13]</td>
<td class="rt">504</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[14]</td>
<td class="rt">466</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[15]</td>
<td class="rt">476</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[16]</td>
<td class="rt">485</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[17]</td>
<td class="rt">533</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[18]</td>
<td class="rt">488</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[19]</td>
<td class="rt">509</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[20]</td>
<td class="rt">473</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[21]</td>
<td class="rt">500</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[22]</td>
<td class="rt">531</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[23]</td>
<td class="rt">494</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[24]</td>
<td class="rt">480</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[25]</td>
<td class="rt">440</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[26]</td>
<td class="rt">516</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[27]</td>
<td class="rt">536</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[28]</td>
<td class="rt">475</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[29]</td>
<td class="rt">529</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[30]</td>
<td class="rt">487</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[31]</td>
<td class="rt">480</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbb_sext_b_cg.cp_rd"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbb_sext_b_cg.cp_rd">Summary for Variable cp_rd</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rd</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">2094</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">541</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[2]</td>
<td class="rt">462</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[3]</td>
<td class="rt">557</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[4]</td>
<td class="rt">486</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[5]</td>
<td class="rt">533</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[6]</td>
<td class="rt">500</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[7]</td>
<td class="rt">523</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[8]</td>
<td class="rt">466</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[9]</td>
<td class="rt">481</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[10]</td>
<td class="rt">486</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[11]</td>
<td class="rt">479</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[12]</td>
<td class="rt">491</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[13]</td>
<td class="rt">467</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[14]</td>
<td class="rt">485</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[15]</td>
<td class="rt">502</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[16]</td>
<td class="rt">497</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[17]</td>
<td class="rt">479</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[18]</td>
<td class="rt">462</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[19]</td>
<td class="rt">478</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[20]</td>
<td class="rt">522</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[21]</td>
<td class="rt">514</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[22]</td>
<td class="rt">530</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[23]</td>
<td class="rt">517</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[24]</td>
<td class="rt">482</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[25]</td>
<td class="rt">494</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[26]</td>
<td class="rt">537</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[27]</td>
<td class="rt">489</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[28]</td>
<td class="rt">504</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[29]</td>
<td class="rt">480</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[30]</td>
<td class="rt">464</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[31]</td>
<td class="rt">499</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbb_sext_b_cg.cp_rd_rs_hazard"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbb_sext_b_cg.cp_rd_rs_hazard">Summary for Variable cp_rd_rs_hazard</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_rd_rs_hazard</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>RD_00</td>
<td class="rt">1581</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_01</td>
<td class="rt">14</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_02</td>
<td class="rt">9</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_03</td>
<td class="rt">19</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_04</td>
<td class="rt">10</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_05</td>
<td class="rt">15</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_06</td>
<td class="rt">18</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_07</td>
<td class="rt">19</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_08</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_09</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0a</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0b</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0c</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0d</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0e</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0f</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_10</td>
<td class="rt">10</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_11</td>
<td class="rt">15</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_12</td>
<td class="rt">11</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_13</td>
<td class="rt">13</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_14</td>
<td class="rt">13</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_15</td>
<td class="rt">18</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_16</td>
<td class="rt">16</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_17</td>
<td class="rt">18</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_18</td>
<td class="rt">16</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_19</td>
<td class="rt">8</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1a</td>
<td class="rt">22</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1b</td>
<td class="rt">24</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1c</td>
<td class="rt">17</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1d</td>
<td class="rt">22</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1e</td>
<td class="rt">10</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1f</td>
<td class="rt">15</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbb_sext_b_cg.cp_rs_value"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbb_sext_b_cg.cp_rs_value">Summary for Variable cp_rs_value</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rs_value</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>auto_POSITIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>auto_NEGATIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>NEG_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>POS_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto_ZERO</td>
<td class="rt">6752</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NON_ZERO</td>
<td class="rt">10749</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbb_sext_b_cg.cp_rd_value"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbb_sext_b_cg.cp_rd_value">Summary for Variable cp_rd_value</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rd_value</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>auto_POSITIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>auto_NEGATIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>NEG_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>POS_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto_ZERO</td>
<td class="rt">8020</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NON_ZERO</td>
<td class="rt">9481</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbb_sext_b_cg.cp_rs_toggle"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbb_sext_b_cg.cp_rs_toggle">Summary for Variable cp_rs_toggle</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">64</td>
<td class="rt">0</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_rs_toggle</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>BIT31_1</td>
<td class="rt">4989</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_1</td>
<td class="rt">3218</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_1</td>
<td class="rt">3260</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_1</td>
<td class="rt">3232</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_1</td>
<td class="rt">3118</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_1</td>
<td class="rt">3162</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_1</td>
<td class="rt">3113</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_1</td>
<td class="rt">3093</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_1</td>
<td class="rt">3085</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_1</td>
<td class="rt">3063</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_1</td>
<td class="rt">3021</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_1</td>
<td class="rt">3103</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_1</td>
<td class="rt">3111</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_1</td>
<td class="rt">3112</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_1</td>
<td class="rt">3101</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_1</td>
<td class="rt">3274</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_1</td>
<td class="rt">3983</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_1</td>
<td class="rt">3953</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_1</td>
<td class="rt">4173</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_1</td>
<td class="rt">4024</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_1</td>
<td class="rt">4455</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_1</td>
<td class="rt">4480</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_1</td>
<td class="rt">4030</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_1</td>
<td class="rt">3491</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_1</td>
<td class="rt">4207</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_1</td>
<td class="rt">3754</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_1</td>
<td class="rt">4014</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_1</td>
<td class="rt">4995</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_1</td>
<td class="rt">5095</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_1</td>
<td class="rt">4995</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_1</td>
<td class="rt">3990</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_1</td>
<td class="rt">4455</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT31_0</td>
<td class="rt">12512</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_0</td>
<td class="rt">14283</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_0</td>
<td class="rt">14241</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_0</td>
<td class="rt">14269</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_0</td>
<td class="rt">14383</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_0</td>
<td class="rt">14339</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_0</td>
<td class="rt">14388</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_0</td>
<td class="rt">14408</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_0</td>
<td class="rt">14416</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_0</td>
<td class="rt">14438</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_0</td>
<td class="rt">14480</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_0</td>
<td class="rt">14398</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_0</td>
<td class="rt">14390</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_0</td>
<td class="rt">14389</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_0</td>
<td class="rt">14400</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_0</td>
<td class="rt">14227</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_0</td>
<td class="rt">13518</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_0</td>
<td class="rt">13548</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_0</td>
<td class="rt">13328</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_0</td>
<td class="rt">13477</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_0</td>
<td class="rt">13046</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_0</td>
<td class="rt">13021</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_0</td>
<td class="rt">13471</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_0</td>
<td class="rt">14010</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_0</td>
<td class="rt">13294</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_0</td>
<td class="rt">13747</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_0</td>
<td class="rt">13487</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_0</td>
<td class="rt">12506</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_0</td>
<td class="rt">12406</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_0</td>
<td class="rt">12506</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_0</td>
<td class="rt">13511</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_0</td>
<td class="rt">13046</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbb_sext_b_cg.cp_rd_toggle"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbb_sext_b_cg.cp_rd_toggle">Summary for Variable cp_rd_toggle</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">64</td>
<td class="rt">0</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_rd_toggle</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>BIT31_1</td>
<td class="rt">4207</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_1</td>
<td class="rt">4207</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_1</td>
<td class="rt">4207</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_1</td>
<td class="rt">4207</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_1</td>
<td class="rt">4207</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_1</td>
<td class="rt">4207</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_1</td>
<td class="rt">4207</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_1</td>
<td class="rt">4207</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_1</td>
<td class="rt">4207</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_1</td>
<td class="rt">4207</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_1</td>
<td class="rt">4207</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_1</td>
<td class="rt">4207</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_1</td>
<td class="rt">4207</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_1</td>
<td class="rt">4207</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_1</td>
<td class="rt">4207</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_1</td>
<td class="rt">4207</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_1</td>
<td class="rt">4207</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_1</td>
<td class="rt">4207</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_1</td>
<td class="rt">4207</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_1</td>
<td class="rt">4207</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_1</td>
<td class="rt">4207</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_1</td>
<td class="rt">4207</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_1</td>
<td class="rt">4207</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_1</td>
<td class="rt">4207</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_1</td>
<td class="rt">4207</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_1</td>
<td class="rt">3754</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_1</td>
<td class="rt">4014</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_1</td>
<td class="rt">4995</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_1</td>
<td class="rt">5095</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_1</td>
<td class="rt">4995</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_1</td>
<td class="rt">3990</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_1</td>
<td class="rt">4455</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT31_0</td>
<td class="rt">13294</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_0</td>
<td class="rt">13294</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_0</td>
<td class="rt">13294</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_0</td>
<td class="rt">13294</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_0</td>
<td class="rt">13294</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_0</td>
<td class="rt">13294</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_0</td>
<td class="rt">13294</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_0</td>
<td class="rt">13294</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_0</td>
<td class="rt">13294</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_0</td>
<td class="rt">13294</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_0</td>
<td class="rt">13294</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_0</td>
<td class="rt">13294</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_0</td>
<td class="rt">13294</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_0</td>
<td class="rt">13294</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_0</td>
<td class="rt">13294</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_0</td>
<td class="rt">13294</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_0</td>
<td class="rt">13294</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_0</td>
<td class="rt">13294</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_0</td>
<td class="rt">13294</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_0</td>
<td class="rt">13294</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_0</td>
<td class="rt">13294</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_0</td>
<td class="rt">13294</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_0</td>
<td class="rt">13294</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_0</td>
<td class="rt">13294</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_0</td>
<td class="rt">13294</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_0</td>
<td class="rt">13747</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_0</td>
<td class="rt">13487</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_0</td>
<td class="rt">12506</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_0</td>
<td class="rt">12406</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_0</td>
<td class="rt">12506</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_0</td>
<td class="rt">13511</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_0</td>
<td class="rt">13046</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbb_sext_b_cg.cross_rd_rs"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbb_sext_b_cg.cross_rd_rs">Summary for Cross cross_rd_rs</span>
<br clear=all>
<br clear=all>
Samples crossed: cp_rd cp_rs<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="wht">
<td>User Defined Cross Bins</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Cross Bins for cross_rd_rs</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>IGN_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
</div>
<div name='uvma_isacov_pkg.rv32zbb_sext_h_cg'>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbb_sext_h_cg.cp_rs"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbb_sext_h_cg.cp_rs">Summary for Variable cp_rs</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rs</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">2039</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">516</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[2]</td>
<td class="rt">478</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[3]</td>
<td class="rt">507</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[4]</td>
<td class="rt">492</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[5]</td>
<td class="rt">525</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[6]</td>
<td class="rt">520</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[7]</td>
<td class="rt">490</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[8]</td>
<td class="rt">492</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[9]</td>
<td class="rt">446</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[10]</td>
<td class="rt">483</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[11]</td>
<td class="rt">488</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[12]</td>
<td class="rt">455</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[13]</td>
<td class="rt">499</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[14]</td>
<td class="rt">474</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[15]</td>
<td class="rt">481</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[16]</td>
<td class="rt">496</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[17]</td>
<td class="rt">505</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[18]</td>
<td class="rt">479</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[19]</td>
<td class="rt">521</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[20]</td>
<td class="rt">488</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[21]</td>
<td class="rt">464</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[22]</td>
<td class="rt">513</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[23]</td>
<td class="rt">509</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[24]</td>
<td class="rt">492</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[25]</td>
<td class="rt">530</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[26]</td>
<td class="rt">527</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[27]</td>
<td class="rt">458</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[28]</td>
<td class="rt">482</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[29]</td>
<td class="rt">468</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[30]</td>
<td class="rt">508</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[31]</td>
<td class="rt">510</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbb_sext_h_cg.cp_rd"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbb_sext_h_cg.cp_rd">Summary for Variable cp_rd</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rd</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">2091</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">508</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[2]</td>
<td class="rt">455</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[3]</td>
<td class="rt">568</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[4]</td>
<td class="rt">478</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[5]</td>
<td class="rt">458</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[6]</td>
<td class="rt">512</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[7]</td>
<td class="rt">514</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[8]</td>
<td class="rt">485</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[9]</td>
<td class="rt">471</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[10]</td>
<td class="rt">472</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[11]</td>
<td class="rt">466</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[12]</td>
<td class="rt">473</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[13]</td>
<td class="rt">474</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[14]</td>
<td class="rt">439</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[15]</td>
<td class="rt">471</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[16]</td>
<td class="rt">478</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[17]</td>
<td class="rt">504</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[18]</td>
<td class="rt">499</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[19]</td>
<td class="rt">493</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[20]</td>
<td class="rt">524</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[21]</td>
<td class="rt">485</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[22]</td>
<td class="rt">518</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[23]</td>
<td class="rt">490</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[24]</td>
<td class="rt">476</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[25]</td>
<td class="rt">483</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[26]</td>
<td class="rt">522</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[27]</td>
<td class="rt">512</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[28]</td>
<td class="rt">515</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[29]</td>
<td class="rt">520</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[30]</td>
<td class="rt">540</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[31]</td>
<td class="rt">441</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbb_sext_h_cg.cp_rd_rs_hazard"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbb_sext_h_cg.cp_rd_rs_hazard">Summary for Variable cp_rd_rs_hazard</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_rd_rs_hazard</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>RD_00</td>
<td class="rt">1571</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_01</td>
<td class="rt">18</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_02</td>
<td class="rt">9</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_03</td>
<td class="rt">21</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_04</td>
<td class="rt">18</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_05</td>
<td class="rt">17</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_06</td>
<td class="rt">24</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_07</td>
<td class="rt">13</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_08</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_09</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0a</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0b</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0c</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0d</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0e</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0f</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_10</td>
<td class="rt">21</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_11</td>
<td class="rt">17</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_12</td>
<td class="rt">14</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_13</td>
<td class="rt">12</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_14</td>
<td class="rt">21</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_15</td>
<td class="rt">15</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_16</td>
<td class="rt">15</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_17</td>
<td class="rt">21</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_18</td>
<td class="rt">11</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_19</td>
<td class="rt">14</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1a</td>
<td class="rt">13</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1b</td>
<td class="rt">15</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1c</td>
<td class="rt">20</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1d</td>
<td class="rt">18</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1e</td>
<td class="rt">17</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1f</td>
<td class="rt">11</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbb_sext_h_cg.cp_rs_value"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbb_sext_h_cg.cp_rs_value">Summary for Variable cp_rs_value</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rs_value</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>auto_POSITIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>auto_NEGATIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>NEG_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>POS_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto_ZERO</td>
<td class="rt">6677</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NON_ZERO</td>
<td class="rt">10658</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbb_sext_h_cg.cp_rd_value"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbb_sext_h_cg.cp_rd_value">Summary for Variable cp_rd_value</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rd_value</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>auto_POSITIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>auto_NEGATIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>NEG_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>POS_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto_ZERO</td>
<td class="rt">7316</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NON_ZERO</td>
<td class="rt">10019</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbb_sext_h_cg.cp_rs_toggle"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbb_sext_h_cg.cp_rs_toggle">Summary for Variable cp_rs_toggle</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">64</td>
<td class="rt">0</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_rs_toggle</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>BIT31_1</td>
<td class="rt">4933</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_1</td>
<td class="rt">3185</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_1</td>
<td class="rt">3173</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_1</td>
<td class="rt">3198</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_1</td>
<td class="rt">3116</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_1</td>
<td class="rt">3130</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_1</td>
<td class="rt">3076</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_1</td>
<td class="rt">3053</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_1</td>
<td class="rt">3068</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_1</td>
<td class="rt">3064</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_1</td>
<td class="rt">3062</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_1</td>
<td class="rt">3059</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_1</td>
<td class="rt">3072</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_1</td>
<td class="rt">3064</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_1</td>
<td class="rt">3029</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_1</td>
<td class="rt">3243</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_1</td>
<td class="rt">4031</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_1</td>
<td class="rt">3952</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_1</td>
<td class="rt">4105</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_1</td>
<td class="rt">4003</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_1</td>
<td class="rt">4372</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_1</td>
<td class="rt">4440</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_1</td>
<td class="rt">3920</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_1</td>
<td class="rt">3384</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_1</td>
<td class="rt">4238</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_1</td>
<td class="rt">3668</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_1</td>
<td class="rt">3879</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_1</td>
<td class="rt">4977</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_1</td>
<td class="rt">5046</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_1</td>
<td class="rt">5055</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_1</td>
<td class="rt">3895</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_1</td>
<td class="rt">4392</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT31_0</td>
<td class="rt">12402</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_0</td>
<td class="rt">14150</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_0</td>
<td class="rt">14162</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_0</td>
<td class="rt">14137</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_0</td>
<td class="rt">14219</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_0</td>
<td class="rt">14205</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_0</td>
<td class="rt">14259</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_0</td>
<td class="rt">14282</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_0</td>
<td class="rt">14267</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_0</td>
<td class="rt">14271</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_0</td>
<td class="rt">14273</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_0</td>
<td class="rt">14276</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_0</td>
<td class="rt">14263</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_0</td>
<td class="rt">14271</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_0</td>
<td class="rt">14306</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_0</td>
<td class="rt">14092</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_0</td>
<td class="rt">13304</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_0</td>
<td class="rt">13383</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_0</td>
<td class="rt">13230</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_0</td>
<td class="rt">13332</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_0</td>
<td class="rt">12963</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_0</td>
<td class="rt">12895</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_0</td>
<td class="rt">13415</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_0</td>
<td class="rt">13951</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_0</td>
<td class="rt">13097</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_0</td>
<td class="rt">13667</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_0</td>
<td class="rt">13456</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_0</td>
<td class="rt">12358</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_0</td>
<td class="rt">12289</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_0</td>
<td class="rt">12280</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_0</td>
<td class="rt">13440</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_0</td>
<td class="rt">12943</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbb_sext_h_cg.cp_rd_toggle"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbb_sext_h_cg.cp_rd_toggle">Summary for Variable cp_rd_toggle</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">64</td>
<td class="rt">0</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_rd_toggle</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>BIT31_1</td>
<td class="rt">4031</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_1</td>
<td class="rt">4031</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_1</td>
<td class="rt">4031</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_1</td>
<td class="rt">4031</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_1</td>
<td class="rt">4031</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_1</td>
<td class="rt">4031</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_1</td>
<td class="rt">4031</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_1</td>
<td class="rt">4031</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_1</td>
<td class="rt">4031</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_1</td>
<td class="rt">4031</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_1</td>
<td class="rt">4031</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_1</td>
<td class="rt">4031</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_1</td>
<td class="rt">4031</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_1</td>
<td class="rt">4031</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_1</td>
<td class="rt">4031</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_1</td>
<td class="rt">4031</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_1</td>
<td class="rt">4031</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_1</td>
<td class="rt">3952</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_1</td>
<td class="rt">4105</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_1</td>
<td class="rt">4003</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_1</td>
<td class="rt">4372</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_1</td>
<td class="rt">4440</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_1</td>
<td class="rt">3920</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_1</td>
<td class="rt">3384</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_1</td>
<td class="rt">4238</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_1</td>
<td class="rt">3668</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_1</td>
<td class="rt">3879</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_1</td>
<td class="rt">4977</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_1</td>
<td class="rt">5046</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_1</td>
<td class="rt">5055</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_1</td>
<td class="rt">3895</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_1</td>
<td class="rt">4392</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT31_0</td>
<td class="rt">13304</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_0</td>
<td class="rt">13304</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_0</td>
<td class="rt">13304</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_0</td>
<td class="rt">13304</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_0</td>
<td class="rt">13304</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_0</td>
<td class="rt">13304</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_0</td>
<td class="rt">13304</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_0</td>
<td class="rt">13304</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_0</td>
<td class="rt">13304</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_0</td>
<td class="rt">13304</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_0</td>
<td class="rt">13304</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_0</td>
<td class="rt">13304</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_0</td>
<td class="rt">13304</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_0</td>
<td class="rt">13304</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_0</td>
<td class="rt">13304</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_0</td>
<td class="rt">13304</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_0</td>
<td class="rt">13304</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_0</td>
<td class="rt">13383</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_0</td>
<td class="rt">13230</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_0</td>
<td class="rt">13332</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_0</td>
<td class="rt">12963</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_0</td>
<td class="rt">12895</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_0</td>
<td class="rt">13415</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_0</td>
<td class="rt">13951</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_0</td>
<td class="rt">13097</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_0</td>
<td class="rt">13667</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_0</td>
<td class="rt">13456</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_0</td>
<td class="rt">12358</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_0</td>
<td class="rt">12289</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_0</td>
<td class="rt">12280</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_0</td>
<td class="rt">13440</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_0</td>
<td class="rt">12943</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32zbb_sext_h_cg.cross_rd_rs"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32zbb_sext_h_cg.cross_rd_rs">Summary for Cross cross_rd_rs</span>
<br clear=all>
<br clear=all>
Samples crossed: cp_rd cp_rs<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="wht">
<td>User Defined Cross Bins</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Cross Bins for cross_rd_rs</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>IGN_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="uvma_isacov_pkg.rv32zbb_orc_b_cg">
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbb_orc_b_cg.cp_rs">Variable : cp_rs</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbb_orc_b_cg.cp_rd">Variable : cp_rd</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbb_orc_b_cg.cp_rd_rs_hazard">Variable : cp_rd_rs_hazard</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbb_orc_b_cg.cp_rs_value">Variable : cp_rs_value</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbb_orc_b_cg.cp_rd_value">Variable : cp_rd_value</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbb_orc_b_cg.cp_rs_toggle">Variable : cp_rs_toggle</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbb_orc_b_cg.cp_rd_toggle">Variable : cp_rd_toggle</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbb_orc_b_cg.cross_rd_rs">Cross : cross_rd_rs</a>    </li>
  </ul>
  <ul name="uvma_isacov_pkg.rv32zbb_rev8_cg">
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbb_rev8_cg.cp_rs">Variable : cp_rs</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbb_rev8_cg.cp_rd">Variable : cp_rd</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbb_rev8_cg.cp_rd_rs_hazard">Variable : cp_rd_rs_hazard</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbb_rev8_cg.cp_rs_value">Variable : cp_rs_value</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbb_rev8_cg.cp_rd_value">Variable : cp_rd_value</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbb_rev8_cg.cp_rs_toggle">Variable : cp_rs_toggle</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbb_rev8_cg.cp_rd_toggle">Variable : cp_rd_toggle</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbb_rev8_cg.cross_rd_rs">Cross : cross_rd_rs</a>    </li>
  </ul>
  <ul name="uvma_isacov_pkg.rv32zbb_sext_b_cg">
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbb_sext_b_cg.cp_rs">Variable : cp_rs</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbb_sext_b_cg.cp_rd">Variable : cp_rd</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbb_sext_b_cg.cp_rd_rs_hazard">Variable : cp_rd_rs_hazard</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbb_sext_b_cg.cp_rs_value">Variable : cp_rs_value</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbb_sext_b_cg.cp_rd_value">Variable : cp_rd_value</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbb_sext_b_cg.cp_rs_toggle">Variable : cp_rs_toggle</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbb_sext_b_cg.cp_rd_toggle">Variable : cp_rd_toggle</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbb_sext_b_cg.cross_rd_rs">Cross : cross_rd_rs</a>    </li>
  </ul>
  <ul name="uvma_isacov_pkg.rv32zbb_sext_h_cg">
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbb_sext_h_cg.cp_rs">Variable : cp_rs</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbb_sext_h_cg.cp_rd">Variable : cp_rd</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbb_sext_h_cg.cp_rd_rs_hazard">Variable : cp_rd_rs_hazard</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbb_sext_h_cg.cp_rs_value">Variable : cp_rs_value</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbb_sext_h_cg.cp_rd_value">Variable : cp_rd_value</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbb_sext_h_cg.cp_rs_toggle">Variable : cp_rs_toggle</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbb_sext_h_cg.cp_rd_toggle">Variable : cp_rd_toggle</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32zbb_sext_h_cg.cross_rd_rs">Cross : cross_rd_rs</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
