Analysis & Synthesis report for Z80_FPGA
Sun Nov 10 12:44:23 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Z80_FPGA|ps2_keyboard_to_ascii:inst162|state
 11. State Machine - |Z80_FPGA|uart:inst8|tx_state
 12. State Machine - |Z80_FPGA|uart:inst8|recv_state
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated
 20. Source assignments for FPGA_ROM:inst240|altsyncram:altsyncram_component|altsyncram_b2a1:auto_generated
 21. Source assignments for Two_Port_RAM:inst271|altsyncram:altsyncram_component|altsyncram_i5g2:auto_generated
 22. Parameter Settings for User Entity Instance: Microcomputer:inst|T80s:cpu1
 23. Parameter Settings for User Entity Instance: Microcomputer:inst|T80s:cpu1|T80:u0
 24. Parameter Settings for User Entity Instance: Microcomputer:inst|T80s:cpu1|T80:u0|T80_MCode:mcode
 25. Parameter Settings for User Entity Instance: Microcomputer:inst|T80s:cpu1|T80:u0|T80_ALU:alu
 26. Parameter Settings for User Entity Instance: PLL01_50:inst4|altpll:altpll_component
 27. Parameter Settings for User Entity Instance: FPGA_ROM_16K:inst44|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: uart:inst8
 29. Parameter Settings for User Entity Instance: vga80x40:inst7|ctrm:\counters:U_HCTR
 30. Parameter Settings for User Entity Instance: vga80x40:inst7|ctrm:\counters:U_VCTR
 31. Parameter Settings for User Entity Instance: vga80x40:inst7|ctrm:\counters:U_CHRX
 32. Parameter Settings for User Entity Instance: vga80x40:inst7|ctrm:\counters:U_CHRY
 33. Parameter Settings for User Entity Instance: vga80x40:inst7|ctrm:\counters:U_SCRX
 34. Parameter Settings for User Entity Instance: vga80x40:inst7|ctrm:\counters:U_SCRY
 35. Parameter Settings for User Entity Instance: vga80x40:inst7|losr:U_LOSR
 36. Parameter Settings for User Entity Instance: FPGA_ROM:inst240|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: Two_Port_RAM:inst271|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: ps2_keyboard_to_ascii:inst162
 39. Parameter Settings for User Entity Instance: ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0
 40. Parameter Settings for User Entity Instance: ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk
 41. Parameter Settings for User Entity Instance: ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data
 42. Parameter Settings for User Entity Instance: spi_16bit_master:inst347
 43. Parameter Settings for User Entity Instance: Counter01_32:inst5|lpm_counter:LPM_COUNTER_component
 44. Parameter Settings for User Entity Instance: spi_master:inst490
 45. Parameter Settings for User Entity Instance: Counter01_32:inst250|lpm_counter:LPM_COUNTER_component
 46. altpll Parameter Settings by Entity Instance
 47. altsyncram Parameter Settings by Entity Instance
 48. Port Connectivity Checks: "vga80x40:inst7|ctrm:\counters:U_HCTR"
 49. Port Connectivity Checks: "Microcomputer:inst|T80s:cpu1|T80:u0"
 50. Post-Synthesis Netlist Statistics for Top Partition
 51. Elapsed Time Per Partition
 52. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Nov 10 12:44:22 2019       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; Z80_FPGA                                    ;
; Top-level Entity Name              ; Z80_FPGA                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,006                                       ;
;     Total combinational functions  ; 3,778                                       ;
;     Dedicated logic registers      ; 815                                         ;
; Total registers                    ; 815                                         ;
; Total pins                         ; 155                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 196,608                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; Z80_FPGA           ; Z80_FPGA           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                ;
+--------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                              ; Library ;
+--------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------+---------+
; Components/Z80/T80.vhd               ; yes             ; User VHDL File                         ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80.vhd             ;         ;
; Components/Z80/T80_ALU.vhd           ; yes             ; User VHDL File                         ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80_ALU.vhd         ;         ;
; Components/Z80/T80_MCode.vhd         ; yes             ; User VHDL File                         ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80_MCode.vhd       ;         ;
; Components/Z80/T80_Reg.vhd           ; yes             ; User VHDL File                         ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80_Reg.vhd         ;         ;
; Components/Z80/T80_Pack.vhd          ; yes             ; User VHDL File                         ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80_Pack.vhd        ;         ;
; Components/Z80/T80s.vhd              ; yes             ; User VHDL File                         ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80s.vhd            ;         ;
; microcomputer.vhd                    ; yes             ; User VHDL File                         ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/microcomputer.vhd                  ;         ;
; Z80_FPGA.bdf                         ; yes             ; User Block Diagram/Schematic File      ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf                       ;         ;
; FPGA_ROM.v                           ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/FPGA_ROM.v                         ;         ;
; spi_16bit_master.vhd                 ; yes             ; User VHDL File                         ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/spi_16bit_master.vhd               ;         ;
; FPGA_ROM_16K.v                       ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/FPGA_ROM_16K.v                     ;         ;
; 74373.bdf                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf                        ;         ;
; 21mux.bdf                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/21mux.bdf                        ;         ;
; 74244.bdf                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf                        ;         ;
; pll01_50.v                           ; yes             ; Auto-Found Wizard-Generated File       ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/pll01_50.v                         ;         ;
; altpll.tdf                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf                         ;         ;
; aglobal180.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                     ;         ;
; stratix_pll.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc                    ;         ;
; stratixii_pll.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc                  ;         ;
; cycloneii_pll.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                  ;         ;
; db/pll01_50_altpll.v                 ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/pll01_50_altpll.v               ;         ;
; 74138.bdf                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74138.bdf                        ;         ;
; 74684.bdf                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74684.bdf                        ;         ;
; 74165.bdf                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74165.bdf                        ;         ;
; 74157.bdf                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74157.bdf                        ;         ;
; 74148.bdf                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74148.bdf                        ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                     ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc              ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                        ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                     ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                      ;         ;
; altrom.inc                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                         ;         ;
; altram.inc                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                         ;         ;
; altdpram.inc                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                       ;         ;
; db/altsyncram_c7c1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/altsyncram_c7c1.tdf             ;         ;
; ./ROM_HEX_FILES/SBC-MON2_4+4K+4K.HEX ; yes             ; Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ROM_HEX_FILES/SBC-MON2_4+4K+4K.HEX ;         ;
; db/decode_c8a.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/decode_c8a.tdf                  ;         ;
; db/mux_3nb.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/mux_3nb.tdf                     ;         ;
; uart.v                               ; yes             ; Auto-Found Verilog HDL File            ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v                             ;         ;
; 74164.bdf                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74164.bdf                        ;         ;
; 74373b.bdf                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf                       ;         ;
; vga80x40.vhd                         ; yes             ; Auto-Found VHDL File                   ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/vga80x40.vhd                       ;         ;
; ctrm.vhd                             ; yes             ; Auto-Found VHDL File                   ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd                           ;         ;
; losr.vhd                             ; yes             ; Auto-Found VHDL File                   ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/losr.vhd                           ;         ;
; db/altsyncram_b2a1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/altsyncram_b2a1.tdf             ;         ;
; lat0-12.hex                          ; yes             ; Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/lat0-12.hex                        ;         ;
; two_port_ram.v                       ; yes             ; Auto-Found Wizard-Generated File       ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/two_port_ram.v                     ;         ;
; db/altsyncram_i5g2.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/altsyncram_i5g2.tdf             ;         ;
; ram_20h.hex                          ; yes             ; Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ram_20h.hex                        ;         ;
; ps2_keyboard_to_ascii.vhd            ; yes             ; Auto-Found VHDL File                   ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ps2_keyboard_to_ascii.vhd          ;         ;
; ps2_keyboard.vhd                     ; yes             ; Auto-Found VHDL File                   ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ps2_keyboard.vhd                   ;         ;
; debounce.vhd                         ; yes             ; Auto-Found VHDL File                   ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/debounce.vhd                       ;         ;
; counter01_32.v                       ; yes             ; Auto-Found Wizard-Generated File       ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/counter01_32.v                     ;         ;
; lpm_counter.tdf                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.tdf                    ;         ;
; lpm_constant.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_constant.inc                   ;         ;
; lpm_add_sub.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                    ;         ;
; cmpconst.inc                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cmpconst.inc                       ;         ;
; lpm_compare.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.inc                    ;         ;
; lpm_counter.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.inc                    ;         ;
; dffeea.inc                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dffeea.inc                         ;         ;
; alt_counter_stratix.inc              ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_counter_stratix.inc            ;         ;
; db/cntr_rqh.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/cntr_rqh.tdf                    ;         ;
; spi_master.vhd                       ; yes             ; Auto-Found VHDL File                   ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/spi_master.vhd                     ;         ;
+--------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                              ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Estimated Total logic elements              ; 4,006                      ;
;                                             ;                            ;
; Total combinational functions               ; 3778                       ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 2402                       ;
;     -- 3 input functions                    ; 748                        ;
;     -- <=2 input functions                  ; 628                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 3398                       ;
;     -- arithmetic mode                      ; 380                        ;
;                                             ;                            ;
; Total registers                             ; 815                        ;
;     -- Dedicated logic registers            ; 815                        ;
;     -- I/O registers                        ; 0                          ;
;                                             ;                            ;
; I/O pins                                    ; 155                        ;
; Total memory bits                           ; 196608                     ;
;                                             ;                            ;
; Embedded Multiplier 9-bit elements          ; 0                          ;
;                                             ;                            ;
; Total PLLs                                  ; 1                          ;
;     -- PLLs                                 ; 1                          ;
;                                             ;                            ;
; Maximum fan-out node                        ; FPGA_IN_BOARD_RESET-~input ;
; Maximum fan-out                             ; 433                        ;
; Total fan-out                               ; 16441                      ;
; Average fan-out                             ; 3.33                       ;
+---------------------------------------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                          ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                            ; Entity Name           ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |Z80_FPGA                                 ; 3778 (327)          ; 815 (25)                  ; 196608      ; 0            ; 0       ; 0         ; 155  ; 0            ; |Z80_FPGA                                                                                      ; Z80_FPGA              ; work         ;
;    |21mux:inst287|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|21mux:inst287                                                                        ; 21mux                 ; work         ;
;    |21mux:inst479|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|21mux:inst479                                                                        ; 21mux                 ; work         ;
;    |74138:inst16|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|74138:inst16                                                                         ; 74138                 ; work         ;
;    |74138:inst217|                        ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|74138:inst217                                                                        ; 74138                 ; work         ;
;    |74138:inst333|                        ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|74138:inst333                                                                        ; 74138                 ; work         ;
;    |74138:inst385|                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|74138:inst385                                                                        ; 74138                 ; work         ;
;    |74138:inst48|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|74138:inst48                                                                         ; 74138                 ; work         ;
;    |74157:inst168|                        ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|74157:inst168                                                                        ; 74157                 ; work         ;
;    |74157:inst53|                         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|74157:inst53                                                                         ; 74157                 ; work         ;
;    |74164:inst37|                         ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|74164:inst37                                                                         ; 74164                 ; work         ;
;    |74165:inst103|                        ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|74165:inst103                                                                        ; 74165                 ; work         ;
;    |74244:inst452|                        ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|74244:inst452                                                                        ; 74244                 ; work         ;
;    |74244:inst71|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|74244:inst71                                                                         ; 74244                 ; work         ;
;    |74373:inst115|                        ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|74373:inst115                                                                        ; 74373                 ; work         ;
;    |74373:inst116|                        ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|74373:inst116                                                                        ; 74373                 ; work         ;
;    |74373:inst18|                         ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|74373:inst18                                                                         ; 74373                 ; work         ;
;    |74373:inst376|                        ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|74373:inst376                                                                        ; 74373                 ; work         ;
;    |74373:inst59|                         ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|74373:inst59                                                                         ; 74373                 ; work         ;
;    |74373b:inst260|                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|74373b:inst260                                                                       ; 74373b                ; work         ;
;    |74373b:inst261|                       ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|74373b:inst261                                                                       ; 74373b                ; work         ;
;    |74684:inst149|                        ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|74684:inst149                                                                        ; 74684                 ; work         ;
;    |Counter01_32:inst250|                 ; 21 (0)              ; 21 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|Counter01_32:inst250                                                                 ; Counter01_32          ; work         ;
;       |lpm_counter:LPM_COUNTER_component| ; 21 (0)              ; 21 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|Counter01_32:inst250|lpm_counter:LPM_COUNTER_component                               ; lpm_counter           ; work         ;
;          |cntr_rqh:auto_generated|        ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated       ; cntr_rqh              ; work         ;
;    |Counter01_32:inst5|                   ; 17 (0)              ; 17 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|Counter01_32:inst5                                                                   ; Counter01_32          ; work         ;
;       |lpm_counter:LPM_COUNTER_component| ; 17 (0)              ; 17 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|Counter01_32:inst5|lpm_counter:LPM_COUNTER_component                                 ; lpm_counter           ; work         ;
;          |cntr_rqh:auto_generated|        ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated         ; cntr_rqh              ; work         ;
;    |FPGA_ROM:inst240|                     ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|FPGA_ROM:inst240                                                                     ; FPGA_ROM              ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|FPGA_ROM:inst240|altsyncram:altsyncram_component                                     ; altsyncram            ; work         ;
;          |altsyncram_b2a1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|FPGA_ROM:inst240|altsyncram:altsyncram_component|altsyncram_b2a1:auto_generated      ; altsyncram_b2a1       ; work         ;
;    |FPGA_ROM_16K:inst44|                  ; 0 (0)               ; 1 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|FPGA_ROM_16K:inst44                                                                  ; FPGA_ROM_16K          ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 1 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|FPGA_ROM_16K:inst44|altsyncram:altsyncram_component                                  ; altsyncram            ; work         ;
;          |altsyncram_c7c1:auto_generated| ; 0 (0)               ; 1 (1)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated   ; altsyncram_c7c1       ; work         ;
;    |Microcomputer:inst|                   ; 2103 (8)            ; 363 (7)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|Microcomputer:inst                                                                   ; Microcomputer         ; work         ;
;       |T80s:cpu1|                         ; 2095 (11)           ; 356 (12)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1                                                         ; T80s                  ; work         ;
;          |T80:u0|                         ; 2084 (880)          ; 344 (216)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0                                                  ; T80                   ; work         ;
;             |T80_ALU:alu|                 ; 473 (473)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|T80_ALU:alu                                      ; T80_ALU               ; work         ;
;             |T80_MCode:mcode|             ; 467 (467)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|T80_MCode:mcode                                  ; T80_MCode             ; work         ;
;             |T80_Reg:Regs|                ; 264 (264)           ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs                                     ; T80_Reg               ; work         ;
;    |PLL01_50:inst4|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|PLL01_50:inst4                                                                       ; PLL01_50              ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|PLL01_50:inst4|altpll:altpll_component                                               ; altpll                ; work         ;
;          |PLL01_50_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|PLL01_50:inst4|altpll:altpll_component|PLL01_50_altpll:auto_generated                ; PLL01_50_altpll       ; work         ;
;    |Two_Port_RAM:inst271|                 ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|Two_Port_RAM:inst271                                                                 ; Two_Port_RAM          ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|Two_Port_RAM:inst271|altsyncram:altsyncram_component                                 ; altsyncram            ; work         ;
;          |altsyncram_i5g2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|Two_Port_RAM:inst271|altsyncram:altsyncram_component|altsyncram_i5g2:auto_generated  ; altsyncram_i5g2       ; work         ;
;    |ps2_keyboard_to_ascii:inst162|        ; 666 (603)           ; 86 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|ps2_keyboard_to_ascii:inst162                                                        ; ps2_keyboard_to_ascii ; work         ;
;       |ps2_keyboard:ps2_keyboard_0|       ; 63 (21)             ; 58 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0                            ; ps2_keyboard          ; work         ;
;          |debounce:debounce_ps2_clk|      ; 21 (21)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk  ; debounce              ; work         ;
;          |debounce:debounce_ps2_data|     ; 21 (21)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data ; debounce              ; work         ;
;    |spi_16bit_master:inst347|             ; 123 (123)           ; 79 (79)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|spi_16bit_master:inst347                                                             ; spi_16bit_master      ; work         ;
;    |spi_master:inst490|                   ; 115 (115)           ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|spi_master:inst490                                                                   ; spi_master            ; work         ;
;    |uart:inst8|                           ; 148 (148)           ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|uart:inst8                                                                           ; uart                  ; work         ;
;    |vga80x40:inst7|                       ; 169 (98)            ; 76 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|vga80x40:inst7                                                                       ; vga80x40              ; work         ;
;       |ctrm:\counters:U_CHRX|             ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|vga80x40:inst7|ctrm:\counters:U_CHRX                                                 ; ctrm                  ; work         ;
;       |ctrm:\counters:U_CHRY|             ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|vga80x40:inst7|ctrm:\counters:U_CHRY                                                 ; ctrm                  ; work         ;
;       |ctrm:\counters:U_HCTR|             ; 15 (15)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|vga80x40:inst7|ctrm:\counters:U_HCTR                                                 ; ctrm                  ; work         ;
;       |ctrm:\counters:U_SCRX|             ; 14 (14)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|vga80x40:inst7|ctrm:\counters:U_SCRX                                                 ; ctrm                  ; work         ;
;       |ctrm:\counters:U_SCRY|             ; 12 (12)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|vga80x40:inst7|ctrm:\counters:U_SCRY                                                 ; ctrm                  ; work         ;
;       |ctrm:\counters:U_VCTR|             ; 14 (14)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|vga80x40:inst7|ctrm:\counters:U_VCTR                                                 ; ctrm                  ; work         ;
;       |losr:U_LOSR|                       ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Z80_FPGA|vga80x40:inst7|losr:U_LOSR                                                           ; losr                  ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+--------------------------------------+
; Name                                                                                           ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                  ;
+------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+--------------------------------------+
; FPGA_ROM:inst240|altsyncram:altsyncram_component|altsyncram_b2a1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM            ; 4096         ; 8            ; --           ; --           ; 32768  ; ../lat0-12.HEX                       ;
; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ALTSYNCRAM  ; AUTO ; ROM            ; 16384        ; 8            ; --           ; --           ; 131072 ; ./ROM_HEX_FILES/SBC-MON2_4+4K+4K.HEX ;
; Two_Port_RAM:inst271|altsyncram:altsyncram_component|altsyncram_i5g2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; ../RAM_20H.HEX                       ;
+------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |Z80_FPGA|FPGA_ROM_16K:inst44 ; FPGA_ROM_16K.v  ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |Z80_FPGA|FPGA_ROM:inst240    ; FPGA_ROM.v      ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------+
; State Machine - |Z80_FPGA|ps2_keyboard_to_ascii:inst162|state                   ;
+-----------------+--------------+-----------------+----------------+-------------+
; Name            ; state.output ; state.translate ; state.new_code ; state.ready ;
+-----------------+--------------+-----------------+----------------+-------------+
; state.ready     ; 0            ; 0               ; 0              ; 0           ;
; state.new_code  ; 0            ; 0               ; 1              ; 1           ;
; state.translate ; 0            ; 1               ; 0              ; 1           ;
; state.output    ; 1            ; 0               ; 0              ; 1           ;
+-----------------+--------------+-----------------+----------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |Z80_FPGA|uart:inst8|tx_state                                                  ;
+---------------------------+------------------+---------------------------+---------------------+
; Name                      ; tx_state.TX_IDLE ; tx_state.TX_DELAY_RESTART ; tx_state.TX_SENDING ;
+---------------------------+------------------+---------------------------+---------------------+
; tx_state.TX_IDLE          ; 0                ; 0                         ; 0                   ;
; tx_state.TX_SENDING       ; 1                ; 0                         ; 1                   ;
; tx_state.TX_DELAY_RESTART ; 1                ; 1                         ; 0                   ;
+---------------------------+------------------+---------------------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Z80_FPGA|uart:inst8|recv_state                                                                                                                                                                ;
+-----------------------------+------------------------+---------------------+-----------------------------+--------------------------+-------------------------+---------------------------+--------------------+
; Name                        ; recv_state.RX_RECEIVED ; recv_state.RX_ERROR ; recv_state.RX_DELAY_RESTART ; recv_state.RX_CHECK_STOP ; recv_state.RX_READ_BITS ; recv_state.RX_CHECK_START ; recv_state.RX_IDLE ;
+-----------------------------+------------------------+---------------------+-----------------------------+--------------------------+-------------------------+---------------------------+--------------------+
; recv_state.RX_IDLE          ; 0                      ; 0                   ; 0                           ; 0                        ; 0                       ; 0                         ; 0                  ;
; recv_state.RX_CHECK_START   ; 0                      ; 0                   ; 0                           ; 0                        ; 0                       ; 1                         ; 1                  ;
; recv_state.RX_READ_BITS     ; 0                      ; 0                   ; 0                           ; 0                        ; 1                       ; 0                         ; 1                  ;
; recv_state.RX_CHECK_STOP    ; 0                      ; 0                   ; 0                           ; 1                        ; 0                       ; 0                         ; 1                  ;
; recv_state.RX_DELAY_RESTART ; 0                      ; 0                   ; 1                           ; 0                        ; 0                       ; 0                         ; 1                  ;
; recv_state.RX_ERROR         ; 0                      ; 1                   ; 0                           ; 0                        ; 0                       ; 0                         ; 1                  ;
; recv_state.RX_RECEIVED      ; 1                      ; 0                   ; 0                           ; 0                        ; 0                       ; 0                         ; 1                  ;
+-----------------------------+------------------------+---------------------+-----------------------------+--------------------------+-------------------------+---------------------------+--------------------+


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+------------------------------------------------------+---------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal ; Free of Timing Hazards ;
+------------------------------------------------------+---------------------+------------------------+
; 74373:inst116|19                                     ; inst13              ; yes                    ;
; 74373:inst116|18                                     ; inst13              ; yes                    ;
; 74373:inst116|17                                     ; inst13              ; yes                    ;
; 74373:inst116|16                                     ; inst13              ; yes                    ;
; 74373:inst116|12                                     ; inst13              ; yes                    ;
; 74373:inst116|13                                     ; inst13              ; yes                    ;
; 74373:inst116|15                                     ; inst13              ; yes                    ;
; 74373:inst116|14                                     ; inst13              ; yes                    ;
; inst182                                              ; inst218             ; yes                    ;
; inst183                                              ; inst218             ; yes                    ;
; inst184                                              ; inst218             ; yes                    ;
; inst185                                              ; inst218             ; yes                    ;
; inst186                                              ; inst218             ; yes                    ;
; inst188                                              ; inst218             ; yes                    ;
; inst208                                              ; inst218             ; yes                    ;
; inst209                                              ; inst218             ; yes                    ;
; inst231                                              ; inst348             ; yes                    ;
; inst233                                              ; inst348             ; yes                    ;
; inst234                                              ; inst348             ; yes                    ;
; inst249                                              ; inst348             ; yes                    ;
; inst251                                              ; inst348             ; yes                    ;
; inst262                                              ; inst348             ; yes                    ;
; inst276                                              ; inst348             ; yes                    ;
; inst279                                              ; inst348             ; yes                    ;
; inst334                                              ; inst357             ; yes                    ;
; inst397                                              ; inst398             ; yes                    ;
; inst478                                              ; inst465             ; yes                    ;
; inst509                                              ; inst467             ; yes                    ;
; inst508                                              ; inst467             ; yes                    ;
; 74373:inst115|13                                     ; inst13              ; yes                    ;
; 74373:inst115|14                                     ; inst13              ; yes                    ;
; 74373:inst115|15                                     ; inst13              ; yes                    ;
; 74373:inst115|16                                     ; inst13              ; yes                    ;
; 74373:inst115|17                                     ; inst13              ; yes                    ;
; 74373:inst115|18                                     ; inst13              ; yes                    ;
; 74373:inst115|19                                     ; inst13              ; yes                    ;
; 74373:inst59|18                                      ; inst13              ; yes                    ;
; 74373:inst59|17                                      ; inst13              ; yes                    ;
; 74373:inst59|16                                      ; inst13              ; yes                    ;
; 74373:inst59|15                                      ; inst13              ; yes                    ;
; 74373:inst59|14                                      ; inst13              ; yes                    ;
; 74373:inst59|13                                      ; inst13              ; yes                    ;
; 74373:inst59|12                                      ; inst13              ; yes                    ;
; 74373:inst115|12                                     ; inst13              ; yes                    ;
; inst325[2]                                           ; inst328             ; yes                    ;
; inst253[0]                                           ; inst258             ; yes                    ;
; inst253[1]                                           ; inst258             ; yes                    ;
; inst253[2]                                           ; inst258             ; yes                    ;
; inst253[3]                                           ; inst258             ; yes                    ;
; inst253[4]                                           ; inst258             ; yes                    ;
; inst253[5]                                           ; inst258             ; yes                    ;
; inst243[0]                                           ; inst246             ; yes                    ;
; inst243[1]                                           ; inst246             ; yes                    ;
; inst243[2]                                           ; inst246             ; yes                    ;
; inst243[3]                                           ; inst246             ; yes                    ;
; inst243[4]                                           ; inst246             ; yes                    ;
; inst243[5]                                           ; inst246             ; yes                    ;
; inst243[6]                                           ; inst246             ; yes                    ;
; inst325[1]                                           ; inst328             ; yes                    ;
; inst325[0]                                           ; inst328             ; yes                    ;
; inst158[0]                                           ; inst164             ; yes                    ;
; 74373:inst376|18                                     ; 74373:inst59|73     ; yes                    ;
; 74373:inst376|17                                     ; 74373:inst59|73     ; yes                    ;
; 74373:inst376|16                                     ; 74373:inst59|73     ; yes                    ;
; 74373:inst376|15                                     ; 74373:inst59|73     ; yes                    ;
; 74373:inst376|14                                     ; 74373:inst59|73     ; yes                    ;
; inst158[1]                                           ; inst164             ; yes                    ;
; inst432                                              ; inst440             ; yes                    ;
; inst495                                              ; inst300             ; yes                    ;
; inst277[3]                                           ; inst341             ; yes                    ;
; inst170[3]                                           ; inst190             ; yes                    ;
; 74373b:inst260|15                                    ; 74244:inst71|1      ; yes                    ;
; 74373b:inst261|15                                    ; 74244:inst71|1      ; yes                    ;
; 74373b:inst331|15                                    ; 74244:inst71|1      ; yes                    ;
; inst197                                              ; inst205             ; yes                    ;
; inst406                                              ; inst414             ; yes                    ;
; inst411                                              ; inst418             ; yes                    ;
; 74373:inst18|15                                      ; 74244:inst71|1      ; yes                    ;
; inst486                                              ; inst473             ; yes                    ;
; inst277[0]                                           ; inst341             ; yes                    ;
; inst170[0]                                           ; inst190             ; yes                    ;
; 74373b:inst260|12                                    ; 74244:inst71|1      ; yes                    ;
; 74373b:inst261|12                                    ; 74244:inst71|1      ; yes                    ;
; 74373b:inst331|12                                    ; 74244:inst71|1      ; yes                    ;
; inst194                                              ; inst205             ; yes                    ;
; inst351                                              ; inst353             ; yes                    ;
; inst409                                              ; inst414             ; yes                    ;
; 74373:inst18|12                                      ; 74244:inst71|1      ; yes                    ;
; inst489                                              ; inst473             ; yes                    ;
; inst480                                              ; inst474             ; yes                    ;
; inst277[1]                                           ; inst341             ; yes                    ;
; inst170[1]                                           ; inst190             ; yes                    ;
; 74373b:inst260|13                                    ; 74244:inst71|1      ; yes                    ;
; 74373b:inst261|13                                    ; 74244:inst71|1      ; yes                    ;
; 74373b:inst331|13                                    ; 74244:inst71|1      ; yes                    ;
; inst195                                              ; inst205             ; yes                    ;
; inst408                                              ; inst414             ; yes                    ;
; 74373:inst18|13                                      ; 74244:inst71|1      ; yes                    ;
; inst488                                              ; inst473             ; yes                    ;
; inst476                                              ; inst474             ; yes                    ;
; Number of user-specified and inferred latches = 177  ;                     ;                        ;
+------------------------------------------------------+---------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------+----------------------------------------------------+
; Register name                                                                                          ; Reason for Removal                                 ;
+--------------------------------------------------------------------------------------------------------+----------------------------------------------------+
; inst93                                                                                                 ; Stuck at VCC due to stuck port data_in             ;
; Microcomputer:inst|T80s:cpu1|T80:u0|OldNMI_n                                                           ; Lost fanout                                        ;
; 74165:inst121|38                                                                                       ; Stuck at VCC due to stuck port data_in             ;
; 74165:inst103|38                                                                                       ; Stuck at VCC due to stuck port data_in             ;
; 74165:inst121|37                                                                                       ; Stuck at VCC due to stuck port data_in             ;
; 74165:inst103|37                                                                                       ; Stuck at VCC due to stuck port data_in             ;
; 74165:inst121|65                                                                                       ; Stuck at VCC due to stuck port data_in             ;
; 74165:inst103|65                                                                                       ; Stuck at VCC due to stuck port data_in             ;
; 74165:inst121|70                                                                                       ; Stuck at VCC due to stuck port data_in             ;
; 74165:inst121|79                                                                                       ; Stuck at VCC due to stuck port data_in             ;
; 74165:inst121|84                                                                                       ; Stuck at VCC due to stuck port data_in             ;
; 74165:inst121|93                                                                                       ; Stuck at VCC due to stuck port data_in             ;
; 74165:inst121|98                                                                                       ; Stuck at VCC due to stuck port data_in             ;
; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21..31] ; Lost fanout                                        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17..31]   ; Lost fanout                                        ;
; spi_master:inst490|clk_ratio[1..30]                                                                    ; Stuck at GND due to stuck port data_in             ;
; spi_16bit_master:inst347|slave[1]                                                                      ; Stuck at GND due to stuck port data_in             ;
; spi_16bit_master:inst347|clk_ratio[1..30]                                                              ; Stuck at GND due to stuck port data_in             ;
; Microcomputer:inst|T80s:cpu1|T80:u0|NMI_s                                                              ; Stuck at GND due to stuck port data_in             ;
; Microcomputer:inst|T80s:cpu1|T80:u0|NMICycle                                                           ; Stuck at GND due to stuck port data_in             ;
; spi_master:inst490|last_bit_rx[4]                                                                      ; Stuck at GND due to stuck port data_in             ;
; spi_16bit_master:inst347|last_bit_rx[0..4]                                                             ; Stuck at GND due to stuck port data_in             ;
; spi_16bit_master:inst347|ss_n[2,3]                                                                     ; Lost fanout                                        ;
; spi_16bit_master:inst347|slave[0]                                                                      ; Merged with spi_16bit_master:inst347|clk_ratio[31] ;
; spi_master:inst490|slave[0]                                                                            ; Merged with spi_master:inst490|clk_ratio[31]       ;
; spi_master:inst490|last_bit_rx[1..3]                                                                   ; Merged with spi_master:inst490|last_bit_rx[0]      ;
; spi_master:inst490|continue                                                                            ; Stuck at GND due to stuck port data_in             ;
; spi_16bit_master:inst347|continue                                                                      ; Stuck at GND due to stuck port data_in             ;
; spi_master:inst490|clk_ratio[0]                                                                        ; Stuck at VCC due to stuck port data_in             ;
; spi_16bit_master:inst347|clk_ratio[0]                                                                  ; Stuck at VCC due to stuck port data_in             ;
; uart:inst8|recv_state~6                                                                                ; Lost fanout                                        ;
; uart:inst8|recv_state~7                                                                                ; Lost fanout                                        ;
; uart:inst8|recv_state~8                                                                                ; Lost fanout                                        ;
; spi_16bit_master:inst347|last_bit_rx[5]                                                                ; Merged with spi_16bit_master:inst347|clk_ratio[31] ;
; spi_master:inst490|last_bit_rx[0]                                                                      ; Merged with spi_master:inst490|clk_ratio[31]       ;
; Total Number of Removed Registers = 124                                                                ;                                                    ;
+--------------------------------------------------------------------------------------------------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                    ;
+----------------------------------------+---------------------------+-------------------------------------------------------------------------------------------+
; Register name                          ; Reason for Removal        ; Registers Removed due to This Register                                                    ;
+----------------------------------------+---------------------------+-------------------------------------------------------------------------------------------+
; 74165:inst121|38                       ; Stuck at VCC              ; 74165:inst121|37, 74165:inst121|65, 74165:inst121|70, 74165:inst121|79, 74165:inst121|84, ;
;                                        ; due to stuck port data_in ; 74165:inst121|93, 74165:inst121|98, Microcomputer:inst|T80s:cpu1|T80:u0|NMICycle          ;
; inst93                                 ; Stuck at VCC              ; spi_16bit_master:inst347|clk_ratio[13], spi_16bit_master:inst347|clk_ratio[12],           ;
;                                        ; due to stuck port data_in ; spi_16bit_master:inst347|clk_ratio[11]                                                    ;
; 74165:inst103|38                       ; Stuck at VCC              ; 74165:inst103|37, 74165:inst103|65                                                        ;
;                                        ; due to stuck port data_in ;                                                                                           ;
; spi_16bit_master:inst347|clk_ratio[30] ; Stuck at GND              ; spi_16bit_master:inst347|ss_n[3], spi_16bit_master:inst347|continue                       ;
;                                        ; due to stuck port data_in ;                                                                                           ;
; spi_master:inst490|clk_ratio[30]       ; Stuck at GND              ; spi_master:inst490|continue                                                               ;
;                                        ; due to stuck port data_in ;                                                                                           ;
+----------------------------------------+---------------------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 815   ;
; Number of registers using Synchronous Clear  ; 29    ;
; Number of registers using Synchronous Load   ; 12    ;
; Number of registers using Asynchronous Clear ; 295   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 557   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------+
; Inverted Register Statistics                              ;
+-------------------------------------------------+---------+
; Inverted Register                               ; Fan out ;
+-------------------------------------------------+---------+
; Microcomputer:inst|T80s:cpu1|IORQ_n             ; 10      ;
; inst95                                          ; 5       ;
; Microcomputer:inst|T80s:cpu1|WR_n               ; 8       ;
; Microcomputer:inst|T80s:cpu1|MREQ_n             ; 8       ;
; Microcomputer:inst|T80s:cpu1|RD_n               ; 6       ;
; uart:inst8|tx_out                               ; 2       ;
; vga80x40:inst7|hsync_int                        ; 1       ;
; vga80x40:inst7|vsync_int                        ; 1       ;
; spi_master:inst490|busy                         ; 3       ;
; spi_master:inst490|ss_n[0]                      ; 3       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0]   ; 79      ;
; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n        ; 6       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n      ; 5       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]        ; 14      ;
; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]        ; 6       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|F[1]        ; 19      ;
; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]        ; 11      ;
; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]        ; 8       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]        ; 7       ;
; uart:inst8|tx_clk_divider[0]                    ; 1       ;
; uart:inst8|tx_clk_divider[1]                    ; 1       ;
; uart:inst8|tx_clk_divider[2]                    ; 1       ;
; uart:inst8|tx_clk_divider[4]                    ; 1       ;
; uart:inst8|tx_clk_divider[8]                    ; 1       ;
; uart:inst8|tx_clk_divider[10]                   ; 1       ;
; uart:inst8|rx_clk_divider[0]                    ; 1       ;
; uart:inst8|rx_clk_divider[1]                    ; 1       ;
; uart:inst8|rx_clk_divider[2]                    ; 1       ;
; uart:inst8|rx_clk_divider[4]                    ; 1       ;
; uart:inst8|rx_clk_divider[8]                    ; 1       ;
; uart:inst8|rx_clk_divider[10]                   ; 1       ;
; spi_16bit_master:inst347|clk_ratio[31]          ; 7       ;
; spi_16bit_master:inst347|count[31]              ; 2       ;
; spi_16bit_master:inst347|count[0]               ; 4       ;
; spi_16bit_master:inst347|ss_n[0]                ; 2       ;
; spi_16bit_master:inst347|ss_n[1]                ; 2       ;
; spi_master:inst490|clk_ratio[31]                ; 7       ;
; spi_master:inst490|count[31]                    ; 2       ;
; spi_master:inst490|count[0]                     ; 4       ;
; spi_master:inst490|ss_n[1]                      ; 2       ;
; inst124                                         ; 6       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|SP[12]      ; 4       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]      ; 7       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|SP[15]      ; 4       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]      ; 7       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|SP[14]      ; 4       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]      ; 7       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|SP[13]      ; 4       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]      ; 9       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|SP[0]       ; 4       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|SP[8]       ; 4       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]      ; 7       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]      ; 7       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|SP[1]       ; 4       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|SP[9]       ; 4       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|SP[7]       ; 4       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[0]       ; 1       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|SP[4]       ; 4       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]      ; 7       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|SP[2]       ; 4       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|SP[10]      ; 4       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|SP[5]       ; 4       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|F[5]        ; 2       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]      ; 9       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|SP[3]       ; 4       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|SP[11]      ; 4       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[4]       ; 1       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[1]       ; 1       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|SP[6]       ; 4       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|F[3]        ; 2       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[6]       ; 1       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[2]       ; 1       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[7]       ; 1       ;
; spi_16bit_master:inst347|busy                   ; 2       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[4]       ; 1       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[7]       ; 1       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[6]       ; 1       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[5]       ; 1       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[0]       ; 1       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[1]       ; 1       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[2]       ; 1       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[5]       ; 1       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[3]       ; 1       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[3]       ; 1       ;
; ps2_keyboard_to_ascii:inst162|ascii[6]          ; 4       ;
; ps2_keyboard_to_ascii:inst162|ascii[7]          ; 6       ;
; ps2_keyboard_to_ascii:inst162|ascii[2]          ; 16      ;
; ps2_keyboard_to_ascii:inst162|ascii[0]          ; 10      ;
; ps2_keyboard_to_ascii:inst162|ascii[1]          ; 16      ;
; ps2_keyboard_to_ascii:inst162|ascii[3]          ; 20      ;
; ps2_keyboard_to_ascii:inst162|ascii[4]          ; 16      ;
; ps2_keyboard_to_ascii:inst162|ascii[5]          ; 17      ;
; ps2_keyboard_to_ascii:inst162|prev_ps2_code_new ; 1       ;
; Total number of inverted registers = 93         ;         ;
+-------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[0]                                                     ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Z80_FPGA|spi_16bit_master:inst347|tx_buffer[6]                                                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Z80_FPGA|spi_master:inst490|tx_buffer[3]                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2]                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[0]                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrC[1]                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[0]                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Z80_FPGA|uart:inst8|tx_clk_divider[3]                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Z80_FPGA|uart:inst8|rx_clk_divider[3]                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Z80_FPGA|vga80x40:inst7|losr:U_LOSR|data[6]                                                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Z80_FPGA|ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[2]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|ISet[1]                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Z80_FPGA|ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Z80_FPGA|ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]                                                       ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |Z80_FPGA|spi_16bit_master:inst347|count[16]                                                                  ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |Z80_FPGA|spi_master:inst490|count[27]                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Z80_FPGA|spi_master:inst490|clk_toggles[0]                                                                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Z80_FPGA|spi_16bit_master:inst347|clk_toggles[5]                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|R[6]                                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|IR[3]                                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[10]                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[7]                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[3]                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Z80_FPGA|uart:inst8|tx_bits_remaining[1]                                                                     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |Z80_FPGA|uart:inst8|tx_data[4]                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|BusB[2]                                                         ;
; 12:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|BusA[6]                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Z80_FPGA|uart:inst8|tx_countdown[1]                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Z80_FPGA|uart:inst8|tx_countdown[2]                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Z80_FPGA|uart:inst8|rx_bits_remaining[3]                                                                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |Z80_FPGA|uart:inst8|rx_countdown[1]                                                                          ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Z80_FPGA|uart:inst8|rx_countdown[5]                                                                          ;
; 10:1               ; 7 bits    ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|PC[3]                                                           ;
; 16:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|A[7]                                                            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|PC[9]                                                           ;
; 17:1               ; 8 bits    ; 88 LEs        ; 40 LEs               ; 48 LEs                 ; Yes        ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|A[13]                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Z80_FPGA|uart:inst8|tx_clk_divider[8]                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Z80_FPGA|uart:inst8|rx_clk_divider[0]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Z80_FPGA|spi_16bit_master:inst347|count[31]                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Z80_FPGA|spi_master:inst490|count[31]                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]                                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|SP[13]                                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|SP[1]                                                           ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]                                                          ;
; 17:1               ; 2 bits    ; 22 LEs        ; 12 LEs               ; 10 LEs                 ; Yes        ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|F[5]                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|T80_MCode:mcode|Mux47                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|T80_ALU:alu|Q_t                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|T80_ALU:alu|DAA_Q[2]                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|Save_Mux[1]                                                     ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|T80_ALU:alu|Mux10                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|T80_ALU:alu|DAA_Q[7]                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|Mux45                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|RegDIL[2]                                                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|Mux25                                              ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|Mux5                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrA[1]                                                     ;
; 17:1               ; 4 bits    ; 44 LEs        ; 24 LEs               ; 20 LEs                 ; No         ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|Save_Mux[4]                                                     ;
; 19:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|RegWEL                                                          ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|Save_Mux[5]                                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Z80_FPGA|uart:inst8|Selector10                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for FPGA_ROM:inst240|altsyncram:altsyncram_component|altsyncram_b2a1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for Two_Port_RAM:inst271|altsyncram:altsyncram_component|altsyncram_i5g2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Microcomputer:inst|T80s:cpu1 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; mode           ; 1     ; Signed Integer                                   ;
; t2write        ; 1     ; Signed Integer                                   ;
; iowait         ; 0     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Microcomputer:inst|T80s:cpu1|T80:u0 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; mode           ; 1     ; Signed Integer                                          ;
; iowait         ; 0     ; Signed Integer                                          ;
; flag_c         ; 0     ; Signed Integer                                          ;
; flag_n         ; 1     ; Signed Integer                                          ;
; flag_p         ; 2     ; Signed Integer                                          ;
; flag_x         ; 3     ; Signed Integer                                          ;
; flag_h         ; 4     ; Signed Integer                                          ;
; flag_y         ; 5     ; Signed Integer                                          ;
; flag_z         ; 6     ; Signed Integer                                          ;
; flag_s         ; 7     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Microcomputer:inst|T80s:cpu1|T80:u0|T80_MCode:mcode ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; mode           ; 1     ; Signed Integer                                                          ;
; flag_c         ; 0     ; Signed Integer                                                          ;
; flag_n         ; 1     ; Signed Integer                                                          ;
; flag_p         ; 2     ; Signed Integer                                                          ;
; flag_x         ; 3     ; Signed Integer                                                          ;
; flag_h         ; 4     ; Signed Integer                                                          ;
; flag_y         ; 5     ; Signed Integer                                                          ;
; flag_z         ; 6     ; Signed Integer                                                          ;
; flag_s         ; 7     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Microcomputer:inst|T80s:cpu1|T80:u0|T80_ALU:alu ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; mode           ; 1     ; Signed Integer                                                      ;
; flag_c         ; 0     ; Signed Integer                                                      ;
; flag_n         ; 1     ; Signed Integer                                                      ;
; flag_p         ; 2     ; Signed Integer                                                      ;
; flag_x         ; 3     ; Signed Integer                                                      ;
; flag_h         ; 4     ; Signed Integer                                                      ;
; flag_y         ; 5     ; Signed Integer                                                      ;
; flag_z         ; 6     ; Signed Integer                                                      ;
; flag_s         ; 7     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL01_50:inst4|altpll:altpll_component ;
+-------------------------------+----------------------------+------------------------+
; Parameter Name                ; Value                      ; Type                   ;
+-------------------------------+----------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                ;
; PLL_TYPE                      ; AUTO                       ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL01_50 ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                ;
; LOCK_HIGH                     ; 1                          ; Untyped                ;
; LOCK_LOW                      ; 1                          ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                ;
; SKIP_VCO                      ; OFF                        ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                ;
; BANDWIDTH                     ; 0                          ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                ;
; DOWN_SPREAD                   ; 0                          ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                          ; Signed Integer         ;
; CLK2_MULTIPLY_BY              ; 1                          ; Signed Integer         ;
; CLK1_MULTIPLY_BY              ; 1                          ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 1                          ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                ;
; CLK3_DIVIDE_BY                ; 2                          ; Signed Integer         ;
; CLK2_DIVIDE_BY                ; 5                          ; Signed Integer         ;
; CLK1_DIVIDE_BY                ; 125                        ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 25                         ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                         ; Signed Integer         ;
; CLK2_DUTY_CYCLE               ; 50                         ; Signed Integer         ;
; CLK1_DUTY_CYCLE               ; 50                         ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                ;
; DPA_DIVIDER                   ; 0                          ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                ;
; VCO_MIN                       ; 0                          ; Untyped                ;
; VCO_MAX                       ; 0                          ; Untyped                ;
; VCO_CENTER                    ; 0                          ; Untyped                ;
; PFD_MIN                       ; 0                          ; Untyped                ;
; PFD_MAX                       ; 0                          ; Untyped                ;
; M_INITIAL                     ; 0                          ; Untyped                ;
; M                             ; 0                          ; Untyped                ;
; N                             ; 1                          ; Untyped                ;
; M2                            ; 1                          ; Untyped                ;
; N2                            ; 1                          ; Untyped                ;
; SS                            ; 1                          ; Untyped                ;
; C0_HIGH                       ; 0                          ; Untyped                ;
; C1_HIGH                       ; 0                          ; Untyped                ;
; C2_HIGH                       ; 0                          ; Untyped                ;
; C3_HIGH                       ; 0                          ; Untyped                ;
; C4_HIGH                       ; 0                          ; Untyped                ;
; C5_HIGH                       ; 0                          ; Untyped                ;
; C6_HIGH                       ; 0                          ; Untyped                ;
; C7_HIGH                       ; 0                          ; Untyped                ;
; C8_HIGH                       ; 0                          ; Untyped                ;
; C9_HIGH                       ; 0                          ; Untyped                ;
; C0_LOW                        ; 0                          ; Untyped                ;
; C1_LOW                        ; 0                          ; Untyped                ;
; C2_LOW                        ; 0                          ; Untyped                ;
; C3_LOW                        ; 0                          ; Untyped                ;
; C4_LOW                        ; 0                          ; Untyped                ;
; C5_LOW                        ; 0                          ; Untyped                ;
; C6_LOW                        ; 0                          ; Untyped                ;
; C7_LOW                        ; 0                          ; Untyped                ;
; C8_LOW                        ; 0                          ; Untyped                ;
; C9_LOW                        ; 0                          ; Untyped                ;
; C0_INITIAL                    ; 0                          ; Untyped                ;
; C1_INITIAL                    ; 0                          ; Untyped                ;
; C2_INITIAL                    ; 0                          ; Untyped                ;
; C3_INITIAL                    ; 0                          ; Untyped                ;
; C4_INITIAL                    ; 0                          ; Untyped                ;
; C5_INITIAL                    ; 0                          ; Untyped                ;
; C6_INITIAL                    ; 0                          ; Untyped                ;
; C7_INITIAL                    ; 0                          ; Untyped                ;
; C8_INITIAL                    ; 0                          ; Untyped                ;
; C9_INITIAL                    ; 0                          ; Untyped                ;
; C0_MODE                       ; BYPASS                     ; Untyped                ;
; C1_MODE                       ; BYPASS                     ; Untyped                ;
; C2_MODE                       ; BYPASS                     ; Untyped                ;
; C3_MODE                       ; BYPASS                     ; Untyped                ;
; C4_MODE                       ; BYPASS                     ; Untyped                ;
; C5_MODE                       ; BYPASS                     ; Untyped                ;
; C6_MODE                       ; BYPASS                     ; Untyped                ;
; C7_MODE                       ; BYPASS                     ; Untyped                ;
; C8_MODE                       ; BYPASS                     ; Untyped                ;
; C9_MODE                       ; BYPASS                     ; Untyped                ;
; C0_PH                         ; 0                          ; Untyped                ;
; C1_PH                         ; 0                          ; Untyped                ;
; C2_PH                         ; 0                          ; Untyped                ;
; C3_PH                         ; 0                          ; Untyped                ;
; C4_PH                         ; 0                          ; Untyped                ;
; C5_PH                         ; 0                          ; Untyped                ;
; C6_PH                         ; 0                          ; Untyped                ;
; C7_PH                         ; 0                          ; Untyped                ;
; C8_PH                         ; 0                          ; Untyped                ;
; C9_PH                         ; 0                          ; Untyped                ;
; L0_HIGH                       ; 1                          ; Untyped                ;
; L1_HIGH                       ; 1                          ; Untyped                ;
; G0_HIGH                       ; 1                          ; Untyped                ;
; G1_HIGH                       ; 1                          ; Untyped                ;
; G2_HIGH                       ; 1                          ; Untyped                ;
; G3_HIGH                       ; 1                          ; Untyped                ;
; E0_HIGH                       ; 1                          ; Untyped                ;
; E1_HIGH                       ; 1                          ; Untyped                ;
; E2_HIGH                       ; 1                          ; Untyped                ;
; E3_HIGH                       ; 1                          ; Untyped                ;
; L0_LOW                        ; 1                          ; Untyped                ;
; L1_LOW                        ; 1                          ; Untyped                ;
; G0_LOW                        ; 1                          ; Untyped                ;
; G1_LOW                        ; 1                          ; Untyped                ;
; G2_LOW                        ; 1                          ; Untyped                ;
; G3_LOW                        ; 1                          ; Untyped                ;
; E0_LOW                        ; 1                          ; Untyped                ;
; E1_LOW                        ; 1                          ; Untyped                ;
; E2_LOW                        ; 1                          ; Untyped                ;
; E3_LOW                        ; 1                          ; Untyped                ;
; L0_INITIAL                    ; 1                          ; Untyped                ;
; L1_INITIAL                    ; 1                          ; Untyped                ;
; G0_INITIAL                    ; 1                          ; Untyped                ;
; G1_INITIAL                    ; 1                          ; Untyped                ;
; G2_INITIAL                    ; 1                          ; Untyped                ;
; G3_INITIAL                    ; 1                          ; Untyped                ;
; E0_INITIAL                    ; 1                          ; Untyped                ;
; E1_INITIAL                    ; 1                          ; Untyped                ;
; E2_INITIAL                    ; 1                          ; Untyped                ;
; E3_INITIAL                    ; 1                          ; Untyped                ;
; L0_MODE                       ; BYPASS                     ; Untyped                ;
; L1_MODE                       ; BYPASS                     ; Untyped                ;
; G0_MODE                       ; BYPASS                     ; Untyped                ;
; G1_MODE                       ; BYPASS                     ; Untyped                ;
; G2_MODE                       ; BYPASS                     ; Untyped                ;
; G3_MODE                       ; BYPASS                     ; Untyped                ;
; E0_MODE                       ; BYPASS                     ; Untyped                ;
; E1_MODE                       ; BYPASS                     ; Untyped                ;
; E2_MODE                       ; BYPASS                     ; Untyped                ;
; E3_MODE                       ; BYPASS                     ; Untyped                ;
; L0_PH                         ; 0                          ; Untyped                ;
; L1_PH                         ; 0                          ; Untyped                ;
; G0_PH                         ; 0                          ; Untyped                ;
; G1_PH                         ; 0                          ; Untyped                ;
; G2_PH                         ; 0                          ; Untyped                ;
; G3_PH                         ; 0                          ; Untyped                ;
; E0_PH                         ; 0                          ; Untyped                ;
; E1_PH                         ; 0                          ; Untyped                ;
; E2_PH                         ; 0                          ; Untyped                ;
; E3_PH                         ; 0                          ; Untyped                ;
; M_PH                          ; 0                          ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                ;
; CLK0_COUNTER                  ; G0                         ; Untyped                ;
; CLK1_COUNTER                  ; G0                         ; Untyped                ;
; CLK2_COUNTER                  ; G0                         ; Untyped                ;
; CLK3_COUNTER                  ; G0                         ; Untyped                ;
; CLK4_COUNTER                  ; G0                         ; Untyped                ;
; CLK5_COUNTER                  ; G0                         ; Untyped                ;
; CLK6_COUNTER                  ; E0                         ; Untyped                ;
; CLK7_COUNTER                  ; E1                         ; Untyped                ;
; CLK8_COUNTER                  ; E2                         ; Untyped                ;
; CLK9_COUNTER                  ; E3                         ; Untyped                ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                ;
; M_TIME_DELAY                  ; 0                          ; Untyped                ;
; N_TIME_DELAY                  ; 0                          ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                ;
; VCO_POST_SCALE                ; 0                          ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                ;
; PORT_CLK1                     ; PORT_USED                  ; Untyped                ;
; PORT_CLK2                     ; PORT_USED                  ; Untyped                ;
; PORT_CLK3                     ; PORT_USED                  ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED                ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                ;
; CBXI_PARAMETER                ; PLL01_50_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E               ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE         ;
+-------------------------------+----------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA_ROM_16K:inst44|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------------+----------------------+
; Parameter Name                     ; Value                                ; Type                 ;
+------------------------------------+--------------------------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped              ;
; OPERATION_MODE                     ; ROM                                  ; Untyped              ;
; WIDTH_A                            ; 8                                    ; Signed Integer       ;
; WIDTHAD_A                          ; 14                                   ; Signed Integer       ;
; NUMWORDS_A                         ; 16384                                ; Signed Integer       ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped              ;
; WIDTH_B                            ; 1                                    ; Untyped              ;
; WIDTHAD_B                          ; 1                                    ; Untyped              ;
; NUMWORDS_B                         ; 1                                    ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Signed Integer       ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped              ;
; BYTE_SIZE                          ; 8                                    ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped              ;
; INIT_FILE                          ; ./ROM_HEX_FILES/SBC-MON2_4+4K+4K.HEX ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                               ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped              ;
; ENABLE_ECC                         ; FALSE                                ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_c7c1                      ; Untyped              ;
+------------------------------------+--------------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:inst8 ;
+------------------+-------+------------------------------+
; Parameter Name   ; Value ; Type                         ;
+------------------+-------+------------------------------+
; CLOCK_DIVIDE     ; 1303  ; Signed Integer               ;
; RX_IDLE          ; 0     ; Signed Integer               ;
; RX_CHECK_START   ; 1     ; Signed Integer               ;
; RX_READ_BITS     ; 2     ; Signed Integer               ;
; RX_CHECK_STOP    ; 3     ; Signed Integer               ;
; RX_DELAY_RESTART ; 4     ; Signed Integer               ;
; RX_ERROR         ; 5     ; Signed Integer               ;
; RX_RECEIVED      ; 6     ; Signed Integer               ;
; FLAG_HIGH        ; 1     ; Signed Integer               ;
; FLAG_LOW         ; 0     ; Signed Integer               ;
; TX_IDLE          ; 0     ; Signed Integer               ;
; TX_SENDING       ; 1     ; Signed Integer               ;
; TX_DELAY_RESTART ; 2     ; Signed Integer               ;
+------------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga80x40:inst7|ctrm:\counters:U_HCTR ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; m              ; 794   ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga80x40:inst7|ctrm:\counters:U_VCTR ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; m              ; 525   ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga80x40:inst7|ctrm:\counters:U_CHRX ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; m              ; 8     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga80x40:inst7|ctrm:\counters:U_CHRY ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; m              ; 12    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga80x40:inst7|ctrm:\counters:U_SCRX ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; m              ; 80    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga80x40:inst7|ctrm:\counters:U_SCRY ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; m              ; 40    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga80x40:inst7|losr:U_LOSR ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 8     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA_ROM:inst240|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                    ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                    ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 1                    ; Untyped                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; ../lat0-12.HEX       ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_b2a1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Two_Port_RAM:inst271|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------------------+
; Parameter Name                     ; Value                  ; Type                                ;
+------------------------------------+------------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                             ;
; WIDTH_A                            ; 8                      ; Signed Integer                      ;
; WIDTHAD_A                          ; 12                     ; Signed Integer                      ;
; NUMWORDS_A                         ; 4096                   ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                             ;
; WIDTH_B                            ; 8                      ; Signed Integer                      ;
; WIDTHAD_B                          ; 12                     ; Signed Integer                      ;
; NUMWORDS_B                         ; 4096                   ; Signed Integer                      ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                      ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                             ;
; BYTE_SIZE                          ; 8                      ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; ../RAM_20H.HEX         ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_i5g2        ; Untyped                             ;
+------------------------------------+------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ps2_keyboard_to_ascii:inst162 ;
+---------------------------+----------+-------------------------------------+
; Parameter Name            ; Value    ; Type                                ;
+---------------------------+----------+-------------------------------------+
; clk_freq                  ; 50000000 ; Signed Integer                      ;
; ps2_debounce_counter_size ; 8        ; Signed Integer                      ;
+---------------------------+----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0 ;
+-----------------------+----------+---------------------------------------------------------------------+
; Parameter Name        ; Value    ; Type                                                                ;
+-----------------------+----------+---------------------------------------------------------------------+
; clk_freq              ; 50000000 ; Signed Integer                                                      ;
; debounce_counter_size ; 8        ; Signed Integer                                                      ;
+-----------------------+----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; counter_size   ; 8     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; counter_size   ; 8     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_16bit_master:inst347 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; slaves         ; 4     ; Signed Integer                               ;
; d_width        ; 16    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Counter01_32:inst5|lpm_counter:LPM_COUNTER_component ;
+------------------------+--------------+-----------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                      ;
+------------------------+--------------+-----------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                            ;
; LPM_WIDTH              ; 32           ; Signed Integer                                            ;
; LPM_DIRECTION          ; UP           ; Untyped                                                   ;
; LPM_MODULUS            ; 0            ; Untyped                                                   ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                   ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                   ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                   ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                   ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                        ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                        ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                   ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                   ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                   ;
; CBXI_PARAMETER         ; cntr_rqh     ; Untyped                                                   ;
+------------------------+--------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_master:inst490 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; slaves         ; 2     ; Signed Integer                         ;
; d_width        ; 8     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Counter01_32:inst250|lpm_counter:LPM_COUNTER_component ;
+------------------------+--------------+-------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                        ;
+------------------------+--------------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                              ;
; LPM_WIDTH              ; 32           ; Signed Integer                                              ;
; LPM_DIRECTION          ; UP           ; Untyped                                                     ;
; LPM_MODULUS            ; 0            ; Untyped                                                     ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                     ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                     ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                     ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                     ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                          ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                          ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                     ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                     ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                     ;
; CBXI_PARAMETER         ; cntr_rqh     ; Untyped                                                     ;
+------------------------+--------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                           ;
+-------------------------------+----------------------------------------+
; Name                          ; Value                                  ;
+-------------------------------+----------------------------------------+
; Number of entity instances    ; 1                                      ;
; Entity Instance               ; PLL01_50:inst4|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
+-------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 3                                                    ;
; Entity Instance                           ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                  ;
;     -- WIDTH_A                            ; 8                                                    ;
;     -- NUMWORDS_A                         ; 16384                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
; Entity Instance                           ; FPGA_ROM:inst240|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                  ;
;     -- WIDTH_A                            ; 8                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
; Entity Instance                           ; Two_Port_RAM:inst271|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                      ;
;     -- WIDTH_A                            ; 8                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 8                                                    ;
;     -- NUMWORDS_B                         ; 4096                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
+-------------------------------------------+------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "vga80x40:inst7|ctrm:\counters:U_HCTR" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; ce   ; Input ; Info     ; Stuck at VCC                           ;
+------+-------+----------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Microcomputer:inst|T80s:cpu1|T80:u0"                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cen  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; inte ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 155                         ;
; cycloneiii_ff         ; 815                         ;
;     CLR               ; 78                          ;
;     ENA               ; 317                         ;
;     ENA CLR           ; 205                         ;
;     ENA CLR SLD       ; 12                          ;
;     ENA SCLR          ; 23                          ;
;     SCLR              ; 6                           ;
;     plain             ; 174                         ;
; cycloneiii_io_obuf    ; 33                          ;
; cycloneiii_lcell_comb ; 3806                        ;
;     arith             ; 380                         ;
;         2 data inputs ; 287                         ;
;         3 data inputs ; 93                          ;
;     normal            ; 3426                        ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 83                          ;
;         2 data inputs ; 281                         ;
;         3 data inputs ; 655                         ;
;         4 data inputs ; 2402                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 19.90                       ;
; Average LUT depth     ; 7.85                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:41     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sun Nov 10 12:42:43 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Z80_FPGA -c Z80_FPGA
Warning (125092): Tcl Script File Clock2.qip not found
    Info (125063): set_global_assignment -name QIP_FILE Clock2.qip
Warning (125092): Tcl Script File ROM_16K.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ROM_16K.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file components/uart/buffereduart.vhd
    Info (12022): Found design unit 1: bufferedUART-rtl File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/UART/bufferedUART.vhd Line: 42
    Info (12023): Found entity 1: bufferedUART File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/UART/bufferedUART.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file components/ram/internalram4k.vhd
    Info (12022): Found design unit 1: internalram4k-SYN File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/RAM/InternalRam4K.vhd Line: 54
    Info (12023): Found entity 1: InternalRam4K File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/RAM/InternalRam4K.vhd Line: 42
Warning (12019): Can't analyze file -- file ROMS/Z80/Z80_BASIC_ROM.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file components/z80/t80.vhd
    Info (12022): Found design unit 1: T80-rtl File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80.vhd Line: 115
    Info (12023): Found entity 1: T80 File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80.vhd Line: 75
Info (12021): Found 2 design units, including 1 entities, in source file components/z80/t80_alu.vhd
    Info (12022): Found design unit 1: T80_ALU-rtl File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80_ALU.vhd Line: 88
    Info (12023): Found entity 1: T80_ALU File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80_ALU.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file components/z80/t80_mcode.vhd
    Info (12022): Found design unit 1: T80_MCode-rtl File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80_MCode.vhd Line: 137
    Info (12023): Found entity 1: T80_MCode File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80_MCode.vhd Line: 68
Info (12021): Found 2 design units, including 1 entities, in source file components/z80/t80_reg.vhd
    Info (12022): Found design unit 1: T80_Reg-rtl File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80_Reg.vhd Line: 76
    Info (12023): Found entity 1: T80_Reg File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80_Reg.vhd Line: 56
Info (12021): Found 1 design units, including 0 entities, in source file components/z80/t80_pack.vhd
    Info (12022): Found design unit 1: T80_Pack File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80_Pack.vhd Line: 51
Info (12021): Found 2 design units, including 1 entities, in source file components/z80/t80s.vhd
    Info (12022): Found design unit 1: T80s-rtl File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80s.vhd Line: 100
    Info (12023): Found entity 1: T80s File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80s.vhd Line: 73
Info (12021): Found 2 design units, including 1 entities, in source file microcomputer.vhd
    Info (12022): Found design unit 1: Microcomputer-struct File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/microcomputer.vhd Line: 50
    Info (12023): Found entity 1: Microcomputer File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/microcomputer.vhd Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file z80_fpga.bdf
    Info (12023): Found entity 1: Z80_FPGA
Info (12021): Found 1 design units, including 1 entities, in source file fpga_rom.v
    Info (12023): Found entity 1: FPGA_ROM File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/FPGA_ROM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file fpgarom_8k.v
    Info (12023): Found entity 1: FPGAROM_8K File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/FPGAROM_8K.v Line: 39
Warning (12019): Can't analyze file -- file i2c_16bit_master.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file spi_16bit_master.vhd
    Info (12022): Found design unit 1: spi_16bit_master-logic File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/spi_16bit_master.vhd Line: 52
    Info (12023): Found entity 1: spi_16bit_master File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/spi_16bit_master.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file sd_controller.vhd
    Info (12022): Found design unit 1: sd_controller-rtl File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/sd_controller.vhd Line: 45
    Info (12023): Found entity 1: sd_controller File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/sd_controller.vhd Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file fpga_rom_16k.v
    Info (12023): Found entity 1: FPGA_ROM_16K File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/FPGA_ROM_16K.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file z80_fpga5 -- (input from a port).bdf
    Info (12023): Found entity 1: Z80_FPGA5 -- (Input from a port)
Info (12021): Found 1 design units, including 1 entities, in source file z80_fpga6a -- (z80 monitor in ram).bdf
    Info (12023): Found entity 1: Z80_FPGA6a -- (Z80 Monitor in RAM)
Info (12021): Found 1 design units, including 1 entities, in source file z80_fpga8 -- (added usb port).bdf
    Info (12023): Found entity 1: Z80_FPGA8 -- (Added USB Port)
Info (12021): Found 1 design units, including 1 entities, in source file z80_fpga9 -- (add high-low rom, led bar).bdf
    Info (12023): Found entity 1: Z80_FPGA9 -- (Add HIGH-LOW ROM, LED Bar)
Info (12021): Found 1 design units, including 1 entities, in source file z80_fpga12 -- (add printer, bell, speed switch).bdf
    Info (12023): Found entity 1: Z80_FPGA12 -- (Add printer, bell, Speed switch)
Info (12021): Found 1 design units, including 1 entities, in source file z80_fpga14 -- (spi rtc done).bdf
    Info (12023): Found entity 1: Z80_FPGA14 -- (SPI RTC Done)
Info (12021): Found 1 design units, including 1 entities, in source file z80_fpga15 -- (interrupts done).bdf
    Info (12023): Found entity 1: Z80_FPGA15 -- (Interrupts Done)
Info (12021): Found 1 design units, including 1 entities, in source file z80_fpga16 -- (sd cards done).bdf
    Info (12023): Found entity 1: Z80_FPGA16 -- (SD Cards Done)
Info (12021): Found 1 design units, including 1 entities, in source file z80_fpga17 -- (16k rom added).bdf
    Info (12023): Found entity 1: Z80_FPGA17 -- (16K ROM added)
Info (12127): Elaborating entity "Z80_FPGA" for the top level hierarchy
Warning (275008): Primitive "VCC" of instance "inst91" not used
Warning (275008): Primitive "DFF" of instance "inst98" not used
Info (12128): Elaborating entity "74373" for hierarchy "74373:inst115"
Info (12130): Elaborated megafunction instantiation "74373:inst115"
Info (12128): Elaborating entity "Microcomputer" for hierarchy "Microcomputer:inst"
Info (12128): Elaborating entity "T80s" for hierarchy "Microcomputer:inst|T80s:cpu1" File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/microcomputer.vhd Line: 61
Info (12128): Elaborating entity "T80" for hierarchy "Microcomputer:inst|T80s:cpu1|T80:u0" File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80s.vhd Line: 115
Info (12128): Elaborating entity "T80_MCode" for hierarchy "Microcomputer:inst|T80s:cpu1|T80:u0|T80_MCode:mcode" File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80.vhd Line: 244
Info (12128): Elaborating entity "T80_ALU" for hierarchy "Microcomputer:inst|T80s:cpu1|T80:u0|T80_ALU:alu" File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80.vhd Line: 309
Info (12128): Elaborating entity "T80_Reg" for hierarchy "Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs" File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80.vhd Line: 819
Info (12128): Elaborating entity "21mux" for hierarchy "21mux:inst287"
Info (12130): Elaborated megafunction instantiation "21mux:inst287"
Info (12128): Elaborating entity "74244" for hierarchy "74244:inst71"
Info (12130): Elaborated megafunction instantiation "74244:inst71"
Warning (12125): Using design file pll01_50.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: PLL01_50 File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/pll01_50.v Line: 39
Info (12128): Elaborating entity "PLL01_50" for hierarchy "PLL01_50:inst4"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL01_50:inst4|altpll:altpll_component" File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/pll01_50.v Line: 102
Info (12130): Elaborated megafunction instantiation "PLL01_50:inst4|altpll:altpll_component" File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/pll01_50.v Line: 102
Info (12133): Instantiated megafunction "PLL01_50:inst4|altpll:altpll_component" with the following parameter: File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/pll01_50.v Line: 102
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "125"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "5"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "2"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL01_50"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll01_50_altpll.v
    Info (12023): Found entity 1: PLL01_50_altpll File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/pll01_50_altpll.v Line: 29
Info (12128): Elaborating entity "PLL01_50_altpll" for hierarchy "PLL01_50:inst4|altpll:altpll_component|PLL01_50_altpll:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "74138" for hierarchy "74138:inst217"
Info (12130): Elaborated megafunction instantiation "74138:inst217"
Info (12128): Elaborating entity "74684" for hierarchy "74684:inst176"
Info (12130): Elaborated megafunction instantiation "74684:inst176"
Info (12128): Elaborating entity "74165" for hierarchy "74165:inst103"
Info (12130): Elaborated megafunction instantiation "74165:inst103"
Info (12128): Elaborating entity "74157" for hierarchy "74157:inst168"
Info (12130): Elaborated megafunction instantiation "74157:inst168"
Info (12128): Elaborating entity "74148" for hierarchy "74148:inst375"
Info (12130): Elaborated megafunction instantiation "74148:inst375"
Info (12128): Elaborating entity "FPGA_ROM_16K" for hierarchy "FPGA_ROM_16K:inst44"
Info (12128): Elaborating entity "altsyncram" for hierarchy "FPGA_ROM_16K:inst44|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/FPGA_ROM_16K.v Line: 81
Info (12130): Elaborated megafunction instantiation "FPGA_ROM_16K:inst44|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/FPGA_ROM_16K.v Line: 81
Info (12133): Instantiated megafunction "FPGA_ROM_16K:inst44|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/FPGA_ROM_16K.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./ROM_HEX_FILES/SBC-MON2_4+4K+4K.HEX"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c7c1.tdf
    Info (12023): Found entity 1: altsyncram_c7c1 File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/altsyncram_c7c1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_c7c1" for hierarchy "FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113015): Width of data items in "SBC-MON2_4+4K+4K.HEX" is greater than the memory width. Wrapping data items to subsequent addresses. Found 512 warnings, reporting 10 File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ROM_HEX_FILES/SBC-MON2_4+4K+4K.HEX Line: 1
    Warning (113009): Data at line (2) of memory initialization file "SBC-MON2_4+4K+4K.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ROM_HEX_FILES/SBC-MON2_4+4K+4K.HEX Line: 2
    Warning (113009): Data at line (3) of memory initialization file "SBC-MON2_4+4K+4K.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ROM_HEX_FILES/SBC-MON2_4+4K+4K.HEX Line: 3
    Warning (113009): Data at line (4) of memory initialization file "SBC-MON2_4+4K+4K.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ROM_HEX_FILES/SBC-MON2_4+4K+4K.HEX Line: 4
    Warning (113009): Data at line (5) of memory initialization file "SBC-MON2_4+4K+4K.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ROM_HEX_FILES/SBC-MON2_4+4K+4K.HEX Line: 5
    Warning (113009): Data at line (6) of memory initialization file "SBC-MON2_4+4K+4K.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ROM_HEX_FILES/SBC-MON2_4+4K+4K.HEX Line: 6
    Warning (113009): Data at line (7) of memory initialization file "SBC-MON2_4+4K+4K.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ROM_HEX_FILES/SBC-MON2_4+4K+4K.HEX Line: 7
    Warning (113009): Data at line (8) of memory initialization file "SBC-MON2_4+4K+4K.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ROM_HEX_FILES/SBC-MON2_4+4K+4K.HEX Line: 8
    Warning (113009): Data at line (9) of memory initialization file "SBC-MON2_4+4K+4K.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ROM_HEX_FILES/SBC-MON2_4+4K+4K.HEX Line: 9
    Warning (113009): Data at line (10) of memory initialization file "SBC-MON2_4+4K+4K.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ROM_HEX_FILES/SBC-MON2_4+4K+4K.HEX Line: 10
    Warning (113009): Data at line (11) of memory initialization file "SBC-MON2_4+4K+4K.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ROM_HEX_FILES/SBC-MON2_4+4K+4K.HEX Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf
    Info (12023): Found entity 1: decode_c8a File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/decode_c8a.tdf Line: 22
Info (12128): Elaborating entity "decode_c8a" for hierarchy "FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|decode_c8a:rden_decode" File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/altsyncram_c7c1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf
    Info (12023): Found entity 1: mux_3nb File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/mux_3nb.tdf Line: 22
Info (12128): Elaborating entity "mux_3nb" for hierarchy "FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|mux_3nb:mux2" File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/altsyncram_c7c1.tdf Line: 40
Warning (12125): Using design file uart.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: uart File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v Line: 24
Info (12128): Elaborating entity "uart" for hierarchy "uart:inst8"
Warning (10036): Verilog HDL or VHDL warning at uart.v(71): object "my_data_read_state" assigned a value but never read File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v Line: 71
Warning (10230): Verilog HDL assignment warning at uart.v(62): truncated value with size 32 to match size of target (11) File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v Line: 62
Warning (10230): Verilog HDL assignment warning at uart.v(63): truncated value with size 32 to match size of target (11) File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v Line: 63
Warning (10230): Verilog HDL assignment warning at uart.v(105): truncated value with size 32 to match size of target (11) File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v Line: 105
Warning (10230): Verilog HDL assignment warning at uart.v(107): truncated value with size 32 to match size of target (11) File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v Line: 107
Warning (10230): Verilog HDL assignment warning at uart.v(108): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v Line: 108
Warning (10230): Verilog HDL assignment warning at uart.v(110): truncated value with size 32 to match size of target (11) File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v Line: 110
Warning (10230): Verilog HDL assignment warning at uart.v(112): truncated value with size 32 to match size of target (11) File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v Line: 112
Warning (10230): Verilog HDL assignment warning at uart.v(113): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v Line: 113
Warning (10230): Verilog HDL assignment warning at uart.v(129): truncated value with size 32 to match size of target (11) File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v Line: 129
Warning (10230): Verilog HDL assignment warning at uart.v(158): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v Line: 158
Warning (10230): Verilog HDL assignment warning at uart.v(208): truncated value with size 32 to match size of target (11) File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v Line: 208
Warning (10230): Verilog HDL assignment warning at uart.v(218): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v Line: 218
Info (12128): Elaborating entity "74164" for hierarchy "74164:inst37"
Info (12130): Elaborated megafunction instantiation "74164:inst37"
Info (12128): Elaborating entity "74373b" for hierarchy "74373b:inst260"
Info (12130): Elaborated megafunction instantiation "74373b:inst260"
Warning (12125): Using design file vga80x40.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: vga80x40-rtl File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/vga80x40.vhd Line: 55
    Info (12023): Found entity 1: vga80x40 File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/vga80x40.vhd Line: 30
Info (12128): Elaborating entity "vga80x40" for hierarchy "vga80x40:inst7"
Warning (10036): Verilog HDL or VHDL warning at vga80x40.vhd(207): object "scrx_079" assigned a value but never read File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/vga80x40.vhd Line: 207
Warning (12125): Using design file ctrm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ctrm-arch File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd Line: 42
    Info (12023): Found entity 1: ctrm File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd Line: 28
Info (12128): Elaborating entity "ctrm" for hierarchy "vga80x40:inst7|ctrm:\counters:U_HCTR" File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/vga80x40.vhd Line: 215
Info (12128): Elaborating entity "ctrm" for hierarchy "vga80x40:inst7|ctrm:\counters:U_VCTR" File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/vga80x40.vhd Line: 218
Info (12128): Elaborating entity "ctrm" for hierarchy "vga80x40:inst7|ctrm:\counters:U_CHRX" File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/vga80x40.vhd Line: 225
Info (12128): Elaborating entity "ctrm" for hierarchy "vga80x40:inst7|ctrm:\counters:U_CHRY" File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/vga80x40.vhd Line: 226
Info (12128): Elaborating entity "ctrm" for hierarchy "vga80x40:inst7|ctrm:\counters:U_SCRX" File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/vga80x40.vhd Line: 227
Info (12128): Elaborating entity "ctrm" for hierarchy "vga80x40:inst7|ctrm:\counters:U_SCRY" File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/vga80x40.vhd Line: 228
Warning (12125): Using design file losr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: losr-arch File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/losr.vhd Line: 44
    Info (12023): Found entity 1: losr File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/losr.vhd Line: 31
Info (12128): Elaborating entity "losr" for hierarchy "vga80x40:inst7|losr:U_LOSR" File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/vga80x40.vhd Line: 264
Info (12128): Elaborating entity "FPGA_ROM" for hierarchy "FPGA_ROM:inst240"
Info (12128): Elaborating entity "altsyncram" for hierarchy "FPGA_ROM:inst240|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/FPGA_ROM.v Line: 81
Info (12130): Elaborated megafunction instantiation "FPGA_ROM:inst240|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/FPGA_ROM.v Line: 81
Info (12133): Instantiated megafunction "FPGA_ROM:inst240|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/FPGA_ROM.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../lat0-12.HEX"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b2a1.tdf
    Info (12023): Found entity 1: altsyncram_b2a1 File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/altsyncram_b2a1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_b2a1" for hierarchy "FPGA_ROM:inst240|altsyncram:altsyncram_component|altsyncram_b2a1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (12125): Using design file two_port_ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Two_Port_RAM File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/two_port_ram.v Line: 39
Info (12128): Elaborating entity "Two_Port_RAM" for hierarchy "Two_Port_RAM:inst271"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Two_Port_RAM:inst271|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/two_port_ram.v Line: 99
Info (12130): Elaborated megafunction instantiation "Two_Port_RAM:inst271|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/two_port_ram.v Line: 99
Info (12133): Instantiated megafunction "Two_Port_RAM:inst271|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/two_port_ram.v Line: 99
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../RAM_20H.HEX"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i5g2.tdf
    Info (12023): Found entity 1: altsyncram_i5g2 File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/altsyncram_i5g2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_i5g2" for hierarchy "Two_Port_RAM:inst271|altsyncram:altsyncram_component|altsyncram_i5g2:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (12125): Using design file ps2_keyboard_to_ascii.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ps2_keyboard_to_ascii-behavior File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ps2_keyboard_to_ascii.vhd Line: 38
    Info (12023): Found entity 1: ps2_keyboard_to_ascii File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ps2_keyboard_to_ascii.vhd Line: 26
Info (12128): Elaborating entity "ps2_keyboard_to_ascii" for hierarchy "ps2_keyboard_to_ascii:inst162"
Warning (12125): Using design file ps2_keyboard.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ps2_keyboard-logic File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ps2_keyboard.vhd Line: 38
    Info (12023): Found entity 1: ps2_keyboard File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ps2_keyboard.vhd Line: 26
Info (12128): Elaborating entity "ps2_keyboard" for hierarchy "ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0" File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ps2_keyboard_to_ascii.vhd Line: 69
Warning (12125): Using design file debounce.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: debounce-logic File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/debounce.vhd Line: 36
    Info (12023): Found entity 1: debounce File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/debounce.vhd Line: 27
Info (12128): Elaborating entity "debounce" for hierarchy "ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk" File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ps2_keyboard.vhd Line: 67
Info (12128): Elaborating entity "spi_16bit_master" for hierarchy "spi_16bit_master:inst347"
Warning (12125): Using design file counter01_32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Counter01_32 File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/counter01_32.v Line: 39
Info (12128): Elaborating entity "Counter01_32" for hierarchy "Counter01_32:inst5"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "Counter01_32:inst5|lpm_counter:LPM_COUNTER_component" File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/counter01_32.v Line: 64
Info (12130): Elaborated megafunction instantiation "Counter01_32:inst5|lpm_counter:LPM_COUNTER_component" File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/counter01_32.v Line: 64
Info (12133): Instantiated megafunction "Counter01_32:inst5|lpm_counter:LPM_COUNTER_component" with the following parameter: File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/counter01_32.v Line: 64
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rqh.tdf
    Info (12023): Found entity 1: cntr_rqh File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/cntr_rqh.tdf Line: 25
Info (12128): Elaborating entity "cntr_rqh" for hierarchy "Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.tdf Line: 258
Warning (12125): Using design file spi_master.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: spi_master-logic File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/spi_master.vhd Line: 52
    Info (12023): Found entity 1: spi_master File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/spi_master.vhd Line: 30
Info (12128): Elaborating entity "spi_master" for hierarchy "spi_master:inst490"
Info (13014): Ignored 35 buffer(s)
    Info (13019): Ignored 35 SOFT buffer(s)
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "74373b:inst280|74" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373b:inst280|73" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373b:inst280|72" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373b:inst280|71" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373b:inst280|70" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373b:inst280|69" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373b:inst280|68" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373b:inst280|67" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373b:inst282|70" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373b:inst282|69" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373b:inst282|68" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373b:inst282|67" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373:inst376|74" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373:inst376|73" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373:inst376|72" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373:inst376|71" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373:inst376|70" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373:inst376|69" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373:inst376|68" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373:inst376|67" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373:inst116|74" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373:inst116|73" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373:inst116|72" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373:inst116|71" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373:inst116|70" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373:inst116|69" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373:inst116|68" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373:inst116|67" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74244:inst71|26" feeding internal logic into a wire
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer 21mux:inst287|5~0
    Warning (19017): Found clock multiplexer 21mux:inst479|5~0
Warning (13044): Always-enabled tri-state buffer(s) removed
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "74244:inst71|31" to the node "FPGA_OUT_2mHz_CLOCK" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "74244:inst71|36" to the node "FPGA_OUT_PHI" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "74244:inst71|27" to the node "FPGA_OUT_MWRT" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "74244:inst71|27" to the node "inst290" into a wire
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "74373:inst115|68" to the node "FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "74373:inst115|69" to the node "FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "74373:inst115|70" to the node "FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "74373:inst115|71" to the node "FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "74373:inst115|72" to the node "FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "74373:inst115|73" to the node "FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "74373:inst115|74" to the node "FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "74373:inst59|73" to the node "74373:inst376|18" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "74373:inst59|70" to the node "inst294" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "74373:inst59|69" to the node "inst264" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "74373:inst59|68" to the node "inst264" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "74244:inst71|1" to the node "inst301" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "74244:inst71|11" to the node "inst43" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "74373:inst115|67" to the node "FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0" into an OR gate
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "inst133[3]" to the node "Microcomputer:inst|T80s:cpu1|DI_Reg[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst133[0]" to the node "Microcomputer:inst|T80s:cpu1|DI_Reg[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst133[1]" to the node "Microcomputer:inst|T80s:cpu1|DI_Reg[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst133[6]" to the node "Microcomputer:inst|T80s:cpu1|DI_Reg[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst133[2]" to the node "Microcomputer:inst|T80s:cpu1|DI_Reg[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst133[4]" to the node "Microcomputer:inst|T80s:cpu1|DI_Reg[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst133[5]" to the node "Microcomputer:inst|T80s:cpu1|DI_Reg[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst133[7]" to the node "Microcomputer:inst|T80s:cpu1|DI_Reg[7]" into an OR gate
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "74373b:inst282|12" merged with LATCH primitive "74373:inst116|12"
    Info (13026): Duplicate LATCH primitive "74373b:inst282|13" merged with LATCH primitive "74373:inst116|13"
    Info (13026): Duplicate LATCH primitive "74373b:inst282|15" merged with LATCH primitive "74373:inst116|15"
    Info (13026): Duplicate LATCH primitive "74373b:inst282|14" merged with LATCH primitive "74373:inst116|14"
    Info (13026): Duplicate LATCH primitive "74373b:inst280|13" merged with LATCH primitive "74373:inst115|13"
    Info (13026): Duplicate LATCH primitive "74373b:inst280|14" merged with LATCH primitive "74373:inst115|14"
    Info (13026): Duplicate LATCH primitive "74373b:inst280|15" merged with LATCH primitive "74373:inst115|15"
    Info (13026): Duplicate LATCH primitive "74373b:inst280|16" merged with LATCH primitive "74373:inst115|16"
    Info (13026): Duplicate LATCH primitive "74373b:inst280|17" merged with LATCH primitive "74373:inst115|17"
    Info (13026): Duplicate LATCH primitive "74373b:inst280|18" merged with LATCH primitive "74373:inst115|18"
    Info (13026): Duplicate LATCH primitive "74373b:inst280|19" merged with LATCH primitive "74373:inst115|19"
    Info (13026): Duplicate LATCH primitive "74373b:inst280|12" merged with LATCH primitive "74373:inst115|12"
    Info (13026): Duplicate LATCH primitive "74373b:inst331|15" merged with LATCH primitive "74373b:inst261|15"
    Info (13026): Duplicate LATCH primitive "74373b:inst331|12" merged with LATCH primitive "74373b:inst261|12"
    Info (13026): Duplicate LATCH primitive "74373b:inst331|13" merged with LATCH primitive "74373b:inst261|13"
    Info (13026): Duplicate LATCH primitive "74373b:inst331|14" merged with LATCH primitive "74373b:inst261|14"
    Info (13026): Duplicate LATCH primitive "74373b:inst331|16" merged with LATCH primitive "74373b:inst261|16"
    Info (13026): Duplicate LATCH primitive "74373b:inst331|17" merged with LATCH primitive "74373b:inst261|17"
Info (13000): Registers with preset signals will power-up high File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80s.vhd Line: 90
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "inst143" is converted into an equivalent circuit using register "inst143~_emulated" and latch "inst143~1"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "FPGA_OUT_RAM_CS-" is stuck at GND
    Warning (13410): Pin "FPGA_OUT_RAM_A17" is stuck at GND
    Warning (13410): Pin "FPGA_OUT_RAM_A18" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register vga80x40:inst7|ctrm:\counters:U_CHRY|c[3] will power up to Low File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40:inst7|ctrm:\counters:U_SCRY|c[0] will power up to Low File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40:inst7|ctrm:\counters:U_SCRY|c[1] will power up to Low File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40:inst7|ctrm:\counters:U_SCRY|c[2] will power up to Low File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40:inst7|ctrm:\counters:U_SCRY|c[5] will power up to Low File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40:inst7|ctrm:\counters:U_SCRX|c[0] will power up to Low File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40:inst7|ctrm:\counters:U_SCRX|c[1] will power up to Low File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40:inst7|ctrm:\counters:U_SCRX|c[2] will power up to Low File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40:inst7|ctrm:\counters:U_SCRX|c[3] will power up to Low File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40:inst7|ctrm:\counters:U_SCRX|c[6] will power up to Low File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40:inst7|ctrm:\counters:U_CHRY|c[1] will power up to Low File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40:inst7|ctrm:\counters:U_CHRY|c[0] will power up to Low File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40:inst7|ctrm:\counters:U_VCTR|c[9] will power up to Low File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40:inst7|ctrm:\counters:U_HCTR|c[9] will power up to Low File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40:inst7|ctrm:\counters:U_HCTR|c[8] will power up to Low File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40:inst7|ctrm:\counters:U_HCTR|c[4] will power up to Low File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40:inst7|ctrm:\counters:U_HCTR|c[3] will power up to Low File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40:inst7|ctrm:\counters:U_HCTR|c[0] will power up to Low File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40:inst7|ctrm:\counters:U_VCTR|c[3] will power up to Low File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40:inst7|ctrm:\counters:U_VCTR|c[2] will power up to Low File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40:inst7|ctrm:\counters:U_CHRX|c[2] will power up to Low File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40:inst7|ctrm:\counters:U_CHRX|c[1] will power up to Low File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40:inst7|ctrm:\counters:U_CHRX|c[0] will power up to Low File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd Line: 50
Info (17049): 32 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4244 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 110 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 4056 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 135 warnings
    Info: Peak virtual memory: 4862 megabytes
    Info: Processing ended: Sun Nov 10 12:44:23 2019
    Info: Elapsed time: 00:01:40
    Info: Total CPU time (on all processors): 00:02:13


