// Seed: 764099446
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  integer id_7 = 1 != id_7;
  wire id_8;
  assign id_3 = id_4;
  wor id_9 = id_4;
  id_10(
      .id_0(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  tri id_11 = 1 - 1;
  xor primCall (id_10, id_6, id_9, id_11, id_7);
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_9,
      id_7,
      id_6
  );
endmodule
