FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"GND\G";
2"SYNC24_MZ";
3"SYNC_MZ";
4"GND\G";
5"MTCA_MIMIC_TRIG2_MZ";
6"MTCA_MIMIC_DATA_RDY";
7"CLK";
8"TELLIE_PULSE";
9"TELLIE_DELAY";
10"SMELLIE_DELAY";
11"GT_MZ";
12"MTCA_MIMIC_TRIG1_MZ";
13"SPKR";
14"VCC\G";
15"PWR_EN";
16"V3P3\G";
17"VCC\G";
18"JTAG_TCK";
19"JTAG_TDI";
20"JTAG_TMS";
21"VCCIO_EN_O";
22"VBAT";
23"JTAG_TDO";
24"UN$1$BSS138$I123$3";
25"GND\G";
26"GND\G";
27"SCALER<5>";
28"CNTRL_REG_CHK";
29"CNTRL_RDY";
30"UN$1$RSMD0805$I125$B";
31"VCC\G";
32"GPIO5";
33"GPIO3";
34"GPIO1";
35"I2C_SDA";
36"VCC\G";
37"FPGA_DONE";
38"JX1_SE_1";
39"GND\G";
40"EXT_TRIG<14>";
41"V3P3\G";
42"GENERIC_PULSE";
43"CLOCKS_DATA_RDY";
44"SCALER<4>";
45"GENERIC_DELAY_IN";
46"JX1_GUIDE_PIN1";
47"EXT_TRIG<4>";
48"CLK100_IN_MZ";
49"GND\G";
50"V3P3";
51"JX2_SE_0";
52"SCALER<6>";
53"RESET_CLK";
54"CLK100_IN";
55"BCKP_CLK_IN_USE";
56"BCKP_CLK_IN_USE_MZ";
57"TUBII_RT_OUT";
58"INIT#";
59"JX2_SE_1";
60"EXT_TRIG<1>";
61"EXT_TRIG<0>";
62"EXT_TRIG<2>";
63"JX2_GUIDE_PIN1";
64"EXT_TRIG<3>";
65"EXT_TRIG<5>";
66"EXT_TRIG<6>";
67"READ_CNTRL_REG_BIT";
68"MZ_HAPPY";
69"JX2_GUIDE_PIN2";
70"V3P3\G";
71"GENERIC_DELAY_OUT";
72"CAEN_DATA_RDY";
73"PWR_GOOD";
74"GPIO2";
75"GPIO4";
76"GPIO0";
77"I2C_SCL";
78"UN$1$LEDL$I102$A";
79"VCC\G";
80"VCC\G";
81"MTCA_MIMIC_TRIG2";
82"MTCA_MIMIC_TRIG1";
83"SYNC";
84"V3P3\G";
85"GT";
86"SYNC24";
87"SMELLIE_PULSE";
88"CARRIER_SRST#";
89"JX1_GUIDE_PIN2";
90"SMELLIE_PRE_DELAY";
91"V3P3\G";
92"DATA";
93"EXT_TRIG<7>";
94"V3P3\G";
95"TELLIE_PRE_DELAY";
96"EXT_TRIG<15>";
97"EXT_TRIG<12>";
98"V3P3\G";
99"EXT_TRIG<13>";
100"EXT_TRIG<11>";
101"EXT_TRIG<8>";
102"EXT_TRIG<9>";
103"EXT_TRIG<10>";
104"VCC\G";
105"JX1_SE_0";
106"LE<1>";
107"MUX_ENABLE";
108"LE<2>";
109"LE<0>";
%"FCI_61083-101400LF"
"1","(-1700,2500)","0","misc","I1";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
$LOCATION"U5"
CDS_LOCATION"U5"
$SEC"1"
CDS_SEC"1";
"102"
$PN"102"46;
"100"
$PN"100"0;
"96"
$PN"96"4;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"4;
"88"
$PN"88"0;
"84"
$PN"84"0;
"82"
$PN"82"0;
"80"
$PN"80"41;
"76"
$PN"76"0;
"78"
$PN"78"41;
"74"
$PN"74"0;
"72"
$PN"72"4;
"70"
$PN"70"0;
"66"
$PN"66"4;
"68"
$PN"68"0;
"64"
$PN"64"0;
"62"
$PN"62"0;
"60"
$PN"60"14;
"58"
$PN"58"14;
"56"
$PN"56"0;
"52"
$PN"52"4;
"50"
$PN"50"9;
"54"
$PN"54"10;
"48"
$PN"48"87;
"46"
$PN"46"4;
"42"
$PN"42"13;
"40"
$PN"40"4;
"44"
$PN"44"8;
"38"
$PN"38"7;
"36"
$PN"36"92;
"34"
$PN"34"4;
"32"
$PN"32"6;
"30"
$PN"30"12;
"28"
$PN"28"4;
"26"
$PN"26"5;
"24"
$PN"24"11;
"22"
$PN"22"4;
"20"
$PN"20"3;
"18"
$PN"18"2;
"16"
$PN"16"4;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"38;
"8"
$PN"8"37;
"6"
$PN"6"88;
"4"
$PN"4"19;
"2"
$PN"2"20;
"101"
$PN"101"89;
"99"
$PN"99"0;
"95"
$PN"95"4;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"4;
"87"
$PN"87"0;
"83"
$PN"83"96;
"81"
$PN"81"97;
"79"
$PN"79"98;
"75"
$PN"75"99;
"77"
$PN"77"4;
"73"
$PN"73"40;
"71"
$PN"71"4;
"69"
$PN"69"100;
"65"
$PN"65"4;
"67"
$PN"67"101;
"63"
$PN"63"102;
"61"
$PN"61"103;
"59"
$PN"59"104;
"57"
$PN"57"104;
"55"
$PN"55"107;
"51"
$PN"51"4;
"49"
$PN"49"106;
"53"
$PN"53"108;
"47"
$PN"47"109;
"45"
$PN"45"4;
"41"
$PN"41"0;
"39"
$PN"39"4;
"43"
$PN"43"0;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"4;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"4;
"25"
$PN"25"0;
"23"
$PN"23"45;
"21"
$PN"21"4;
"19"
$PN"19"95;
"15"
$PN"15"4;
"17"
$PN"17"90;
"13"
$PN"13"0;
"9"
$PN"9"105;
"11"
$PN"11"0;
"5"
$PN"5"15;
"7"
$PN"7"22;
"3"
$PN"3"23;
"1"
$PN"1"18;
%"OUTPORT"
"1","(-2800,3000)","2","standard","I10";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"92;
%"OUTPORT"
"1","(350,3150)","2","standard","I100";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"27;
%"OUTPORT"
"1","(350,2950)","2","standard","I101";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"29;
%"LED_L"
"1","(175,3450)","1","misc","I102";
;
NEEDS_NO_SIZE"TRUE"
ABBREV"LED"
TITLE"LED"
CDS_LIB"misc"
$LOCATION"D15"
CDS_LOCATION"D15"
$SEC"1"
CDS_SEC"1";
"A\NAC"
$PN"2"78;
"B\NAC"
$PN"1"26;
%"RSMD0805"
"1","(400,3450)","0","resistors","I103";
;
VALUE"100"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
$LOCATION"R367"
CDS_LOCATION"R367"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"78;
"B<0>"
$PN"2"68;
%"74LV07A"
"1","(-3550,2950)","0","ttl","I104";
;
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
$LOCATION"U76"
CDS_LOCATION"U76"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"14"84;
"GND"
$PN"7"39;
"Y6"
$PN"12"0;
"Y5"
$PN"10"5;
"Y4"
$PN"8"12;
"Y3"
$PN"6"11;
"Y2"
$PN"4"3;
"Y1"
$PN"2"2;
"A6"
$PN"13"81;
"A5"
$PN"11"81;
"A4"
$PN"9"82;
"A3"
$PN"5"85;
"A2"
$PN"3"83;
"A1"
$PN"1"86;
%"INPORT"
"1","(-4275,3075)","0","standard","I105";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"86;
%"INPORT"
"1","(-4275,3025)","0","standard","I106";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"83;
%"INPORT"
"1","(-4275,2975)","0","standard","I107";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"85;
%"INPORT"
"1","(-4275,2925)","0","standard","I108";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"82;
%"INPORT"
"1","(-4275,2875)","0","standard","I109";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"81;
%"OUTPORT"
"1","(-2800,3100)","2","standard","I110";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"6;
%"RSMD0603"
"1","(-3275,3675)","1","resistors","I111";
;
VALUE"4K"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
$LOCATION"R140"
CDS_LOCATION"R140"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"2;
"B<0>"
$PN"2"91;
%"RSMD0603"
"1","(-3225,3675)","1","resistors","I112";
;
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
$LOCATION"R141"
CDS_LOCATION"R141"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"3;
"B<0>"
$PN"2"91;
%"RSMD0603"
"1","(-3100,3675)","1","resistors","I113";
;
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
$LOCATION"R142"
CDS_LOCATION"R142"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"11;
"B<0>"
$PN"2"91;
%"RSMD0603"
"1","(-3075,3675)","1","resistors","I114";
;
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
$LOCATION"R143"
CDS_LOCATION"R143"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"5;
"B<0>"
$PN"2"91;
%"RSMD0603"
"1","(-3050,3675)","1","resistors","I115";
;
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
$LOCATION"R144"
CDS_LOCATION"R144"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"12;
"B<0>"
$PN"2"91;
%"CSMD0603"
"1","(-3525,3425)","0","capacitors","I116";
;
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"0.1UF"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
$LOCATION"C203"
CDS_LOCATION"C203"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"84;
"A<0>"
$PN"1"39;
%"74LV07A"
"1","(3250,2775)","2","ttl","I117";
;
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
$LOCATION"U161"
CDS_LOCATION"U161"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"14"50;
"GND"
$PN"7"49;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"0;
"Y3"
$PN"6"0;
"Y2"
$PN"4"56;
"Y1"
$PN"2"48;
"A6"
$PN"13"0;
"A5"
$PN"11"0;
"A4"
$PN"9"0;
"A3"
$PN"5"0;
"A2"
$PN"3"54;
"A1"
$PN"1"55;
%"INPORT"
"1","(3025,2350)","0","standard","I118";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"55;
%"INPORT"
"1","(3025,2450)","0","standard","I119";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"54;
%"OUTPORT"
"1","(-2800,2850)","2","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"13;
%"CSMD0603"
"1","(3250,3250)","0","capacitors","I120";
;
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"0.1UF"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
$LOCATION"C206"
CDS_LOCATION"C206"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"49;
"A<0>"
$PN"1"50;
%"INPORT"
"1","(-650,3300)","2","standard","I121";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"45;
%"OUTPORT"
"1","(-650,2700)","0","standard","I122";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"109;
%"BSS138"
"1","(325,4375)","0","transistors","I123";
;
CDS_LMAN_SYM_OUTLINE"-150,150,100,-100"
CDS_LIB"transistors";
"1"21;
"2"25;
"3"24;
%"SIP_HEADER_2PIN"
"1","(850,4550)","0","misc","I124";
;
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50"
CDS_LIB"misc";
"2 \B"31;
"1 \B"30;
%"RSMD0805"
"1","(550,4575)","0","resistors","I125";
;
PACKTYPE"0805"
TOL"1%"
VALUE"NS"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
$LOCATION"?";
"A<0>"24;
"B<0>"30;
%"RSMD0805"
"1","(550,4425)","0","resistors","I126";
;
PACKTYPE"0805"
TOL"1%"
VALUE"NS"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
$LOCATION"?";
"A<0>"24;
"B<0>"25;
%"RSMD0805"
"1","(-50,4225)","0","resistors","I127";
;
PACKTYPE"0805"
TOL"1%"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
$LOCATION"?";
"A<0>"21;
"B<0>"25;
%"BSS138"
"1","(-510,4360)","0","transistors","I128";
;
CDS_LMAN_SYM_OUTLINE"-150,150,100,-100"
CDS_LIB"transistors";
"1"17;
"2"1;
"3"15;
%"RSMD0805"
"1","(-725,4550)","0","resistors","I129";
;
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"NS"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"16;
"B<0>"15;
%"RSMD0805"
"1","(-1050,4350)","0","resistors","I130";
;
PACKTYPE"0805"
TOL"1%"
VALUE"1000"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
$LOCATION"?";
"A<0>"0;
"B<0>"17;
%"RSMD0805"
"1","(-875,4200)","1","resistors","I131";
;
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
VALUE"4K"
$LOCATION"?";
"A<0>"1;
"B<0>"17;
%"CSMD0805"
"1","(-750,4200)","1","capacitors","I132";
;
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"5%"
VALUE"5PF"
PART_NAME"CSMD0805"
PACKTYPE"0805"
VOLTAGE"50V";
"B<0>"17;
"A<0>"1;
%"TESTPOINT_L"
"1","(-100,4000)","0","misc","I133";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"0;
%"TESTPOINT_L"
"1","(-250,4525)","0","misc","I134";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"15;
%"OUTPORT"
"1","(-2800,2650)","2","standard","I15";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"9;
%"OUTPORT"
"1","(-2800,2550)","2","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"10;
%"FCI_61083-101400LF"
"1","(1450,2500)","0","misc","I23";
;
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
CDS_LIB"misc"
$LOCATION"U65"
CDS_LOCATION"U65"
$SEC"1"
CDS_SEC"1";
"102"
$PN"102"63;
"100"
$PN"100"0;
"96"
$PN"96"26;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"26;
"88"
$PN"88"0;
"84"
$PN"84"61;
"82"
$PN"82"60;
"80"
$PN"80"94;
"76"
$PN"76"62;
"78"
$PN"78"94;
"74"
$PN"74"64;
"72"
$PN"72"26;
"70"
$PN"70"47;
"66"
$PN"66"26;
"68"
$PN"68"65;
"64"
$PN"64"66;
"62"
$PN"62"93;
"60"
$PN"60"79;
"58"
$PN"58"79;
"56"
$PN"56"0;
"52"
$PN"52"26;
"50"
$PN"50"0;
"54"
$PN"54"0;
"48"
$PN"48"0;
"46"
$PN"46"26;
"42"
$PN"42"0;
"40"
$PN"40"26;
"44"
$PN"44"0;
"38"
$PN"38"29;
"36"
$PN"36"67;
"34"
$PN"34"26;
"32"
$PN"32"28;
"30"
$PN"30"27;
"28"
$PN"28"26;
"26"
$PN"26"52;
"24"
$PN"24"44;
"22"
$PN"22"26;
"20"
$PN"20"57;
"18"
$PN"18"68;
"16"
$PN"16"26;
"14"
$PN"14"59;
"12"
$PN"12"36;
"10"
$PN"10"21;
"8"
$PN"8"32;
"6"
$PN"6"33;
"4"
$PN"4"34;
"2"
$PN"2"35;
"101"
$PN"101"69;
"99"
$PN"99"0;
"95"
$PN"95"26;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"26;
"87"
$PN"87"0;
"83"
$PN"83"0;
"81"
$PN"81"0;
"79"
$PN"79"70;
"75"
$PN"75"0;
"77"
$PN"77"26;
"73"
$PN"73"0;
"71"
$PN"71"26;
"69"
$PN"69"0;
"65"
$PN"65"26;
"67"
$PN"67"0;
"63"
$PN"63"0;
"61"
$PN"61"0;
"59"
$PN"59"80;
"57"
$PN"57"80;
"55"
$PN"55"0;
"51"
$PN"51"26;
"49"
$PN"49"0;
"53"
$PN"53"0;
"47"
$PN"47"53;
"45"
$PN"45"26;
"41"
$PN"41"48;
"39"
$PN"39"26;
"43"
$PN"43"56;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"26;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"26;
"25"
$PN"25"43;
"23"
$PN"23"71;
"21"
$PN"21"26;
"19"
$PN"19"42;
"15"
$PN"15"26;
"17"
$PN"17"72;
"13"
$PN"13"51;
"9"
$PN"9"58;
"11"
$PN"11"73;
"5"
$PN"5"74;
"7"
$PN"7"75;
"3"
$PN"3"76;
"1"
$PN"1"77;
%"INPORT"
"1","(-650,3450)","2","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"90;
%"INPORT"
"1","(-650,3400)","2","standard","I27";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"95;
%"INPORT"
"1","(-650,2350)","2","standard","I40";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"103;
%"INPORT"
"1","(-650,2300)","2","standard","I41";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"102;
%"INPORT"
"1","(-650,2200)","2","standard","I42";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"101;
%"INPORT"
"1","(-650,2150)","2","standard","I43";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"100;
%"INPORT"
"1","(-650,2050)","2","standard","I44";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"40;
%"INPORT"
"1","(-650,2000)","2","standard","I45";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"99;
%"INPORT"
"1","(-650,1850)","2","standard","I46";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"97;
%"INPORT"
"1","(-650,1800)","2","standard","I47";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"96;
%"OUTPORT"
"1","(350,3400)","2","standard","I49";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"57;
%"INPORT"
"1","(350,2350)","0","standard","I54";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"93;
%"INPORT"
"1","(350,2300)","0","standard","I55";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"66;
%"INPORT"
"1","(350,2200)","0","standard","I56";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"65;
%"INPORT"
"1","(350,2150)","0","standard","I57";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"47;
%"INPORT"
"1","(350,2050)","0","standard","I58";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"64;
%"INPORT"
"1","(350,2000)","0","standard","I59";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"62;
%"INPORT"
"1","(350,1850)","0","standard","I60";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"60;
%"INPORT"
"1","(350,1800)","0","standard","I61";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"61;
%"OUTPORT"
"1","(2500,3450)","0","standard","I73";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"72;
%"OUTPORT"
"1","(2500,3400)","0","standard","I74";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"42;
%"OUTPORT"
"1","(2500,3300)","0","standard","I75";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"71;
%"OUTPORT"
"1","(2500,3250)","0","standard","I77";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"43;
%"OUTPORT"
"1","(-650,2500)","0","standard","I78";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"107;
%"OUTPORT"
"1","(-650,2550)","0","standard","I79";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"108;
%"OUTPORT"
"1","(-650,2650)","0","standard","I80";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"106;
%"OUTPORT"
"1","(2500,2700)","0","standard","I81";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"53;
%"OUTPORT"
"1","(350,3300)","2","standard","I82";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"44;
%"OUTPORT"
"1","(350,3250)","2","standard","I85";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"52;
%"OUTPORT"
"1","(350,3000)","2","standard","I88";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"67;
%"OUTPORT"
"1","(-2800,2950)","2","standard","I94";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"7;
%"OUTPORT"
"1","(-2800,2700)","2","standard","I97";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"87;
%"OUTPORT"
"1","(-2800,2800)","2","standard","I98";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"8;
%"INPORT"
"1","(350,3100)","0","standard","I99";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"28;
END.
