SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_COMMAND_CONTEXT STRING webbrowserpath C:\Program Files\Internet Explorer\IEXPLORE.EXE
SET_COMMAND_CONTEXT STRING pdfviewerpath "C:\Program Files\Adobe\Reader 8.0\Reader\AcroRd32.exe"
SET_COMMAND_CONTEXT INT mainwindowxcoord 0
SET_COMMAND_CONTEXT INT mainwindowycoord 0
SET_COMMAND_CONTEXT INT mainwindowwidth 200
SET_COMMAND_CONTEXT INT mainwindowheight 400
SET_PREFERENCE flowvendor Foundation_iSE
SET_PREFERENCE verilogsim True
SET_PREFERENCE vhdlsim True
SET_PREFERENCE workingdirectory I:\ECE554\FINAL_PROJECT\Curveball\source\vga_controller\tmp
SET_PREFERENCE speedgrade -6
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE asysymbol True
SET_PREFERENCE addpads False
SET_PREFERENCE outputdirectory I:\ECE554\FINAL_PROJECT\Curveball\source\vga_controller
SET_PREFERENCE device xc2vp30
SET_PREFERENCE projectname I:\ECE554\FINAL_PROJECT\Curveball\source\vga_controller\tmp
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE foundationsym False
SET_PREFERENCE package ff896
SET_PREFERENCE createndf False
SET_PREFERENCE designentry VHDL
SET_PREFERENCE devicefamily virtex2p
SET_PREFERENCE formalverification False
SET_PREFERENCE removerpms False
SET_SIM_PARAMETER c_disable_warn_bhv_range 0
SET_SIM_PARAMETER c_use_default_data 1
SET_SIM_PARAMETER c_load_init_file 0
SET_SIM_PARAMETER c_sinitb_val 0
SET_SIM_PARAMETER c_read_depth_a 614400
SET_SIM_PARAMETER c_read_depth_b 614400
SET_SIM_PARAMETER c_write_mode_a READ_FIRST
SET_SIM_PARAMETER c_write_mode_b READ_FIRST
SET_SIM_PARAMETER c_write_depth_a 614400
SET_SIM_PARAMETER c_write_depth_b 614400
SET_SIM_PARAMETER c_read_width_a 3
SET_SIM_PARAMETER c_byte_size 9
SET_SIM_PARAMETER c_read_width_b 3
SET_SIM_PARAMETER c_init_file_name no_coe_file_loaded
SET_SIM_PARAMETER c_write_width_a 3
SET_SIM_PARAMETER c_has_ena 0
SET_SIM_PARAMETER c_write_width_b 3
SET_SIM_PARAMETER c_has_enb 0
SET_SIM_PARAMETER c_mux_pipeline_stages 0
SET_SIM_PARAMETER c_addrb_width 20
SET_SIM_PARAMETER c_addra_width 20
SET_SIM_PARAMETER component_name frame_buf
SET_SIM_PARAMETER c_has_ssra 0
SET_SIM_PARAMETER c_has_ssrb 0
SET_SIM_PARAMETER c_has_mux_output_regs_a 0
SET_SIM_PARAMETER c_has_mux_output_regs_b 0
SET_SIM_PARAMETER c_disable_warn_bhv_coll 0
SET_SIM_PARAMETER c_sim_collision_check ALL
SET_SIM_PARAMETER c_algorithm 1
SET_SIM_PARAMETER c_common_clk 0
SET_SIM_PARAMETER c_mem_type 1
SET_SIM_PARAMETER c_use_byte_wea 0
SET_SIM_PARAMETER c_use_byte_web 0
SET_SIM_PARAMETER c_default_data 0
SET_SIM_PARAMETER c_use_ecc 0
SET_SIM_PARAMETER c_prim_type 1
SET_SIM_PARAMETER c_web_width 1
SET_SIM_PARAMETER c_wea_width 1
SET_SIM_PARAMETER c_sinita_val 0
SET_SIM_PARAMETER c_has_regcea 0
SET_SIM_PARAMETER c_has_regceb 0
SET_SIM_PARAMETER c_has_mem_output_regs_a 0
SET_SIM_PARAMETER c_has_mem_output_regs_b 0
SET_SIM_PARAMETER c_use_ramb16bwer_rst_bhv 0
SET_PARAMETER register_portb_output_of_memory_primitives false
SET_PARAMETER write_depth_a 614400
SET_PARAMETER operating_mode_a READ_FIRST
SET_PARAMETER operating_mode_b READ_FIRST
SET_PARAMETER write_width_a 3
SET_PARAMETER write_width_b 3
SET_PARAMETER ecc false
SET_PARAMETER use_regcea_pin false
SET_PARAMETER primitive 8kx2
SET_PARAMETER memory_type Simple_Dual_Port_RAM
SET_PARAMETER byte_size 9
SET_PARAMETER disable_out_of_range_warnings false
SET_PARAMETER use_ramb16bwer_reset_behavior false
SET_PARAMETER pipeline_stages 0
SET_PARAMETER use_regceb_pin false
SET_PARAMETER remaining_memory_locations 0
SET_PARAMETER use_byte_write_enable false
SET_PARAMETER enable_a Always_Enabled
SET_PARAMETER enable_b Always_Enabled
SET_PARAMETER single_bit_ecc false
SET_PARAMETER register_porta_output_of_memory_core false
SET_PARAMETER component_name frame_buf
SET_PARAMETER assume_synchronous_clk false
SET_PARAMETER disable_collision_warnings false
SET_PARAMETER algorithm Minimum_Area
SET_PARAMETER fill_remaining_memory_locations true
SET_PARAMETER use_ssra_pin false
SET_PARAMETER read_width_a 3
SET_PARAMETER read_width_b 3
SET_PARAMETER register_porta_output_of_memory_primitives false
SET_PARAMETER output_reset_value_a 0
SET_PARAMETER output_reset_value_b 0
SET_PARAMETER load_init_file false
SET_PARAMETER register_portb_output_of_memory_core false
SET_PARAMETER coe_file no_coe_file_loaded
SET_PARAMETER use_ssrb_pin false
SET_PARAMETER collision_warnings ALL
SET_CORE_CLASS com.xilinx.ip.blk_mem_gen_v2_8.blk_mem_gen_v2_8
SET_CORE_PATH C:\Xilinx\10.1\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\blk_mem_gen_v2_8\
SET_CORE_NAME Block Memory Generator
SET_CORE_VERSION 2.8
