module testbench();

timeunit	10ns;

timeprecision 1ns;

logic Reset, ClearA_LoadB, Execute;
logic Clk = 0;
logic[7:0] Din;
logic[7:0] Aval;
logic[7:0] Bval;
logic[7:0] tmp;
logic[6:0] AhexL;
logic[6:0] AhexU;
logic[6:0] BhexL;
logic[6:0] BhexU;
logic[3:0] LED;

Processor p(.*);

always begin: CLOCK_GENERATION
#1 Clk = ~Clk;
end

initial begin: CLOCK_INITIALIZATION
	Clk = 0;
end

initial begin: TEST_VECTORS
Reset = 0;
ClearALoadB = 1;
Execute = 1;
Switches = 8'h03;

#2 Reset = 1;
#2 ClearALoadB = 0;
#2 ClearALoadB = 1;
#2 Switches = 8'h02;
#2 Execute = 0;
#221 Execute = 1;


#2 Reset = 0;
#2 Reset = 1;
#2 Switches = 8'hFF;
#2 ClearALoadB = 0;
#2 ClearALoadB = 1;
#2 Switches = 8'h02;
#2 Execute = 0;
#221 Execute = 1;

#2 Reset = 0;
#2 Reset = 1;
#2 Switches = 8'h03;
#2 ClearALoadB = 0;
#2 ClearALoadB = 1;
#2 Switches = 8'hFF;
#2 Execute = 0;
#221 Execute = 1;

#2 Reset = 0;
#2 Reset = 1;
#2 Switches = 8'hFE;
#2 ClearALoadB = 0;
#2 ClearALoadB = 1;
#2 Switches = 8'hFE;
#2 Execute = 0;
#221 Execute = 1;


end
endmodule
