# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_game.srcs/sources_1/new/display_34.vhd" \
"../../../../project_game.srcs/sources_1/new/segment_decoder_34.vhd" \
"../../../../project_game.srcs/sources_1/new/states_machine.vhd" \
"../../../../project_game.srcs/sources_1/new/vga_ctrl_640x480_60Hz.vhd" \
"../../../../project_game.srcs/sources_1/new/juego.vhd" \

# Do not sort compile order
nosort
