// Seed: 137149732
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  inout id_2;
  inout id_1;
  assign id_1 = 1;
  logic id_3 = id_3;
  reg   id_4;
  reg   id_5;
  initial @(posedge id_2 or posedge id_3) id_4 <= 1'b0 | 1;
  logic id_6;
  logic id_7;
  assign id_7 = 1;
  always wait (1) id_4 <= id_5;
  assign id_1 = id_3;
  type_15(
      id_1, id_3
  );
  logic id_8, id_9;
endmodule
