{"hands_on_practices": [{"introduction": "Before we can understand how an amplifier handles AC signals, we must first establish its DC operating conditions. This foundational exercise guides you through calculating the quiescent (DC) voltages and currents in a standard common-emitter amplifier with an emitter resistor. Mastering this DC analysis [@problem_id:1287614] is the essential first step in predicting and verifying any amplifier's behavior.", "problem": "A Common Emitter (CE) amplifier is constructed using a standard voltage-divider biasing configuration. The circuit is powered by a single DC voltage supply, $V_{CC}$. The voltage divider consists of two resistors: $R_1$ is connected between $V_{CC}$ and the base of an NPN Bipolar Junction Transistor (BJT), and $R_2$ is connected between the base and ground. A collector resistor, $R_C$, is placed between $V_{CC}$ and the collector of the transistor. An emitter resistor, $R_E$, is connected between the emitter and ground. The AC signal input and output coupling capacitors can be ignored for this DC analysis.\n\nThe circuit components and transistor parameters are as follows:\n- Supply Voltage, $V_{CC} = 12 \\text{ V}$\n- Base Resistor 1, $R_1 = 47 \\text{ k}\\Omega$\n- Base Resistor 2, $R_2 = 10 \\text{ k}\\Omega$\n- Collector Resistor, $R_C = 3.3 \\text{ k}\\Omega$\n- Emitter Resistor, $R_E = 1.0 \\text{ k}\\Omega$\n- DC Current Gain, $\\beta_{DC} = 150$\n- Base-Emitter Voltage (forward active), $V_{BE} = 0.7 \\text{ V}$\n\nCalculate the DC quiescent voltages at the base ($V_B$), emitter ($V_E$), and collector ($V_C$) of the transistor. Express your answers for $V_B$, $V_E$, and $V_C$ in this specific order, in volts (V), rounding each value to three significant figures.", "solution": "We analyze the DC bias using the Thevenin equivalent of the base divider and standard BJT relations in forward active mode.\n\nFirst, form the Thevenin equivalent seen by the base:\n$$\nV_{\\text{TH}}=V_{CC}\\frac{R_{2}}{R_{1}+R_{2}},\\qquad R_{\\text{TH}}=\\frac{R_{1}R_{2}}{R_{1}+R_{2}}.\n$$\nWith $V_{CC}=12$, $R_{1}=47\\times 10^{3}$, and $R_{2}=10\\times 10^{3}$,\n$$\nV_{\\text{TH}}=12\\cdot\\frac{10\\times 10^{3}}{47\\times 10^{3}+10\\times 10^{3}}=\\frac{120}{57},\\qquad\nR_{\\text{TH}}=\\frac{(47\\times 10^{3})(10\\times 10^{3})}{57\\times 10^{3}}=\\frac{470}{57}\\times 10^{3}.\n$$\n\nApply KCL at the base node using Ohmâ€™s law and $I_{E}=(\\beta_{DC}+1)I_{B}$ with $V_{E}=V_{B}-V_{BE}$:\n$$\n\\frac{V_{\\text{TH}}-V_{B}}{R_{\\text{TH}}}=I_{B}=\\frac{I_{E}}{\\beta_{DC}+1}=\\frac{V_{B}-V_{BE}}{R_{E}(\\beta_{DC}+1)}.\n$$\nLet $A=\\frac{1}{R_{\\text{TH}}}$ and $B=\\frac{1}{R_{E}(\\beta_{DC}+1)}$. Solving the linear equation for $V_{B}$ gives\n$$\nA(V_{\\text{TH}}-V_{B})=B(V_{B}-V_{BE})\\;\\Rightarrow\\;V_{B}=\\frac{A V_{\\text{TH}}+B V_{BE}}{A+B}.\n$$\nCompute the coefficients with $R_{E}=1.0\\times 10^{3}$, $\\beta_{DC}=150$, and $V_{BE}=0.7$:\n$$\nA=\\frac{1}{R_{\\text{TH}}}=\\frac{57}{470000},\\qquad B=\\frac{1}{1000\\cdot 151}=\\frac{1}{151000}.\n$$\nThen\n$$\nA V_{\\text{TH}}=\\frac{57}{470000}\\cdot\\frac{120}{57}=\\frac{120}{470000},\\qquad B V_{BE}=\\frac{0.7}{151000},\n$$\n$$\nA+B=\\frac{57}{470000}+\\frac{1}{151000}.\n$$\nHence\n$$\nV_{B}=\\frac{\\frac{120}{470000}+\\frac{0.7}{151000}}{\\frac{57}{470000}+\\frac{1}{151000}}\\approx 2.0325\\;\\text{V}.\n$$\n\nThe emitter voltage is\n$$\nV_{E}=V_{B}-V_{BE}\\approx 2.0325-0.7=1.3325\\;\\text{V}.\n$$\n\nThe collector current in forward active mode is\n$$\nI_{C}=\\frac{\\beta_{DC}}{\\beta_{DC}+1}\\cdot\\frac{V_{B}-V_{BE}}{R_{E}}=\\frac{150}{151}\\cdot\\frac{1.3325}{1000}\\;\\text{A}\\approx 1.3237\\times 10^{-3}\\;\\text{A}.\n$$\nTherefore the collector voltage is\n$$\nV_{C}=V_{CC}-I_{C}R_{C}=12-(1.3237\\times 10^{-3})(3.3\\times 10^{3})\\;\\text{V}\\approx 7.6319\\;\\text{V}.\n$$\nCheck of operation region:\n$$\nV_{CE}=V_{C}-V_{E}\\approx 7.6319-1.3325=6.2994\\;\\text{V}>0.2\\;\\text{V},\n$$\nso the transistor is in forward active mode, validating the calculations.\n\nRounding each voltage to three significant figures:\n$$\nV_{B}\\approx 2.03\\;\\text{V},\\quad V_{E}\\approx 1.33\\;\\text{V},\\quad V_{C}\\approx 7.63\\;\\text{V}.\n$$", "answer": "$$\\boxed{\\begin{pmatrix}2.03 & 1.33 & 7.63\\end{pmatrix}}$$", "id": "1287614"}, {"introduction": "A well-designed amplifier must not only be biased correctly but also provide the largest possible output signal without distortion. This practice shifts our focus from pure analysis to design, exploring the trade-offs in selecting component values. You will determine the maximum collector resistance that keeps the transistor in its active region [@problem_id:1287602], a critical calculation for ensuring maximum symmetrical signal swing at the output.", "problem": "A common-emitter amplifier circuit is designed using a single NPN Bipolar Junction Transistor (BJT). The circuit uses a voltage-divider biasing configuration and is powered by a single DC supply $V_{CC}$. The biasing network consists of a resistor $R_1$ connected from $V_{CC}$ to the transistor's base, and a resistor $R_2$ from the base to ground. A collector resistor, $R_C$, is connected between $V_{CC}$ and the collector, and an emitter resistor, $R_E$, is connected between the emitter and ground.\n\nThe following parameters are specified for the DC operating point analysis:\n- Supply Voltage: $V_{CC} = 15.0 \\, \\text{V}$\n- Biasing Resistor: $R_1 = 33.0 \\, \\text{k}\\Omega$\n- Biasing Resistor: $R_2 = 12.0 \\, \\text{k}\\Omega$\n- Emitter Resistor: $R_E = 1.80 \\, \\text{k}\\Omega$\n- DC Current Gain of BJT: $\\beta_{DC} = 120$\n- Base-Emitter Voltage (ON): $V_{BE} = 0.70 \\, \\text{V}$\n\nFor the transistor to function as an amplifier, it must operate in the active region. The limit of this region is reached when the collector-emitter voltage equals the saturation voltage, which for this transistor is $V_{CE,sat} = 0.20 \\, \\text{V}$.\n\nDetermine the maximum possible value for the collector resistor, $R_C$, that ensures the transistor remains in the active region under these DC bias conditions. Express your answer in kilo-ohms (k$\\Omega$), rounded to three significant figures.", "solution": "We seek the largest $R_{C}$ such that the transistor just remains at the edge of the active region under the given DC bias. Use the voltage-divider Thevenin equivalent seen at the base:\n$$\nV_{\\text{th}}=V_{CC}\\frac{R_{2}}{R_{1}+R_{2}},\\quad R_{\\text{th}}=\\frac{R_{1}R_{2}}{R_{1}+R_{2}}.\n$$\nWith base current $I_{B}$ and emitter current $I_{E}=(\\beta_{DC}+1)I_{B}$, the base voltage is\n$$\nV_{B}=V_{BE}+V_{E}=V_{BE}+(\\beta_{DC}+1)I_{B}R_{E}.\n$$\nApplying KCL at the Thevenin node gives\n$$\n\\frac{V_{\\text{th}}-V_{B}}{R_{\\text{th}}}=I_{B},\n$$\nwhich, after substituting $V_{B}$, yields\n$$\nI_{B}=\\frac{V_{\\text{th}}-V_{BE}}{R_{\\text{th}}+(\\beta_{DC}+1)R_{E}}.\n$$\nThen\n$$\nI_{C}=\\beta_{DC}I_{B},\\quad V_{E}=I_{E}R_{E}=(\\beta_{DC}+1)I_{B}R_{E}.\n$$\nAt the boundary of the active region, $V_{CE}=V_{CE,\\text{sat}}$. Using $V_{C}=V_{CC}-I_{C}R_{C}$ and $V_{E}$ above,\n$$\nV_{CE}=V_{C}-V_{E}=V_{CC}-I_{C}R_{C}-V_{E}=V_{CE,\\text{sat}},\n$$\nso the required $R_{C}$ is\n$$\nR_{C}=\\frac{V_{CC}-V_{E}-V_{CE,\\text{sat}}}{I_{C}}.\n$$\nNow substitute the given numerical values. First, compute the Thevenin parameters:\n$$\nV_{\\text{th}}=15.0\\cdot\\frac{12.0}{33.0+12.0}=4.00\\ \\text{V},\\quad\nR_{\\text{th}}=\\frac{33.0\\cdot 12.0}{33.0+12.0}\\ \\text{k}\\Omega=8.80\\ \\text{k}\\Omega.\n$$\nCompute the base current:\n$$\nI_{B}=\\frac{4.00-0.70}{8.80+121\\cdot 1.80}\\ \\text{mA}=\\frac{3.30}{226.6}\\ \\text{mA}\\approx 0.014563\\ \\text{mA}.\n$$\nHence\n$$\nI_{C}=\\beta_{DC}I_{B}\\approx 120\\cdot 0.014563\\ \\text{mA}\\approx 1.7476\\ \\text{mA},\n$$\n$$\nV_{E}=(\\beta_{DC}+1)I_{B}R_{E}\\approx 121\\cdot 0.014563\\ \\text{mA}\\cdot 1.80\\ \\text{k}\\Omega\\approx 3.1718\\ \\text{V}.\n$$\nFinally,\n$$\nR_{C,\\max}=\\frac{V_{CC}-V_{E}-V_{CE,\\text{sat}}}{I_{C}}\\approx \\frac{15.0-3.1718-0.20}{1.7476}\\ \\text{k}\\Omega\\approx 6.65\\ \\text{k}\\Omega.\n$$\nThis is the maximum $R_{C}$ that keeps $V_{CE}\\geq V_{CE,\\text{sat}}$ under the given bias.", "answer": "$$\\boxed{6.65}$$", "id": "1287602"}, {"introduction": "Theoretical knowledge is most powerful when applied to real-world situations, including troubleshooting. This problem simulates a common fault scenario where a shorted capacitor dramatically alters the DC bias of the amplifier. By analyzing the circuit under this unexpected condition [@problem_id:1287617], you will strengthen your diagnostic skills and deepen your understanding of how biasing networks respond to external influences.", "problem": "A technician is testing a common-emitter amplifier circuit built with a single NPN Bipolar Junction Transistor (BJT). The amplifier is designed with a standard voltage-divider biasing configuration. The circuit parameters are as follows:\n- Supply Voltage, $V_{CC} = 12 \\text{ V}$\n- Upper biasing resistor, $R_1 = 10 \\text{ k}\\Omega$\n- Lower biasing resistor, $R_2 = 2.2 \\text{ k}\\Omega$\n- Collector resistor, $R_C = 2.7 \\text{ k}\\Omega$\n- Emitter resistor, $R_E = 500 \\, \\Omega$\n\nThe BJT has a DC current gain of $\\beta = 150$ and its base-emitter forward-bias voltage is $V_{BE} = 0.7 \\text{ V}$.\n\nThe input signal is provided by a function generator with an internal resistance of $R_S = 1.0 \\text{ k}\\Omega$. This generator is intended to be AC-coupled to the base of the transistor via an input coupling capacitor, $C_{in}$.\n\nDuring post-assembly checks, the technician discovers a soldering error has created a dead short across the input coupling capacitor, $C_{in}$. This fault directly connects the output of the function generator to the base of the BJT. The function generator, when set to provide the test signal, has an inadvertent DC offset voltage of $V_{S,DC} = 1.0 \\text{ V}$ at its output terminals. Due to the shorted capacitor, this DC offset is now directly affecting the biasing of the transistor.\n\nCalculate the new DC collector current, $I_C$, under this fault condition. Express your answer in milliamperes (mA), rounded to three significant figures.", "solution": "With the input coupling capacitor shorted, the base node is DC-connected to three elements: to $V_{CC}$ through $R_{1}$, to ground through $R_{2}$, and to the source $V_{S,DC}$ through $R_{S}$. Let the base node voltage be $V_{B}$ and base current be $I_{B}$. Applying KCL at the base node,\n$$\n\\frac{V_{B}-V_{CC}}{R_{1}}+\\frac{V_{B}}{R_{2}}+\\frac{V_{B}-V_{S}}{R_{S}}+I_{B}=0.\n$$\nFor the emitter path, using $I_{E}=(\\beta+1)I_{B}$ and the given constant $V_{BE}$,\n$$\nV_{B}=V_{BE}+I_{E}R_{E}=V_{BE}+(\\beta+1)R_{E}I_{B}.\n$$\nDefine $a=\\frac{1}{R_{1}}+\\frac{1}{R_{2}}+\\frac{1}{R_{S}}$ and $c=\\frac{V_{CC}}{R_{1}}+\\frac{V_{S}}{R_{S}}$. Rearranging the KCL gives\n$$\nI_{B}=-aV_{B}+c.\n$$\nSubstitute $V_{B}=V_{BE}+(\\beta+1)R_{E}I_{B}$:\n$$\nI_{B}=-a\\left(V_{BE}+(\\beta+1)R_{E}I_{B}\\right)+c,\n$$\n$$\nI_{B}+a(\\beta+1)R_{E}I_{B}=c-aV_{BE},\n$$\n$$\nI_{B}=\\frac{c-aV_{BE}}{1+a(\\beta+1)R_{E}}.\n$$\nInsert the given values $V_{CC}=12$, $R_{1}=10000$, $R_{2}=2200$, $R_{S}=1000$, $V_{S}=1$, $R_{E}=500$, $\\beta=150$, $V_{BE}=0.7$:\n$$\na=\\frac{1}{10000}+\\frac{1}{2200}+\\frac{1}{1000}=\\frac{171}{110000},\\quad c=\\frac{12}{10000}+\\frac{1}{1000}=\\frac{11}{5000},\n$$\n$$\nI_{B}=\\frac{\\frac{11}{5000}-\\frac{171}{110000}\\cdot 0.7}{1+\\frac{171}{110000}\\cdot 151\\cdot 500}\\approx 9.39\\times 10^{-6}\\ \\text{A}.\n$$\nThen the collector current is\n$$\nI_{C}=\\beta I_{B}\\approx 150\\times 9.39\\times 10^{-6}\\ \\text{A}\\approx 1.41\\times 10^{-3}\\ \\text{A}.\n$$\nExpressed in milliamperes and rounded to three significant figures: $I_{C}\\approx 1.41$ mA.\n\nA quick consistency check for active-region operation: $I_{E}\\approx 1.42$ mA gives $V_{E}\\approx 0.709$ V and $V_{B}\\approx 1.409$ V; $V_{C}=V_{CC}-I_{C}R_{C}\\approx 12-1.41\\times 10^{-3}\\cdot 2700\\approx 8.20$ V, so $V_{CE}\\approx 7.49$ V, well above saturation, validating the calculation.", "answer": "$$\\boxed{1.41}$$", "id": "1287617"}]}