<module name="COMPUTE_CLUSTER_J7AHP0_CFG_WRAP_0_VBUSP4_CFG_AW4_CFG_MSMC1_ECC0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_aggr_revision" acronym="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_aggr_revision" offset="0x0" width="32" description="">
		<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Scheme" range="31 - 30" rwaccess="R"/> 
		<bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="bu" range="29 - 28" rwaccess="R"/> 
		<bitfield id="MODULE_ID" width="12" begin="27" end="16" resetval="0x1696" description="Module ID" range="27 - 16" rwaccess="R"/> 
		<bitfield id="REVRTL" width="5" begin="15" end="11" resetval="0x7" description="RTL version" range="15 - 11" rwaccess="R"/> 
		<bitfield id="REVMAJ" width="3" begin="10" end="8" resetval="0x2" description="Major version" range="10 - 8" rwaccess="R"/> 
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom version" range="7 - 6" rwaccess="R"/> 
		<bitfield id="REVMIN" width="6" begin="5" end="0" resetval="0x1" description="Minor version" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_ecc_vector" acronym="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_ecc_vector" offset="0x8" width="32" description="">
		<bitfield id="RD_SVBUS_DONE" width="1" begin="24" end="24" resetval="0x0" description="Status to indicate if read on serial VBUS is complete, write of any value will clear this bit." range="24" rwaccess="R/W1TC"/> 
		<bitfield id="RD_SVBUS_ADDRESS" width="8" begin="23" end="16" resetval="0x0" description="Read address" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="RD_SVBUS" width="1" begin="15" end="15" resetval="0x0" description="Write 1 to trigger a read on the serial VBUS" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ECC_VECTOR" width="11" begin="10" end="0" resetval="0x0" description="Value written to select the corresponding ECC RAM for control or status" range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_misc_status" acronym="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_misc_status" offset="0xC" width="32" description="">
		<bitfield id="NUM_RAMS" width="11" begin="10" end="0" resetval="0x68" description="Indicates the number of RAMS serviced by the ECC aggregator" range="10 - 0" rwaccess="R"/>
	</register>
	<register id="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_reserved_svbus" acronym="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_reserved_svbus" offset="0x10" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Serial VBUS register data" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_sec_eoi_reg" acronym="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_sec_eoi_reg" offset="0x3C" width="32" description="">
		<bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI Register" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_sec_status_reg0" acronym="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_sec_status_reg0" offset="0x40" width="32" description="">
		<bitfield id="RMW0_QUEUE_BUSECC_1_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for rmw0_queue_busecc_1_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="RMW0_QUEUE_BUSECC_0_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for rmw0_queue_busecc_0_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="RMW0_CACHE_TAG_PIPE_BUSECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for rmw0_cache_tag_pipe_busecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="RMW0_BUSECC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for rmw0_busecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="CPU1_MST_LOCAL_ARB_BUSECC_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for cpu1_mst_local_arb_busecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="CPU1_SLV_LOCAL_ARB_BUSECC_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for cpu1_slv_local_arb_busecc_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="CPU0_MST_LOCAL_ARB_BUSECC_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for cpu0_mst_local_arb_busecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="CPU0_SLV_LOCAL_ARB_BUSECC_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for cpu0_slv_local_arb_busecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="DRU1_MST_LOCAL_ARB_BUSECC_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for dru1_mst_local_arb_busecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_MST_LOCAL_ARB_BUSECC_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for dru0_mst_local_arb_busecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="DRU1_SLV_LOCAL_ARB_BUSECC_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for dru1_slv_local_arb_busecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_SLV_LOCAL_ARB_BUSECC_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for dru0_slv_local_arb_busecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="POSTARB_PIPE_CFG_BUSECC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for postarb_pipe_cfg_busecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="MSMC_MMR_BUSECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for msmc_mmr_busecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="VBUSP_DMSC_CBASS_DRU0_FW_BRIDGE_DST_BUSECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for vbusp_dmsc_cbass_dru0_fw_bridge_dst_busecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="VBUSP_DMSC_CBASS_DRU0_MMR_FW_BRIDGE_DST_BUSECC_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for vbusp_dmsc_cbass_dru0_mmr_fw_bridge_dst_busecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_RD_BUF_EDC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for dru0_rd_buf_edc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_QUEUE_EDC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for dru0_queue_edc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_ENG_EDC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for dru0_eng_edc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_1_EDC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for dru0_1_edc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_0_EDC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for dru0_0_edc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_PSI_EDC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for dru0_psi_edc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_MMR_FW_EDC_CTL_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for dru0_mmr_fw_edc_ctl_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_CBASS_SCR_EDC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for dru0_cbass_scr_edc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_CBASS_MMR_FW_CH_EDC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for dru0_cbass_mmr_fw_ch_edc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_CBASS_MMR_FW_CH_BR_EDC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for dru0_cbass_mmr_fw_ch_br_edc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_CBASS_MMR_EDC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for dru0_cbass_mmr_edc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_CBASS_MMR_CFG_EDC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for dru0_cbass_mmr_cfg_edc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_CBASS_MMR_BRDG_EDC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for dru0_cbass_mmr_brdg_edc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_CBASS_EDC_CTRL_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for dru0_cbass_edc_ctrl_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_CBASS_DMSC_SLV_BRDG_EDC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for dru0_cbass_dmsc_slv_brdg_edc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_CBASS_DMSC_SCR_EDC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for dru0_cbass_dmsc_scr_edc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_sec_status_reg1" acronym="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_sec_status_reg1" offset="0x44" width="32" description="">
		<bitfield id="DATARAM_BANK3_BUSECC_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for dataram_bank3_busecc_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="SRAM3_BUSECC_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for sram3_busecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="RMW3_SRAM_SF_PIPE_BUSECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for rmw3_sram_sf_pipe_busecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="RMW3_RMW_TAG_UPDATE_BUSECC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for rmw3_rmw_tag_update_busecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="RMW3_QUEUE_BUSECC_2_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for rmw3_queue_busecc_2_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="RMW3_QUEUE_BUSECC_1_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for rmw3_queue_busecc_1_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="RMW3_QUEUE_BUSECC_0_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for rmw3_queue_busecc_0_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="RMW3_CACHE_TAG_PIPE_BUSECC_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for rmw3_cache_tag_pipe_busecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="RMW3_BUSECC_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for rmw3_busecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="DATARAM_BANK2_BUSECC_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for dataram_bank2_busecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="SRAM2_BUSECC_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for sram2_busecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="RMW2_SRAM_SF_PIPE_BUSECC_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for rmw2_sram_sf_pipe_busecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="RMW2_RMW_TAG_UPDATE_BUSECC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for rmw2_rmw_tag_update_busecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="RMW2_QUEUE_BUSECC_2_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for rmw2_queue_busecc_2_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="RMW2_QUEUE_BUSECC_1_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for rmw2_queue_busecc_1_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="RMW2_QUEUE_BUSECC_0_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for rmw2_queue_busecc_0_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="RMW2_CACHE_TAG_PIPE_BUSECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for rmw2_cache_tag_pipe_busecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="RMW2_BUSECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for rmw2_busecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="DATARAM_BANK1_BUSECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for dataram_bank1_busecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="SRAM1_BUSECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for sram1_busecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="RMW1_SRAM_SF_PIPE_BUSECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for rmw1_sram_sf_pipe_busecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="RMW1_RMW_TAG_UPDATE_BUSECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for rmw1_rmw_tag_update_busecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="RMW1_QUEUE_BUSECC_2_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for rmw1_queue_busecc_2_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="RMW1_QUEUE_BUSECC_1_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for rmw1_queue_busecc_1_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="RMW1_QUEUE_BUSECC_0_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for rmw1_queue_busecc_0_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="RMW1_CACHE_TAG_PIPE_BUSECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for rmw1_cache_tag_pipe_busecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="RMW1_BUSECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for rmw1_busecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="DATARAM_BANK0_BUSECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for dataram_bank0_busecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="SRAM0_BUSECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for sram0_busecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="RMW0_SRAM_SF_PIPE_BUSECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for rmw0_sram_sf_pipe_busecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="RMW0_RMW_TAG_UPDATE_BUSECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for rmw0_rmw_tag_update_busecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="RMW0_QUEUE_BUSECC_2_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for rmw0_queue_busecc_2_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_sec_status_reg2" acronym="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_sec_status_reg2" offset="0x48" width="32" description="">
		<bitfield id="ECCAGG_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for eccagg_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="VBUSP_DMSC_CBASS_CPAC0_FW_BRIDGE_DST_BUSECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for vbusp_dmsc_cbass_cpac0_fw_bridge_dst_busecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="J7AHP_MSMC1_CFG_WRAP_CBASS_J7AHP_MSMC1_CFG_WRAP_CBASS_VBUSP4_CFG_DSP0_P2P_BRIDGE_VBUSP4_CFG_DSP0_BRIDGE_DST_BUSECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for j7ahp_msmc1_cfg_wrap_cbass_j7ahp_msmc1_cfg_wrap_cbass_vbusp4_cfg_dsp0_p2p_bridge_vbusp4_cfg_dsp0_bridge_dst_busecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="J7AHP_MSMC1_CFG_WRAP_CBASS_J7AHP_MSMC1_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR0_P2P_BRIDGE_VBUSP_MSMC_ECC_AGGR0_BRIDGE_DST_BUSECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for j7ahp_msmc1_cfg_wrap_cbass_j7ahp_msmc1_cfg_wrap_cbass_vbusp_msmc_ecc_aggr0_p2p_bridge_vbusp_msmc_ecc_aggr0_bridge_dst_busecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_sec_enable_set_reg0" acronym="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_sec_enable_set_reg0" offset="0x80" width="32" description="">
		<bitfield id="RMW0_QUEUE_BUSECC_1_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for rmw0_queue_busecc_1_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="RMW0_QUEUE_BUSECC_0_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for rmw0_queue_busecc_0_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="RMW0_CACHE_TAG_PIPE_BUSECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for rmw0_cache_tag_pipe_busecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="RMW0_BUSECC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for rmw0_busecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="CPU1_MST_LOCAL_ARB_BUSECC_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for cpu1_mst_local_arb_busecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="CPU1_SLV_LOCAL_ARB_BUSECC_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for cpu1_slv_local_arb_busecc_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="CPU0_MST_LOCAL_ARB_BUSECC_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for cpu0_mst_local_arb_busecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="CPU0_SLV_LOCAL_ARB_BUSECC_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for cpu0_slv_local_arb_busecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="DRU1_MST_LOCAL_ARB_BUSECC_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for dru1_mst_local_arb_busecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_MST_LOCAL_ARB_BUSECC_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for dru0_mst_local_arb_busecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="DRU1_SLV_LOCAL_ARB_BUSECC_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for dru1_slv_local_arb_busecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_SLV_LOCAL_ARB_BUSECC_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for dru0_slv_local_arb_busecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="POSTARB_PIPE_CFG_BUSECC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for postarb_pipe_cfg_busecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="MSMC_MMR_BUSECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for msmc_mmr_busecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="VBUSP_DMSC_CBASS_DRU0_FW_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for vbusp_dmsc_cbass_dru0_fw_bridge_dst_busecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="VBUSP_DMSC_CBASS_DRU0_MMR_FW_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for vbusp_dmsc_cbass_dru0_mmr_fw_bridge_dst_busecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_RD_BUF_EDC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for dru0_rd_buf_edc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_QUEUE_EDC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for dru0_queue_edc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_ENG_EDC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for dru0_eng_edc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_1_EDC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for dru0_1_edc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_0_EDC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for dru0_0_edc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_PSI_EDC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for dru0_psi_edc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_MMR_FW_EDC_CTL_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for dru0_mmr_fw_edc_ctl_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_CBASS_SCR_EDC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for dru0_cbass_scr_edc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_CBASS_MMR_FW_CH_EDC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for dru0_cbass_mmr_fw_ch_edc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_CBASS_MMR_FW_CH_BR_EDC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for dru0_cbass_mmr_fw_ch_br_edc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_CBASS_MMR_EDC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for dru0_cbass_mmr_edc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_CBASS_MMR_CFG_EDC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for dru0_cbass_mmr_cfg_edc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_CBASS_MMR_BRDG_EDC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for dru0_cbass_mmr_brdg_edc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_CBASS_EDC_CTRL_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for dru0_cbass_edc_ctrl_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_CBASS_DMSC_SLV_BRDG_EDC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for dru0_cbass_dmsc_slv_brdg_edc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_CBASS_DMSC_SCR_EDC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for dru0_cbass_dmsc_scr_edc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_sec_enable_set_reg1" acronym="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_sec_enable_set_reg1" offset="0x84" width="32" description="">
		<bitfield id="DATARAM_BANK3_BUSECC_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for dataram_bank3_busecc_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="SRAM3_BUSECC_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for sram3_busecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="RMW3_SRAM_SF_PIPE_BUSECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for rmw3_sram_sf_pipe_busecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="RMW3_RMW_TAG_UPDATE_BUSECC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for rmw3_rmw_tag_update_busecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="RMW3_QUEUE_BUSECC_2_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for rmw3_queue_busecc_2_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="RMW3_QUEUE_BUSECC_1_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for rmw3_queue_busecc_1_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="RMW3_QUEUE_BUSECC_0_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for rmw3_queue_busecc_0_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="RMW3_CACHE_TAG_PIPE_BUSECC_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for rmw3_cache_tag_pipe_busecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="RMW3_BUSECC_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for rmw3_busecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="DATARAM_BANK2_BUSECC_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for dataram_bank2_busecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="SRAM2_BUSECC_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for sram2_busecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="RMW2_SRAM_SF_PIPE_BUSECC_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for rmw2_sram_sf_pipe_busecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="RMW2_RMW_TAG_UPDATE_BUSECC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for rmw2_rmw_tag_update_busecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="RMW2_QUEUE_BUSECC_2_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for rmw2_queue_busecc_2_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="RMW2_QUEUE_BUSECC_1_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for rmw2_queue_busecc_1_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="RMW2_QUEUE_BUSECC_0_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for rmw2_queue_busecc_0_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="RMW2_CACHE_TAG_PIPE_BUSECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for rmw2_cache_tag_pipe_busecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="RMW2_BUSECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for rmw2_busecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="DATARAM_BANK1_BUSECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for dataram_bank1_busecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="SRAM1_BUSECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for sram1_busecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="RMW1_SRAM_SF_PIPE_BUSECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for rmw1_sram_sf_pipe_busecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="RMW1_RMW_TAG_UPDATE_BUSECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for rmw1_rmw_tag_update_busecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="RMW1_QUEUE_BUSECC_2_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for rmw1_queue_busecc_2_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="RMW1_QUEUE_BUSECC_1_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for rmw1_queue_busecc_1_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="RMW1_QUEUE_BUSECC_0_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for rmw1_queue_busecc_0_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="RMW1_CACHE_TAG_PIPE_BUSECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for rmw1_cache_tag_pipe_busecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="RMW1_BUSECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for rmw1_busecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="DATARAM_BANK0_BUSECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for dataram_bank0_busecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="SRAM0_BUSECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for sram0_busecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="RMW0_SRAM_SF_PIPE_BUSECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for rmw0_sram_sf_pipe_busecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="RMW0_RMW_TAG_UPDATE_BUSECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for rmw0_rmw_tag_update_busecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="RMW0_QUEUE_BUSECC_2_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for rmw0_queue_busecc_2_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_sec_enable_set_reg2" acronym="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_sec_enable_set_reg2" offset="0x88" width="32" description="">
		<bitfield id="ECCAGG_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for eccagg_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="VBUSP_DMSC_CBASS_CPAC0_FW_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for vbusp_dmsc_cbass_cpac0_fw_bridge_dst_busecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="J7AHP_MSMC1_CFG_WRAP_CBASS_J7AHP_MSMC1_CFG_WRAP_CBASS_VBUSP4_CFG_DSP0_P2P_BRIDGE_VBUSP4_CFG_DSP0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for j7ahp_msmc1_cfg_wrap_cbass_j7ahp_msmc1_cfg_wrap_cbass_vbusp4_cfg_dsp0_p2p_bridge_vbusp4_cfg_dsp0_bridge_dst_busecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="J7AHP_MSMC1_CFG_WRAP_CBASS_J7AHP_MSMC1_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR0_P2P_BRIDGE_VBUSP_MSMC_ECC_AGGR0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for j7ahp_msmc1_cfg_wrap_cbass_j7ahp_msmc1_cfg_wrap_cbass_vbusp_msmc_ecc_aggr0_p2p_bridge_vbusp_msmc_ecc_aggr0_bridge_dst_busecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_sec_enable_clr_reg0" acronym="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_sec_enable_clr_reg0" offset="0xC0" width="32" description="">
		<bitfield id="RMW0_QUEUE_BUSECC_1_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for rmw0_queue_busecc_1_pend" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="RMW0_QUEUE_BUSECC_0_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for rmw0_queue_busecc_0_pend" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="RMW0_CACHE_TAG_PIPE_BUSECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for rmw0_cache_tag_pipe_busecc_pend" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="RMW0_BUSECC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for rmw0_busecc_pend" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="CPU1_MST_LOCAL_ARB_BUSECC_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for cpu1_mst_local_arb_busecc_pend" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="CPU1_SLV_LOCAL_ARB_BUSECC_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for cpu1_slv_local_arb_busecc_pend" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="CPU0_MST_LOCAL_ARB_BUSECC_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for cpu0_mst_local_arb_busecc_pend" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="CPU0_SLV_LOCAL_ARB_BUSECC_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for cpu0_slv_local_arb_busecc_pend" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="DRU1_MST_LOCAL_ARB_BUSECC_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for dru1_mst_local_arb_busecc_pend" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="DRU0_MST_LOCAL_ARB_BUSECC_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for dru0_mst_local_arb_busecc_pend" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="DRU1_SLV_LOCAL_ARB_BUSECC_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for dru1_slv_local_arb_busecc_pend" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="DRU0_SLV_LOCAL_ARB_BUSECC_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for dru0_slv_local_arb_busecc_pend" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="POSTARB_PIPE_CFG_BUSECC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for postarb_pipe_cfg_busecc_pend" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="MSMC_MMR_BUSECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for msmc_mmr_busecc_pend" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="VBUSP_DMSC_CBASS_DRU0_FW_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for vbusp_dmsc_cbass_dru0_fw_bridge_dst_busecc_pend" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="VBUSP_DMSC_CBASS_DRU0_MMR_FW_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for vbusp_dmsc_cbass_dru0_mmr_fw_bridge_dst_busecc_pend" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="DRU0_RD_BUF_EDC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for dru0_rd_buf_edc_pend" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="DRU0_QUEUE_EDC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for dru0_queue_edc_pend" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="DRU0_ENG_EDC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for dru0_eng_edc_pend" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="DRU0_1_EDC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for dru0_1_edc_pend" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="DRU0_0_EDC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for dru0_0_edc_pend" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="DRU0_PSI_EDC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for dru0_psi_edc_pend" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="DRU0_MMR_FW_EDC_CTL_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for dru0_mmr_fw_edc_ctl_pend" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="DRU0_CBASS_SCR_EDC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for dru0_cbass_scr_edc_pend" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="DRU0_CBASS_MMR_FW_CH_EDC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for dru0_cbass_mmr_fw_ch_edc_pend" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="DRU0_CBASS_MMR_FW_CH_BR_EDC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for dru0_cbass_mmr_fw_ch_br_edc_pend" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="DRU0_CBASS_MMR_EDC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for dru0_cbass_mmr_edc_pend" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="DRU0_CBASS_MMR_CFG_EDC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for dru0_cbass_mmr_cfg_edc_pend" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="DRU0_CBASS_MMR_BRDG_EDC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for dru0_cbass_mmr_brdg_edc_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="DRU0_CBASS_EDC_CTRL_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for dru0_cbass_edc_ctrl_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="DRU0_CBASS_DMSC_SLV_BRDG_EDC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for dru0_cbass_dmsc_slv_brdg_edc_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="DRU0_CBASS_DMSC_SCR_EDC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for dru0_cbass_dmsc_scr_edc_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_sec_enable_clr_reg1" acronym="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_sec_enable_clr_reg1" offset="0xC4" width="32" description="">
		<bitfield id="DATARAM_BANK3_BUSECC_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for dataram_bank3_busecc_pend" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="SRAM3_BUSECC_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for sram3_busecc_pend" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="RMW3_SRAM_SF_PIPE_BUSECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for rmw3_sram_sf_pipe_busecc_pend" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="RMW3_RMW_TAG_UPDATE_BUSECC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for rmw3_rmw_tag_update_busecc_pend" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="RMW3_QUEUE_BUSECC_2_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for rmw3_queue_busecc_2_pend" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="RMW3_QUEUE_BUSECC_1_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for rmw3_queue_busecc_1_pend" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="RMW3_QUEUE_BUSECC_0_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for rmw3_queue_busecc_0_pend" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="RMW3_CACHE_TAG_PIPE_BUSECC_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for rmw3_cache_tag_pipe_busecc_pend" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="RMW3_BUSECC_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for rmw3_busecc_pend" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="DATARAM_BANK2_BUSECC_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for dataram_bank2_busecc_pend" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="SRAM2_BUSECC_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for sram2_busecc_pend" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="RMW2_SRAM_SF_PIPE_BUSECC_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for rmw2_sram_sf_pipe_busecc_pend" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="RMW2_RMW_TAG_UPDATE_BUSECC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for rmw2_rmw_tag_update_busecc_pend" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="RMW2_QUEUE_BUSECC_2_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for rmw2_queue_busecc_2_pend" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="RMW2_QUEUE_BUSECC_1_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for rmw2_queue_busecc_1_pend" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="RMW2_QUEUE_BUSECC_0_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for rmw2_queue_busecc_0_pend" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="RMW2_CACHE_TAG_PIPE_BUSECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for rmw2_cache_tag_pipe_busecc_pend" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="RMW2_BUSECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for rmw2_busecc_pend" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="DATARAM_BANK1_BUSECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for dataram_bank1_busecc_pend" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="SRAM1_BUSECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for sram1_busecc_pend" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="RMW1_SRAM_SF_PIPE_BUSECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for rmw1_sram_sf_pipe_busecc_pend" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="RMW1_RMW_TAG_UPDATE_BUSECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for rmw1_rmw_tag_update_busecc_pend" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="RMW1_QUEUE_BUSECC_2_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for rmw1_queue_busecc_2_pend" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="RMW1_QUEUE_BUSECC_1_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for rmw1_queue_busecc_1_pend" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="RMW1_QUEUE_BUSECC_0_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for rmw1_queue_busecc_0_pend" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="RMW1_CACHE_TAG_PIPE_BUSECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for rmw1_cache_tag_pipe_busecc_pend" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="RMW1_BUSECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for rmw1_busecc_pend" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="DATARAM_BANK0_BUSECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for dataram_bank0_busecc_pend" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="SRAM0_BUSECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for sram0_busecc_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="RMW0_SRAM_SF_PIPE_BUSECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for rmw0_sram_sf_pipe_busecc_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="RMW0_RMW_TAG_UPDATE_BUSECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for rmw0_rmw_tag_update_busecc_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="RMW0_QUEUE_BUSECC_2_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for rmw0_queue_busecc_2_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_sec_enable_clr_reg2" acronym="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_sec_enable_clr_reg2" offset="0xC8" width="32" description="">
		<bitfield id="ECCAGG_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for eccagg_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="VBUSP_DMSC_CBASS_CPAC0_FW_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for vbusp_dmsc_cbass_cpac0_fw_bridge_dst_busecc_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="J7AHP_MSMC1_CFG_WRAP_CBASS_J7AHP_MSMC1_CFG_WRAP_CBASS_VBUSP4_CFG_DSP0_P2P_BRIDGE_VBUSP4_CFG_DSP0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for j7ahp_msmc1_cfg_wrap_cbass_j7ahp_msmc1_cfg_wrap_cbass_vbusp4_cfg_dsp0_p2p_bridge_vbusp4_cfg_dsp0_bridge_dst_busecc_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="J7AHP_MSMC1_CFG_WRAP_CBASS_J7AHP_MSMC1_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR0_P2P_BRIDGE_VBUSP_MSMC_ECC_AGGR0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for j7ahp_msmc1_cfg_wrap_cbass_j7ahp_msmc1_cfg_wrap_cbass_vbusp_msmc_ecc_aggr0_p2p_bridge_vbusp_msmc_ecc_aggr0_bridge_dst_busecc_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_ded_eoi_reg" acronym="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_ded_eoi_reg" offset="0x13C" width="32" description="">
		<bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI Register" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_ded_status_reg0" acronym="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_ded_status_reg0" offset="0x140" width="32" description="">
		<bitfield id="RMW0_QUEUE_BUSECC_1_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for rmw0_queue_busecc_1_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="RMW0_QUEUE_BUSECC_0_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for rmw0_queue_busecc_0_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="RMW0_CACHE_TAG_PIPE_BUSECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for rmw0_cache_tag_pipe_busecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="RMW0_BUSECC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for rmw0_busecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="CPU1_MST_LOCAL_ARB_BUSECC_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for cpu1_mst_local_arb_busecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="CPU1_SLV_LOCAL_ARB_BUSECC_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for cpu1_slv_local_arb_busecc_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="CPU0_MST_LOCAL_ARB_BUSECC_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for cpu0_mst_local_arb_busecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="CPU0_SLV_LOCAL_ARB_BUSECC_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for cpu0_slv_local_arb_busecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="DRU1_MST_LOCAL_ARB_BUSECC_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for dru1_mst_local_arb_busecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_MST_LOCAL_ARB_BUSECC_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for dru0_mst_local_arb_busecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="DRU1_SLV_LOCAL_ARB_BUSECC_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for dru1_slv_local_arb_busecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_SLV_LOCAL_ARB_BUSECC_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for dru0_slv_local_arb_busecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="POSTARB_PIPE_CFG_BUSECC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for postarb_pipe_cfg_busecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="MSMC_MMR_BUSECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for msmc_mmr_busecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="VBUSP_DMSC_CBASS_DRU0_FW_BRIDGE_DST_BUSECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for vbusp_dmsc_cbass_dru0_fw_bridge_dst_busecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="VBUSP_DMSC_CBASS_DRU0_MMR_FW_BRIDGE_DST_BUSECC_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for vbusp_dmsc_cbass_dru0_mmr_fw_bridge_dst_busecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_RD_BUF_EDC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for dru0_rd_buf_edc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_QUEUE_EDC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for dru0_queue_edc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_ENG_EDC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for dru0_eng_edc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_1_EDC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for dru0_1_edc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_0_EDC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for dru0_0_edc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_PSI_EDC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for dru0_psi_edc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_MMR_FW_EDC_CTL_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for dru0_mmr_fw_edc_ctl_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_CBASS_SCR_EDC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for dru0_cbass_scr_edc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_CBASS_MMR_FW_CH_EDC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for dru0_cbass_mmr_fw_ch_edc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_CBASS_MMR_FW_CH_BR_EDC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for dru0_cbass_mmr_fw_ch_br_edc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_CBASS_MMR_EDC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for dru0_cbass_mmr_edc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_CBASS_MMR_CFG_EDC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for dru0_cbass_mmr_cfg_edc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_CBASS_MMR_BRDG_EDC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for dru0_cbass_mmr_brdg_edc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_CBASS_EDC_CTRL_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for dru0_cbass_edc_ctrl_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_CBASS_DMSC_SLV_BRDG_EDC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for dru0_cbass_dmsc_slv_brdg_edc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_CBASS_DMSC_SCR_EDC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for dru0_cbass_dmsc_scr_edc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_ded_status_reg1" acronym="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_ded_status_reg1" offset="0x144" width="32" description="">
		<bitfield id="DATARAM_BANK3_BUSECC_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for dataram_bank3_busecc_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="SRAM3_BUSECC_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for sram3_busecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="RMW3_SRAM_SF_PIPE_BUSECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for rmw3_sram_sf_pipe_busecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="RMW3_RMW_TAG_UPDATE_BUSECC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for rmw3_rmw_tag_update_busecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="RMW3_QUEUE_BUSECC_2_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for rmw3_queue_busecc_2_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="RMW3_QUEUE_BUSECC_1_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for rmw3_queue_busecc_1_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="RMW3_QUEUE_BUSECC_0_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for rmw3_queue_busecc_0_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="RMW3_CACHE_TAG_PIPE_BUSECC_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for rmw3_cache_tag_pipe_busecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="RMW3_BUSECC_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for rmw3_busecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="DATARAM_BANK2_BUSECC_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for dataram_bank2_busecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="SRAM2_BUSECC_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for sram2_busecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="RMW2_SRAM_SF_PIPE_BUSECC_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for rmw2_sram_sf_pipe_busecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="RMW2_RMW_TAG_UPDATE_BUSECC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for rmw2_rmw_tag_update_busecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="RMW2_QUEUE_BUSECC_2_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for rmw2_queue_busecc_2_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="RMW2_QUEUE_BUSECC_1_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for rmw2_queue_busecc_1_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="RMW2_QUEUE_BUSECC_0_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for rmw2_queue_busecc_0_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="RMW2_CACHE_TAG_PIPE_BUSECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for rmw2_cache_tag_pipe_busecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="RMW2_BUSECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for rmw2_busecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="DATARAM_BANK1_BUSECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for dataram_bank1_busecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="SRAM1_BUSECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for sram1_busecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="RMW1_SRAM_SF_PIPE_BUSECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for rmw1_sram_sf_pipe_busecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="RMW1_RMW_TAG_UPDATE_BUSECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for rmw1_rmw_tag_update_busecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="RMW1_QUEUE_BUSECC_2_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for rmw1_queue_busecc_2_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="RMW1_QUEUE_BUSECC_1_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for rmw1_queue_busecc_1_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="RMW1_QUEUE_BUSECC_0_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for rmw1_queue_busecc_0_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="RMW1_CACHE_TAG_PIPE_BUSECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for rmw1_cache_tag_pipe_busecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="RMW1_BUSECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for rmw1_busecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="DATARAM_BANK0_BUSECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for dataram_bank0_busecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="SRAM0_BUSECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for sram0_busecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="RMW0_SRAM_SF_PIPE_BUSECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for rmw0_sram_sf_pipe_busecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="RMW0_RMW_TAG_UPDATE_BUSECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for rmw0_rmw_tag_update_busecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="RMW0_QUEUE_BUSECC_2_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for rmw0_queue_busecc_2_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_ded_status_reg2" acronym="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_ded_status_reg2" offset="0x148" width="32" description="">
		<bitfield id="ECCAGG_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for eccagg_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="VBUSP_DMSC_CBASS_CPAC0_FW_BRIDGE_DST_BUSECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for vbusp_dmsc_cbass_cpac0_fw_bridge_dst_busecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="J7AHP_MSMC1_CFG_WRAP_CBASS_J7AHP_MSMC1_CFG_WRAP_CBASS_VBUSP4_CFG_DSP0_P2P_BRIDGE_VBUSP4_CFG_DSP0_BRIDGE_DST_BUSECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for j7ahp_msmc1_cfg_wrap_cbass_j7ahp_msmc1_cfg_wrap_cbass_vbusp4_cfg_dsp0_p2p_bridge_vbusp4_cfg_dsp0_bridge_dst_busecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="J7AHP_MSMC1_CFG_WRAP_CBASS_J7AHP_MSMC1_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR0_P2P_BRIDGE_VBUSP_MSMC_ECC_AGGR0_BRIDGE_DST_BUSECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for j7ahp_msmc1_cfg_wrap_cbass_j7ahp_msmc1_cfg_wrap_cbass_vbusp_msmc_ecc_aggr0_p2p_bridge_vbusp_msmc_ecc_aggr0_bridge_dst_busecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_ded_enable_set_reg0" acronym="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_ded_enable_set_reg0" offset="0x180" width="32" description="">
		<bitfield id="RMW0_QUEUE_BUSECC_1_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for rmw0_queue_busecc_1_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="RMW0_QUEUE_BUSECC_0_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for rmw0_queue_busecc_0_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="RMW0_CACHE_TAG_PIPE_BUSECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for rmw0_cache_tag_pipe_busecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="RMW0_BUSECC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for rmw0_busecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="CPU1_MST_LOCAL_ARB_BUSECC_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for cpu1_mst_local_arb_busecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="CPU1_SLV_LOCAL_ARB_BUSECC_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for cpu1_slv_local_arb_busecc_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="CPU0_MST_LOCAL_ARB_BUSECC_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for cpu0_mst_local_arb_busecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="CPU0_SLV_LOCAL_ARB_BUSECC_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for cpu0_slv_local_arb_busecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="DRU1_MST_LOCAL_ARB_BUSECC_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for dru1_mst_local_arb_busecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_MST_LOCAL_ARB_BUSECC_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for dru0_mst_local_arb_busecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="DRU1_SLV_LOCAL_ARB_BUSECC_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for dru1_slv_local_arb_busecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_SLV_LOCAL_ARB_BUSECC_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for dru0_slv_local_arb_busecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="POSTARB_PIPE_CFG_BUSECC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for postarb_pipe_cfg_busecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="MSMC_MMR_BUSECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for msmc_mmr_busecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="VBUSP_DMSC_CBASS_DRU0_FW_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for vbusp_dmsc_cbass_dru0_fw_bridge_dst_busecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="VBUSP_DMSC_CBASS_DRU0_MMR_FW_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for vbusp_dmsc_cbass_dru0_mmr_fw_bridge_dst_busecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_RD_BUF_EDC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for dru0_rd_buf_edc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_QUEUE_EDC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for dru0_queue_edc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_ENG_EDC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for dru0_eng_edc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_1_EDC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for dru0_1_edc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_0_EDC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for dru0_0_edc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_PSI_EDC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for dru0_psi_edc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_MMR_FW_EDC_CTL_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for dru0_mmr_fw_edc_ctl_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_CBASS_SCR_EDC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for dru0_cbass_scr_edc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_CBASS_MMR_FW_CH_EDC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for dru0_cbass_mmr_fw_ch_edc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_CBASS_MMR_FW_CH_BR_EDC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for dru0_cbass_mmr_fw_ch_br_edc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_CBASS_MMR_EDC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for dru0_cbass_mmr_edc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_CBASS_MMR_CFG_EDC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for dru0_cbass_mmr_cfg_edc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_CBASS_MMR_BRDG_EDC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for dru0_cbass_mmr_brdg_edc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_CBASS_EDC_CTRL_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for dru0_cbass_edc_ctrl_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_CBASS_DMSC_SLV_BRDG_EDC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for dru0_cbass_dmsc_slv_brdg_edc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="DRU0_CBASS_DMSC_SCR_EDC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for dru0_cbass_dmsc_scr_edc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_ded_enable_set_reg1" acronym="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_ded_enable_set_reg1" offset="0x184" width="32" description="">
		<bitfield id="DATARAM_BANK3_BUSECC_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for dataram_bank3_busecc_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="SRAM3_BUSECC_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for sram3_busecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="RMW3_SRAM_SF_PIPE_BUSECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for rmw3_sram_sf_pipe_busecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="RMW3_RMW_TAG_UPDATE_BUSECC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for rmw3_rmw_tag_update_busecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="RMW3_QUEUE_BUSECC_2_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for rmw3_queue_busecc_2_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="RMW3_QUEUE_BUSECC_1_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for rmw3_queue_busecc_1_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="RMW3_QUEUE_BUSECC_0_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for rmw3_queue_busecc_0_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="RMW3_CACHE_TAG_PIPE_BUSECC_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for rmw3_cache_tag_pipe_busecc_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="RMW3_BUSECC_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for rmw3_busecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="DATARAM_BANK2_BUSECC_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for dataram_bank2_busecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="SRAM2_BUSECC_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for sram2_busecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="RMW2_SRAM_SF_PIPE_BUSECC_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for rmw2_sram_sf_pipe_busecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="RMW2_RMW_TAG_UPDATE_BUSECC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for rmw2_rmw_tag_update_busecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="RMW2_QUEUE_BUSECC_2_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for rmw2_queue_busecc_2_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="RMW2_QUEUE_BUSECC_1_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for rmw2_queue_busecc_1_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="RMW2_QUEUE_BUSECC_0_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for rmw2_queue_busecc_0_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="RMW2_CACHE_TAG_PIPE_BUSECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for rmw2_cache_tag_pipe_busecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="RMW2_BUSECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for rmw2_busecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="DATARAM_BANK1_BUSECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for dataram_bank1_busecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="SRAM1_BUSECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for sram1_busecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="RMW1_SRAM_SF_PIPE_BUSECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for rmw1_sram_sf_pipe_busecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="RMW1_RMW_TAG_UPDATE_BUSECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for rmw1_rmw_tag_update_busecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="RMW1_QUEUE_BUSECC_2_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for rmw1_queue_busecc_2_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="RMW1_QUEUE_BUSECC_1_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for rmw1_queue_busecc_1_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="RMW1_QUEUE_BUSECC_0_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for rmw1_queue_busecc_0_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="RMW1_CACHE_TAG_PIPE_BUSECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for rmw1_cache_tag_pipe_busecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="RMW1_BUSECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for rmw1_busecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="DATARAM_BANK0_BUSECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for dataram_bank0_busecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="SRAM0_BUSECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for sram0_busecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="RMW0_SRAM_SF_PIPE_BUSECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for rmw0_sram_sf_pipe_busecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="RMW0_RMW_TAG_UPDATE_BUSECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for rmw0_rmw_tag_update_busecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="RMW0_QUEUE_BUSECC_2_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for rmw0_queue_busecc_2_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_ded_enable_set_reg2" acronym="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_ded_enable_set_reg2" offset="0x188" width="32" description="">
		<bitfield id="ECCAGG_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for eccagg_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="VBUSP_DMSC_CBASS_CPAC0_FW_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for vbusp_dmsc_cbass_cpac0_fw_bridge_dst_busecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="J7AHP_MSMC1_CFG_WRAP_CBASS_J7AHP_MSMC1_CFG_WRAP_CBASS_VBUSP4_CFG_DSP0_P2P_BRIDGE_VBUSP4_CFG_DSP0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for j7ahp_msmc1_cfg_wrap_cbass_j7ahp_msmc1_cfg_wrap_cbass_vbusp4_cfg_dsp0_p2p_bridge_vbusp4_cfg_dsp0_bridge_dst_busecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="J7AHP_MSMC1_CFG_WRAP_CBASS_J7AHP_MSMC1_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR0_P2P_BRIDGE_VBUSP_MSMC_ECC_AGGR0_BRIDGE_DST_BUSECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for j7ahp_msmc1_cfg_wrap_cbass_j7ahp_msmc1_cfg_wrap_cbass_vbusp_msmc_ecc_aggr0_p2p_bridge_vbusp_msmc_ecc_aggr0_bridge_dst_busecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_ded_enable_clr_reg0" acronym="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_ded_enable_clr_reg0" offset="0x1C0" width="32" description="">
		<bitfield id="RMW0_QUEUE_BUSECC_1_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for rmw0_queue_busecc_1_pend" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="RMW0_QUEUE_BUSECC_0_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for rmw0_queue_busecc_0_pend" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="RMW0_CACHE_TAG_PIPE_BUSECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for rmw0_cache_tag_pipe_busecc_pend" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="RMW0_BUSECC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for rmw0_busecc_pend" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="CPU1_MST_LOCAL_ARB_BUSECC_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for cpu1_mst_local_arb_busecc_pend" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="CPU1_SLV_LOCAL_ARB_BUSECC_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for cpu1_slv_local_arb_busecc_pend" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="CPU0_MST_LOCAL_ARB_BUSECC_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for cpu0_mst_local_arb_busecc_pend" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="CPU0_SLV_LOCAL_ARB_BUSECC_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for cpu0_slv_local_arb_busecc_pend" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="DRU1_MST_LOCAL_ARB_BUSECC_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for dru1_mst_local_arb_busecc_pend" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="DRU0_MST_LOCAL_ARB_BUSECC_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for dru0_mst_local_arb_busecc_pend" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="DRU1_SLV_LOCAL_ARB_BUSECC_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for dru1_slv_local_arb_busecc_pend" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="DRU0_SLV_LOCAL_ARB_BUSECC_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for dru0_slv_local_arb_busecc_pend" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="POSTARB_PIPE_CFG_BUSECC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for postarb_pipe_cfg_busecc_pend" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="MSMC_MMR_BUSECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for msmc_mmr_busecc_pend" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="VBUSP_DMSC_CBASS_DRU0_FW_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for vbusp_dmsc_cbass_dru0_fw_bridge_dst_busecc_pend" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="VBUSP_DMSC_CBASS_DRU0_MMR_FW_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for vbusp_dmsc_cbass_dru0_mmr_fw_bridge_dst_busecc_pend" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="DRU0_RD_BUF_EDC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for dru0_rd_buf_edc_pend" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="DRU0_QUEUE_EDC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for dru0_queue_edc_pend" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="DRU0_ENG_EDC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for dru0_eng_edc_pend" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="DRU0_1_EDC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for dru0_1_edc_pend" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="DRU0_0_EDC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for dru0_0_edc_pend" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="DRU0_PSI_EDC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for dru0_psi_edc_pend" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="DRU0_MMR_FW_EDC_CTL_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for dru0_mmr_fw_edc_ctl_pend" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="DRU0_CBASS_SCR_EDC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for dru0_cbass_scr_edc_pend" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="DRU0_CBASS_MMR_FW_CH_EDC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for dru0_cbass_mmr_fw_ch_edc_pend" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="DRU0_CBASS_MMR_FW_CH_BR_EDC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for dru0_cbass_mmr_fw_ch_br_edc_pend" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="DRU0_CBASS_MMR_EDC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for dru0_cbass_mmr_edc_pend" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="DRU0_CBASS_MMR_CFG_EDC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for dru0_cbass_mmr_cfg_edc_pend" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="DRU0_CBASS_MMR_BRDG_EDC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for dru0_cbass_mmr_brdg_edc_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="DRU0_CBASS_EDC_CTRL_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for dru0_cbass_edc_ctrl_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="DRU0_CBASS_DMSC_SLV_BRDG_EDC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for dru0_cbass_dmsc_slv_brdg_edc_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="DRU0_CBASS_DMSC_SCR_EDC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for dru0_cbass_dmsc_scr_edc_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_ded_enable_clr_reg1" acronym="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_ded_enable_clr_reg1" offset="0x1C4" width="32" description="">
		<bitfield id="DATARAM_BANK3_BUSECC_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for dataram_bank3_busecc_pend" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="SRAM3_BUSECC_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for sram3_busecc_pend" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="RMW3_SRAM_SF_PIPE_BUSECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for rmw3_sram_sf_pipe_busecc_pend" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="RMW3_RMW_TAG_UPDATE_BUSECC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for rmw3_rmw_tag_update_busecc_pend" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="RMW3_QUEUE_BUSECC_2_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for rmw3_queue_busecc_2_pend" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="RMW3_QUEUE_BUSECC_1_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for rmw3_queue_busecc_1_pend" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="RMW3_QUEUE_BUSECC_0_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for rmw3_queue_busecc_0_pend" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="RMW3_CACHE_TAG_PIPE_BUSECC_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for rmw3_cache_tag_pipe_busecc_pend" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="RMW3_BUSECC_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for rmw3_busecc_pend" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="DATARAM_BANK2_BUSECC_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for dataram_bank2_busecc_pend" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="SRAM2_BUSECC_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for sram2_busecc_pend" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="RMW2_SRAM_SF_PIPE_BUSECC_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for rmw2_sram_sf_pipe_busecc_pend" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="RMW2_RMW_TAG_UPDATE_BUSECC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for rmw2_rmw_tag_update_busecc_pend" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="RMW2_QUEUE_BUSECC_2_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for rmw2_queue_busecc_2_pend" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="RMW2_QUEUE_BUSECC_1_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for rmw2_queue_busecc_1_pend" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="RMW2_QUEUE_BUSECC_0_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for rmw2_queue_busecc_0_pend" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="RMW2_CACHE_TAG_PIPE_BUSECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for rmw2_cache_tag_pipe_busecc_pend" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="RMW2_BUSECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for rmw2_busecc_pend" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="DATARAM_BANK1_BUSECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for dataram_bank1_busecc_pend" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="SRAM1_BUSECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for sram1_busecc_pend" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="RMW1_SRAM_SF_PIPE_BUSECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for rmw1_sram_sf_pipe_busecc_pend" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="RMW1_RMW_TAG_UPDATE_BUSECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for rmw1_rmw_tag_update_busecc_pend" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="RMW1_QUEUE_BUSECC_2_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for rmw1_queue_busecc_2_pend" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="RMW1_QUEUE_BUSECC_1_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for rmw1_queue_busecc_1_pend" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="RMW1_QUEUE_BUSECC_0_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for rmw1_queue_busecc_0_pend" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="RMW1_CACHE_TAG_PIPE_BUSECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for rmw1_cache_tag_pipe_busecc_pend" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="RMW1_BUSECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for rmw1_busecc_pend" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="DATARAM_BANK0_BUSECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for dataram_bank0_busecc_pend" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="SRAM0_BUSECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for sram0_busecc_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="RMW0_SRAM_SF_PIPE_BUSECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for rmw0_sram_sf_pipe_busecc_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="RMW0_RMW_TAG_UPDATE_BUSECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for rmw0_rmw_tag_update_busecc_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="RMW0_QUEUE_BUSECC_2_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for rmw0_queue_busecc_2_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_ded_enable_clr_reg2" acronym="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_ded_enable_clr_reg2" offset="0x1C8" width="32" description="">
		<bitfield id="ECCAGG_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for eccagg_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="VBUSP_DMSC_CBASS_CPAC0_FW_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for vbusp_dmsc_cbass_cpac0_fw_bridge_dst_busecc_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="J7AHP_MSMC1_CFG_WRAP_CBASS_J7AHP_MSMC1_CFG_WRAP_CBASS_VBUSP4_CFG_DSP0_P2P_BRIDGE_VBUSP4_CFG_DSP0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for j7ahp_msmc1_cfg_wrap_cbass_j7ahp_msmc1_cfg_wrap_cbass_vbusp4_cfg_dsp0_p2p_bridge_vbusp4_cfg_dsp0_bridge_dst_busecc_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="J7AHP_MSMC1_CFG_WRAP_CBASS_J7AHP_MSMC1_CFG_WRAP_CBASS_VBUSP_MSMC_ECC_AGGR0_P2P_BRIDGE_VBUSP_MSMC_ECC_AGGR0_BRIDGE_DST_BUSECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for j7ahp_msmc1_cfg_wrap_cbass_j7ahp_msmc1_cfg_wrap_cbass_vbusp_msmc_ecc_aggr0_p2p_bridge_vbusp_msmc_ecc_aggr0_bridge_dst_busecc_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_aggr_enable_set" acronym="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_aggr_enable_set" offset="0x200" width="32" description="">
		<bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="interrupt enable set for svbus timeout errors" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="interrupt enable set for parity errors" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_aggr_enable_clr" acronym="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_aggr_enable_clr" offset="0x204" width="32" description="">
		<bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="interrupt enable clear for svbus timeout errors" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="interrupt enable clear for parity errors" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_aggr_status_set" acronym="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_aggr_status_set" offset="0x208" width="32" description="">
		<bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="interrupt status set for svbus timeout errors" range="3 - 2" rwaccess="R/WI"/> 
		<bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="interrupt status set for parity errors" range="1 - 0" rwaccess="R/WI"/>
	</register>
	<register id="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_aggr_status_clr" acronym="__VBUSP4_CFG_AW4__CFG_MSMC1_ECC0_aggr_status_clr" offset="0x20C" width="32" description="">
		<bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="interrupt status clear for svbus timeout errors" range="3 - 2" rwaccess="R/WD"/> 
		<bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="interrupt status clear for parity errors" range="1 - 0" rwaccess="R/WD"/>
	</register>
</module>