
C9X.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006078  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  08006248  08006248  00007248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080062ec  080062ec  0000805c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080062ec  080062ec  000072ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080062f4  080062f4  0000805c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080062f4  080062f4  000072f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080062f8  080062f8  000072f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080062fc  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000358  2000005c  08006358  0000805c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003b4  08006358  000083b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000805c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000100d2  00000000  00000000  0000808c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000238d  00000000  00000000  0001815e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f30  00000000  00000000  0001a4f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bde  00000000  00000000  0001b420  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000239d0  00000000  00000000  0001bffe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011f18  00000000  00000000  0003f9ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000df53b  00000000  00000000  000518e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00130e21  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000464c  00000000  00000000  00130e64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  001354b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000005c 	.word	0x2000005c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006230 	.word	0x08006230

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000060 	.word	0x20000060
 800020c:	08006230 	.word	0x08006230

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__aeabi_d2uiz>:
 8000a5c:	004a      	lsls	r2, r1, #1
 8000a5e:	d211      	bcs.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a60:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a64:	d211      	bcs.n	8000a8a <__aeabi_d2uiz+0x2e>
 8000a66:	d50d      	bpl.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a68:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a70:	d40e      	bmi.n	8000a90 <__aeabi_d2uiz+0x34>
 8000a72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a76:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a82:	4770      	bx	lr
 8000a84:	f04f 0000 	mov.w	r0, #0
 8000a88:	4770      	bx	lr
 8000a8a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a8e:	d102      	bne.n	8000a96 <__aeabi_d2uiz+0x3a>
 8000a90:	f04f 30ff 	mov.w	r0, #4294967295
 8000a94:	4770      	bx	lr
 8000a96:	f04f 0000 	mov.w	r0, #0
 8000a9a:	4770      	bx	lr

08000a9c <__aeabi_uldivmod>:
 8000a9c:	b953      	cbnz	r3, 8000ab4 <__aeabi_uldivmod+0x18>
 8000a9e:	b94a      	cbnz	r2, 8000ab4 <__aeabi_uldivmod+0x18>
 8000aa0:	2900      	cmp	r1, #0
 8000aa2:	bf08      	it	eq
 8000aa4:	2800      	cmpeq	r0, #0
 8000aa6:	bf1c      	itt	ne
 8000aa8:	f04f 31ff 	movne.w	r1, #4294967295
 8000aac:	f04f 30ff 	movne.w	r0, #4294967295
 8000ab0:	f000 b988 	b.w	8000dc4 <__aeabi_idiv0>
 8000ab4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ab8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000abc:	f000 f806 	bl	8000acc <__udivmoddi4>
 8000ac0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac8:	b004      	add	sp, #16
 8000aca:	4770      	bx	lr

08000acc <__udivmoddi4>:
 8000acc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ad0:	9d08      	ldr	r5, [sp, #32]
 8000ad2:	468e      	mov	lr, r1
 8000ad4:	4604      	mov	r4, r0
 8000ad6:	4688      	mov	r8, r1
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d14a      	bne.n	8000b72 <__udivmoddi4+0xa6>
 8000adc:	428a      	cmp	r2, r1
 8000ade:	4617      	mov	r7, r2
 8000ae0:	d962      	bls.n	8000ba8 <__udivmoddi4+0xdc>
 8000ae2:	fab2 f682 	clz	r6, r2
 8000ae6:	b14e      	cbz	r6, 8000afc <__udivmoddi4+0x30>
 8000ae8:	f1c6 0320 	rsb	r3, r6, #32
 8000aec:	fa01 f806 	lsl.w	r8, r1, r6
 8000af0:	fa20 f303 	lsr.w	r3, r0, r3
 8000af4:	40b7      	lsls	r7, r6
 8000af6:	ea43 0808 	orr.w	r8, r3, r8
 8000afa:	40b4      	lsls	r4, r6
 8000afc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b00:	fa1f fc87 	uxth.w	ip, r7
 8000b04:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b08:	0c23      	lsrs	r3, r4, #16
 8000b0a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b0e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b12:	fb01 f20c 	mul.w	r2, r1, ip
 8000b16:	429a      	cmp	r2, r3
 8000b18:	d909      	bls.n	8000b2e <__udivmoddi4+0x62>
 8000b1a:	18fb      	adds	r3, r7, r3
 8000b1c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b20:	f080 80ea 	bcs.w	8000cf8 <__udivmoddi4+0x22c>
 8000b24:	429a      	cmp	r2, r3
 8000b26:	f240 80e7 	bls.w	8000cf8 <__udivmoddi4+0x22c>
 8000b2a:	3902      	subs	r1, #2
 8000b2c:	443b      	add	r3, r7
 8000b2e:	1a9a      	subs	r2, r3, r2
 8000b30:	b2a3      	uxth	r3, r4
 8000b32:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b36:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b3a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b3e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b42:	459c      	cmp	ip, r3
 8000b44:	d909      	bls.n	8000b5a <__udivmoddi4+0x8e>
 8000b46:	18fb      	adds	r3, r7, r3
 8000b48:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b4c:	f080 80d6 	bcs.w	8000cfc <__udivmoddi4+0x230>
 8000b50:	459c      	cmp	ip, r3
 8000b52:	f240 80d3 	bls.w	8000cfc <__udivmoddi4+0x230>
 8000b56:	443b      	add	r3, r7
 8000b58:	3802      	subs	r0, #2
 8000b5a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b5e:	eba3 030c 	sub.w	r3, r3, ip
 8000b62:	2100      	movs	r1, #0
 8000b64:	b11d      	cbz	r5, 8000b6e <__udivmoddi4+0xa2>
 8000b66:	40f3      	lsrs	r3, r6
 8000b68:	2200      	movs	r2, #0
 8000b6a:	e9c5 3200 	strd	r3, r2, [r5]
 8000b6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b72:	428b      	cmp	r3, r1
 8000b74:	d905      	bls.n	8000b82 <__udivmoddi4+0xb6>
 8000b76:	b10d      	cbz	r5, 8000b7c <__udivmoddi4+0xb0>
 8000b78:	e9c5 0100 	strd	r0, r1, [r5]
 8000b7c:	2100      	movs	r1, #0
 8000b7e:	4608      	mov	r0, r1
 8000b80:	e7f5      	b.n	8000b6e <__udivmoddi4+0xa2>
 8000b82:	fab3 f183 	clz	r1, r3
 8000b86:	2900      	cmp	r1, #0
 8000b88:	d146      	bne.n	8000c18 <__udivmoddi4+0x14c>
 8000b8a:	4573      	cmp	r3, lr
 8000b8c:	d302      	bcc.n	8000b94 <__udivmoddi4+0xc8>
 8000b8e:	4282      	cmp	r2, r0
 8000b90:	f200 8105 	bhi.w	8000d9e <__udivmoddi4+0x2d2>
 8000b94:	1a84      	subs	r4, r0, r2
 8000b96:	eb6e 0203 	sbc.w	r2, lr, r3
 8000b9a:	2001      	movs	r0, #1
 8000b9c:	4690      	mov	r8, r2
 8000b9e:	2d00      	cmp	r5, #0
 8000ba0:	d0e5      	beq.n	8000b6e <__udivmoddi4+0xa2>
 8000ba2:	e9c5 4800 	strd	r4, r8, [r5]
 8000ba6:	e7e2      	b.n	8000b6e <__udivmoddi4+0xa2>
 8000ba8:	2a00      	cmp	r2, #0
 8000baa:	f000 8090 	beq.w	8000cce <__udivmoddi4+0x202>
 8000bae:	fab2 f682 	clz	r6, r2
 8000bb2:	2e00      	cmp	r6, #0
 8000bb4:	f040 80a4 	bne.w	8000d00 <__udivmoddi4+0x234>
 8000bb8:	1a8a      	subs	r2, r1, r2
 8000bba:	0c03      	lsrs	r3, r0, #16
 8000bbc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bc0:	b280      	uxth	r0, r0
 8000bc2:	b2bc      	uxth	r4, r7
 8000bc4:	2101      	movs	r1, #1
 8000bc6:	fbb2 fcfe 	udiv	ip, r2, lr
 8000bca:	fb0e 221c 	mls	r2, lr, ip, r2
 8000bce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000bd2:	fb04 f20c 	mul.w	r2, r4, ip
 8000bd6:	429a      	cmp	r2, r3
 8000bd8:	d907      	bls.n	8000bea <__udivmoddi4+0x11e>
 8000bda:	18fb      	adds	r3, r7, r3
 8000bdc:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000be0:	d202      	bcs.n	8000be8 <__udivmoddi4+0x11c>
 8000be2:	429a      	cmp	r2, r3
 8000be4:	f200 80e0 	bhi.w	8000da8 <__udivmoddi4+0x2dc>
 8000be8:	46c4      	mov	ip, r8
 8000bea:	1a9b      	subs	r3, r3, r2
 8000bec:	fbb3 f2fe 	udiv	r2, r3, lr
 8000bf0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000bf4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000bf8:	fb02 f404 	mul.w	r4, r2, r4
 8000bfc:	429c      	cmp	r4, r3
 8000bfe:	d907      	bls.n	8000c10 <__udivmoddi4+0x144>
 8000c00:	18fb      	adds	r3, r7, r3
 8000c02:	f102 30ff 	add.w	r0, r2, #4294967295
 8000c06:	d202      	bcs.n	8000c0e <__udivmoddi4+0x142>
 8000c08:	429c      	cmp	r4, r3
 8000c0a:	f200 80ca 	bhi.w	8000da2 <__udivmoddi4+0x2d6>
 8000c0e:	4602      	mov	r2, r0
 8000c10:	1b1b      	subs	r3, r3, r4
 8000c12:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c16:	e7a5      	b.n	8000b64 <__udivmoddi4+0x98>
 8000c18:	f1c1 0620 	rsb	r6, r1, #32
 8000c1c:	408b      	lsls	r3, r1
 8000c1e:	fa22 f706 	lsr.w	r7, r2, r6
 8000c22:	431f      	orrs	r7, r3
 8000c24:	fa0e f401 	lsl.w	r4, lr, r1
 8000c28:	fa20 f306 	lsr.w	r3, r0, r6
 8000c2c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c30:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c34:	4323      	orrs	r3, r4
 8000c36:	fa00 f801 	lsl.w	r8, r0, r1
 8000c3a:	fa1f fc87 	uxth.w	ip, r7
 8000c3e:	fbbe f0f9 	udiv	r0, lr, r9
 8000c42:	0c1c      	lsrs	r4, r3, #16
 8000c44:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c48:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c4c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c50:	45a6      	cmp	lr, r4
 8000c52:	fa02 f201 	lsl.w	r2, r2, r1
 8000c56:	d909      	bls.n	8000c6c <__udivmoddi4+0x1a0>
 8000c58:	193c      	adds	r4, r7, r4
 8000c5a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c5e:	f080 809c 	bcs.w	8000d9a <__udivmoddi4+0x2ce>
 8000c62:	45a6      	cmp	lr, r4
 8000c64:	f240 8099 	bls.w	8000d9a <__udivmoddi4+0x2ce>
 8000c68:	3802      	subs	r0, #2
 8000c6a:	443c      	add	r4, r7
 8000c6c:	eba4 040e 	sub.w	r4, r4, lr
 8000c70:	fa1f fe83 	uxth.w	lr, r3
 8000c74:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c78:	fb09 4413 	mls	r4, r9, r3, r4
 8000c7c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000c80:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c84:	45a4      	cmp	ip, r4
 8000c86:	d908      	bls.n	8000c9a <__udivmoddi4+0x1ce>
 8000c88:	193c      	adds	r4, r7, r4
 8000c8a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000c8e:	f080 8082 	bcs.w	8000d96 <__udivmoddi4+0x2ca>
 8000c92:	45a4      	cmp	ip, r4
 8000c94:	d97f      	bls.n	8000d96 <__udivmoddi4+0x2ca>
 8000c96:	3b02      	subs	r3, #2
 8000c98:	443c      	add	r4, r7
 8000c9a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c9e:	eba4 040c 	sub.w	r4, r4, ip
 8000ca2:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ca6:	4564      	cmp	r4, ip
 8000ca8:	4673      	mov	r3, lr
 8000caa:	46e1      	mov	r9, ip
 8000cac:	d362      	bcc.n	8000d74 <__udivmoddi4+0x2a8>
 8000cae:	d05f      	beq.n	8000d70 <__udivmoddi4+0x2a4>
 8000cb0:	b15d      	cbz	r5, 8000cca <__udivmoddi4+0x1fe>
 8000cb2:	ebb8 0203 	subs.w	r2, r8, r3
 8000cb6:	eb64 0409 	sbc.w	r4, r4, r9
 8000cba:	fa04 f606 	lsl.w	r6, r4, r6
 8000cbe:	fa22 f301 	lsr.w	r3, r2, r1
 8000cc2:	431e      	orrs	r6, r3
 8000cc4:	40cc      	lsrs	r4, r1
 8000cc6:	e9c5 6400 	strd	r6, r4, [r5]
 8000cca:	2100      	movs	r1, #0
 8000ccc:	e74f      	b.n	8000b6e <__udivmoddi4+0xa2>
 8000cce:	fbb1 fcf2 	udiv	ip, r1, r2
 8000cd2:	0c01      	lsrs	r1, r0, #16
 8000cd4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000cd8:	b280      	uxth	r0, r0
 8000cda:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000cde:	463b      	mov	r3, r7
 8000ce0:	4638      	mov	r0, r7
 8000ce2:	463c      	mov	r4, r7
 8000ce4:	46b8      	mov	r8, r7
 8000ce6:	46be      	mov	lr, r7
 8000ce8:	2620      	movs	r6, #32
 8000cea:	fbb1 f1f7 	udiv	r1, r1, r7
 8000cee:	eba2 0208 	sub.w	r2, r2, r8
 8000cf2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000cf6:	e766      	b.n	8000bc6 <__udivmoddi4+0xfa>
 8000cf8:	4601      	mov	r1, r0
 8000cfa:	e718      	b.n	8000b2e <__udivmoddi4+0x62>
 8000cfc:	4610      	mov	r0, r2
 8000cfe:	e72c      	b.n	8000b5a <__udivmoddi4+0x8e>
 8000d00:	f1c6 0220 	rsb	r2, r6, #32
 8000d04:	fa2e f302 	lsr.w	r3, lr, r2
 8000d08:	40b7      	lsls	r7, r6
 8000d0a:	40b1      	lsls	r1, r6
 8000d0c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d10:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d14:	430a      	orrs	r2, r1
 8000d16:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d1a:	b2bc      	uxth	r4, r7
 8000d1c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d20:	0c11      	lsrs	r1, r2, #16
 8000d22:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d26:	fb08 f904 	mul.w	r9, r8, r4
 8000d2a:	40b0      	lsls	r0, r6
 8000d2c:	4589      	cmp	r9, r1
 8000d2e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d32:	b280      	uxth	r0, r0
 8000d34:	d93e      	bls.n	8000db4 <__udivmoddi4+0x2e8>
 8000d36:	1879      	adds	r1, r7, r1
 8000d38:	f108 3cff 	add.w	ip, r8, #4294967295
 8000d3c:	d201      	bcs.n	8000d42 <__udivmoddi4+0x276>
 8000d3e:	4589      	cmp	r9, r1
 8000d40:	d81f      	bhi.n	8000d82 <__udivmoddi4+0x2b6>
 8000d42:	eba1 0109 	sub.w	r1, r1, r9
 8000d46:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d4a:	fb09 f804 	mul.w	r8, r9, r4
 8000d4e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d52:	b292      	uxth	r2, r2
 8000d54:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d58:	4542      	cmp	r2, r8
 8000d5a:	d229      	bcs.n	8000db0 <__udivmoddi4+0x2e4>
 8000d5c:	18ba      	adds	r2, r7, r2
 8000d5e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000d62:	d2c4      	bcs.n	8000cee <__udivmoddi4+0x222>
 8000d64:	4542      	cmp	r2, r8
 8000d66:	d2c2      	bcs.n	8000cee <__udivmoddi4+0x222>
 8000d68:	f1a9 0102 	sub.w	r1, r9, #2
 8000d6c:	443a      	add	r2, r7
 8000d6e:	e7be      	b.n	8000cee <__udivmoddi4+0x222>
 8000d70:	45f0      	cmp	r8, lr
 8000d72:	d29d      	bcs.n	8000cb0 <__udivmoddi4+0x1e4>
 8000d74:	ebbe 0302 	subs.w	r3, lr, r2
 8000d78:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d7c:	3801      	subs	r0, #1
 8000d7e:	46e1      	mov	r9, ip
 8000d80:	e796      	b.n	8000cb0 <__udivmoddi4+0x1e4>
 8000d82:	eba7 0909 	sub.w	r9, r7, r9
 8000d86:	4449      	add	r1, r9
 8000d88:	f1a8 0c02 	sub.w	ip, r8, #2
 8000d8c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d90:	fb09 f804 	mul.w	r8, r9, r4
 8000d94:	e7db      	b.n	8000d4e <__udivmoddi4+0x282>
 8000d96:	4673      	mov	r3, lr
 8000d98:	e77f      	b.n	8000c9a <__udivmoddi4+0x1ce>
 8000d9a:	4650      	mov	r0, sl
 8000d9c:	e766      	b.n	8000c6c <__udivmoddi4+0x1a0>
 8000d9e:	4608      	mov	r0, r1
 8000da0:	e6fd      	b.n	8000b9e <__udivmoddi4+0xd2>
 8000da2:	443b      	add	r3, r7
 8000da4:	3a02      	subs	r2, #2
 8000da6:	e733      	b.n	8000c10 <__udivmoddi4+0x144>
 8000da8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000dac:	443b      	add	r3, r7
 8000dae:	e71c      	b.n	8000bea <__udivmoddi4+0x11e>
 8000db0:	4649      	mov	r1, r9
 8000db2:	e79c      	b.n	8000cee <__udivmoddi4+0x222>
 8000db4:	eba1 0109 	sub.w	r1, r1, r9
 8000db8:	46c4      	mov	ip, r8
 8000dba:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dbe:	fb09 f804 	mul.w	r8, r9, r4
 8000dc2:	e7c4      	b.n	8000d4e <__udivmoddi4+0x282>

08000dc4 <__aeabi_idiv0>:
 8000dc4:	4770      	bx	lr
 8000dc6:	bf00      	nop

08000dc8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dcc:	f000 fff8 	bl	8001dc0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dd0:	f000 f820 	bl	8000e14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dd4:	f000 f9c0 	bl	8001158 <MX_GPIO_Init>
  MX_DMA_Init();
 8000dd8:	f000 f99e 	bl	8001118 <MX_DMA_Init>
  MX_ADC1_Init();
 8000ddc:	f000 f888 	bl	8000ef0 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8000de0:	f000 f946 	bl	8001070 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000de4:	f000 f96e 	bl	80010c4 <MX_USART2_UART_Init>
  MX_DAC_Init();
 8000de8:	f000 f8e2 	bl	8000fb0 <MX_DAC_Init>
  MX_TIM7_Init();
 8000dec:	f000 f90a 	bl	8001004 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */


  TFTInit();
 8000df0:	f000 fa80 	bl	80012f4 <TFTInit>
  ADCStartMeasurement();
 8000df4:	f000 fbde 	bl	80015b4 <ADCStartMeasurement>
  DACInit();
 8000df8:	f000 fd1e 	bl	8001838 <DACInit>
  GPIOInit();
 8000dfc:	f000 fd46 	bl	800188c <GPIOInit>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  TFTRxMainLoop();
 8000e00:	f000 fa92 	bl	8001328 <TFTRxMainLoop>
	  ADCMainLoop();
 8000e04:	f000 fbe8 	bl	80015d8 <ADCMainLoop>
	  DACMainLoop();
 8000e08:	f000 fd2a 	bl	8001860 <DACMainLoop>
	  GPIOMainLoop();
 8000e0c:	f000 fd4e 	bl	80018ac <GPIOMainLoop>
	  TFTRxMainLoop();
 8000e10:	bf00      	nop
 8000e12:	e7f5      	b.n	8000e00 <main+0x38>

08000e14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b094      	sub	sp, #80	@ 0x50
 8000e18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e1a:	f107 031c 	add.w	r3, r7, #28
 8000e1e:	2234      	movs	r2, #52	@ 0x34
 8000e20:	2100      	movs	r1, #0
 8000e22:	4618      	mov	r0, r3
 8000e24:	f004 fd86 	bl	8005934 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e28:	f107 0308 	add.w	r3, r7, #8
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	601a      	str	r2, [r3, #0]
 8000e30:	605a      	str	r2, [r3, #4]
 8000e32:	609a      	str	r2, [r3, #8]
 8000e34:	60da      	str	r2, [r3, #12]
 8000e36:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e38:	2300      	movs	r3, #0
 8000e3a:	607b      	str	r3, [r7, #4]
 8000e3c:	4b2a      	ldr	r3, [pc, #168]	@ (8000ee8 <SystemClock_Config+0xd4>)
 8000e3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e40:	4a29      	ldr	r2, [pc, #164]	@ (8000ee8 <SystemClock_Config+0xd4>)
 8000e42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e46:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e48:	4b27      	ldr	r3, [pc, #156]	@ (8000ee8 <SystemClock_Config+0xd4>)
 8000e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e50:	607b      	str	r3, [r7, #4]
 8000e52:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000e54:	2300      	movs	r3, #0
 8000e56:	603b      	str	r3, [r7, #0]
 8000e58:	4b24      	ldr	r3, [pc, #144]	@ (8000eec <SystemClock_Config+0xd8>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000e60:	4a22      	ldr	r2, [pc, #136]	@ (8000eec <SystemClock_Config+0xd8>)
 8000e62:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e66:	6013      	str	r3, [r2, #0]
 8000e68:	4b20      	ldr	r3, [pc, #128]	@ (8000eec <SystemClock_Config+0xd8>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000e70:	603b      	str	r3, [r7, #0]
 8000e72:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e74:	2302      	movs	r3, #2
 8000e76:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e78:	2301      	movs	r3, #1
 8000e7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e7c:	2310      	movs	r3, #16
 8000e7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e80:	2302      	movs	r3, #2
 8000e82:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e84:	2300      	movs	r3, #0
 8000e86:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000e88:	2310      	movs	r3, #16
 8000e8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000e8c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000e90:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000e92:	2304      	movs	r3, #4
 8000e94:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000e96:	2302      	movs	r3, #2
 8000e98:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000e9a:	2302      	movs	r3, #2
 8000e9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e9e:	f107 031c 	add.w	r3, r7, #28
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f002 ff46 	bl	8003d34 <HAL_RCC_OscConfig>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d001      	beq.n	8000eb2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000eae:	f000 fd1d 	bl	80018ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000eb2:	230f      	movs	r3, #15
 8000eb4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000eb6:	2302      	movs	r3, #2
 8000eb8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ebe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ec2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ec8:	f107 0308 	add.w	r3, r7, #8
 8000ecc:	2102      	movs	r1, #2
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f002 fbe6 	bl	80036a0 <HAL_RCC_ClockConfig>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d001      	beq.n	8000ede <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000eda:	f000 fd07 	bl	80018ec <Error_Handler>
  }
}
 8000ede:	bf00      	nop
 8000ee0:	3750      	adds	r7, #80	@ 0x50
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	40023800 	.word	0x40023800
 8000eec:	40007000 	.word	0x40007000

08000ef0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b084      	sub	sp, #16
 8000ef4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ef6:	463b      	mov	r3, r7
 8000ef8:	2200      	movs	r2, #0
 8000efa:	601a      	str	r2, [r3, #0]
 8000efc:	605a      	str	r2, [r3, #4]
 8000efe:	609a      	str	r2, [r3, #8]
 8000f00:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000f02:	4b28      	ldr	r3, [pc, #160]	@ (8000fa4 <MX_ADC1_Init+0xb4>)
 8000f04:	4a28      	ldr	r2, [pc, #160]	@ (8000fa8 <MX_ADC1_Init+0xb8>)
 8000f06:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f08:	4b26      	ldr	r3, [pc, #152]	@ (8000fa4 <MX_ADC1_Init+0xb4>)
 8000f0a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000f0e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f10:	4b24      	ldr	r3, [pc, #144]	@ (8000fa4 <MX_ADC1_Init+0xb4>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000f16:	4b23      	ldr	r3, [pc, #140]	@ (8000fa4 <MX_ADC1_Init+0xb4>)
 8000f18:	2201      	movs	r2, #1
 8000f1a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f1c:	4b21      	ldr	r3, [pc, #132]	@ (8000fa4 <MX_ADC1_Init+0xb4>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f22:	4b20      	ldr	r3, [pc, #128]	@ (8000fa4 <MX_ADC1_Init+0xb4>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f2a:	4b1e      	ldr	r3, [pc, #120]	@ (8000fa4 <MX_ADC1_Init+0xb4>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f30:	4b1c      	ldr	r3, [pc, #112]	@ (8000fa4 <MX_ADC1_Init+0xb4>)
 8000f32:	4a1e      	ldr	r2, [pc, #120]	@ (8000fac <MX_ADC1_Init+0xbc>)
 8000f34:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f36:	4b1b      	ldr	r3, [pc, #108]	@ (8000fa4 <MX_ADC1_Init+0xb4>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000f3c:	4b19      	ldr	r3, [pc, #100]	@ (8000fa4 <MX_ADC1_Init+0xb4>)
 8000f3e:	2202      	movs	r2, #2
 8000f40:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f42:	4b18      	ldr	r3, [pc, #96]	@ (8000fa4 <MX_ADC1_Init+0xb4>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000f4a:	4b16      	ldr	r3, [pc, #88]	@ (8000fa4 <MX_ADC1_Init+0xb4>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f50:	4814      	ldr	r0, [pc, #80]	@ (8000fa4 <MX_ADC1_Init+0xb4>)
 8000f52:	f000 ffcb 	bl	8001eec <HAL_ADC_Init>
 8000f56:	4603      	mov	r3, r0
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d001      	beq.n	8000f60 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000f5c:	f000 fcc6 	bl	80018ec <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000f60:	2300      	movs	r3, #0
 8000f62:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f64:	2301      	movs	r3, #1
 8000f66:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8000f68:	2303      	movs	r3, #3
 8000f6a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f6c:	463b      	mov	r3, r7
 8000f6e:	4619      	mov	r1, r3
 8000f70:	480c      	ldr	r0, [pc, #48]	@ (8000fa4 <MX_ADC1_Init+0xb4>)
 8000f72:	f001 f927 	bl	80021c4 <HAL_ADC_ConfigChannel>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d001      	beq.n	8000f80 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000f7c:	f000 fcb6 	bl	80018ec <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000f80:	2301      	movs	r3, #1
 8000f82:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000f84:	2302      	movs	r3, #2
 8000f86:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f88:	463b      	mov	r3, r7
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	4805      	ldr	r0, [pc, #20]	@ (8000fa4 <MX_ADC1_Init+0xb4>)
 8000f8e:	f001 f919 	bl	80021c4 <HAL_ADC_ConfigChannel>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d001      	beq.n	8000f9c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000f98:	f000 fca8 	bl	80018ec <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f9c:	bf00      	nop
 8000f9e:	3710      	adds	r7, #16
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	20000078 	.word	0x20000078
 8000fa8:	40012000 	.word	0x40012000
 8000fac:	0f000001 	.word	0x0f000001

08000fb0 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000fb6:	463b      	mov	r3, r7
 8000fb8:	2200      	movs	r2, #0
 8000fba:	601a      	str	r2, [r3, #0]
 8000fbc:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000fbe:	4b0f      	ldr	r3, [pc, #60]	@ (8000ffc <MX_DAC_Init+0x4c>)
 8000fc0:	4a0f      	ldr	r2, [pc, #60]	@ (8001000 <MX_DAC_Init+0x50>)
 8000fc2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000fc4:	480d      	ldr	r0, [pc, #52]	@ (8000ffc <MX_DAC_Init+0x4c>)
 8000fc6:	f001 fcbe 	bl	8002946 <HAL_DAC_Init>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d001      	beq.n	8000fd4 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000fd0:	f000 fc8c 	bl	80018ec <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000fdc:	463b      	mov	r3, r7
 8000fde:	2200      	movs	r2, #0
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	4806      	ldr	r0, [pc, #24]	@ (8000ffc <MX_DAC_Init+0x4c>)
 8000fe4:	f001 fd52 	bl	8002a8c <HAL_DAC_ConfigChannel>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d001      	beq.n	8000ff2 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8000fee:	f000 fc7d 	bl	80018ec <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000ff2:	bf00      	nop
 8000ff4:	3708      	adds	r7, #8
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	20000120 	.word	0x20000120
 8001000:	40007400 	.word	0x40007400

08001004 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800100a:	463b      	mov	r3, r7
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]
 8001010:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001012:	4b15      	ldr	r3, [pc, #84]	@ (8001068 <MX_TIM7_Init+0x64>)
 8001014:	4a15      	ldr	r2, [pc, #84]	@ (800106c <MX_TIM7_Init+0x68>)
 8001016:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 83;
 8001018:	4b13      	ldr	r3, [pc, #76]	@ (8001068 <MX_TIM7_Init+0x64>)
 800101a:	2253      	movs	r2, #83	@ 0x53
 800101c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800101e:	4b12      	ldr	r3, [pc, #72]	@ (8001068 <MX_TIM7_Init+0x64>)
 8001020:	2200      	movs	r2, #0
 8001022:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 8001024:	4b10      	ldr	r3, [pc, #64]	@ (8001068 <MX_TIM7_Init+0x64>)
 8001026:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800102a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800102c:	4b0e      	ldr	r3, [pc, #56]	@ (8001068 <MX_TIM7_Init+0x64>)
 800102e:	2200      	movs	r2, #0
 8001030:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001032:	480d      	ldr	r0, [pc, #52]	@ (8001068 <MX_TIM7_Init+0x64>)
 8001034:	f003 f91c 	bl	8004270 <HAL_TIM_Base_Init>
 8001038:	4603      	mov	r3, r0
 800103a:	2b00      	cmp	r3, #0
 800103c:	d001      	beq.n	8001042 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 800103e:	f000 fc55 	bl	80018ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001042:	2300      	movs	r3, #0
 8001044:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001046:	2300      	movs	r3, #0
 8001048:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800104a:	463b      	mov	r3, r7
 800104c:	4619      	mov	r1, r3
 800104e:	4806      	ldr	r0, [pc, #24]	@ (8001068 <MX_TIM7_Init+0x64>)
 8001050:	f003 fb26 	bl	80046a0 <HAL_TIMEx_MasterConfigSynchronization>
 8001054:	4603      	mov	r3, r0
 8001056:	2b00      	cmp	r3, #0
 8001058:	d001      	beq.n	800105e <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 800105a:	f000 fc47 	bl	80018ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800105e:	bf00      	nop
 8001060:	3708      	adds	r7, #8
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	20000134 	.word	0x20000134
 800106c:	40001400 	.word	0x40001400

08001070 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001074:	4b11      	ldr	r3, [pc, #68]	@ (80010bc <MX_USART1_UART_Init+0x4c>)
 8001076:	4a12      	ldr	r2, [pc, #72]	@ (80010c0 <MX_USART1_UART_Init+0x50>)
 8001078:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800107a:	4b10      	ldr	r3, [pc, #64]	@ (80010bc <MX_USART1_UART_Init+0x4c>)
 800107c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001080:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001082:	4b0e      	ldr	r3, [pc, #56]	@ (80010bc <MX_USART1_UART_Init+0x4c>)
 8001084:	2200      	movs	r2, #0
 8001086:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001088:	4b0c      	ldr	r3, [pc, #48]	@ (80010bc <MX_USART1_UART_Init+0x4c>)
 800108a:	2200      	movs	r2, #0
 800108c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800108e:	4b0b      	ldr	r3, [pc, #44]	@ (80010bc <MX_USART1_UART_Init+0x4c>)
 8001090:	2200      	movs	r2, #0
 8001092:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001094:	4b09      	ldr	r3, [pc, #36]	@ (80010bc <MX_USART1_UART_Init+0x4c>)
 8001096:	220c      	movs	r2, #12
 8001098:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800109a:	4b08      	ldr	r3, [pc, #32]	@ (80010bc <MX_USART1_UART_Init+0x4c>)
 800109c:	2200      	movs	r2, #0
 800109e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80010a0:	4b06      	ldr	r3, [pc, #24]	@ (80010bc <MX_USART1_UART_Init+0x4c>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80010a6:	4805      	ldr	r0, [pc, #20]	@ (80010bc <MX_USART1_UART_Init+0x4c>)
 80010a8:	f003 fb8a 	bl	80047c0 <HAL_UART_Init>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d001      	beq.n	80010b6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80010b2:	f000 fc1b 	bl	80018ec <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80010b6:	bf00      	nop
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	2000017c 	.word	0x2000017c
 80010c0:	40011000 	.word	0x40011000

080010c4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80010c8:	4b11      	ldr	r3, [pc, #68]	@ (8001110 <MX_USART2_UART_Init+0x4c>)
 80010ca:	4a12      	ldr	r2, [pc, #72]	@ (8001114 <MX_USART2_UART_Init+0x50>)
 80010cc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80010ce:	4b10      	ldr	r3, [pc, #64]	@ (8001110 <MX_USART2_UART_Init+0x4c>)
 80010d0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80010d4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80010d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001110 <MX_USART2_UART_Init+0x4c>)
 80010d8:	2200      	movs	r2, #0
 80010da:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80010dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001110 <MX_USART2_UART_Init+0x4c>)
 80010de:	2200      	movs	r2, #0
 80010e0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80010e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001110 <MX_USART2_UART_Init+0x4c>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80010e8:	4b09      	ldr	r3, [pc, #36]	@ (8001110 <MX_USART2_UART_Init+0x4c>)
 80010ea:	220c      	movs	r2, #12
 80010ec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010ee:	4b08      	ldr	r3, [pc, #32]	@ (8001110 <MX_USART2_UART_Init+0x4c>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010f4:	4b06      	ldr	r3, [pc, #24]	@ (8001110 <MX_USART2_UART_Init+0x4c>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010fa:	4805      	ldr	r0, [pc, #20]	@ (8001110 <MX_USART2_UART_Init+0x4c>)
 80010fc:	f003 fb60 	bl	80047c0 <HAL_UART_Init>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d001      	beq.n	800110a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001106:	f000 fbf1 	bl	80018ec <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800110a:	bf00      	nop
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	200001c4 	.word	0x200001c4
 8001114:	40004400 	.word	0x40004400

08001118 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800111e:	2300      	movs	r3, #0
 8001120:	607b      	str	r3, [r7, #4]
 8001122:	4b0c      	ldr	r3, [pc, #48]	@ (8001154 <MX_DMA_Init+0x3c>)
 8001124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001126:	4a0b      	ldr	r2, [pc, #44]	@ (8001154 <MX_DMA_Init+0x3c>)
 8001128:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800112c:	6313      	str	r3, [r2, #48]	@ 0x30
 800112e:	4b09      	ldr	r3, [pc, #36]	@ (8001154 <MX_DMA_Init+0x3c>)
 8001130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001132:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001136:	607b      	str	r3, [r7, #4]
 8001138:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800113a:	2200      	movs	r2, #0
 800113c:	2100      	movs	r1, #0
 800113e:	2038      	movs	r0, #56	@ 0x38
 8001140:	f001 fbcb 	bl	80028da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001144:	2038      	movs	r0, #56	@ 0x38
 8001146:	f001 fbe4 	bl	8002912 <HAL_NVIC_EnableIRQ>

}
 800114a:	bf00      	nop
 800114c:	3708      	adds	r7, #8
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	40023800 	.word	0x40023800

08001158 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b08a      	sub	sp, #40	@ 0x28
 800115c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800115e:	f107 0314 	add.w	r3, r7, #20
 8001162:	2200      	movs	r2, #0
 8001164:	601a      	str	r2, [r3, #0]
 8001166:	605a      	str	r2, [r3, #4]
 8001168:	609a      	str	r2, [r3, #8]
 800116a:	60da      	str	r2, [r3, #12]
 800116c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800116e:	2300      	movs	r3, #0
 8001170:	613b      	str	r3, [r7, #16]
 8001172:	4b2d      	ldr	r3, [pc, #180]	@ (8001228 <MX_GPIO_Init+0xd0>)
 8001174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001176:	4a2c      	ldr	r2, [pc, #176]	@ (8001228 <MX_GPIO_Init+0xd0>)
 8001178:	f043 0304 	orr.w	r3, r3, #4
 800117c:	6313      	str	r3, [r2, #48]	@ 0x30
 800117e:	4b2a      	ldr	r3, [pc, #168]	@ (8001228 <MX_GPIO_Init+0xd0>)
 8001180:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001182:	f003 0304 	and.w	r3, r3, #4
 8001186:	613b      	str	r3, [r7, #16]
 8001188:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800118a:	2300      	movs	r3, #0
 800118c:	60fb      	str	r3, [r7, #12]
 800118e:	4b26      	ldr	r3, [pc, #152]	@ (8001228 <MX_GPIO_Init+0xd0>)
 8001190:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001192:	4a25      	ldr	r2, [pc, #148]	@ (8001228 <MX_GPIO_Init+0xd0>)
 8001194:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001198:	6313      	str	r3, [r2, #48]	@ 0x30
 800119a:	4b23      	ldr	r3, [pc, #140]	@ (8001228 <MX_GPIO_Init+0xd0>)
 800119c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800119e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80011a2:	60fb      	str	r3, [r7, #12]
 80011a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011a6:	2300      	movs	r3, #0
 80011a8:	60bb      	str	r3, [r7, #8]
 80011aa:	4b1f      	ldr	r3, [pc, #124]	@ (8001228 <MX_GPIO_Init+0xd0>)
 80011ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ae:	4a1e      	ldr	r2, [pc, #120]	@ (8001228 <MX_GPIO_Init+0xd0>)
 80011b0:	f043 0301 	orr.w	r3, r3, #1
 80011b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80011b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001228 <MX_GPIO_Init+0xd0>)
 80011b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ba:	f003 0301 	and.w	r3, r3, #1
 80011be:	60bb      	str	r3, [r7, #8]
 80011c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011c2:	2300      	movs	r3, #0
 80011c4:	607b      	str	r3, [r7, #4]
 80011c6:	4b18      	ldr	r3, [pc, #96]	@ (8001228 <MX_GPIO_Init+0xd0>)
 80011c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ca:	4a17      	ldr	r2, [pc, #92]	@ (8001228 <MX_GPIO_Init+0xd0>)
 80011cc:	f043 0302 	orr.w	r3, r3, #2
 80011d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011d2:	4b15      	ldr	r3, [pc, #84]	@ (8001228 <MX_GPIO_Init+0xd0>)
 80011d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d6:	f003 0302 	and.w	r3, r3, #2
 80011da:	607b      	str	r3, [r7, #4]
 80011dc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80011de:	2200      	movs	r2, #0
 80011e0:	2120      	movs	r1, #32
 80011e2:	4812      	ldr	r0, [pc, #72]	@ (800122c <MX_GPIO_Init+0xd4>)
 80011e4:	f002 fa42 	bl	800366c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80011e8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80011ee:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80011f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f4:	2300      	movs	r3, #0
 80011f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80011f8:	f107 0314 	add.w	r3, r7, #20
 80011fc:	4619      	mov	r1, r3
 80011fe:	480c      	ldr	r0, [pc, #48]	@ (8001230 <MX_GPIO_Init+0xd8>)
 8001200:	f002 f8a0 	bl	8003344 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001204:	2320      	movs	r3, #32
 8001206:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001208:	2301      	movs	r3, #1
 800120a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120c:	2300      	movs	r3, #0
 800120e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001210:	2300      	movs	r3, #0
 8001212:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001214:	f107 0314 	add.w	r3, r7, #20
 8001218:	4619      	mov	r1, r3
 800121a:	4804      	ldr	r0, [pc, #16]	@ (800122c <MX_GPIO_Init+0xd4>)
 800121c:	f002 f892 	bl	8003344 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001220:	bf00      	nop
 8001222:	3728      	adds	r7, #40	@ 0x28
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}
 8001228:	40023800 	.word	0x40023800
 800122c:	40020000 	.word	0x40020000
 8001230:	40020800 	.word	0x40020800

08001234 <HAL_UART_TxCpltCallback>:



//UART
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001234:	b480      	push	{r7}
 8001236:	b083      	sub	sp, #12
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */

	// check for TFT
	if(huart->Instance == USART1)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	4a0c      	ldr	r2, [pc, #48]	@ (8001274 <HAL_UART_TxCpltCallback+0x40>)
 8001242:	4293      	cmp	r3, r2
 8001244:	d111      	bne.n	800126a <HAL_UART_TxCpltCallback+0x36>
	{	// UART1 is for TFT
		if(strTFTTxVar.ui8TFTTxUpdate) strTFTTxVar.ui8TFTTxUpdate --;	// target tnext field for update
 8001246:	4b0c      	ldr	r3, [pc, #48]	@ (8001278 <HAL_UART_TxCpltCallback+0x44>)
 8001248:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800124c:	2b00      	cmp	r3, #0
 800124e:	d007      	beq.n	8001260 <HAL_UART_TxCpltCallback+0x2c>
 8001250:	4b09      	ldr	r3, [pc, #36]	@ (8001278 <HAL_UART_TxCpltCallback+0x44>)
 8001252:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8001256:	3b01      	subs	r3, #1
 8001258:	b2da      	uxtb	r2, r3
 800125a:	4b07      	ldr	r3, [pc, #28]	@ (8001278 <HAL_UART_TxCpltCallback+0x44>)
 800125c:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
		strTFTTxVar.ui8TFTTxWaiting4TxInterrupt = 0;
 8001260:	4b05      	ldr	r3, [pc, #20]	@ (8001278 <HAL_UART_TxCpltCallback+0x44>)
 8001262:	2200      	movs	r2, #0
 8001264:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
		return;
 8001268:	bf00      	nop
	}
}
 800126a:	370c      	adds	r7, #12
 800126c:	46bd      	mov	sp, r7
 800126e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001272:	4770      	bx	lr
 8001274:	40011000 	.word	0x40011000
 8001278:	20000214 	.word	0x20000214

0800127c <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b082      	sub	sp, #8
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */

	// check for TFT
	if(huart->Instance == USART1)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a06      	ldr	r2, [pc, #24]	@ (80012a4 <HAL_UART_RxCpltCallback+0x28>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d107      	bne.n	800129e <HAL_UART_RxCpltCallback+0x22>
	{	// UART1 is for TFT
		TFTRxISR();
 800128e:	f000 f8bb 	bl	8001408 <TFTRxISR>
		HAL_UART_Receive_IT(&huart1, &strTFTRxVar.ui8TFTRxChar, 1);
 8001292:	2201      	movs	r2, #1
 8001294:	4904      	ldr	r1, [pc, #16]	@ (80012a8 <HAL_UART_RxCpltCallback+0x2c>)
 8001296:	4805      	ldr	r0, [pc, #20]	@ (80012ac <HAL_UART_RxCpltCallback+0x30>)
 8001298:	f003 fba3 	bl	80049e2 <HAL_UART_Receive_IT>
		return;
 800129c:	bf00      	nop
	}
}
 800129e:	3708      	adds	r7, #8
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	40011000 	.word	0x40011000
 80012a8:	2000020c 	.word	0x2000020c
 80012ac:	2000017c 	.word	0x2000017c

080012b0 <TFTSystemTimer>:


// TFT
// RX
void TFTSystemTimer(void)		// 1KHZ
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
	if((strTFTRxVar.ui8TFTRxIndex == 255) || (strTFTRxVar.ui8TFTRxIndex == 0))
 80012b4:	4b0e      	ldr	r3, [pc, #56]	@ (80012f0 <TFTSystemTimer+0x40>)
 80012b6:	78db      	ldrb	r3, [r3, #3]
 80012b8:	2bff      	cmp	r3, #255	@ 0xff
 80012ba:	d003      	beq.n	80012c4 <TFTSystemTimer+0x14>
 80012bc:	4b0c      	ldr	r3, [pc, #48]	@ (80012f0 <TFTSystemTimer+0x40>)
 80012be:	78db      	ldrb	r3, [r3, #3]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d103      	bne.n	80012cc <TFTSystemTimer+0x1c>
	{	// RX not started or already done and waiting to be processed
		strTFTRxVar.ui8TFTRxTimeoutMS = TFT_RX_TIMEOUT_MS;
 80012c4:	4b0a      	ldr	r3, [pc, #40]	@ (80012f0 <TFTSystemTimer+0x40>)
 80012c6:	2214      	movs	r2, #20
 80012c8:	711a      	strb	r2, [r3, #4]
		return;
 80012ca:	e010      	b.n	80012ee <TFTSystemTimer+0x3e>
	}

	if(strTFTRxVar.ui8TFTRxTimeoutMS)
 80012cc:	4b08      	ldr	r3, [pc, #32]	@ (80012f0 <TFTSystemTimer+0x40>)
 80012ce:	791b      	ldrb	r3, [r3, #4]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d00b      	beq.n	80012ec <TFTSystemTimer+0x3c>
	{
		strTFTRxVar.ui8TFTRxTimeoutMS --;
 80012d4:	4b06      	ldr	r3, [pc, #24]	@ (80012f0 <TFTSystemTimer+0x40>)
 80012d6:	791b      	ldrb	r3, [r3, #4]
 80012d8:	3b01      	subs	r3, #1
 80012da:	b2da      	uxtb	r2, r3
 80012dc:	4b04      	ldr	r3, [pc, #16]	@ (80012f0 <TFTSystemTimer+0x40>)
 80012de:	711a      	strb	r2, [r3, #4]
		if(strTFTRxVar.ui8TFTRxTimeoutMS == 0) TFTRxClear(); //timeout
 80012e0:	4b03      	ldr	r3, [pc, #12]	@ (80012f0 <TFTSystemTimer+0x40>)
 80012e2:	791b      	ldrb	r3, [r3, #4]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d101      	bne.n	80012ec <TFTSystemTimer+0x3c>
 80012e8:	f000 f8de 	bl	80014a8 <TFTRxClear>
	}
	return;
 80012ec:	bf00      	nop
}
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	2000020c 	.word	0x2000020c

080012f4 <TFTInit>:
void TFTInit(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0
	strTFTTxVar.ui8TFTTxWaiting4TxInterrupt = 0;
 80012f8:	4b08      	ldr	r3, [pc, #32]	@ (800131c <TFTInit+0x28>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
	TFTTxReset();
 8001300:	f000 f8e8 	bl	80014d4 <TFTTxReset>
	HAL_Delay(50);
 8001304:	2032      	movs	r0, #50	@ 0x32
 8001306:	f000 fdcd 	bl	8001ea4 <HAL_Delay>

	TFTRxClear();
 800130a:	f000 f8cd 	bl	80014a8 <TFTRxClear>
	// start RX
	HAL_UART_Receive_IT(&huart1, &strTFTRxVar.ui8TFTRxChar, 1);
 800130e:	2201      	movs	r2, #1
 8001310:	4903      	ldr	r1, [pc, #12]	@ (8001320 <TFTInit+0x2c>)
 8001312:	4804      	ldr	r0, [pc, #16]	@ (8001324 <TFTInit+0x30>)
 8001314:	f003 fb65 	bl	80049e2 <HAL_UART_Receive_IT>
	return;
 8001318:	bf00      	nop
}
 800131a:	bd80      	pop	{r7, pc}
 800131c:	20000214 	.word	0x20000214
 8001320:	2000020c 	.word	0x2000020c
 8001324:	2000017c 	.word	0x2000017c

08001328 <TFTRxMainLoop>:
void TFTRxMainLoop(void)			// called from the main loop
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
	double		dTemp;

	if(strTFTRxVar.ui8TFTRxIndex != 255) return;	// no message from the TFT display
 800132e:	4b32      	ldr	r3, [pc, #200]	@ (80013f8 <TFTRxMainLoop+0xd0>)
 8001330:	78db      	ldrb	r3, [r3, #3]
 8001332:	2bff      	cmp	r3, #255	@ 0xff
 8001334:	d155      	bne.n	80013e2 <TFTRxMainLoop+0xba>

	// some new message was received from the TFT display

	// check DAC
	if(strTFTRxVar.ui8TFTRxID == 4)
 8001336:	4b30      	ldr	r3, [pc, #192]	@ (80013f8 <TFTRxMainLoop+0xd0>)
 8001338:	785b      	ldrb	r3, [r3, #1]
 800133a:	2b04      	cmp	r3, #4
 800133c:	d139      	bne.n	80013b2 <TFTRxMainLoop+0x8a>
	{	// ID=4 => Slider
		if(strTFTRxVar.ui8TFTRxVal < 101)
 800133e:	4b2e      	ldr	r3, [pc, #184]	@ (80013f8 <TFTRxMainLoop+0xd0>)
 8001340:	789b      	ldrb	r3, [r3, #2]
 8001342:	2b64      	cmp	r3, #100	@ 0x64
 8001344:	d832      	bhi.n	80013ac <TFTRxMainLoop+0x84>
		{	// value is inthe range
			dTemp = (double)strTFTRxVar.ui8TFTRxVal;
 8001346:	4b2c      	ldr	r3, [pc, #176]	@ (80013f8 <TFTRxMainLoop+0xd0>)
 8001348:	789b      	ldrb	r3, [r3, #2]
 800134a:	4618      	mov	r0, r3
 800134c:	f7ff f8fa 	bl	8000544 <__aeabi_ui2d>
 8001350:	4602      	mov	r2, r0
 8001352:	460b      	mov	r3, r1
 8001354:	e9c7 2300 	strd	r2, r3, [r7]
			dTemp *= 4095;
 8001358:	a325      	add	r3, pc, #148	@ (adr r3, 80013f0 <TFTRxMainLoop+0xc8>)
 800135a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800135e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001362:	f7ff f969 	bl	8000638 <__aeabi_dmul>
 8001366:	4602      	mov	r2, r0
 8001368:	460b      	mov	r3, r1
 800136a:	e9c7 2300 	strd	r2, r3, [r7]
			dTemp /= 100;
 800136e:	f04f 0200 	mov.w	r2, #0
 8001372:	4b22      	ldr	r3, [pc, #136]	@ (80013fc <TFTRxMainLoop+0xd4>)
 8001374:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001378:	f7ff fa88 	bl	800088c <__aeabi_ddiv>
 800137c:	4602      	mov	r2, r0
 800137e:	460b      	mov	r3, r1
 8001380:	e9c7 2300 	strd	r2, r3, [r7]
			strDACVar.ui16DACRxValue = (uint16_t)dTemp;
 8001384:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001388:	f7ff fb68 	bl	8000a5c <__aeabi_d2uiz>
 800138c:	4603      	mov	r3, r0
 800138e:	b29a      	uxth	r2, r3
 8001390:	4b1b      	ldr	r3, [pc, #108]	@ (8001400 <TFTRxMainLoop+0xd8>)
 8001392:	805a      	strh	r2, [r3, #2]
			if(strDACVar.ui16DACRxValue > 4095) strDACVar.ui16DACRxValue = 4095;
 8001394:	4b1a      	ldr	r3, [pc, #104]	@ (8001400 <TFTRxMainLoop+0xd8>)
 8001396:	885b      	ldrh	r3, [r3, #2]
 8001398:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800139c:	d303      	bcc.n	80013a6 <TFTRxMainLoop+0x7e>
 800139e:	4b18      	ldr	r3, [pc, #96]	@ (8001400 <TFTRxMainLoop+0xd8>)
 80013a0:	f640 72ff 	movw	r2, #4095	@ 0xfff
 80013a4:	805a      	strh	r2, [r3, #2]
			strDACVar.ui8DACNewRxValue = 1;
 80013a6:	4b16      	ldr	r3, [pc, #88]	@ (8001400 <TFTRxMainLoop+0xd8>)
 80013a8:	2201      	movs	r2, #1
 80013aa:	701a      	strb	r2, [r3, #0]
		}
		TFTRxClear();
 80013ac:	f000 f87c 	bl	80014a8 <TFTRxClear>
		return;
 80013b0:	e018      	b.n	80013e4 <TFTRxMainLoop+0xbc>
	}

	// check GPIO
	if(strTFTRxVar.ui8TFTRxID == 3)
 80013b2:	4b11      	ldr	r3, [pc, #68]	@ (80013f8 <TFTRxMainLoop+0xd0>)
 80013b4:	785b      	ldrb	r3, [r3, #1]
 80013b6:	2b03      	cmp	r3, #3
 80013b8:	d110      	bne.n	80013dc <TFTRxMainLoop+0xb4>
	{	// ID=3 => ON/OFF Pic.
		if(strTFTRxVar.ui8TFTRxVal)	strGPIOVar.ui16GPIORxValue = 1;	// ON
 80013ba:	4b0f      	ldr	r3, [pc, #60]	@ (80013f8 <TFTRxMainLoop+0xd0>)
 80013bc:	789b      	ldrb	r3, [r3, #2]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d003      	beq.n	80013ca <TFTRxMainLoop+0xa2>
 80013c2:	4b10      	ldr	r3, [pc, #64]	@ (8001404 <TFTRxMainLoop+0xdc>)
 80013c4:	2201      	movs	r2, #1
 80013c6:	805a      	strh	r2, [r3, #2]
 80013c8:	e002      	b.n	80013d0 <TFTRxMainLoop+0xa8>
		else						strGPIOVar.ui16GPIORxValue = 0;	// OFF
 80013ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001404 <TFTRxMainLoop+0xdc>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	805a      	strh	r2, [r3, #2]
		strGPIOVar.ui8GPIONewRxValue = 1;
 80013d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001404 <TFTRxMainLoop+0xdc>)
 80013d2:	2201      	movs	r2, #1
 80013d4:	701a      	strb	r2, [r3, #0]
		TFTRxClear();
 80013d6:	f000 f867 	bl	80014a8 <TFTRxClear>
		return;
 80013da:	e003      	b.n	80013e4 <TFTRxMainLoop+0xbc>
	}

	TFTRxClear();	// unknown message
 80013dc:	f000 f864 	bl	80014a8 <TFTRxClear>
	return;
 80013e0:	e000      	b.n	80013e4 <TFTRxMainLoop+0xbc>
	if(strTFTRxVar.ui8TFTRxIndex != 255) return;	// no message from the TFT display
 80013e2:	bf00      	nop
}
 80013e4:	3708      	adds	r7, #8
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	f3af 8000 	nop.w
 80013f0:	00000000 	.word	0x00000000
 80013f4:	40affe00 	.word	0x40affe00
 80013f8:	2000020c 	.word	0x2000020c
 80013fc:	40590000 	.word	0x40590000
 8001400:	2000025c 	.word	0x2000025c
 8001404:	20000260 	.word	0x20000260

08001408 <TFTRxISR>:
void TFTRxISR(void)					// called from the USART1 RX ISR
{	// a new char was received from the TFT display. the char is stored in the "strTFTRxVar.ui8TFTRxChar" variable
 8001408:	b580      	push	{r7, lr}
 800140a:	af00      	add	r7, sp, #0
	// ui8TFTRxIndex == 3->4				=> Object ID 	-> ui8TFTRxID
	// ui8TFTRxIndex == 4->255				=> Data 		-> ui8TFTRxVal
	// ui8TFTRxIndex == 255					=> end of the reception
	//-----------------------

	if(strTFTRxVar.ui8TFTRxIndex == 0)
 800140c:	4b25      	ldr	r3, [pc, #148]	@ (80014a4 <TFTRxISR+0x9c>)
 800140e:	78db      	ldrb	r3, [r3, #3]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d10a      	bne.n	800142a <TFTRxISR+0x22>
	{	// Login 1/3
		if(strTFTRxVar.ui8TFTRxChar == 0xFE)	strTFTRxVar.ui8TFTRxIndex = 1;
 8001414:	4b23      	ldr	r3, [pc, #140]	@ (80014a4 <TFTRxISR+0x9c>)
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	2bfe      	cmp	r3, #254	@ 0xfe
 800141a:	d103      	bne.n	8001424 <TFTRxISR+0x1c>
 800141c:	4b21      	ldr	r3, [pc, #132]	@ (80014a4 <TFTRxISR+0x9c>)
 800141e:	2201      	movs	r2, #1
 8001420:	70da      	strb	r2, [r3, #3]
		else  TFTRxClear();
		return;
 8001422:	e03e      	b.n	80014a2 <TFTRxISR+0x9a>
		else  TFTRxClear();
 8001424:	f000 f840 	bl	80014a8 <TFTRxClear>
		return;
 8001428:	e03b      	b.n	80014a2 <TFTRxISR+0x9a>
	}

	strTFTRxVar.ui8TFTRxTimeoutMS = TFT_RX_TIMEOUT_MS;
 800142a:	4b1e      	ldr	r3, [pc, #120]	@ (80014a4 <TFTRxISR+0x9c>)
 800142c:	2214      	movs	r2, #20
 800142e:	711a      	strb	r2, [r3, #4]

	if(strTFTRxVar.ui8TFTRxIndex == 1)
 8001430:	4b1c      	ldr	r3, [pc, #112]	@ (80014a4 <TFTRxISR+0x9c>)
 8001432:	78db      	ldrb	r3, [r3, #3]
 8001434:	2b01      	cmp	r3, #1
 8001436:	d10a      	bne.n	800144e <TFTRxISR+0x46>
	{	// Login 2/3
		if(strTFTRxVar.ui8TFTRxChar == 0xFE)	strTFTRxVar.ui8TFTRxIndex = 2;
 8001438:	4b1a      	ldr	r3, [pc, #104]	@ (80014a4 <TFTRxISR+0x9c>)
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	2bfe      	cmp	r3, #254	@ 0xfe
 800143e:	d103      	bne.n	8001448 <TFTRxISR+0x40>
 8001440:	4b18      	ldr	r3, [pc, #96]	@ (80014a4 <TFTRxISR+0x9c>)
 8001442:	2202      	movs	r2, #2
 8001444:	70da      	strb	r2, [r3, #3]
		else  TFTRxClear();
		return;
 8001446:	e02c      	b.n	80014a2 <TFTRxISR+0x9a>
		else  TFTRxClear();
 8001448:	f000 f82e 	bl	80014a8 <TFTRxClear>
		return;
 800144c:	e029      	b.n	80014a2 <TFTRxISR+0x9a>
	}

	if(strTFTRxVar.ui8TFTRxIndex == 2)
 800144e:	4b15      	ldr	r3, [pc, #84]	@ (80014a4 <TFTRxISR+0x9c>)
 8001450:	78db      	ldrb	r3, [r3, #3]
 8001452:	2b02      	cmp	r3, #2
 8001454:	d10a      	bne.n	800146c <TFTRxISR+0x64>
	{	// Login 3/3
		if(strTFTRxVar.ui8TFTRxChar == 0xFE)	strTFTRxVar.ui8TFTRxIndex = 3;
 8001456:	4b13      	ldr	r3, [pc, #76]	@ (80014a4 <TFTRxISR+0x9c>)
 8001458:	781b      	ldrb	r3, [r3, #0]
 800145a:	2bfe      	cmp	r3, #254	@ 0xfe
 800145c:	d103      	bne.n	8001466 <TFTRxISR+0x5e>
 800145e:	4b11      	ldr	r3, [pc, #68]	@ (80014a4 <TFTRxISR+0x9c>)
 8001460:	2203      	movs	r2, #3
 8001462:	70da      	strb	r2, [r3, #3]
		else  TFTRxClear();
		return;
 8001464:	e01d      	b.n	80014a2 <TFTRxISR+0x9a>
		else  TFTRxClear();
 8001466:	f000 f81f 	bl	80014a8 <TFTRxClear>
		return;
 800146a:	e01a      	b.n	80014a2 <TFTRxISR+0x9a>
	}

	//ID
	if(strTFTRxVar.ui8TFTRxIndex == 3)
 800146c:	4b0d      	ldr	r3, [pc, #52]	@ (80014a4 <TFTRxISR+0x9c>)
 800146e:	78db      	ldrb	r3, [r3, #3]
 8001470:	2b03      	cmp	r3, #3
 8001472:	d107      	bne.n	8001484 <TFTRxISR+0x7c>
	{	// ID received
		strTFTRxVar.ui8TFTRxIndex = 4;
 8001474:	4b0b      	ldr	r3, [pc, #44]	@ (80014a4 <TFTRxISR+0x9c>)
 8001476:	2204      	movs	r2, #4
 8001478:	70da      	strb	r2, [r3, #3]
		strTFTRxVar.ui8TFTRxID = strTFTRxVar.ui8TFTRxChar;
 800147a:	4b0a      	ldr	r3, [pc, #40]	@ (80014a4 <TFTRxISR+0x9c>)
 800147c:	781a      	ldrb	r2, [r3, #0]
 800147e:	4b09      	ldr	r3, [pc, #36]	@ (80014a4 <TFTRxISR+0x9c>)
 8001480:	705a      	strb	r2, [r3, #1]
		return;
 8001482:	e00e      	b.n	80014a2 <TFTRxISR+0x9a>
	}

	//Value
	if(strTFTRxVar.ui8TFTRxIndex == 4)
 8001484:	4b07      	ldr	r3, [pc, #28]	@ (80014a4 <TFTRxISR+0x9c>)
 8001486:	78db      	ldrb	r3, [r3, #3]
 8001488:	2b04      	cmp	r3, #4
 800148a:	d107      	bne.n	800149c <TFTRxISR+0x94>
	{	// Value received
		strTFTRxVar.ui8TFTRxIndex = 255;	// end of reception
 800148c:	4b05      	ldr	r3, [pc, #20]	@ (80014a4 <TFTRxISR+0x9c>)
 800148e:	22ff      	movs	r2, #255	@ 0xff
 8001490:	70da      	strb	r2, [r3, #3]
		strTFTRxVar.ui8TFTRxVal = strTFTRxVar.ui8TFTRxChar;
 8001492:	4b04      	ldr	r3, [pc, #16]	@ (80014a4 <TFTRxISR+0x9c>)
 8001494:	781a      	ldrb	r2, [r3, #0]
 8001496:	4b03      	ldr	r3, [pc, #12]	@ (80014a4 <TFTRxISR+0x9c>)
 8001498:	709a      	strb	r2, [r3, #2]
		return;
 800149a:	e002      	b.n	80014a2 <TFTRxISR+0x9a>
	}

	TFTRxClear();	// something is wrong ....
 800149c:	f000 f804 	bl	80014a8 <TFTRxClear>
	return;
 80014a0:	bf00      	nop
}
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	2000020c 	.word	0x2000020c

080014a8 <TFTRxClear>:
void TFTRxClear(void)				// called to clear the RX data
{
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0
	strTFTRxVar.ui8TFTRxChar = 0;
 80014ac:	4b08      	ldr	r3, [pc, #32]	@ (80014d0 <TFTRxClear+0x28>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	701a      	strb	r2, [r3, #0]
	strTFTRxVar.ui8TFTRxID = 0;
 80014b2:	4b07      	ldr	r3, [pc, #28]	@ (80014d0 <TFTRxClear+0x28>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	705a      	strb	r2, [r3, #1]
	strTFTRxVar.ui8TFTRxVal = 0;
 80014b8:	4b05      	ldr	r3, [pc, #20]	@ (80014d0 <TFTRxClear+0x28>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	709a      	strb	r2, [r3, #2]
	strTFTRxVar.ui8TFTRxIndex = 0;
 80014be:	4b04      	ldr	r3, [pc, #16]	@ (80014d0 <TFTRxClear+0x28>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	70da      	strb	r2, [r3, #3]
	return;
 80014c4:	bf00      	nop
}
 80014c6:	46bd      	mov	sp, r7
 80014c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014cc:	4770      	bx	lr
 80014ce:	bf00      	nop
 80014d0:	2000020c 	.word	0x2000020c

080014d4 <TFTTxReset>:
// TX
void TFTTxReset(void)				// resets the TFT @ booting
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0
	while(strTFTTxVar.ui8TFTTxWaiting4TxInterrupt);	// just in case ...
 80014d8:	bf00      	nop
 80014da:	4b06      	ldr	r3, [pc, #24]	@ (80014f4 <TFTTxReset+0x20>)
 80014dc:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d1fa      	bne.n	80014da <TFTTxReset+0x6>
	sprintf(strTFTTxVar.chTFTTxBuffer,"rest");
 80014e4:	4904      	ldr	r1, [pc, #16]	@ (80014f8 <TFTTxReset+0x24>)
 80014e6:	4803      	ldr	r0, [pc, #12]	@ (80014f4 <TFTTxReset+0x20>)
 80014e8:	f004 fa02 	bl	80058f0 <siprintf>
	TFTTxEndSend();
 80014ec:	f000 f806 	bl	80014fc <TFTTxEndSend>
	return;
 80014f0:	bf00      	nop
}
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	20000214 	.word	0x20000214
 80014f8:	08006248 	.word	0x08006248

080014fc <TFTTxEndSend>:
void TFTTxEndSend(void)			// adds the FF,FF,FF ending to a command and sends the command to the TFT
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
	//strTFTTxVar.chTFTTxBuffer[] already contains the message needed to be sent to the TFT dinsplay, must add the FF,FF,FF
	uint16_t ui16Temp;

	ui16Temp = (uint16_t)strlen(strTFTTxVar.chTFTTxBuffer);
 8001502:	4814      	ldr	r0, [pc, #80]	@ (8001554 <TFTTxEndSend+0x58>)
 8001504:	f7fe fe84 	bl	8000210 <strlen>
 8001508:	4603      	mov	r3, r0
 800150a:	80fb      	strh	r3, [r7, #6]

	strTFTTxVar.chTFTTxBuffer[ui16Temp] = (char)0xFF;
 800150c:	88fb      	ldrh	r3, [r7, #6]
 800150e:	4a11      	ldr	r2, [pc, #68]	@ (8001554 <TFTTxEndSend+0x58>)
 8001510:	21ff      	movs	r1, #255	@ 0xff
 8001512:	54d1      	strb	r1, [r2, r3]
	ui16Temp ++;
 8001514:	88fb      	ldrh	r3, [r7, #6]
 8001516:	3301      	adds	r3, #1
 8001518:	80fb      	strh	r3, [r7, #6]
	strTFTTxVar.chTFTTxBuffer[ui16Temp] = (char)0xFF;
 800151a:	88fb      	ldrh	r3, [r7, #6]
 800151c:	4a0d      	ldr	r2, [pc, #52]	@ (8001554 <TFTTxEndSend+0x58>)
 800151e:	21ff      	movs	r1, #255	@ 0xff
 8001520:	54d1      	strb	r1, [r2, r3]
	ui16Temp ++;
 8001522:	88fb      	ldrh	r3, [r7, #6]
 8001524:	3301      	adds	r3, #1
 8001526:	80fb      	strh	r3, [r7, #6]
	strTFTTxVar.chTFTTxBuffer[ui16Temp] = (char)0xFF;
 8001528:	88fb      	ldrh	r3, [r7, #6]
 800152a:	4a0a      	ldr	r2, [pc, #40]	@ (8001554 <TFTTxEndSend+0x58>)
 800152c:	21ff      	movs	r1, #255	@ 0xff
 800152e:	54d1      	strb	r1, [r2, r3]
	ui16Temp ++;
 8001530:	88fb      	ldrh	r3, [r7, #6]
 8001532:	3301      	adds	r3, #1
 8001534:	80fb      	strh	r3, [r7, #6]


	strTFTTxVar.ui8TFTTxWaiting4TxInterrupt = 1;	// waiting for TX End interrupt
 8001536:	4b07      	ldr	r3, [pc, #28]	@ (8001554 <TFTTxEndSend+0x58>)
 8001538:	2201      	movs	r2, #1
 800153a:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
	HAL_UART_Transmit_IT(&huart1, (uint8_t*)strTFTTxVar.chTFTTxBuffer, ui16Temp);
 800153e:	88fb      	ldrh	r3, [r7, #6]
 8001540:	461a      	mov	r2, r3
 8001542:	4904      	ldr	r1, [pc, #16]	@ (8001554 <TFTTxEndSend+0x58>)
 8001544:	4804      	ldr	r0, [pc, #16]	@ (8001558 <TFTTxEndSend+0x5c>)
 8001546:	f003 fa16 	bl	8004976 <HAL_UART_Transmit_IT>

	return;
 800154a:	bf00      	nop
}
 800154c:	3708      	adds	r7, #8
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	20000214 	.word	0x20000214
 8001558:	2000017c 	.word	0x2000017c

0800155c <HAL_ADC_ConvCpltCallback>:



// ADC
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800155c:	b480      	push	{r7}
 800155e:	b083      	sub	sp, #12
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  //UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
	strADCVar.ui8ADCStatus = 2;	// conversion completed
 8001564:	4b04      	ldr	r3, [pc, #16]	@ (8001578 <HAL_ADC_ConvCpltCallback+0x1c>)
 8001566:	2202      	movs	r2, #2
 8001568:	741a      	strb	r2, [r3, #16]

}
 800156a:	bf00      	nop
 800156c:	370c      	adds	r7, #12
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr
 8001576:	bf00      	nop
 8001578:	20000248 	.word	0x20000248

0800157c <ADCSystemTimer>:
void ADCSystemTimer(void)			// 1KHZ
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
	if(strADCVar.ui8ADCStatus  != 2)
 8001580:	4b0b      	ldr	r3, [pc, #44]	@ (80015b0 <ADCSystemTimer+0x34>)
 8001582:	7c1b      	ldrb	r3, [r3, #16]
 8001584:	2b02      	cmp	r3, #2
 8001586:	d003      	beq.n	8001590 <ADCSystemTimer+0x14>
	{	// measurement is still running ...
		strADCVar.ui8ADCTimer = ADC_TIMER_MS;
 8001588:	4b09      	ldr	r3, [pc, #36]	@ (80015b0 <ADCSystemTimer+0x34>)
 800158a:	220a      	movs	r2, #10
 800158c:	745a      	strb	r2, [r3, #17]
		return;
 800158e:	e00a      	b.n	80015a6 <ADCSystemTimer+0x2a>
	}
	if(strADCVar.ui8ADCTimer)
 8001590:	4b07      	ldr	r3, [pc, #28]	@ (80015b0 <ADCSystemTimer+0x34>)
 8001592:	7c5b      	ldrb	r3, [r3, #17]
 8001594:	2b00      	cmp	r3, #0
 8001596:	d006      	beq.n	80015a6 <ADCSystemTimer+0x2a>
	{	// measurement done, decrement to start another measurement
		strADCVar.ui8ADCTimer --;
 8001598:	4b05      	ldr	r3, [pc, #20]	@ (80015b0 <ADCSystemTimer+0x34>)
 800159a:	7c5b      	ldrb	r3, [r3, #17]
 800159c:	3b01      	subs	r3, #1
 800159e:	b2da      	uxtb	r2, r3
 80015a0:	4b03      	ldr	r3, [pc, #12]	@ (80015b0 <ADCSystemTimer+0x34>)
 80015a2:	745a      	strb	r2, [r3, #17]
		return;
 80015a4:	bf00      	nop
	}
}
 80015a6:	46bd      	mov	sp, r7
 80015a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ac:	4770      	bx	lr
 80015ae:	bf00      	nop
 80015b0:	20000248 	.word	0x20000248

080015b4 <ADCStartMeasurement>:
void ADCStartMeasurement(void)			// starts a DMA 2 RANK measurement
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, strADCVar.ui32ADCBuffer, 2);
 80015b8:	2202      	movs	r2, #2
 80015ba:	4904      	ldr	r1, [pc, #16]	@ (80015cc <ADCStartMeasurement+0x18>)
 80015bc:	4804      	ldr	r0, [pc, #16]	@ (80015d0 <ADCStartMeasurement+0x1c>)
 80015be:	f000 fcd9 	bl	8001f74 <HAL_ADC_Start_DMA>
	strADCVar.ui8ADCStatus = 1;	// ADC measurement started
 80015c2:	4b02      	ldr	r3, [pc, #8]	@ (80015cc <ADCStartMeasurement+0x18>)
 80015c4:	2201      	movs	r2, #1
 80015c6:	741a      	strb	r2, [r3, #16]
	return;
 80015c8:	bf00      	nop
}
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	20000248 	.word	0x20000248
 80015d0:	20000078 	.word	0x20000078
 80015d4:	00000000 	.word	0x00000000

080015d8 <ADCMainLoop>:
void ADCMainLoop(void)					// called in the main loop to handle ADC results
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b090      	sub	sp, #64	@ 0x40
 80015dc:	af00      	add	r7, sp, #0
	double 		dTemp;
	uint32_t 	ui32Temp;
	//------------------------

	if(strADCVar.ui8ADCStatus  != 2) return;	// no ADC results available
 80015de:	4b8c      	ldr	r3, [pc, #560]	@ (8001810 <ADCMainLoop+0x238>)
 80015e0:	7c1b      	ldrb	r3, [r3, #16]
 80015e2:	2b02      	cmp	r3, #2
 80015e4:	f040 8103 	bne.w	80017ee <ADCMainLoop+0x216>




	// prepare and send data to TFT
	if(strTFTTxVar.ui8TFTTxWaiting4TxInterrupt) return;	// previous TX not yet done
 80015e8:	4b8a      	ldr	r3, [pc, #552]	@ (8001814 <ADCMainLoop+0x23c>)
 80015ea:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	f040 80ff 	bne.w	80017f2 <ADCMainLoop+0x21a>
	// ----- ADC_CH0 (RANK1)
	// Waveform CH0
	if(strTFTTxVar.ui8TFTTxUpdate == 4)
 80015f4:	4b87      	ldr	r3, [pc, #540]	@ (8001814 <ADCMainLoop+0x23c>)
 80015f6:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80015fa:	2b04      	cmp	r3, #4
 80015fc:	d12e      	bne.n	800165c <ADCMainLoop+0x84>
	{
		// TFT scale between 0 and 100
		dTemp = (double) strADCVar.ui32ADCBuffer[0];	// between 0 and 4095
 80015fe:	4b84      	ldr	r3, [pc, #528]	@ (8001810 <ADCMainLoop+0x238>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	4618      	mov	r0, r3
 8001604:	f7fe ff9e 	bl	8000544 <__aeabi_ui2d>
 8001608:	4602      	mov	r2, r0
 800160a:	460b      	mov	r3, r1
 800160c:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
		dTemp *= 100;
 8001610:	f04f 0200 	mov.w	r2, #0
 8001614:	4b80      	ldr	r3, [pc, #512]	@ (8001818 <ADCMainLoop+0x240>)
 8001616:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 800161a:	f7ff f80d 	bl	8000638 <__aeabi_dmul>
 800161e:	4602      	mov	r2, r0
 8001620:	460b      	mov	r3, r1
 8001622:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
		dTemp /= 4095;
 8001626:	a376      	add	r3, pc, #472	@ (adr r3, 8001800 <ADCMainLoop+0x228>)
 8001628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800162c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8001630:	f7ff f92c 	bl	800088c <__aeabi_ddiv>
 8001634:	4602      	mov	r2, r0
 8001636:	460b      	mov	r3, r1
 8001638:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
		ui32Temp = (uint32_t)dTemp;
 800163c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8001640:	f7ff fa0c 	bl	8000a5c <__aeabi_d2uiz>
 8001644:	4603      	mov	r3, r0
 8001646:	637b      	str	r3, [r7, #52]	@ 0x34
		sprintf(strTFTTxVar.chTFTTxBuffer,"add 2,0,%d",(uint16_t)ui32Temp);
 8001648:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800164a:	b29b      	uxth	r3, r3
 800164c:	461a      	mov	r2, r3
 800164e:	4973      	ldr	r1, [pc, #460]	@ (800181c <ADCMainLoop+0x244>)
 8001650:	4870      	ldr	r0, [pc, #448]	@ (8001814 <ADCMainLoop+0x23c>)
 8001652:	f004 f94d 	bl	80058f0 <siprintf>
		TFTTxEndSend();
 8001656:	f7ff ff51 	bl	80014fc <TFTTxEndSend>
		return;
 800165a:	e0cb      	b.n	80017f4 <ADCMainLoop+0x21c>
	}
	// Text t1
	if(strTFTTxVar.ui8TFTTxUpdate == 3)
 800165c:	4b6d      	ldr	r3, [pc, #436]	@ (8001814 <ADCMainLoop+0x23c>)
 800165e:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8001662:	2b03      	cmp	r3, #3
 8001664:	d12e      	bne.n	80016c4 <ADCMainLoop+0xec>
	{
		// format 1234 [mV]
		dTemp = (double) strADCVar.ui32ADCBuffer[0];	// between 0 and 4095
 8001666:	4b6a      	ldr	r3, [pc, #424]	@ (8001810 <ADCMainLoop+0x238>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4618      	mov	r0, r3
 800166c:	f7fe ff6a 	bl	8000544 <__aeabi_ui2d>
 8001670:	4602      	mov	r2, r0
 8001672:	460b      	mov	r3, r1
 8001674:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
		dTemp *= 3300;
 8001678:	a363      	add	r3, pc, #396	@ (adr r3, 8001808 <ADCMainLoop+0x230>)
 800167a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800167e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8001682:	f7fe ffd9 	bl	8000638 <__aeabi_dmul>
 8001686:	4602      	mov	r2, r0
 8001688:	460b      	mov	r3, r1
 800168a:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
		dTemp /= 4095;
 800168e:	a35c      	add	r3, pc, #368	@ (adr r3, 8001800 <ADCMainLoop+0x228>)
 8001690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001694:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8001698:	f7ff f8f8 	bl	800088c <__aeabi_ddiv>
 800169c:	4602      	mov	r2, r0
 800169e:	460b      	mov	r3, r1
 80016a0:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
		ui32Temp = (uint32_t)dTemp;
 80016a4:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 80016a8:	f7ff f9d8 	bl	8000a5c <__aeabi_d2uiz>
 80016ac:	4603      	mov	r3, r0
 80016ae:	637b      	str	r3, [r7, #52]	@ 0x34
		sprintf(strTFTTxVar.chTFTTxBuffer,"t1.txt=\"%04d [mV]\"",(uint16_t)ui32Temp);
 80016b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016b2:	b29b      	uxth	r3, r3
 80016b4:	461a      	mov	r2, r3
 80016b6:	495a      	ldr	r1, [pc, #360]	@ (8001820 <ADCMainLoop+0x248>)
 80016b8:	4856      	ldr	r0, [pc, #344]	@ (8001814 <ADCMainLoop+0x23c>)
 80016ba:	f004 f919 	bl	80058f0 <siprintf>
		TFTTxEndSend();
 80016be:	f7ff ff1d 	bl	80014fc <TFTTxEndSend>
		return;
 80016c2:	e097      	b.n	80017f4 <ADCMainLoop+0x21c>
	}

	// ----- ADC_CH1 (RANK2)
	// Waveform CH1
	if(strTFTTxVar.ui8TFTTxUpdate == 2)
 80016c4:	4b53      	ldr	r3, [pc, #332]	@ (8001814 <ADCMainLoop+0x23c>)
 80016c6:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80016ca:	2b02      	cmp	r3, #2
 80016cc:	d139      	bne.n	8001742 <ADCMainLoop+0x16a>
	{
		// TFT scale between 110 and 210
		dTemp = (double) strADCVar.ui32ADCBuffer[1];	// between 0 and 4095
 80016ce:	4b50      	ldr	r3, [pc, #320]	@ (8001810 <ADCMainLoop+0x238>)
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	4618      	mov	r0, r3
 80016d4:	f7fe ff36 	bl	8000544 <__aeabi_ui2d>
 80016d8:	4602      	mov	r2, r0
 80016da:	460b      	mov	r3, r1
 80016dc:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
		dTemp *= 100;
 80016e0:	f04f 0200 	mov.w	r2, #0
 80016e4:	4b4c      	ldr	r3, [pc, #304]	@ (8001818 <ADCMainLoop+0x240>)
 80016e6:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 80016ea:	f7fe ffa5 	bl	8000638 <__aeabi_dmul>
 80016ee:	4602      	mov	r2, r0
 80016f0:	460b      	mov	r3, r1
 80016f2:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
		dTemp /= 4095;
 80016f6:	a342      	add	r3, pc, #264	@ (adr r3, 8001800 <ADCMainLoop+0x228>)
 80016f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016fc:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8001700:	f7ff f8c4 	bl	800088c <__aeabi_ddiv>
 8001704:	4602      	mov	r2, r0
 8001706:	460b      	mov	r3, r1
 8001708:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
		dTemp += 110;
 800170c:	f04f 0200 	mov.w	r2, #0
 8001710:	4b44      	ldr	r3, [pc, #272]	@ (8001824 <ADCMainLoop+0x24c>)
 8001712:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8001716:	f7fe fdd9 	bl	80002cc <__adddf3>
 800171a:	4602      	mov	r2, r0
 800171c:	460b      	mov	r3, r1
 800171e:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
		ui32Temp = (uint32_t)dTemp;
 8001722:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8001726:	f7ff f999 	bl	8000a5c <__aeabi_d2uiz>
 800172a:	4603      	mov	r3, r0
 800172c:	637b      	str	r3, [r7, #52]	@ 0x34
		sprintf(strTFTTxVar.chTFTTxBuffer,"add 2,1,%d",(uint16_t)ui32Temp);
 800172e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001730:	b29b      	uxth	r3, r3
 8001732:	461a      	mov	r2, r3
 8001734:	493c      	ldr	r1, [pc, #240]	@ (8001828 <ADCMainLoop+0x250>)
 8001736:	4837      	ldr	r0, [pc, #220]	@ (8001814 <ADCMainLoop+0x23c>)
 8001738:	f004 f8da 	bl	80058f0 <siprintf>
		TFTTxEndSend();
 800173c:	f7ff fede 	bl	80014fc <TFTTxEndSend>
		return;
 8001740:	e058      	b.n	80017f4 <ADCMainLoop+0x21c>
	}
	// Text t2
	if(strTFTTxVar.ui8TFTTxUpdate == 1)
 8001742:	4b34      	ldr	r3, [pc, #208]	@ (8001814 <ADCMainLoop+0x23c>)
 8001744:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8001748:	2b01      	cmp	r3, #1
 800174a:	d12e      	bne.n	80017aa <ADCMainLoop+0x1d2>
	{
		// format 1234 [mV]
		dTemp = (double) strADCVar.ui32ADCBuffer[1];	// between 0 and 4095
 800174c:	4b30      	ldr	r3, [pc, #192]	@ (8001810 <ADCMainLoop+0x238>)
 800174e:	685b      	ldr	r3, [r3, #4]
 8001750:	4618      	mov	r0, r3
 8001752:	f7fe fef7 	bl	8000544 <__aeabi_ui2d>
 8001756:	4602      	mov	r2, r0
 8001758:	460b      	mov	r3, r1
 800175a:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
		dTemp *= 3300;
 800175e:	a32a      	add	r3, pc, #168	@ (adr r3, 8001808 <ADCMainLoop+0x230>)
 8001760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001764:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8001768:	f7fe ff66 	bl	8000638 <__aeabi_dmul>
 800176c:	4602      	mov	r2, r0
 800176e:	460b      	mov	r3, r1
 8001770:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
		dTemp /= 4095;
 8001774:	a322      	add	r3, pc, #136	@ (adr r3, 8001800 <ADCMainLoop+0x228>)
 8001776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800177a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 800177e:	f7ff f885 	bl	800088c <__aeabi_ddiv>
 8001782:	4602      	mov	r2, r0
 8001784:	460b      	mov	r3, r1
 8001786:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
		ui32Temp = (uint32_t)dTemp;
 800178a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 800178e:	f7ff f965 	bl	8000a5c <__aeabi_d2uiz>
 8001792:	4603      	mov	r3, r0
 8001794:	637b      	str	r3, [r7, #52]	@ 0x34
		sprintf(strTFTTxVar.chTFTTxBuffer,"t2.txt=\"%04d [mV]\"",(uint16_t)ui32Temp);
 8001796:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001798:	b29b      	uxth	r3, r3
 800179a:	461a      	mov	r2, r3
 800179c:	4923      	ldr	r1, [pc, #140]	@ (800182c <ADCMainLoop+0x254>)
 800179e:	481d      	ldr	r0, [pc, #116]	@ (8001814 <ADCMainLoop+0x23c>)
 80017a0:	f004 f8a6 	bl	80058f0 <siprintf>
		TFTTxEndSend();
 80017a4:	f7ff feaa 	bl	80014fc <TFTTxEndSend>
		return;
 80017a8:	e024      	b.n	80017f4 <ADCMainLoop+0x21c>
	}

	// start another measurement
	//strTFTTxVar.ui8TFTTxUpdate must be == 0!
	if(!strADCVar.ui8ADCTimer)
 80017aa:	4b19      	ldr	r3, [pc, #100]	@ (8001810 <ADCMainLoop+0x238>)
 80017ac:	7c5b      	ldrb	r3, [r3, #17]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d105      	bne.n	80017be <ADCMainLoop+0x1e6>
	{
		ADCStartMeasurement();
 80017b2:	f7ff feff 	bl	80015b4 <ADCStartMeasurement>
		strTFTTxVar.ui8TFTTxUpdate = 4;	// prepare another TFT update
 80017b6:	4b17      	ldr	r3, [pc, #92]	@ (8001814 <ADCMainLoop+0x23c>)
 80017b8:	2204      	movs	r2, #4
 80017ba:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
	}


	char chTXBuffer[50];
	sprintf(chTXBuffer,"%d,%d\r\n",(uint16_t)strADCVar.ui32ADCBuffer[0],(uint16_t)strADCVar.ui32ADCBuffer[1]);
 80017be:	4b14      	ldr	r3, [pc, #80]	@ (8001810 <ADCMainLoop+0x238>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	b29b      	uxth	r3, r3
 80017c4:	461a      	mov	r2, r3
 80017c6:	4b12      	ldr	r3, [pc, #72]	@ (8001810 <ADCMainLoop+0x238>)
 80017c8:	685b      	ldr	r3, [r3, #4]
 80017ca:	b29b      	uxth	r3, r3
 80017cc:	4638      	mov	r0, r7
 80017ce:	4918      	ldr	r1, [pc, #96]	@ (8001830 <ADCMainLoop+0x258>)
 80017d0:	f004 f88e 	bl	80058f0 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)chTXBuffer, strlen(chTXBuffer),HAL_MAX_DELAY);
 80017d4:	463b      	mov	r3, r7
 80017d6:	4618      	mov	r0, r3
 80017d8:	f7fe fd1a 	bl	8000210 <strlen>
 80017dc:	4603      	mov	r3, r0
 80017de:	b29a      	uxth	r2, r3
 80017e0:	4639      	mov	r1, r7
 80017e2:	f04f 33ff 	mov.w	r3, #4294967295
 80017e6:	4813      	ldr	r0, [pc, #76]	@ (8001834 <ADCMainLoop+0x25c>)
 80017e8:	f003 f83a 	bl	8004860 <HAL_UART_Transmit>

	return;
 80017ec:	e002      	b.n	80017f4 <ADCMainLoop+0x21c>
	if(strADCVar.ui8ADCStatus  != 2) return;	// no ADC results available
 80017ee:	bf00      	nop
 80017f0:	e000      	b.n	80017f4 <ADCMainLoop+0x21c>
	if(strTFTTxVar.ui8TFTTxWaiting4TxInterrupt) return;	// previous TX not yet done
 80017f2:	bf00      	nop
}
 80017f4:	3740      	adds	r7, #64	@ 0x40
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	f3af 8000 	nop.w
 8001800:	00000000 	.word	0x00000000
 8001804:	40affe00 	.word	0x40affe00
 8001808:	00000000 	.word	0x00000000
 800180c:	40a9c800 	.word	0x40a9c800
 8001810:	20000248 	.word	0x20000248
 8001814:	20000214 	.word	0x20000214
 8001818:	40590000 	.word	0x40590000
 800181c:	08006250 	.word	0x08006250
 8001820:	0800625c 	.word	0x0800625c
 8001824:	405b8000 	.word	0x405b8000
 8001828:	08006270 	.word	0x08006270
 800182c:	0800627c 	.word	0x0800627c
 8001830:	08006290 	.word	0x08006290
 8001834:	200001c4 	.word	0x200001c4

08001838 <DACInit>:



// DAC
void DACInit(void)				// called @ initialization
{
 8001838:	b580      	push	{r7, lr}
 800183a:	af00      	add	r7, sp, #0
	HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 800183c:	2100      	movs	r1, #0
 800183e:	4806      	ldr	r0, [pc, #24]	@ (8001858 <DACInit+0x20>)
 8001840:	f001 f8a3 	bl	800298a <HAL_DAC_Start>
	strDACVar.ui16DACRxValue = 2048;	// 50%
 8001844:	4b05      	ldr	r3, [pc, #20]	@ (800185c <DACInit+0x24>)
 8001846:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800184a:	805a      	strh	r2, [r3, #2]
	strDACVar.ui8DACNewRxValue = 1;
 800184c:	4b03      	ldr	r3, [pc, #12]	@ (800185c <DACInit+0x24>)
 800184e:	2201      	movs	r2, #1
 8001850:	701a      	strb	r2, [r3, #0]
	return;
 8001852:	bf00      	nop
}
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	20000120 	.word	0x20000120
 800185c:	2000025c 	.word	0x2000025c

08001860 <DACMainLoop>:
void DACMainLoop(void)				// updates the DAC in case of a new value received from the TFT
{
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
	if(strDACVar.ui8DACNewRxValue)
 8001864:	4b07      	ldr	r3, [pc, #28]	@ (8001884 <DACMainLoop+0x24>)
 8001866:	781b      	ldrb	r3, [r3, #0]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d009      	beq.n	8001880 <DACMainLoop+0x20>
	{
		strDACVar.ui8DACNewRxValue = 0;
 800186c:	4b05      	ldr	r3, [pc, #20]	@ (8001884 <DACMainLoop+0x24>)
 800186e:	2200      	movs	r2, #0
 8001870:	701a      	strb	r2, [r3, #0]
		HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, strDACVar.ui16DACRxValue);
 8001872:	4b04      	ldr	r3, [pc, #16]	@ (8001884 <DACMainLoop+0x24>)
 8001874:	885b      	ldrh	r3, [r3, #2]
 8001876:	2200      	movs	r2, #0
 8001878:	2100      	movs	r1, #0
 800187a:	4803      	ldr	r0, [pc, #12]	@ (8001888 <DACMainLoop+0x28>)
 800187c:	f001 f8dc 	bl	8002a38 <HAL_DAC_SetValue>
	}
}
 8001880:	bf00      	nop
 8001882:	bd80      	pop	{r7, pc}
 8001884:	2000025c 	.word	0x2000025c
 8001888:	20000120 	.word	0x20000120

0800188c <GPIOInit>:
//-----------------------------------


// GPIO
void GPIOInit(void)				// called @ initialization
{
 800188c:	b480      	push	{r7}
 800188e:	af00      	add	r7, sp, #0
	strGPIOVar.ui16GPIORxValue = 0;
 8001890:	4b05      	ldr	r3, [pc, #20]	@ (80018a8 <GPIOInit+0x1c>)
 8001892:	2200      	movs	r2, #0
 8001894:	805a      	strh	r2, [r3, #2]
	strGPIOVar.ui8GPIONewRxValue = 1;
 8001896:	4b04      	ldr	r3, [pc, #16]	@ (80018a8 <GPIOInit+0x1c>)
 8001898:	2201      	movs	r2, #1
 800189a:	701a      	strb	r2, [r3, #0]
	return;
 800189c:	bf00      	nop
}
 800189e:	46bd      	mov	sp, r7
 80018a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a4:	4770      	bx	lr
 80018a6:	bf00      	nop
 80018a8:	20000260 	.word	0x20000260

080018ac <GPIOMainLoop>:
void GPIOMainLoop(void)				// updates the GPIO PA5 in case of a new value received from the TFT
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	af00      	add	r7, sp, #0
	if(strGPIOVar.ui8GPIONewRxValue)
 80018b0:	4b0c      	ldr	r3, [pc, #48]	@ (80018e4 <GPIOMainLoop+0x38>)
 80018b2:	781b      	ldrb	r3, [r3, #0]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d012      	beq.n	80018de <GPIOMainLoop+0x32>
	{
		strGPIOVar.ui8GPIONewRxValue = 0;
 80018b8:	4b0a      	ldr	r3, [pc, #40]	@ (80018e4 <GPIOMainLoop+0x38>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	701a      	strb	r2, [r3, #0]
		if(strGPIOVar.ui16GPIORxValue)	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 80018be:	4b09      	ldr	r3, [pc, #36]	@ (80018e4 <GPIOMainLoop+0x38>)
 80018c0:	885b      	ldrh	r3, [r3, #2]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d005      	beq.n	80018d2 <GPIOMainLoop+0x26>
 80018c6:	2201      	movs	r2, #1
 80018c8:	2120      	movs	r1, #32
 80018ca:	4807      	ldr	r0, [pc, #28]	@ (80018e8 <GPIOMainLoop+0x3c>)
 80018cc:	f001 fece 	bl	800366c <HAL_GPIO_WritePin>
		else 							HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
	}
	return;
 80018d0:	e005      	b.n	80018de <GPIOMainLoop+0x32>
		else 							HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80018d2:	2200      	movs	r2, #0
 80018d4:	2120      	movs	r1, #32
 80018d6:	4804      	ldr	r0, [pc, #16]	@ (80018e8 <GPIOMainLoop+0x3c>)
 80018d8:	f001 fec8 	bl	800366c <HAL_GPIO_WritePin>
	return;
 80018dc:	bf00      	nop
 80018de:	bf00      	nop
}
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	20000260 	.word	0x20000260
 80018e8:	40020000 	.word	0x40020000

080018ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018f0:	b672      	cpsid	i
}
 80018f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018f4:	bf00      	nop
 80018f6:	e7fd      	b.n	80018f4 <Error_Handler+0x8>

080018f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018fe:	2300      	movs	r3, #0
 8001900:	607b      	str	r3, [r7, #4]
 8001902:	4b10      	ldr	r3, [pc, #64]	@ (8001944 <HAL_MspInit+0x4c>)
 8001904:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001906:	4a0f      	ldr	r2, [pc, #60]	@ (8001944 <HAL_MspInit+0x4c>)
 8001908:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800190c:	6453      	str	r3, [r2, #68]	@ 0x44
 800190e:	4b0d      	ldr	r3, [pc, #52]	@ (8001944 <HAL_MspInit+0x4c>)
 8001910:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001912:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001916:	607b      	str	r3, [r7, #4]
 8001918:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800191a:	2300      	movs	r3, #0
 800191c:	603b      	str	r3, [r7, #0]
 800191e:	4b09      	ldr	r3, [pc, #36]	@ (8001944 <HAL_MspInit+0x4c>)
 8001920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001922:	4a08      	ldr	r2, [pc, #32]	@ (8001944 <HAL_MspInit+0x4c>)
 8001924:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001928:	6413      	str	r3, [r2, #64]	@ 0x40
 800192a:	4b06      	ldr	r3, [pc, #24]	@ (8001944 <HAL_MspInit+0x4c>)
 800192c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800192e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001932:	603b      	str	r3, [r7, #0]
 8001934:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001936:	2007      	movs	r0, #7
 8001938:	f000 ffc4 	bl	80028c4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800193c:	bf00      	nop
 800193e:	3708      	adds	r7, #8
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	40023800 	.word	0x40023800

08001948 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b08a      	sub	sp, #40	@ 0x28
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001950:	f107 0314 	add.w	r3, r7, #20
 8001954:	2200      	movs	r2, #0
 8001956:	601a      	str	r2, [r3, #0]
 8001958:	605a      	str	r2, [r3, #4]
 800195a:	609a      	str	r2, [r3, #8]
 800195c:	60da      	str	r2, [r3, #12]
 800195e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4a2e      	ldr	r2, [pc, #184]	@ (8001a20 <HAL_ADC_MspInit+0xd8>)
 8001966:	4293      	cmp	r3, r2
 8001968:	d156      	bne.n	8001a18 <HAL_ADC_MspInit+0xd0>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800196a:	2300      	movs	r3, #0
 800196c:	613b      	str	r3, [r7, #16]
 800196e:	4b2d      	ldr	r3, [pc, #180]	@ (8001a24 <HAL_ADC_MspInit+0xdc>)
 8001970:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001972:	4a2c      	ldr	r2, [pc, #176]	@ (8001a24 <HAL_ADC_MspInit+0xdc>)
 8001974:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001978:	6453      	str	r3, [r2, #68]	@ 0x44
 800197a:	4b2a      	ldr	r3, [pc, #168]	@ (8001a24 <HAL_ADC_MspInit+0xdc>)
 800197c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800197e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001982:	613b      	str	r3, [r7, #16]
 8001984:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001986:	2300      	movs	r3, #0
 8001988:	60fb      	str	r3, [r7, #12]
 800198a:	4b26      	ldr	r3, [pc, #152]	@ (8001a24 <HAL_ADC_MspInit+0xdc>)
 800198c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800198e:	4a25      	ldr	r2, [pc, #148]	@ (8001a24 <HAL_ADC_MspInit+0xdc>)
 8001990:	f043 0301 	orr.w	r3, r3, #1
 8001994:	6313      	str	r3, [r2, #48]	@ 0x30
 8001996:	4b23      	ldr	r3, [pc, #140]	@ (8001a24 <HAL_ADC_MspInit+0xdc>)
 8001998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800199a:	f003 0301 	and.w	r3, r3, #1
 800199e:	60fb      	str	r3, [r7, #12]
 80019a0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80019a2:	2303      	movs	r3, #3
 80019a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019a6:	2303      	movs	r3, #3
 80019a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019aa:	2300      	movs	r3, #0
 80019ac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ae:	f107 0314 	add.w	r3, r7, #20
 80019b2:	4619      	mov	r1, r3
 80019b4:	481c      	ldr	r0, [pc, #112]	@ (8001a28 <HAL_ADC_MspInit+0xe0>)
 80019b6:	f001 fcc5 	bl	8003344 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80019ba:	4b1c      	ldr	r3, [pc, #112]	@ (8001a2c <HAL_ADC_MspInit+0xe4>)
 80019bc:	4a1c      	ldr	r2, [pc, #112]	@ (8001a30 <HAL_ADC_MspInit+0xe8>)
 80019be:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80019c0:	4b1a      	ldr	r3, [pc, #104]	@ (8001a2c <HAL_ADC_MspInit+0xe4>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80019c6:	4b19      	ldr	r3, [pc, #100]	@ (8001a2c <HAL_ADC_MspInit+0xe4>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80019cc:	4b17      	ldr	r3, [pc, #92]	@ (8001a2c <HAL_ADC_MspInit+0xe4>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80019d2:	4b16      	ldr	r3, [pc, #88]	@ (8001a2c <HAL_ADC_MspInit+0xe4>)
 80019d4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80019d8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80019da:	4b14      	ldr	r3, [pc, #80]	@ (8001a2c <HAL_ADC_MspInit+0xe4>)
 80019dc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80019e0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80019e2:	4b12      	ldr	r3, [pc, #72]	@ (8001a2c <HAL_ADC_MspInit+0xe4>)
 80019e4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80019e8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80019ea:	4b10      	ldr	r3, [pc, #64]	@ (8001a2c <HAL_ADC_MspInit+0xe4>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80019f0:	4b0e      	ldr	r3, [pc, #56]	@ (8001a2c <HAL_ADC_MspInit+0xe4>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80019f6:	4b0d      	ldr	r3, [pc, #52]	@ (8001a2c <HAL_ADC_MspInit+0xe4>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80019fc:	480b      	ldr	r0, [pc, #44]	@ (8001a2c <HAL_ADC_MspInit+0xe4>)
 80019fe:	f001 f89f 	bl	8002b40 <HAL_DMA_Init>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d001      	beq.n	8001a0c <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8001a08:	f7ff ff70 	bl	80018ec <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	4a07      	ldr	r2, [pc, #28]	@ (8001a2c <HAL_ADC_MspInit+0xe4>)
 8001a10:	639a      	str	r2, [r3, #56]	@ 0x38
 8001a12:	4a06      	ldr	r2, [pc, #24]	@ (8001a2c <HAL_ADC_MspInit+0xe4>)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001a18:	bf00      	nop
 8001a1a:	3728      	adds	r7, #40	@ 0x28
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}
 8001a20:	40012000 	.word	0x40012000
 8001a24:	40023800 	.word	0x40023800
 8001a28:	40020000 	.word	0x40020000
 8001a2c:	200000c0 	.word	0x200000c0
 8001a30:	40026410 	.word	0x40026410

08001a34 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b08a      	sub	sp, #40	@ 0x28
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a3c:	f107 0314 	add.w	r3, r7, #20
 8001a40:	2200      	movs	r2, #0
 8001a42:	601a      	str	r2, [r3, #0]
 8001a44:	605a      	str	r2, [r3, #4]
 8001a46:	609a      	str	r2, [r3, #8]
 8001a48:	60da      	str	r2, [r3, #12]
 8001a4a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4a17      	ldr	r2, [pc, #92]	@ (8001ab0 <HAL_DAC_MspInit+0x7c>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d127      	bne.n	8001aa6 <HAL_DAC_MspInit+0x72>
  {
    /* USER CODE BEGIN DAC_MspInit 0 */

    /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8001a56:	2300      	movs	r3, #0
 8001a58:	613b      	str	r3, [r7, #16]
 8001a5a:	4b16      	ldr	r3, [pc, #88]	@ (8001ab4 <HAL_DAC_MspInit+0x80>)
 8001a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a5e:	4a15      	ldr	r2, [pc, #84]	@ (8001ab4 <HAL_DAC_MspInit+0x80>)
 8001a60:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001a64:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a66:	4b13      	ldr	r3, [pc, #76]	@ (8001ab4 <HAL_DAC_MspInit+0x80>)
 8001a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a6a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001a6e:	613b      	str	r3, [r7, #16]
 8001a70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a72:	2300      	movs	r3, #0
 8001a74:	60fb      	str	r3, [r7, #12]
 8001a76:	4b0f      	ldr	r3, [pc, #60]	@ (8001ab4 <HAL_DAC_MspInit+0x80>)
 8001a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a7a:	4a0e      	ldr	r2, [pc, #56]	@ (8001ab4 <HAL_DAC_MspInit+0x80>)
 8001a7c:	f043 0301 	orr.w	r3, r3, #1
 8001a80:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a82:	4b0c      	ldr	r3, [pc, #48]	@ (8001ab4 <HAL_DAC_MspInit+0x80>)
 8001a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a86:	f003 0301 	and.w	r3, r3, #1
 8001a8a:	60fb      	str	r3, [r7, #12]
 8001a8c:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001a8e:	2310      	movs	r3, #16
 8001a90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a92:	2303      	movs	r3, #3
 8001a94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a96:	2300      	movs	r3, #0
 8001a98:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a9a:	f107 0314 	add.w	r3, r7, #20
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	4805      	ldr	r0, [pc, #20]	@ (8001ab8 <HAL_DAC_MspInit+0x84>)
 8001aa2:	f001 fc4f 	bl	8003344 <HAL_GPIO_Init>

    /* USER CODE END DAC_MspInit 1 */

  }

}
 8001aa6:	bf00      	nop
 8001aa8:	3728      	adds	r7, #40	@ 0x28
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	40007400 	.word	0x40007400
 8001ab4:	40023800 	.word	0x40023800
 8001ab8:	40020000 	.word	0x40020000

08001abc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b084      	sub	sp, #16
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a0e      	ldr	r2, [pc, #56]	@ (8001b04 <HAL_TIM_Base_MspInit+0x48>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d115      	bne.n	8001afa <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM7_MspInit 0 */

    /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001ace:	2300      	movs	r3, #0
 8001ad0:	60fb      	str	r3, [r7, #12]
 8001ad2:	4b0d      	ldr	r3, [pc, #52]	@ (8001b08 <HAL_TIM_Base_MspInit+0x4c>)
 8001ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ad6:	4a0c      	ldr	r2, [pc, #48]	@ (8001b08 <HAL_TIM_Base_MspInit+0x4c>)
 8001ad8:	f043 0320 	orr.w	r3, r3, #32
 8001adc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ade:	4b0a      	ldr	r3, [pc, #40]	@ (8001b08 <HAL_TIM_Base_MspInit+0x4c>)
 8001ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ae2:	f003 0320 	and.w	r3, r3, #32
 8001ae6:	60fb      	str	r3, [r7, #12]
 8001ae8:	68fb      	ldr	r3, [r7, #12]
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8001aea:	2200      	movs	r2, #0
 8001aec:	2100      	movs	r1, #0
 8001aee:	2037      	movs	r0, #55	@ 0x37
 8001af0:	f000 fef3 	bl	80028da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001af4:	2037      	movs	r0, #55	@ 0x37
 8001af6:	f000 ff0c 	bl	8002912 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM7_MspInit 1 */

  }

}
 8001afa:	bf00      	nop
 8001afc:	3710      	adds	r7, #16
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	40001400 	.word	0x40001400
 8001b08:	40023800 	.word	0x40023800

08001b0c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b08c      	sub	sp, #48	@ 0x30
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b14:	f107 031c 	add.w	r3, r7, #28
 8001b18:	2200      	movs	r2, #0
 8001b1a:	601a      	str	r2, [r3, #0]
 8001b1c:	605a      	str	r2, [r3, #4]
 8001b1e:	609a      	str	r2, [r3, #8]
 8001b20:	60da      	str	r2, [r3, #12]
 8001b22:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4a3a      	ldr	r2, [pc, #232]	@ (8001c14 <HAL_UART_MspInit+0x108>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d135      	bne.n	8001b9a <HAL_UART_MspInit+0x8e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b2e:	2300      	movs	r3, #0
 8001b30:	61bb      	str	r3, [r7, #24]
 8001b32:	4b39      	ldr	r3, [pc, #228]	@ (8001c18 <HAL_UART_MspInit+0x10c>)
 8001b34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b36:	4a38      	ldr	r2, [pc, #224]	@ (8001c18 <HAL_UART_MspInit+0x10c>)
 8001b38:	f043 0310 	orr.w	r3, r3, #16
 8001b3c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b3e:	4b36      	ldr	r3, [pc, #216]	@ (8001c18 <HAL_UART_MspInit+0x10c>)
 8001b40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b42:	f003 0310 	and.w	r3, r3, #16
 8001b46:	61bb      	str	r3, [r7, #24]
 8001b48:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	617b      	str	r3, [r7, #20]
 8001b4e:	4b32      	ldr	r3, [pc, #200]	@ (8001c18 <HAL_UART_MspInit+0x10c>)
 8001b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b52:	4a31      	ldr	r2, [pc, #196]	@ (8001c18 <HAL_UART_MspInit+0x10c>)
 8001b54:	f043 0301 	orr.w	r3, r3, #1
 8001b58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b5a:	4b2f      	ldr	r3, [pc, #188]	@ (8001c18 <HAL_UART_MspInit+0x10c>)
 8001b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b5e:	f003 0301 	and.w	r3, r3, #1
 8001b62:	617b      	str	r3, [r7, #20]
 8001b64:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001b66:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001b6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b6c:	2302      	movs	r3, #2
 8001b6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b70:	2300      	movs	r3, #0
 8001b72:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b74:	2303      	movs	r3, #3
 8001b76:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001b78:	2307      	movs	r3, #7
 8001b7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b7c:	f107 031c 	add.w	r3, r7, #28
 8001b80:	4619      	mov	r1, r3
 8001b82:	4826      	ldr	r0, [pc, #152]	@ (8001c1c <HAL_UART_MspInit+0x110>)
 8001b84:	f001 fbde 	bl	8003344 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001b88:	2200      	movs	r2, #0
 8001b8a:	2100      	movs	r1, #0
 8001b8c:	2025      	movs	r0, #37	@ 0x25
 8001b8e:	f000 fea4 	bl	80028da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001b92:	2025      	movs	r0, #37	@ 0x25
 8001b94:	f000 febd 	bl	8002912 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8001b98:	e038      	b.n	8001c0c <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART2)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4a20      	ldr	r2, [pc, #128]	@ (8001c20 <HAL_UART_MspInit+0x114>)
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	d133      	bne.n	8001c0c <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	613b      	str	r3, [r7, #16]
 8001ba8:	4b1b      	ldr	r3, [pc, #108]	@ (8001c18 <HAL_UART_MspInit+0x10c>)
 8001baa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bac:	4a1a      	ldr	r2, [pc, #104]	@ (8001c18 <HAL_UART_MspInit+0x10c>)
 8001bae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bb2:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bb4:	4b18      	ldr	r3, [pc, #96]	@ (8001c18 <HAL_UART_MspInit+0x10c>)
 8001bb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bbc:	613b      	str	r3, [r7, #16]
 8001bbe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	60fb      	str	r3, [r7, #12]
 8001bc4:	4b14      	ldr	r3, [pc, #80]	@ (8001c18 <HAL_UART_MspInit+0x10c>)
 8001bc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bc8:	4a13      	ldr	r2, [pc, #76]	@ (8001c18 <HAL_UART_MspInit+0x10c>)
 8001bca:	f043 0301 	orr.w	r3, r3, #1
 8001bce:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bd0:	4b11      	ldr	r3, [pc, #68]	@ (8001c18 <HAL_UART_MspInit+0x10c>)
 8001bd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bd4:	f003 0301 	and.w	r3, r3, #1
 8001bd8:	60fb      	str	r3, [r7, #12]
 8001bda:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001bdc:	230c      	movs	r3, #12
 8001bde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001be0:	2302      	movs	r3, #2
 8001be2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be4:	2300      	movs	r3, #0
 8001be6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001be8:	2303      	movs	r3, #3
 8001bea:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001bec:	2307      	movs	r3, #7
 8001bee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bf0:	f107 031c 	add.w	r3, r7, #28
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	4809      	ldr	r0, [pc, #36]	@ (8001c1c <HAL_UART_MspInit+0x110>)
 8001bf8:	f001 fba4 	bl	8003344 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	2100      	movs	r1, #0
 8001c00:	2026      	movs	r0, #38	@ 0x26
 8001c02:	f000 fe6a 	bl	80028da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001c06:	2026      	movs	r0, #38	@ 0x26
 8001c08:	f000 fe83 	bl	8002912 <HAL_NVIC_EnableIRQ>
}
 8001c0c:	bf00      	nop
 8001c0e:	3730      	adds	r7, #48	@ 0x30
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}
 8001c14:	40011000 	.word	0x40011000
 8001c18:	40023800 	.word	0x40023800
 8001c1c:	40020000 	.word	0x40020000
 8001c20:	40004400 	.word	0x40004400

08001c24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c28:	bf00      	nop
 8001c2a:	e7fd      	b.n	8001c28 <NMI_Handler+0x4>

08001c2c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c30:	bf00      	nop
 8001c32:	e7fd      	b.n	8001c30 <HardFault_Handler+0x4>

08001c34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c34:	b480      	push	{r7}
 8001c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c38:	bf00      	nop
 8001c3a:	e7fd      	b.n	8001c38 <MemManage_Handler+0x4>

08001c3c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c40:	bf00      	nop
 8001c42:	e7fd      	b.n	8001c40 <BusFault_Handler+0x4>

08001c44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c48:	bf00      	nop
 8001c4a:	e7fd      	b.n	8001c48 <UsageFault_Handler+0x4>

08001c4c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c50:	bf00      	nop
 8001c52:	46bd      	mov	sp, r7
 8001c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c58:	4770      	bx	lr

08001c5a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c5a:	b480      	push	{r7}
 8001c5c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c5e:	bf00      	nop
 8001c60:	46bd      	mov	sp, r7
 8001c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c66:	4770      	bx	lr

08001c68 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c6c:	bf00      	nop
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr

08001c76 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c76:	b580      	push	{r7, lr}
 8001c78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c7a:	f000 f8f3 	bl	8001e64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  TFTSystemTimer();
 8001c7e:	f7ff fb17 	bl	80012b0 <TFTSystemTimer>
  ADCSystemTimer();
 8001c82:	f7ff fc7b 	bl	800157c <ADCSystemTimer>

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c86:	bf00      	nop
 8001c88:	bd80      	pop	{r7, pc}
	...

08001c8c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001c90:	4802      	ldr	r0, [pc, #8]	@ (8001c9c <USART1_IRQHandler+0x10>)
 8001c92:	f002 fecb 	bl	8004a2c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001c96:	bf00      	nop
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	2000017c 	.word	0x2000017c

08001ca0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001ca4:	4802      	ldr	r0, [pc, #8]	@ (8001cb0 <USART2_IRQHandler+0x10>)
 8001ca6:	f002 fec1 	bl	8004a2c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001caa:	bf00      	nop
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	200001c4 	.word	0x200001c4

08001cb4 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001cb8:	4802      	ldr	r0, [pc, #8]	@ (8001cc4 <TIM7_IRQHandler+0x10>)
 8001cba:	f002 fb28 	bl	800430e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001cbe:	bf00      	nop
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	20000134 	.word	0x20000134

08001cc8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001ccc:	4802      	ldr	r0, [pc, #8]	@ (8001cd8 <DMA2_Stream0_IRQHandler+0x10>)
 8001cce:	f001 f8cf 	bl	8002e70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001cd2:	bf00      	nop
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	200000c0 	.word	0x200000c0

08001cdc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b086      	sub	sp, #24
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ce4:	4a14      	ldr	r2, [pc, #80]	@ (8001d38 <_sbrk+0x5c>)
 8001ce6:	4b15      	ldr	r3, [pc, #84]	@ (8001d3c <_sbrk+0x60>)
 8001ce8:	1ad3      	subs	r3, r2, r3
 8001cea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cf0:	4b13      	ldr	r3, [pc, #76]	@ (8001d40 <_sbrk+0x64>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d102      	bne.n	8001cfe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cf8:	4b11      	ldr	r3, [pc, #68]	@ (8001d40 <_sbrk+0x64>)
 8001cfa:	4a12      	ldr	r2, [pc, #72]	@ (8001d44 <_sbrk+0x68>)
 8001cfc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cfe:	4b10      	ldr	r3, [pc, #64]	@ (8001d40 <_sbrk+0x64>)
 8001d00:	681a      	ldr	r2, [r3, #0]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	4413      	add	r3, r2
 8001d06:	693a      	ldr	r2, [r7, #16]
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	d207      	bcs.n	8001d1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d0c:	f003 fe1a 	bl	8005944 <__errno>
 8001d10:	4603      	mov	r3, r0
 8001d12:	220c      	movs	r2, #12
 8001d14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d16:	f04f 33ff 	mov.w	r3, #4294967295
 8001d1a:	e009      	b.n	8001d30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d1c:	4b08      	ldr	r3, [pc, #32]	@ (8001d40 <_sbrk+0x64>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d22:	4b07      	ldr	r3, [pc, #28]	@ (8001d40 <_sbrk+0x64>)
 8001d24:	681a      	ldr	r2, [r3, #0]
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	4413      	add	r3, r2
 8001d2a:	4a05      	ldr	r2, [pc, #20]	@ (8001d40 <_sbrk+0x64>)
 8001d2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d2e:	68fb      	ldr	r3, [r7, #12]
}
 8001d30:	4618      	mov	r0, r3
 8001d32:	3718      	adds	r7, #24
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	20020000 	.word	0x20020000
 8001d3c:	00000400 	.word	0x00000400
 8001d40:	20000264 	.word	0x20000264
 8001d44:	200003b8 	.word	0x200003b8

08001d48 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d4c:	4b06      	ldr	r3, [pc, #24]	@ (8001d68 <SystemInit+0x20>)
 8001d4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d52:	4a05      	ldr	r2, [pc, #20]	@ (8001d68 <SystemInit+0x20>)
 8001d54:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d58:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d5c:	bf00      	nop
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d64:	4770      	bx	lr
 8001d66:	bf00      	nop
 8001d68:	e000ed00 	.word	0xe000ed00

08001d6c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001d6c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001da4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001d70:	f7ff ffea 	bl	8001d48 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d74:	480c      	ldr	r0, [pc, #48]	@ (8001da8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d76:	490d      	ldr	r1, [pc, #52]	@ (8001dac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001d78:	4a0d      	ldr	r2, [pc, #52]	@ (8001db0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001d7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d7c:	e002      	b.n	8001d84 <LoopCopyDataInit>

08001d7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d82:	3304      	adds	r3, #4

08001d84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d88:	d3f9      	bcc.n	8001d7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d8a:	4a0a      	ldr	r2, [pc, #40]	@ (8001db4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001d8c:	4c0a      	ldr	r4, [pc, #40]	@ (8001db8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001d8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d90:	e001      	b.n	8001d96 <LoopFillZerobss>

08001d92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d94:	3204      	adds	r2, #4

08001d96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d98:	d3fb      	bcc.n	8001d92 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001d9a:	f003 fdd9 	bl	8005950 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d9e:	f7ff f813 	bl	8000dc8 <main>
  bx  lr    
 8001da2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001da4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001da8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001dac:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001db0:	080062fc 	.word	0x080062fc
  ldr r2, =_sbss
 8001db4:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001db8:	200003b4 	.word	0x200003b4

08001dbc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001dbc:	e7fe      	b.n	8001dbc <ADC_IRQHandler>
	...

08001dc0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001dc4:	4b0e      	ldr	r3, [pc, #56]	@ (8001e00 <HAL_Init+0x40>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a0d      	ldr	r2, [pc, #52]	@ (8001e00 <HAL_Init+0x40>)
 8001dca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001dce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001dd0:	4b0b      	ldr	r3, [pc, #44]	@ (8001e00 <HAL_Init+0x40>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a0a      	ldr	r2, [pc, #40]	@ (8001e00 <HAL_Init+0x40>)
 8001dd6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001dda:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ddc:	4b08      	ldr	r3, [pc, #32]	@ (8001e00 <HAL_Init+0x40>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a07      	ldr	r2, [pc, #28]	@ (8001e00 <HAL_Init+0x40>)
 8001de2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001de6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001de8:	2003      	movs	r0, #3
 8001dea:	f000 fd6b 	bl	80028c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001dee:	2000      	movs	r0, #0
 8001df0:	f000 f808 	bl	8001e04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001df4:	f7ff fd80 	bl	80018f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001df8:	2300      	movs	r3, #0
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	40023c00 	.word	0x40023c00

08001e04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b082      	sub	sp, #8
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e0c:	4b12      	ldr	r3, [pc, #72]	@ (8001e58 <HAL_InitTick+0x54>)
 8001e0e:	681a      	ldr	r2, [r3, #0]
 8001e10:	4b12      	ldr	r3, [pc, #72]	@ (8001e5c <HAL_InitTick+0x58>)
 8001e12:	781b      	ldrb	r3, [r3, #0]
 8001e14:	4619      	mov	r1, r3
 8001e16:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e22:	4618      	mov	r0, r3
 8001e24:	f000 fd83 	bl	800292e <HAL_SYSTICK_Config>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d001      	beq.n	8001e32 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e00e      	b.n	8001e50 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	2b0f      	cmp	r3, #15
 8001e36:	d80a      	bhi.n	8001e4e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e38:	2200      	movs	r2, #0
 8001e3a:	6879      	ldr	r1, [r7, #4]
 8001e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e40:	f000 fd4b 	bl	80028da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e44:	4a06      	ldr	r2, [pc, #24]	@ (8001e60 <HAL_InitTick+0x5c>)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	e000      	b.n	8001e50 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e4e:	2301      	movs	r3, #1
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	3708      	adds	r7, #8
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	20000000 	.word	0x20000000
 8001e5c:	20000008 	.word	0x20000008
 8001e60:	20000004 	.word	0x20000004

08001e64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e68:	4b06      	ldr	r3, [pc, #24]	@ (8001e84 <HAL_IncTick+0x20>)
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	461a      	mov	r2, r3
 8001e6e:	4b06      	ldr	r3, [pc, #24]	@ (8001e88 <HAL_IncTick+0x24>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4413      	add	r3, r2
 8001e74:	4a04      	ldr	r2, [pc, #16]	@ (8001e88 <HAL_IncTick+0x24>)
 8001e76:	6013      	str	r3, [r2, #0]
}
 8001e78:	bf00      	nop
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr
 8001e82:	bf00      	nop
 8001e84:	20000008 	.word	0x20000008
 8001e88:	20000268 	.word	0x20000268

08001e8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	af00      	add	r7, sp, #0
  return uwTick;
 8001e90:	4b03      	ldr	r3, [pc, #12]	@ (8001ea0 <HAL_GetTick+0x14>)
 8001e92:	681b      	ldr	r3, [r3, #0]
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr
 8001e9e:	bf00      	nop
 8001ea0:	20000268 	.word	0x20000268

08001ea4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b084      	sub	sp, #16
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001eac:	f7ff ffee 	bl	8001e8c <HAL_GetTick>
 8001eb0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ebc:	d005      	beq.n	8001eca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ebe:	4b0a      	ldr	r3, [pc, #40]	@ (8001ee8 <HAL_Delay+0x44>)
 8001ec0:	781b      	ldrb	r3, [r3, #0]
 8001ec2:	461a      	mov	r2, r3
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	4413      	add	r3, r2
 8001ec8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001eca:	bf00      	nop
 8001ecc:	f7ff ffde 	bl	8001e8c <HAL_GetTick>
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	68bb      	ldr	r3, [r7, #8]
 8001ed4:	1ad3      	subs	r3, r2, r3
 8001ed6:	68fa      	ldr	r2, [r7, #12]
 8001ed8:	429a      	cmp	r2, r3
 8001eda:	d8f7      	bhi.n	8001ecc <HAL_Delay+0x28>
  {
  }
}
 8001edc:	bf00      	nop
 8001ede:	bf00      	nop
 8001ee0:	3710      	adds	r7, #16
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	20000008 	.word	0x20000008

08001eec <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b084      	sub	sp, #16
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d101      	bne.n	8001f02 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001efe:	2301      	movs	r3, #1
 8001f00:	e033      	b.n	8001f6a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d109      	bne.n	8001f1e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f7ff fd1c 	bl	8001948 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2200      	movs	r2, #0
 8001f14:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2200      	movs	r2, #0
 8001f1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f22:	f003 0310 	and.w	r3, r3, #16
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d118      	bne.n	8001f5c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f2e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001f32:	f023 0302 	bic.w	r3, r3, #2
 8001f36:	f043 0202 	orr.w	r2, r3, #2
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001f3e:	6878      	ldr	r0, [r7, #4]
 8001f40:	f000 fa72 	bl	8002428 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2200      	movs	r2, #0
 8001f48:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f4e:	f023 0303 	bic.w	r3, r3, #3
 8001f52:	f043 0201 	orr.w	r2, r3, #1
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	641a      	str	r2, [r3, #64]	@ 0x40
 8001f5a:	e001      	b.n	8001f60 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2200      	movs	r2, #0
 8001f64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001f68:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	3710      	adds	r7, #16
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
	...

08001f74 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b088      	sub	sp, #32
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	60f8      	str	r0, [r7, #12]
 8001f7c:	60b9      	str	r1, [r7, #8]
 8001f7e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001f80:	2300      	movs	r3, #0
 8001f82:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f84:	2300      	movs	r3, #0
 8001f86:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001f8e:	2b01      	cmp	r3, #1
 8001f90:	d101      	bne.n	8001f96 <HAL_ADC_Start_DMA+0x22>
 8001f92:	2302      	movs	r3, #2
 8001f94:	e0eb      	b.n	800216e <HAL_ADC_Start_DMA+0x1fa>
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	2201      	movs	r2, #1
 8001f9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	689b      	ldr	r3, [r3, #8]
 8001fa4:	f003 0301 	and.w	r3, r3, #1
 8001fa8:	2b01      	cmp	r3, #1
 8001faa:	d018      	beq.n	8001fde <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	689a      	ldr	r2, [r3, #8]
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f042 0201 	orr.w	r2, r2, #1
 8001fba:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001fbc:	4b6e      	ldr	r3, [pc, #440]	@ (8002178 <HAL_ADC_Start_DMA+0x204>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a6e      	ldr	r2, [pc, #440]	@ (800217c <HAL_ADC_Start_DMA+0x208>)
 8001fc2:	fba2 2303 	umull	r2, r3, r2, r3
 8001fc6:	0c9a      	lsrs	r2, r3, #18
 8001fc8:	4613      	mov	r3, r2
 8001fca:	005b      	lsls	r3, r3, #1
 8001fcc:	4413      	add	r3, r2
 8001fce:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8001fd0:	e002      	b.n	8001fd8 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8001fd2:	697b      	ldr	r3, [r7, #20]
 8001fd4:	3b01      	subs	r3, #1
 8001fd6:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8001fd8:	697b      	ldr	r3, [r7, #20]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d1f9      	bne.n	8001fd2 <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	689b      	ldr	r3, [r3, #8]
 8001fe4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fe8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001fec:	d107      	bne.n	8001ffe <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	689a      	ldr	r2, [r3, #8]
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001ffc:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	689b      	ldr	r3, [r3, #8]
 8002004:	f003 0301 	and.w	r3, r3, #1
 8002008:	2b01      	cmp	r3, #1
 800200a:	f040 80a3 	bne.w	8002154 <HAL_ADC_Start_DMA+0x1e0>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002012:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002016:	f023 0301 	bic.w	r3, r3, #1
 800201a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800202c:	2b00      	cmp	r3, #0
 800202e:	d007      	beq.n	8002040 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002034:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002038:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002044:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002048:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800204c:	d106      	bne.n	800205c <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002052:	f023 0206 	bic.w	r2, r3, #6
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	645a      	str	r2, [r3, #68]	@ 0x44
 800205a:	e002      	b.n	8002062 <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	2200      	movs	r2, #0
 8002060:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	2200      	movs	r2, #0
 8002066:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800206a:	4b45      	ldr	r3, [pc, #276]	@ (8002180 <HAL_ADC_Start_DMA+0x20c>)
 800206c:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002072:	4a44      	ldr	r2, [pc, #272]	@ (8002184 <HAL_ADC_Start_DMA+0x210>)
 8002074:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800207a:	4a43      	ldr	r2, [pc, #268]	@ (8002188 <HAL_ADC_Start_DMA+0x214>)
 800207c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002082:	4a42      	ldr	r2, [pc, #264]	@ (800218c <HAL_ADC_Start_DMA+0x218>)
 8002084:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800208e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	685a      	ldr	r2, [r3, #4]
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800209e:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	689a      	ldr	r2, [r3, #8]
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80020ae:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	334c      	adds	r3, #76	@ 0x4c
 80020ba:	4619      	mov	r1, r3
 80020bc:	68ba      	ldr	r2, [r7, #8]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	f000 fdec 	bl	8002c9c <HAL_DMA_Start_IT>
 80020c4:	4603      	mov	r3, r0
 80020c6:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80020c8:	69bb      	ldr	r3, [r7, #24]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	f003 031f 	and.w	r3, r3, #31
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d12a      	bne.n	800212a <HAL_ADC_Start_DMA+0x1b6>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	4a2d      	ldr	r2, [pc, #180]	@ (8002190 <HAL_ADC_Start_DMA+0x21c>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d015      	beq.n	800210a <HAL_ADC_Start_DMA+0x196>
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4a2c      	ldr	r2, [pc, #176]	@ (8002194 <HAL_ADC_Start_DMA+0x220>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d105      	bne.n	80020f4 <HAL_ADC_Start_DMA+0x180>
 80020e8:	4b25      	ldr	r3, [pc, #148]	@ (8002180 <HAL_ADC_Start_DMA+0x20c>)
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	f003 031f 	and.w	r3, r3, #31
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d00a      	beq.n	800210a <HAL_ADC_Start_DMA+0x196>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a27      	ldr	r2, [pc, #156]	@ (8002198 <HAL_ADC_Start_DMA+0x224>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d136      	bne.n	800216c <HAL_ADC_Start_DMA+0x1f8>
 80020fe:	4b20      	ldr	r3, [pc, #128]	@ (8002180 <HAL_ADC_Start_DMA+0x20c>)
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	f003 0310 	and.w	r3, r3, #16
 8002106:	2b00      	cmp	r3, #0
 8002108:	d130      	bne.n	800216c <HAL_ADC_Start_DMA+0x1f8>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002114:	2b00      	cmp	r3, #0
 8002116:	d129      	bne.n	800216c <HAL_ADC_Start_DMA+0x1f8>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	689a      	ldr	r2, [r3, #8]
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002126:	609a      	str	r2, [r3, #8]
 8002128:	e020      	b.n	800216c <HAL_ADC_Start_DMA+0x1f8>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a18      	ldr	r2, [pc, #96]	@ (8002190 <HAL_ADC_Start_DMA+0x21c>)
 8002130:	4293      	cmp	r3, r2
 8002132:	d11b      	bne.n	800216c <HAL_ADC_Start_DMA+0x1f8>
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	689b      	ldr	r3, [r3, #8]
 800213a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800213e:	2b00      	cmp	r3, #0
 8002140:	d114      	bne.n	800216c <HAL_ADC_Start_DMA+0x1f8>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	689a      	ldr	r2, [r3, #8]
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002150:	609a      	str	r2, [r3, #8]
 8002152:	e00b      	b.n	800216c <HAL_ADC_Start_DMA+0x1f8>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002158:	f043 0210 	orr.w	r2, r3, #16
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002164:	f043 0201 	orr.w	r2, r3, #1
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 800216c:	7ffb      	ldrb	r3, [r7, #31]
}
 800216e:	4618      	mov	r0, r3
 8002170:	3720      	adds	r7, #32
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	20000000 	.word	0x20000000
 800217c:	431bde83 	.word	0x431bde83
 8002180:	40012300 	.word	0x40012300
 8002184:	08002621 	.word	0x08002621
 8002188:	080026db 	.word	0x080026db
 800218c:	080026f7 	.word	0x080026f7
 8002190:	40012000 	.word	0x40012000
 8002194:	40012100 	.word	0x40012100
 8002198:	40012200 	.word	0x40012200

0800219c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800219c:	b480      	push	{r7}
 800219e:	b083      	sub	sp, #12
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80021a4:	bf00      	nop
 80021a6:	370c      	adds	r7, #12
 80021a8:	46bd      	mov	sp, r7
 80021aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ae:	4770      	bx	lr

080021b0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b083      	sub	sp, #12
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80021b8:	bf00      	nop
 80021ba:	370c      	adds	r7, #12
 80021bc:	46bd      	mov	sp, r7
 80021be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c2:	4770      	bx	lr

080021c4 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b085      	sub	sp, #20
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
 80021cc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80021ce:	2300      	movs	r3, #0
 80021d0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80021d8:	2b01      	cmp	r3, #1
 80021da:	d101      	bne.n	80021e0 <HAL_ADC_ConfigChannel+0x1c>
 80021dc:	2302      	movs	r3, #2
 80021de:	e113      	b.n	8002408 <HAL_ADC_ConfigChannel+0x244>
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2201      	movs	r2, #1
 80021e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	2b09      	cmp	r3, #9
 80021ee:	d925      	bls.n	800223c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	68d9      	ldr	r1, [r3, #12]
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	b29b      	uxth	r3, r3
 80021fc:	461a      	mov	r2, r3
 80021fe:	4613      	mov	r3, r2
 8002200:	005b      	lsls	r3, r3, #1
 8002202:	4413      	add	r3, r2
 8002204:	3b1e      	subs	r3, #30
 8002206:	2207      	movs	r2, #7
 8002208:	fa02 f303 	lsl.w	r3, r2, r3
 800220c:	43da      	mvns	r2, r3
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	400a      	ands	r2, r1
 8002214:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	68d9      	ldr	r1, [r3, #12]
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	689a      	ldr	r2, [r3, #8]
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	b29b      	uxth	r3, r3
 8002226:	4618      	mov	r0, r3
 8002228:	4603      	mov	r3, r0
 800222a:	005b      	lsls	r3, r3, #1
 800222c:	4403      	add	r3, r0
 800222e:	3b1e      	subs	r3, #30
 8002230:	409a      	lsls	r2, r3
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	430a      	orrs	r2, r1
 8002238:	60da      	str	r2, [r3, #12]
 800223a:	e022      	b.n	8002282 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	6919      	ldr	r1, [r3, #16]
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	b29b      	uxth	r3, r3
 8002248:	461a      	mov	r2, r3
 800224a:	4613      	mov	r3, r2
 800224c:	005b      	lsls	r3, r3, #1
 800224e:	4413      	add	r3, r2
 8002250:	2207      	movs	r2, #7
 8002252:	fa02 f303 	lsl.w	r3, r2, r3
 8002256:	43da      	mvns	r2, r3
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	400a      	ands	r2, r1
 800225e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	6919      	ldr	r1, [r3, #16]
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	689a      	ldr	r2, [r3, #8]
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	b29b      	uxth	r3, r3
 8002270:	4618      	mov	r0, r3
 8002272:	4603      	mov	r3, r0
 8002274:	005b      	lsls	r3, r3, #1
 8002276:	4403      	add	r3, r0
 8002278:	409a      	lsls	r2, r3
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	430a      	orrs	r2, r1
 8002280:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	2b06      	cmp	r3, #6
 8002288:	d824      	bhi.n	80022d4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	685a      	ldr	r2, [r3, #4]
 8002294:	4613      	mov	r3, r2
 8002296:	009b      	lsls	r3, r3, #2
 8002298:	4413      	add	r3, r2
 800229a:	3b05      	subs	r3, #5
 800229c:	221f      	movs	r2, #31
 800229e:	fa02 f303 	lsl.w	r3, r2, r3
 80022a2:	43da      	mvns	r2, r3
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	400a      	ands	r2, r1
 80022aa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	b29b      	uxth	r3, r3
 80022b8:	4618      	mov	r0, r3
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	685a      	ldr	r2, [r3, #4]
 80022be:	4613      	mov	r3, r2
 80022c0:	009b      	lsls	r3, r3, #2
 80022c2:	4413      	add	r3, r2
 80022c4:	3b05      	subs	r3, #5
 80022c6:	fa00 f203 	lsl.w	r2, r0, r3
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	430a      	orrs	r2, r1
 80022d0:	635a      	str	r2, [r3, #52]	@ 0x34
 80022d2:	e04c      	b.n	800236e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	2b0c      	cmp	r3, #12
 80022da:	d824      	bhi.n	8002326 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	685a      	ldr	r2, [r3, #4]
 80022e6:	4613      	mov	r3, r2
 80022e8:	009b      	lsls	r3, r3, #2
 80022ea:	4413      	add	r3, r2
 80022ec:	3b23      	subs	r3, #35	@ 0x23
 80022ee:	221f      	movs	r2, #31
 80022f0:	fa02 f303 	lsl.w	r3, r2, r3
 80022f4:	43da      	mvns	r2, r3
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	400a      	ands	r2, r1
 80022fc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	b29b      	uxth	r3, r3
 800230a:	4618      	mov	r0, r3
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	685a      	ldr	r2, [r3, #4]
 8002310:	4613      	mov	r3, r2
 8002312:	009b      	lsls	r3, r3, #2
 8002314:	4413      	add	r3, r2
 8002316:	3b23      	subs	r3, #35	@ 0x23
 8002318:	fa00 f203 	lsl.w	r2, r0, r3
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	430a      	orrs	r2, r1
 8002322:	631a      	str	r2, [r3, #48]	@ 0x30
 8002324:	e023      	b.n	800236e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	685a      	ldr	r2, [r3, #4]
 8002330:	4613      	mov	r3, r2
 8002332:	009b      	lsls	r3, r3, #2
 8002334:	4413      	add	r3, r2
 8002336:	3b41      	subs	r3, #65	@ 0x41
 8002338:	221f      	movs	r2, #31
 800233a:	fa02 f303 	lsl.w	r3, r2, r3
 800233e:	43da      	mvns	r2, r3
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	400a      	ands	r2, r1
 8002346:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	b29b      	uxth	r3, r3
 8002354:	4618      	mov	r0, r3
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	685a      	ldr	r2, [r3, #4]
 800235a:	4613      	mov	r3, r2
 800235c:	009b      	lsls	r3, r3, #2
 800235e:	4413      	add	r3, r2
 8002360:	3b41      	subs	r3, #65	@ 0x41
 8002362:	fa00 f203 	lsl.w	r2, r0, r3
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	430a      	orrs	r2, r1
 800236c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800236e:	4b29      	ldr	r3, [pc, #164]	@ (8002414 <HAL_ADC_ConfigChannel+0x250>)
 8002370:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a28      	ldr	r2, [pc, #160]	@ (8002418 <HAL_ADC_ConfigChannel+0x254>)
 8002378:	4293      	cmp	r3, r2
 800237a:	d10f      	bne.n	800239c <HAL_ADC_ConfigChannel+0x1d8>
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	2b12      	cmp	r3, #18
 8002382:	d10b      	bne.n	800239c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a1d      	ldr	r2, [pc, #116]	@ (8002418 <HAL_ADC_ConfigChannel+0x254>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d12b      	bne.n	80023fe <HAL_ADC_ConfigChannel+0x23a>
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4a1c      	ldr	r2, [pc, #112]	@ (800241c <HAL_ADC_ConfigChannel+0x258>)
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d003      	beq.n	80023b8 <HAL_ADC_ConfigChannel+0x1f4>
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	2b11      	cmp	r3, #17
 80023b6:	d122      	bne.n	80023fe <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a11      	ldr	r2, [pc, #68]	@ (800241c <HAL_ADC_ConfigChannel+0x258>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d111      	bne.n	80023fe <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80023da:	4b11      	ldr	r3, [pc, #68]	@ (8002420 <HAL_ADC_ConfigChannel+0x25c>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4a11      	ldr	r2, [pc, #68]	@ (8002424 <HAL_ADC_ConfigChannel+0x260>)
 80023e0:	fba2 2303 	umull	r2, r3, r2, r3
 80023e4:	0c9a      	lsrs	r2, r3, #18
 80023e6:	4613      	mov	r3, r2
 80023e8:	009b      	lsls	r3, r3, #2
 80023ea:	4413      	add	r3, r2
 80023ec:	005b      	lsls	r3, r3, #1
 80023ee:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80023f0:	e002      	b.n	80023f8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80023f2:	68bb      	ldr	r3, [r7, #8]
 80023f4:	3b01      	subs	r3, #1
 80023f6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d1f9      	bne.n	80023f2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2200      	movs	r2, #0
 8002402:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002406:	2300      	movs	r3, #0
}
 8002408:	4618      	mov	r0, r3
 800240a:	3714      	adds	r7, #20
 800240c:	46bd      	mov	sp, r7
 800240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002412:	4770      	bx	lr
 8002414:	40012300 	.word	0x40012300
 8002418:	40012000 	.word	0x40012000
 800241c:	10000012 	.word	0x10000012
 8002420:	20000000 	.word	0x20000000
 8002424:	431bde83 	.word	0x431bde83

08002428 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002428:	b480      	push	{r7}
 800242a:	b085      	sub	sp, #20
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002430:	4b79      	ldr	r3, [pc, #484]	@ (8002618 <ADC_Init+0x1f0>)
 8002432:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	685a      	ldr	r2, [r3, #4]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	431a      	orrs	r2, r3
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	685a      	ldr	r2, [r3, #4]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800245c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	6859      	ldr	r1, [r3, #4]
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	691b      	ldr	r3, [r3, #16]
 8002468:	021a      	lsls	r2, r3, #8
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	430a      	orrs	r2, r1
 8002470:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	685a      	ldr	r2, [r3, #4]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002480:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	6859      	ldr	r1, [r3, #4]
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	689a      	ldr	r2, [r3, #8]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	430a      	orrs	r2, r1
 8002492:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	689a      	ldr	r2, [r3, #8]
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80024a2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	6899      	ldr	r1, [r3, #8]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	68da      	ldr	r2, [r3, #12]
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	430a      	orrs	r2, r1
 80024b4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024ba:	4a58      	ldr	r2, [pc, #352]	@ (800261c <ADC_Init+0x1f4>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	d022      	beq.n	8002506 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	689a      	ldr	r2, [r3, #8]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80024ce:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	6899      	ldr	r1, [r3, #8]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	430a      	orrs	r2, r1
 80024e0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	689a      	ldr	r2, [r3, #8]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80024f0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	6899      	ldr	r1, [r3, #8]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	430a      	orrs	r2, r1
 8002502:	609a      	str	r2, [r3, #8]
 8002504:	e00f      	b.n	8002526 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	689a      	ldr	r2, [r3, #8]
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002514:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	689a      	ldr	r2, [r3, #8]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002524:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	689a      	ldr	r2, [r3, #8]
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f022 0202 	bic.w	r2, r2, #2
 8002534:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	6899      	ldr	r1, [r3, #8]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	7e1b      	ldrb	r3, [r3, #24]
 8002540:	005a      	lsls	r2, r3, #1
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	430a      	orrs	r2, r1
 8002548:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d01b      	beq.n	800258c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	685a      	ldr	r2, [r3, #4]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002562:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	685a      	ldr	r2, [r3, #4]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002572:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	6859      	ldr	r1, [r3, #4]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800257e:	3b01      	subs	r3, #1
 8002580:	035a      	lsls	r2, r3, #13
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	430a      	orrs	r2, r1
 8002588:	605a      	str	r2, [r3, #4]
 800258a:	e007      	b.n	800259c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	685a      	ldr	r2, [r3, #4]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800259a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80025aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	69db      	ldr	r3, [r3, #28]
 80025b6:	3b01      	subs	r3, #1
 80025b8:	051a      	lsls	r2, r3, #20
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	430a      	orrs	r2, r1
 80025c0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	689a      	ldr	r2, [r3, #8]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80025d0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	6899      	ldr	r1, [r3, #8]
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80025de:	025a      	lsls	r2, r3, #9
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	430a      	orrs	r2, r1
 80025e6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	689a      	ldr	r2, [r3, #8]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80025f6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	6899      	ldr	r1, [r3, #8]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	695b      	ldr	r3, [r3, #20]
 8002602:	029a      	lsls	r2, r3, #10
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	430a      	orrs	r2, r1
 800260a:	609a      	str	r2, [r3, #8]
}
 800260c:	bf00      	nop
 800260e:	3714      	adds	r7, #20
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr
 8002618:	40012300 	.word	0x40012300
 800261c:	0f000001 	.word	0x0f000001

08002620 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b084      	sub	sp, #16
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800262c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002632:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002636:	2b00      	cmp	r3, #0
 8002638:	d13c      	bne.n	80026b4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800263e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	689b      	ldr	r3, [r3, #8]
 800264c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002650:	2b00      	cmp	r3, #0
 8002652:	d12b      	bne.n	80026ac <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002658:	2b00      	cmp	r3, #0
 800265a:	d127      	bne.n	80026ac <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002662:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002666:	2b00      	cmp	r3, #0
 8002668:	d006      	beq.n	8002678 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	689b      	ldr	r3, [r3, #8]
 8002670:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002674:	2b00      	cmp	r3, #0
 8002676:	d119      	bne.n	80026ac <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	685a      	ldr	r2, [r3, #4]
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f022 0220 	bic.w	r2, r2, #32
 8002686:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800268c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002698:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800269c:	2b00      	cmp	r3, #0
 800269e:	d105      	bne.n	80026ac <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026a4:	f043 0201 	orr.w	r2, r3, #1
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80026ac:	68f8      	ldr	r0, [r7, #12]
 80026ae:	f7fe ff55 	bl	800155c <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80026b2:	e00e      	b.n	80026d2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b8:	f003 0310 	and.w	r3, r3, #16
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d003      	beq.n	80026c8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80026c0:	68f8      	ldr	r0, [r7, #12]
 80026c2:	f7ff fd75 	bl	80021b0 <HAL_ADC_ErrorCallback>
}
 80026c6:	e004      	b.n	80026d2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026ce:	6878      	ldr	r0, [r7, #4]
 80026d0:	4798      	blx	r3
}
 80026d2:	bf00      	nop
 80026d4:	3710      	adds	r7, #16
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}

080026da <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80026da:	b580      	push	{r7, lr}
 80026dc:	b084      	sub	sp, #16
 80026de:	af00      	add	r7, sp, #0
 80026e0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026e6:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80026e8:	68f8      	ldr	r0, [r7, #12]
 80026ea:	f7ff fd57 	bl	800219c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80026ee:	bf00      	nop
 80026f0:	3710      	adds	r7, #16
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}

080026f6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80026f6:	b580      	push	{r7, lr}
 80026f8:	b084      	sub	sp, #16
 80026fa:	af00      	add	r7, sp, #0
 80026fc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002702:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	2240      	movs	r2, #64	@ 0x40
 8002708:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800270e:	f043 0204 	orr.w	r2, r3, #4
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002716:	68f8      	ldr	r0, [r7, #12]
 8002718:	f7ff fd4a 	bl	80021b0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800271c:	bf00      	nop
 800271e:	3710      	adds	r7, #16
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}

08002724 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002724:	b480      	push	{r7}
 8002726:	b085      	sub	sp, #20
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	f003 0307 	and.w	r3, r3, #7
 8002732:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002734:	4b0c      	ldr	r3, [pc, #48]	@ (8002768 <__NVIC_SetPriorityGrouping+0x44>)
 8002736:	68db      	ldr	r3, [r3, #12]
 8002738:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800273a:	68ba      	ldr	r2, [r7, #8]
 800273c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002740:	4013      	ands	r3, r2
 8002742:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002748:	68bb      	ldr	r3, [r7, #8]
 800274a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800274c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002750:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002754:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002756:	4a04      	ldr	r2, [pc, #16]	@ (8002768 <__NVIC_SetPriorityGrouping+0x44>)
 8002758:	68bb      	ldr	r3, [r7, #8]
 800275a:	60d3      	str	r3, [r2, #12]
}
 800275c:	bf00      	nop
 800275e:	3714      	adds	r7, #20
 8002760:	46bd      	mov	sp, r7
 8002762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002766:	4770      	bx	lr
 8002768:	e000ed00 	.word	0xe000ed00

0800276c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800276c:	b480      	push	{r7}
 800276e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002770:	4b04      	ldr	r3, [pc, #16]	@ (8002784 <__NVIC_GetPriorityGrouping+0x18>)
 8002772:	68db      	ldr	r3, [r3, #12]
 8002774:	0a1b      	lsrs	r3, r3, #8
 8002776:	f003 0307 	and.w	r3, r3, #7
}
 800277a:	4618      	mov	r0, r3
 800277c:	46bd      	mov	sp, r7
 800277e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002782:	4770      	bx	lr
 8002784:	e000ed00 	.word	0xe000ed00

08002788 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002788:	b480      	push	{r7}
 800278a:	b083      	sub	sp, #12
 800278c:	af00      	add	r7, sp, #0
 800278e:	4603      	mov	r3, r0
 8002790:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002792:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002796:	2b00      	cmp	r3, #0
 8002798:	db0b      	blt.n	80027b2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800279a:	79fb      	ldrb	r3, [r7, #7]
 800279c:	f003 021f 	and.w	r2, r3, #31
 80027a0:	4907      	ldr	r1, [pc, #28]	@ (80027c0 <__NVIC_EnableIRQ+0x38>)
 80027a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027a6:	095b      	lsrs	r3, r3, #5
 80027a8:	2001      	movs	r0, #1
 80027aa:	fa00 f202 	lsl.w	r2, r0, r2
 80027ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80027b2:	bf00      	nop
 80027b4:	370c      	adds	r7, #12
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr
 80027be:	bf00      	nop
 80027c0:	e000e100 	.word	0xe000e100

080027c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b083      	sub	sp, #12
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	4603      	mov	r3, r0
 80027cc:	6039      	str	r1, [r7, #0]
 80027ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	db0a      	blt.n	80027ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	b2da      	uxtb	r2, r3
 80027dc:	490c      	ldr	r1, [pc, #48]	@ (8002810 <__NVIC_SetPriority+0x4c>)
 80027de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027e2:	0112      	lsls	r2, r2, #4
 80027e4:	b2d2      	uxtb	r2, r2
 80027e6:	440b      	add	r3, r1
 80027e8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027ec:	e00a      	b.n	8002804 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	b2da      	uxtb	r2, r3
 80027f2:	4908      	ldr	r1, [pc, #32]	@ (8002814 <__NVIC_SetPriority+0x50>)
 80027f4:	79fb      	ldrb	r3, [r7, #7]
 80027f6:	f003 030f 	and.w	r3, r3, #15
 80027fa:	3b04      	subs	r3, #4
 80027fc:	0112      	lsls	r2, r2, #4
 80027fe:	b2d2      	uxtb	r2, r2
 8002800:	440b      	add	r3, r1
 8002802:	761a      	strb	r2, [r3, #24]
}
 8002804:	bf00      	nop
 8002806:	370c      	adds	r7, #12
 8002808:	46bd      	mov	sp, r7
 800280a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280e:	4770      	bx	lr
 8002810:	e000e100 	.word	0xe000e100
 8002814:	e000ed00 	.word	0xe000ed00

08002818 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002818:	b480      	push	{r7}
 800281a:	b089      	sub	sp, #36	@ 0x24
 800281c:	af00      	add	r7, sp, #0
 800281e:	60f8      	str	r0, [r7, #12]
 8002820:	60b9      	str	r1, [r7, #8]
 8002822:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	f003 0307 	and.w	r3, r3, #7
 800282a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800282c:	69fb      	ldr	r3, [r7, #28]
 800282e:	f1c3 0307 	rsb	r3, r3, #7
 8002832:	2b04      	cmp	r3, #4
 8002834:	bf28      	it	cs
 8002836:	2304      	movcs	r3, #4
 8002838:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800283a:	69fb      	ldr	r3, [r7, #28]
 800283c:	3304      	adds	r3, #4
 800283e:	2b06      	cmp	r3, #6
 8002840:	d902      	bls.n	8002848 <NVIC_EncodePriority+0x30>
 8002842:	69fb      	ldr	r3, [r7, #28]
 8002844:	3b03      	subs	r3, #3
 8002846:	e000      	b.n	800284a <NVIC_EncodePriority+0x32>
 8002848:	2300      	movs	r3, #0
 800284a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800284c:	f04f 32ff 	mov.w	r2, #4294967295
 8002850:	69bb      	ldr	r3, [r7, #24]
 8002852:	fa02 f303 	lsl.w	r3, r2, r3
 8002856:	43da      	mvns	r2, r3
 8002858:	68bb      	ldr	r3, [r7, #8]
 800285a:	401a      	ands	r2, r3
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002860:	f04f 31ff 	mov.w	r1, #4294967295
 8002864:	697b      	ldr	r3, [r7, #20]
 8002866:	fa01 f303 	lsl.w	r3, r1, r3
 800286a:	43d9      	mvns	r1, r3
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002870:	4313      	orrs	r3, r2
         );
}
 8002872:	4618      	mov	r0, r3
 8002874:	3724      	adds	r7, #36	@ 0x24
 8002876:	46bd      	mov	sp, r7
 8002878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287c:	4770      	bx	lr
	...

08002880 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b082      	sub	sp, #8
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	3b01      	subs	r3, #1
 800288c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002890:	d301      	bcc.n	8002896 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002892:	2301      	movs	r3, #1
 8002894:	e00f      	b.n	80028b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002896:	4a0a      	ldr	r2, [pc, #40]	@ (80028c0 <SysTick_Config+0x40>)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	3b01      	subs	r3, #1
 800289c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800289e:	210f      	movs	r1, #15
 80028a0:	f04f 30ff 	mov.w	r0, #4294967295
 80028a4:	f7ff ff8e 	bl	80027c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028a8:	4b05      	ldr	r3, [pc, #20]	@ (80028c0 <SysTick_Config+0x40>)
 80028aa:	2200      	movs	r2, #0
 80028ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028ae:	4b04      	ldr	r3, [pc, #16]	@ (80028c0 <SysTick_Config+0x40>)
 80028b0:	2207      	movs	r2, #7
 80028b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028b4:	2300      	movs	r3, #0
}
 80028b6:	4618      	mov	r0, r3
 80028b8:	3708      	adds	r7, #8
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}
 80028be:	bf00      	nop
 80028c0:	e000e010 	.word	0xe000e010

080028c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b082      	sub	sp, #8
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028cc:	6878      	ldr	r0, [r7, #4]
 80028ce:	f7ff ff29 	bl	8002724 <__NVIC_SetPriorityGrouping>
}
 80028d2:	bf00      	nop
 80028d4:	3708      	adds	r7, #8
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}

080028da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028da:	b580      	push	{r7, lr}
 80028dc:	b086      	sub	sp, #24
 80028de:	af00      	add	r7, sp, #0
 80028e0:	4603      	mov	r3, r0
 80028e2:	60b9      	str	r1, [r7, #8]
 80028e4:	607a      	str	r2, [r7, #4]
 80028e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028e8:	2300      	movs	r3, #0
 80028ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028ec:	f7ff ff3e 	bl	800276c <__NVIC_GetPriorityGrouping>
 80028f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028f2:	687a      	ldr	r2, [r7, #4]
 80028f4:	68b9      	ldr	r1, [r7, #8]
 80028f6:	6978      	ldr	r0, [r7, #20]
 80028f8:	f7ff ff8e 	bl	8002818 <NVIC_EncodePriority>
 80028fc:	4602      	mov	r2, r0
 80028fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002902:	4611      	mov	r1, r2
 8002904:	4618      	mov	r0, r3
 8002906:	f7ff ff5d 	bl	80027c4 <__NVIC_SetPriority>
}
 800290a:	bf00      	nop
 800290c:	3718      	adds	r7, #24
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}

08002912 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002912:	b580      	push	{r7, lr}
 8002914:	b082      	sub	sp, #8
 8002916:	af00      	add	r7, sp, #0
 8002918:	4603      	mov	r3, r0
 800291a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800291c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002920:	4618      	mov	r0, r3
 8002922:	f7ff ff31 	bl	8002788 <__NVIC_EnableIRQ>
}
 8002926:	bf00      	nop
 8002928:	3708      	adds	r7, #8
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}

0800292e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800292e:	b580      	push	{r7, lr}
 8002930:	b082      	sub	sp, #8
 8002932:	af00      	add	r7, sp, #0
 8002934:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002936:	6878      	ldr	r0, [r7, #4]
 8002938:	f7ff ffa2 	bl	8002880 <SysTick_Config>
 800293c:	4603      	mov	r3, r0
}
 800293e:	4618      	mov	r0, r3
 8002940:	3708      	adds	r7, #8
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}

08002946 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002946:	b580      	push	{r7, lr}
 8002948:	b082      	sub	sp, #8
 800294a:	af00      	add	r7, sp, #0
 800294c:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d101      	bne.n	8002958 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002954:	2301      	movs	r3, #1
 8002956:	e014      	b.n	8002982 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	791b      	ldrb	r3, [r3, #4]
 800295c:	b2db      	uxtb	r3, r3
 800295e:	2b00      	cmp	r3, #0
 8002960:	d105      	bne.n	800296e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2200      	movs	r2, #0
 8002966:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002968:	6878      	ldr	r0, [r7, #4]
 800296a:	f7ff f863 	bl	8001a34 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2202      	movs	r2, #2
 8002972:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2200      	movs	r2, #0
 8002978:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2201      	movs	r2, #1
 800297e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002980:	2300      	movs	r3, #0
}
 8002982:	4618      	mov	r0, r3
 8002984:	3708      	adds	r7, #8
 8002986:	46bd      	mov	sp, r7
 8002988:	bd80      	pop	{r7, pc}

0800298a <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800298a:	b480      	push	{r7}
 800298c:	b083      	sub	sp, #12
 800298e:	af00      	add	r7, sp, #0
 8002990:	6078      	str	r0, [r7, #4]
 8002992:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d101      	bne.n	800299e <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	e046      	b.n	8002a2c <HAL_DAC_Start+0xa2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	795b      	ldrb	r3, [r3, #5]
 80029a2:	2b01      	cmp	r3, #1
 80029a4:	d101      	bne.n	80029aa <HAL_DAC_Start+0x20>
 80029a6:	2302      	movs	r3, #2
 80029a8:	e040      	b.n	8002a2c <HAL_DAC_Start+0xa2>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2201      	movs	r2, #1
 80029ae:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2202      	movs	r2, #2
 80029b4:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	6819      	ldr	r1, [r3, #0]
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	f003 0310 	and.w	r3, r3, #16
 80029c2:	2201      	movs	r2, #1
 80029c4:	409a      	lsls	r2, r3
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	430a      	orrs	r2, r1
 80029cc:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d10f      	bne.n	80029f4 <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 80029de:	2b3c      	cmp	r3, #60	@ 0x3c
 80029e0:	d11d      	bne.n	8002a1e <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	685a      	ldr	r2, [r3, #4]
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f042 0201 	orr.w	r2, r2, #1
 80029f0:	605a      	str	r2, [r3, #4]
 80029f2:	e014      	b.n	8002a1e <HAL_DAC_Start+0x94>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	f003 0310 	and.w	r3, r3, #16
 8002a04:	213c      	movs	r1, #60	@ 0x3c
 8002a06:	fa01 f303 	lsl.w	r3, r1, r3
 8002a0a:	429a      	cmp	r2, r3
 8002a0c:	d107      	bne.n	8002a1e <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	685a      	ldr	r2, [r3, #4]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f042 0202 	orr.w	r2, r2, #2
 8002a1c:	605a      	str	r2, [r3, #4]
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2201      	movs	r2, #1
 8002a22:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2200      	movs	r2, #0
 8002a28:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002a2a:	2300      	movs	r3, #0
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	370c      	adds	r7, #12
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr

08002a38 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b087      	sub	sp, #28
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	60f8      	str	r0, [r7, #12]
 8002a40:	60b9      	str	r1, [r7, #8]
 8002a42:	607a      	str	r2, [r7, #4]
 8002a44:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8002a46:	2300      	movs	r3, #0
 8002a48:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d101      	bne.n	8002a54 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	e015      	b.n	8002a80 <HAL_DAC_SetValue+0x48>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d105      	bne.n	8002a6c <HAL_DAC_SetValue+0x34>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8002a60:	697a      	ldr	r2, [r7, #20]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	4413      	add	r3, r2
 8002a66:	3308      	adds	r3, #8
 8002a68:	617b      	str	r3, [r7, #20]
 8002a6a:	e004      	b.n	8002a76 <HAL_DAC_SetValue+0x3e>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8002a6c:	697a      	ldr	r2, [r7, #20]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	4413      	add	r3, r2
 8002a72:	3314      	adds	r3, #20
 8002a74:	617b      	str	r3, [r7, #20]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8002a76:	697b      	ldr	r3, [r7, #20]
 8002a78:	461a      	mov	r2, r3
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8002a7e:	2300      	movs	r3, #0
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	371c      	adds	r7, #28
 8002a84:	46bd      	mov	sp, r7
 8002a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8a:	4770      	bx	lr

08002a8c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b089      	sub	sp, #36	@ 0x24
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	60f8      	str	r0, [r7, #12]
 8002a94:	60b9      	str	r1, [r7, #8]
 8002a96:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d002      	beq.n	8002aa8 <HAL_DAC_ConfigChannel+0x1c>
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d101      	bne.n	8002aac <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	e042      	b.n	8002b32 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	795b      	ldrb	r3, [r3, #5]
 8002ab0:	2b01      	cmp	r3, #1
 8002ab2:	d101      	bne.n	8002ab8 <HAL_DAC_ConfigChannel+0x2c>
 8002ab4:	2302      	movs	r3, #2
 8002ab6:	e03c      	b.n	8002b32 <HAL_DAC_ConfigChannel+0xa6>
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	2201      	movs	r2, #1
 8002abc:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	2202      	movs	r2, #2
 8002ac2:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	f003 0310 	and.w	r3, r3, #16
 8002ad2:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8002ad6:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8002ada:	43db      	mvns	r3, r3
 8002adc:	69ba      	ldr	r2, [r7, #24]
 8002ade:	4013      	ands	r3, r2
 8002ae0:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002ae2:	68bb      	ldr	r3, [r7, #8]
 8002ae4:	681a      	ldr	r2, [r3, #0]
 8002ae6:	68bb      	ldr	r3, [r7, #8]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	4313      	orrs	r3, r2
 8002aec:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	f003 0310 	and.w	r3, r3, #16
 8002af4:	697a      	ldr	r2, [r7, #20]
 8002af6:	fa02 f303 	lsl.w	r3, r2, r3
 8002afa:	69ba      	ldr	r2, [r7, #24]
 8002afc:	4313      	orrs	r3, r2
 8002afe:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	69ba      	ldr	r2, [r7, #24]
 8002b06:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	6819      	ldr	r1, [r3, #0]
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	f003 0310 	and.w	r3, r3, #16
 8002b14:	22c0      	movs	r2, #192	@ 0xc0
 8002b16:	fa02 f303 	lsl.w	r3, r2, r3
 8002b1a:	43da      	mvns	r2, r3
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	400a      	ands	r2, r1
 8002b22:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	2201      	movs	r2, #1
 8002b28:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8002b30:	7ffb      	ldrb	r3, [r7, #31]
}
 8002b32:	4618      	mov	r0, r3
 8002b34:	3724      	adds	r7, #36	@ 0x24
 8002b36:	46bd      	mov	sp, r7
 8002b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3c:	4770      	bx	lr
	...

08002b40 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b086      	sub	sp, #24
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002b4c:	f7ff f99e 	bl	8001e8c <HAL_GetTick>
 8002b50:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d101      	bne.n	8002b5c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002b58:	2301      	movs	r3, #1
 8002b5a:	e099      	b.n	8002c90 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2202      	movs	r2, #2
 8002b60:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2200      	movs	r2, #0
 8002b68:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	681a      	ldr	r2, [r3, #0]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f022 0201 	bic.w	r2, r2, #1
 8002b7a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b7c:	e00f      	b.n	8002b9e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b7e:	f7ff f985 	bl	8001e8c <HAL_GetTick>
 8002b82:	4602      	mov	r2, r0
 8002b84:	693b      	ldr	r3, [r7, #16]
 8002b86:	1ad3      	subs	r3, r2, r3
 8002b88:	2b05      	cmp	r3, #5
 8002b8a:	d908      	bls.n	8002b9e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2220      	movs	r2, #32
 8002b90:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2203      	movs	r2, #3
 8002b96:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002b9a:	2303      	movs	r3, #3
 8002b9c:	e078      	b.n	8002c90 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f003 0301 	and.w	r3, r3, #1
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d1e8      	bne.n	8002b7e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002bb4:	697a      	ldr	r2, [r7, #20]
 8002bb6:	4b38      	ldr	r3, [pc, #224]	@ (8002c98 <HAL_DMA_Init+0x158>)
 8002bb8:	4013      	ands	r3, r2
 8002bba:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	685a      	ldr	r2, [r3, #4]
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	689b      	ldr	r3, [r3, #8]
 8002bc4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002bca:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	691b      	ldr	r3, [r3, #16]
 8002bd0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bd6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	699b      	ldr	r3, [r3, #24]
 8002bdc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002be2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6a1b      	ldr	r3, [r3, #32]
 8002be8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002bea:	697a      	ldr	r2, [r7, #20]
 8002bec:	4313      	orrs	r3, r2
 8002bee:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bf4:	2b04      	cmp	r3, #4
 8002bf6:	d107      	bne.n	8002c08 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c00:	4313      	orrs	r3, r2
 8002c02:	697a      	ldr	r2, [r7, #20]
 8002c04:	4313      	orrs	r3, r2
 8002c06:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	697a      	ldr	r2, [r7, #20]
 8002c0e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	695b      	ldr	r3, [r3, #20]
 8002c16:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002c18:	697b      	ldr	r3, [r7, #20]
 8002c1a:	f023 0307 	bic.w	r3, r3, #7
 8002c1e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c24:	697a      	ldr	r2, [r7, #20]
 8002c26:	4313      	orrs	r3, r2
 8002c28:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c2e:	2b04      	cmp	r3, #4
 8002c30:	d117      	bne.n	8002c62 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c36:	697a      	ldr	r2, [r7, #20]
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d00e      	beq.n	8002c62 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002c44:	6878      	ldr	r0, [r7, #4]
 8002c46:	f000 fb01 	bl	800324c <DMA_CheckFifoParam>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d008      	beq.n	8002c62 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2240      	movs	r2, #64	@ 0x40
 8002c54:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2201      	movs	r2, #1
 8002c5a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e016      	b.n	8002c90 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	697a      	ldr	r2, [r7, #20]
 8002c68:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002c6a:	6878      	ldr	r0, [r7, #4]
 8002c6c:	f000 fab8 	bl	80031e0 <DMA_CalcBaseAndBitshift>
 8002c70:	4603      	mov	r3, r0
 8002c72:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c78:	223f      	movs	r2, #63	@ 0x3f
 8002c7a:	409a      	lsls	r2, r3
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2200      	movs	r2, #0
 8002c84:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2201      	movs	r2, #1
 8002c8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002c8e:	2300      	movs	r3, #0
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	3718      	adds	r7, #24
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}
 8002c98:	f010803f 	.word	0xf010803f

08002c9c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b086      	sub	sp, #24
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	60f8      	str	r0, [r7, #12]
 8002ca4:	60b9      	str	r1, [r7, #8]
 8002ca6:	607a      	str	r2, [r7, #4]
 8002ca8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002caa:	2300      	movs	r3, #0
 8002cac:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cb2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002cba:	2b01      	cmp	r3, #1
 8002cbc:	d101      	bne.n	8002cc2 <HAL_DMA_Start_IT+0x26>
 8002cbe:	2302      	movs	r3, #2
 8002cc0:	e040      	b.n	8002d44 <HAL_DMA_Start_IT+0xa8>
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	2201      	movs	r2, #1
 8002cc6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002cd0:	b2db      	uxtb	r3, r3
 8002cd2:	2b01      	cmp	r3, #1
 8002cd4:	d12f      	bne.n	8002d36 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	2202      	movs	r2, #2
 8002cda:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	687a      	ldr	r2, [r7, #4]
 8002ce8:	68b9      	ldr	r1, [r7, #8]
 8002cea:	68f8      	ldr	r0, [r7, #12]
 8002cec:	f000 fa4a 	bl	8003184 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cf4:	223f      	movs	r2, #63	@ 0x3f
 8002cf6:	409a      	lsls	r2, r3
 8002cf8:	693b      	ldr	r3, [r7, #16]
 8002cfa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	681a      	ldr	r2, [r3, #0]
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f042 0216 	orr.w	r2, r2, #22
 8002d0a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d007      	beq.n	8002d24 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	681a      	ldr	r2, [r3, #0]
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f042 0208 	orr.w	r2, r2, #8
 8002d22:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	681a      	ldr	r2, [r3, #0]
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f042 0201 	orr.w	r2, r2, #1
 8002d32:	601a      	str	r2, [r3, #0]
 8002d34:	e005      	b.n	8002d42 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	2200      	movs	r2, #0
 8002d3a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002d3e:	2302      	movs	r3, #2
 8002d40:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002d42:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	3718      	adds	r7, #24
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd80      	pop	{r7, pc}

08002d4c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b084      	sub	sp, #16
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d58:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002d5a:	f7ff f897 	bl	8001e8c <HAL_GetTick>
 8002d5e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002d66:	b2db      	uxtb	r3, r3
 8002d68:	2b02      	cmp	r3, #2
 8002d6a:	d008      	beq.n	8002d7e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2280      	movs	r2, #128	@ 0x80
 8002d70:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2200      	movs	r2, #0
 8002d76:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	e052      	b.n	8002e24 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f022 0216 	bic.w	r2, r2, #22
 8002d8c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	695a      	ldr	r2, [r3, #20]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002d9c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d103      	bne.n	8002dae <HAL_DMA_Abort+0x62>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d007      	beq.n	8002dbe <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f022 0208 	bic.w	r2, r2, #8
 8002dbc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	681a      	ldr	r2, [r3, #0]
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f022 0201 	bic.w	r2, r2, #1
 8002dcc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002dce:	e013      	b.n	8002df8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002dd0:	f7ff f85c 	bl	8001e8c <HAL_GetTick>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	68bb      	ldr	r3, [r7, #8]
 8002dd8:	1ad3      	subs	r3, r2, r3
 8002dda:	2b05      	cmp	r3, #5
 8002ddc:	d90c      	bls.n	8002df8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2220      	movs	r2, #32
 8002de2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2203      	movs	r2, #3
 8002de8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2200      	movs	r2, #0
 8002df0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002df4:	2303      	movs	r3, #3
 8002df6:	e015      	b.n	8002e24 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f003 0301 	and.w	r3, r3, #1
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d1e4      	bne.n	8002dd0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e0a:	223f      	movs	r2, #63	@ 0x3f
 8002e0c:	409a      	lsls	r2, r3
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2201      	movs	r2, #1
 8002e16:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002e22:	2300      	movs	r3, #0
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	3710      	adds	r7, #16
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}

08002e2c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b083      	sub	sp, #12
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e3a:	b2db      	uxtb	r3, r3
 8002e3c:	2b02      	cmp	r3, #2
 8002e3e:	d004      	beq.n	8002e4a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2280      	movs	r2, #128	@ 0x80
 8002e44:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e00c      	b.n	8002e64 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2205      	movs	r2, #5
 8002e4e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	681a      	ldr	r2, [r3, #0]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f022 0201 	bic.w	r2, r2, #1
 8002e60:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002e62:	2300      	movs	r3, #0
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	370c      	adds	r7, #12
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6e:	4770      	bx	lr

08002e70 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b086      	sub	sp, #24
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002e7c:	4b8e      	ldr	r3, [pc, #568]	@ (80030b8 <HAL_DMA_IRQHandler+0x248>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4a8e      	ldr	r2, [pc, #568]	@ (80030bc <HAL_DMA_IRQHandler+0x24c>)
 8002e82:	fba2 2303 	umull	r2, r3, r2, r3
 8002e86:	0a9b      	lsrs	r3, r3, #10
 8002e88:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e8e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002e90:	693b      	ldr	r3, [r7, #16]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e9a:	2208      	movs	r2, #8
 8002e9c:	409a      	lsls	r2, r3
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d01a      	beq.n	8002edc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f003 0304 	and.w	r3, r3, #4
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d013      	beq.n	8002edc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	681a      	ldr	r2, [r3, #0]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f022 0204 	bic.w	r2, r2, #4
 8002ec2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ec8:	2208      	movs	r2, #8
 8002eca:	409a      	lsls	r2, r3
 8002ecc:	693b      	ldr	r3, [r7, #16]
 8002ece:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ed4:	f043 0201 	orr.w	r2, r3, #1
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	409a      	lsls	r2, r3
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	4013      	ands	r3, r2
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d012      	beq.n	8002f12 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	695b      	ldr	r3, [r3, #20]
 8002ef2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d00b      	beq.n	8002f12 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002efe:	2201      	movs	r2, #1
 8002f00:	409a      	lsls	r2, r3
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f0a:	f043 0202 	orr.w	r2, r3, #2
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f16:	2204      	movs	r2, #4
 8002f18:	409a      	lsls	r2, r3
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d012      	beq.n	8002f48 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f003 0302 	and.w	r3, r3, #2
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d00b      	beq.n	8002f48 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f34:	2204      	movs	r2, #4
 8002f36:	409a      	lsls	r2, r3
 8002f38:	693b      	ldr	r3, [r7, #16]
 8002f3a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f40:	f043 0204 	orr.w	r2, r3, #4
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f4c:	2210      	movs	r2, #16
 8002f4e:	409a      	lsls	r2, r3
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	4013      	ands	r3, r2
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d043      	beq.n	8002fe0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f003 0308 	and.w	r3, r3, #8
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d03c      	beq.n	8002fe0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f6a:	2210      	movs	r2, #16
 8002f6c:	409a      	lsls	r2, r3
 8002f6e:	693b      	ldr	r3, [r7, #16]
 8002f70:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d018      	beq.n	8002fb2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d108      	bne.n	8002fa0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d024      	beq.n	8002fe0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f9a:	6878      	ldr	r0, [r7, #4]
 8002f9c:	4798      	blx	r3
 8002f9e:	e01f      	b.n	8002fe0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d01b      	beq.n	8002fe0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fac:	6878      	ldr	r0, [r7, #4]
 8002fae:	4798      	blx	r3
 8002fb0:	e016      	b.n	8002fe0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d107      	bne.n	8002fd0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	681a      	ldr	r2, [r3, #0]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f022 0208 	bic.w	r2, r2, #8
 8002fce:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d003      	beq.n	8002fe0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fdc:	6878      	ldr	r0, [r7, #4]
 8002fde:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fe4:	2220      	movs	r2, #32
 8002fe6:	409a      	lsls	r2, r3
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	4013      	ands	r3, r2
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	f000 808f 	beq.w	8003110 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f003 0310 	and.w	r3, r3, #16
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	f000 8087 	beq.w	8003110 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003006:	2220      	movs	r2, #32
 8003008:	409a      	lsls	r2, r3
 800300a:	693b      	ldr	r3, [r7, #16]
 800300c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003014:	b2db      	uxtb	r3, r3
 8003016:	2b05      	cmp	r3, #5
 8003018:	d136      	bne.n	8003088 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f022 0216 	bic.w	r2, r2, #22
 8003028:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	695a      	ldr	r2, [r3, #20]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003038:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800303e:	2b00      	cmp	r3, #0
 8003040:	d103      	bne.n	800304a <HAL_DMA_IRQHandler+0x1da>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003046:	2b00      	cmp	r3, #0
 8003048:	d007      	beq.n	800305a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	681a      	ldr	r2, [r3, #0]
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f022 0208 	bic.w	r2, r2, #8
 8003058:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800305e:	223f      	movs	r2, #63	@ 0x3f
 8003060:	409a      	lsls	r2, r3
 8003062:	693b      	ldr	r3, [r7, #16]
 8003064:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2201      	movs	r2, #1
 800306a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2200      	movs	r2, #0
 8003072:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800307a:	2b00      	cmp	r3, #0
 800307c:	d07e      	beq.n	800317c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003082:	6878      	ldr	r0, [r7, #4]
 8003084:	4798      	blx	r3
        }
        return;
 8003086:	e079      	b.n	800317c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003092:	2b00      	cmp	r3, #0
 8003094:	d01d      	beq.n	80030d2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d10d      	bne.n	80030c0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d031      	beq.n	8003110 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030b0:	6878      	ldr	r0, [r7, #4]
 80030b2:	4798      	blx	r3
 80030b4:	e02c      	b.n	8003110 <HAL_DMA_IRQHandler+0x2a0>
 80030b6:	bf00      	nop
 80030b8:	20000000 	.word	0x20000000
 80030bc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d023      	beq.n	8003110 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030cc:	6878      	ldr	r0, [r7, #4]
 80030ce:	4798      	blx	r3
 80030d0:	e01e      	b.n	8003110 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d10f      	bne.n	8003100 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	681a      	ldr	r2, [r3, #0]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f022 0210 	bic.w	r2, r2, #16
 80030ee:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2201      	movs	r2, #1
 80030f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2200      	movs	r2, #0
 80030fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003104:	2b00      	cmp	r3, #0
 8003106:	d003      	beq.n	8003110 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800310c:	6878      	ldr	r0, [r7, #4]
 800310e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003114:	2b00      	cmp	r3, #0
 8003116:	d032      	beq.n	800317e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800311c:	f003 0301 	and.w	r3, r3, #1
 8003120:	2b00      	cmp	r3, #0
 8003122:	d022      	beq.n	800316a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2205      	movs	r2, #5
 8003128:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	681a      	ldr	r2, [r3, #0]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f022 0201 	bic.w	r2, r2, #1
 800313a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	3301      	adds	r3, #1
 8003140:	60bb      	str	r3, [r7, #8]
 8003142:	697a      	ldr	r2, [r7, #20]
 8003144:	429a      	cmp	r2, r3
 8003146:	d307      	bcc.n	8003158 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f003 0301 	and.w	r3, r3, #1
 8003152:	2b00      	cmp	r3, #0
 8003154:	d1f2      	bne.n	800313c <HAL_DMA_IRQHandler+0x2cc>
 8003156:	e000      	b.n	800315a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003158:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2201      	movs	r2, #1
 800315e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2200      	movs	r2, #0
 8003166:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800316e:	2b00      	cmp	r3, #0
 8003170:	d005      	beq.n	800317e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003176:	6878      	ldr	r0, [r7, #4]
 8003178:	4798      	blx	r3
 800317a:	e000      	b.n	800317e <HAL_DMA_IRQHandler+0x30e>
        return;
 800317c:	bf00      	nop
    }
  }
}
 800317e:	3718      	adds	r7, #24
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}

08003184 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003184:	b480      	push	{r7}
 8003186:	b085      	sub	sp, #20
 8003188:	af00      	add	r7, sp, #0
 800318a:	60f8      	str	r0, [r7, #12]
 800318c:	60b9      	str	r1, [r7, #8]
 800318e:	607a      	str	r2, [r7, #4]
 8003190:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80031a0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	683a      	ldr	r2, [r7, #0]
 80031a8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	689b      	ldr	r3, [r3, #8]
 80031ae:	2b40      	cmp	r3, #64	@ 0x40
 80031b0:	d108      	bne.n	80031c4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	687a      	ldr	r2, [r7, #4]
 80031b8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	68ba      	ldr	r2, [r7, #8]
 80031c0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80031c2:	e007      	b.n	80031d4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	68ba      	ldr	r2, [r7, #8]
 80031ca:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	687a      	ldr	r2, [r7, #4]
 80031d2:	60da      	str	r2, [r3, #12]
}
 80031d4:	bf00      	nop
 80031d6:	3714      	adds	r7, #20
 80031d8:	46bd      	mov	sp, r7
 80031da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031de:	4770      	bx	lr

080031e0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b085      	sub	sp, #20
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	b2db      	uxtb	r3, r3
 80031ee:	3b10      	subs	r3, #16
 80031f0:	4a14      	ldr	r2, [pc, #80]	@ (8003244 <DMA_CalcBaseAndBitshift+0x64>)
 80031f2:	fba2 2303 	umull	r2, r3, r2, r3
 80031f6:	091b      	lsrs	r3, r3, #4
 80031f8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80031fa:	4a13      	ldr	r2, [pc, #76]	@ (8003248 <DMA_CalcBaseAndBitshift+0x68>)
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	4413      	add	r3, r2
 8003200:	781b      	ldrb	r3, [r3, #0]
 8003202:	461a      	mov	r2, r3
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2b03      	cmp	r3, #3
 800320c:	d909      	bls.n	8003222 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003216:	f023 0303 	bic.w	r3, r3, #3
 800321a:	1d1a      	adds	r2, r3, #4
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003220:	e007      	b.n	8003232 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800322a:	f023 0303 	bic.w	r3, r3, #3
 800322e:	687a      	ldr	r2, [r7, #4]
 8003230:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003236:	4618      	mov	r0, r3
 8003238:	3714      	adds	r7, #20
 800323a:	46bd      	mov	sp, r7
 800323c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003240:	4770      	bx	lr
 8003242:	bf00      	nop
 8003244:	aaaaaaab 	.word	0xaaaaaaab
 8003248:	080062b0 	.word	0x080062b0

0800324c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800324c:	b480      	push	{r7}
 800324e:	b085      	sub	sp, #20
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003254:	2300      	movs	r3, #0
 8003256:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800325c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	699b      	ldr	r3, [r3, #24]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d11f      	bne.n	80032a6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	2b03      	cmp	r3, #3
 800326a:	d856      	bhi.n	800331a <DMA_CheckFifoParam+0xce>
 800326c:	a201      	add	r2, pc, #4	@ (adr r2, 8003274 <DMA_CheckFifoParam+0x28>)
 800326e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003272:	bf00      	nop
 8003274:	08003285 	.word	0x08003285
 8003278:	08003297 	.word	0x08003297
 800327c:	08003285 	.word	0x08003285
 8003280:	0800331b 	.word	0x0800331b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003288:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800328c:	2b00      	cmp	r3, #0
 800328e:	d046      	beq.n	800331e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003290:	2301      	movs	r3, #1
 8003292:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003294:	e043      	b.n	800331e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800329a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800329e:	d140      	bne.n	8003322 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80032a0:	2301      	movs	r3, #1
 80032a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032a4:	e03d      	b.n	8003322 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	699b      	ldr	r3, [r3, #24]
 80032aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80032ae:	d121      	bne.n	80032f4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	2b03      	cmp	r3, #3
 80032b4:	d837      	bhi.n	8003326 <DMA_CheckFifoParam+0xda>
 80032b6:	a201      	add	r2, pc, #4	@ (adr r2, 80032bc <DMA_CheckFifoParam+0x70>)
 80032b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032bc:	080032cd 	.word	0x080032cd
 80032c0:	080032d3 	.word	0x080032d3
 80032c4:	080032cd 	.word	0x080032cd
 80032c8:	080032e5 	.word	0x080032e5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80032cc:	2301      	movs	r3, #1
 80032ce:	73fb      	strb	r3, [r7, #15]
      break;
 80032d0:	e030      	b.n	8003334 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032d6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d025      	beq.n	800332a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80032de:	2301      	movs	r3, #1
 80032e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032e2:	e022      	b.n	800332a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032e8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80032ec:	d11f      	bne.n	800332e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
 80032f0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80032f2:	e01c      	b.n	800332e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80032f4:	68bb      	ldr	r3, [r7, #8]
 80032f6:	2b02      	cmp	r3, #2
 80032f8:	d903      	bls.n	8003302 <DMA_CheckFifoParam+0xb6>
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	2b03      	cmp	r3, #3
 80032fe:	d003      	beq.n	8003308 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003300:	e018      	b.n	8003334 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003302:	2301      	movs	r3, #1
 8003304:	73fb      	strb	r3, [r7, #15]
      break;
 8003306:	e015      	b.n	8003334 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800330c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003310:	2b00      	cmp	r3, #0
 8003312:	d00e      	beq.n	8003332 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003314:	2301      	movs	r3, #1
 8003316:	73fb      	strb	r3, [r7, #15]
      break;
 8003318:	e00b      	b.n	8003332 <DMA_CheckFifoParam+0xe6>
      break;
 800331a:	bf00      	nop
 800331c:	e00a      	b.n	8003334 <DMA_CheckFifoParam+0xe8>
      break;
 800331e:	bf00      	nop
 8003320:	e008      	b.n	8003334 <DMA_CheckFifoParam+0xe8>
      break;
 8003322:	bf00      	nop
 8003324:	e006      	b.n	8003334 <DMA_CheckFifoParam+0xe8>
      break;
 8003326:	bf00      	nop
 8003328:	e004      	b.n	8003334 <DMA_CheckFifoParam+0xe8>
      break;
 800332a:	bf00      	nop
 800332c:	e002      	b.n	8003334 <DMA_CheckFifoParam+0xe8>
      break;   
 800332e:	bf00      	nop
 8003330:	e000      	b.n	8003334 <DMA_CheckFifoParam+0xe8>
      break;
 8003332:	bf00      	nop
    }
  } 
  
  return status; 
 8003334:	7bfb      	ldrb	r3, [r7, #15]
}
 8003336:	4618      	mov	r0, r3
 8003338:	3714      	adds	r7, #20
 800333a:	46bd      	mov	sp, r7
 800333c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003340:	4770      	bx	lr
 8003342:	bf00      	nop

08003344 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003344:	b480      	push	{r7}
 8003346:	b089      	sub	sp, #36	@ 0x24
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
 800334c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800334e:	2300      	movs	r3, #0
 8003350:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003352:	2300      	movs	r3, #0
 8003354:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003356:	2300      	movs	r3, #0
 8003358:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800335a:	2300      	movs	r3, #0
 800335c:	61fb      	str	r3, [r7, #28]
 800335e:	e165      	b.n	800362c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003360:	2201      	movs	r2, #1
 8003362:	69fb      	ldr	r3, [r7, #28]
 8003364:	fa02 f303 	lsl.w	r3, r2, r3
 8003368:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	697a      	ldr	r2, [r7, #20]
 8003370:	4013      	ands	r3, r2
 8003372:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003374:	693a      	ldr	r2, [r7, #16]
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	429a      	cmp	r2, r3
 800337a:	f040 8154 	bne.w	8003626 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	f003 0303 	and.w	r3, r3, #3
 8003386:	2b01      	cmp	r3, #1
 8003388:	d005      	beq.n	8003396 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003392:	2b02      	cmp	r3, #2
 8003394:	d130      	bne.n	80033f8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	689b      	ldr	r3, [r3, #8]
 800339a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800339c:	69fb      	ldr	r3, [r7, #28]
 800339e:	005b      	lsls	r3, r3, #1
 80033a0:	2203      	movs	r2, #3
 80033a2:	fa02 f303 	lsl.w	r3, r2, r3
 80033a6:	43db      	mvns	r3, r3
 80033a8:	69ba      	ldr	r2, [r7, #24]
 80033aa:	4013      	ands	r3, r2
 80033ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	68da      	ldr	r2, [r3, #12]
 80033b2:	69fb      	ldr	r3, [r7, #28]
 80033b4:	005b      	lsls	r3, r3, #1
 80033b6:	fa02 f303 	lsl.w	r3, r2, r3
 80033ba:	69ba      	ldr	r2, [r7, #24]
 80033bc:	4313      	orrs	r3, r2
 80033be:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	69ba      	ldr	r2, [r7, #24]
 80033c4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80033cc:	2201      	movs	r2, #1
 80033ce:	69fb      	ldr	r3, [r7, #28]
 80033d0:	fa02 f303 	lsl.w	r3, r2, r3
 80033d4:	43db      	mvns	r3, r3
 80033d6:	69ba      	ldr	r2, [r7, #24]
 80033d8:	4013      	ands	r3, r2
 80033da:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	091b      	lsrs	r3, r3, #4
 80033e2:	f003 0201 	and.w	r2, r3, #1
 80033e6:	69fb      	ldr	r3, [r7, #28]
 80033e8:	fa02 f303 	lsl.w	r3, r2, r3
 80033ec:	69ba      	ldr	r2, [r7, #24]
 80033ee:	4313      	orrs	r3, r2
 80033f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	69ba      	ldr	r2, [r7, #24]
 80033f6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	f003 0303 	and.w	r3, r3, #3
 8003400:	2b03      	cmp	r3, #3
 8003402:	d017      	beq.n	8003434 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	68db      	ldr	r3, [r3, #12]
 8003408:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800340a:	69fb      	ldr	r3, [r7, #28]
 800340c:	005b      	lsls	r3, r3, #1
 800340e:	2203      	movs	r2, #3
 8003410:	fa02 f303 	lsl.w	r3, r2, r3
 8003414:	43db      	mvns	r3, r3
 8003416:	69ba      	ldr	r2, [r7, #24]
 8003418:	4013      	ands	r3, r2
 800341a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	689a      	ldr	r2, [r3, #8]
 8003420:	69fb      	ldr	r3, [r7, #28]
 8003422:	005b      	lsls	r3, r3, #1
 8003424:	fa02 f303 	lsl.w	r3, r2, r3
 8003428:	69ba      	ldr	r2, [r7, #24]
 800342a:	4313      	orrs	r3, r2
 800342c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	69ba      	ldr	r2, [r7, #24]
 8003432:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	f003 0303 	and.w	r3, r3, #3
 800343c:	2b02      	cmp	r3, #2
 800343e:	d123      	bne.n	8003488 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003440:	69fb      	ldr	r3, [r7, #28]
 8003442:	08da      	lsrs	r2, r3, #3
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	3208      	adds	r2, #8
 8003448:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800344c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800344e:	69fb      	ldr	r3, [r7, #28]
 8003450:	f003 0307 	and.w	r3, r3, #7
 8003454:	009b      	lsls	r3, r3, #2
 8003456:	220f      	movs	r2, #15
 8003458:	fa02 f303 	lsl.w	r3, r2, r3
 800345c:	43db      	mvns	r3, r3
 800345e:	69ba      	ldr	r2, [r7, #24]
 8003460:	4013      	ands	r3, r2
 8003462:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	691a      	ldr	r2, [r3, #16]
 8003468:	69fb      	ldr	r3, [r7, #28]
 800346a:	f003 0307 	and.w	r3, r3, #7
 800346e:	009b      	lsls	r3, r3, #2
 8003470:	fa02 f303 	lsl.w	r3, r2, r3
 8003474:	69ba      	ldr	r2, [r7, #24]
 8003476:	4313      	orrs	r3, r2
 8003478:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800347a:	69fb      	ldr	r3, [r7, #28]
 800347c:	08da      	lsrs	r2, r3, #3
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	3208      	adds	r2, #8
 8003482:	69b9      	ldr	r1, [r7, #24]
 8003484:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800348e:	69fb      	ldr	r3, [r7, #28]
 8003490:	005b      	lsls	r3, r3, #1
 8003492:	2203      	movs	r2, #3
 8003494:	fa02 f303 	lsl.w	r3, r2, r3
 8003498:	43db      	mvns	r3, r3
 800349a:	69ba      	ldr	r2, [r7, #24]
 800349c:	4013      	ands	r3, r2
 800349e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	f003 0203 	and.w	r2, r3, #3
 80034a8:	69fb      	ldr	r3, [r7, #28]
 80034aa:	005b      	lsls	r3, r3, #1
 80034ac:	fa02 f303 	lsl.w	r3, r2, r3
 80034b0:	69ba      	ldr	r2, [r7, #24]
 80034b2:	4313      	orrs	r3, r2
 80034b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	69ba      	ldr	r2, [r7, #24]
 80034ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	f000 80ae 	beq.w	8003626 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034ca:	2300      	movs	r3, #0
 80034cc:	60fb      	str	r3, [r7, #12]
 80034ce:	4b5d      	ldr	r3, [pc, #372]	@ (8003644 <HAL_GPIO_Init+0x300>)
 80034d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034d2:	4a5c      	ldr	r2, [pc, #368]	@ (8003644 <HAL_GPIO_Init+0x300>)
 80034d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80034d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80034da:	4b5a      	ldr	r3, [pc, #360]	@ (8003644 <HAL_GPIO_Init+0x300>)
 80034dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034e2:	60fb      	str	r3, [r7, #12]
 80034e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80034e6:	4a58      	ldr	r2, [pc, #352]	@ (8003648 <HAL_GPIO_Init+0x304>)
 80034e8:	69fb      	ldr	r3, [r7, #28]
 80034ea:	089b      	lsrs	r3, r3, #2
 80034ec:	3302      	adds	r3, #2
 80034ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80034f4:	69fb      	ldr	r3, [r7, #28]
 80034f6:	f003 0303 	and.w	r3, r3, #3
 80034fa:	009b      	lsls	r3, r3, #2
 80034fc:	220f      	movs	r2, #15
 80034fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003502:	43db      	mvns	r3, r3
 8003504:	69ba      	ldr	r2, [r7, #24]
 8003506:	4013      	ands	r3, r2
 8003508:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	4a4f      	ldr	r2, [pc, #316]	@ (800364c <HAL_GPIO_Init+0x308>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d025      	beq.n	800355e <HAL_GPIO_Init+0x21a>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	4a4e      	ldr	r2, [pc, #312]	@ (8003650 <HAL_GPIO_Init+0x30c>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d01f      	beq.n	800355a <HAL_GPIO_Init+0x216>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	4a4d      	ldr	r2, [pc, #308]	@ (8003654 <HAL_GPIO_Init+0x310>)
 800351e:	4293      	cmp	r3, r2
 8003520:	d019      	beq.n	8003556 <HAL_GPIO_Init+0x212>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	4a4c      	ldr	r2, [pc, #304]	@ (8003658 <HAL_GPIO_Init+0x314>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d013      	beq.n	8003552 <HAL_GPIO_Init+0x20e>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	4a4b      	ldr	r2, [pc, #300]	@ (800365c <HAL_GPIO_Init+0x318>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d00d      	beq.n	800354e <HAL_GPIO_Init+0x20a>
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	4a4a      	ldr	r2, [pc, #296]	@ (8003660 <HAL_GPIO_Init+0x31c>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d007      	beq.n	800354a <HAL_GPIO_Init+0x206>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	4a49      	ldr	r2, [pc, #292]	@ (8003664 <HAL_GPIO_Init+0x320>)
 800353e:	4293      	cmp	r3, r2
 8003540:	d101      	bne.n	8003546 <HAL_GPIO_Init+0x202>
 8003542:	2306      	movs	r3, #6
 8003544:	e00c      	b.n	8003560 <HAL_GPIO_Init+0x21c>
 8003546:	2307      	movs	r3, #7
 8003548:	e00a      	b.n	8003560 <HAL_GPIO_Init+0x21c>
 800354a:	2305      	movs	r3, #5
 800354c:	e008      	b.n	8003560 <HAL_GPIO_Init+0x21c>
 800354e:	2304      	movs	r3, #4
 8003550:	e006      	b.n	8003560 <HAL_GPIO_Init+0x21c>
 8003552:	2303      	movs	r3, #3
 8003554:	e004      	b.n	8003560 <HAL_GPIO_Init+0x21c>
 8003556:	2302      	movs	r3, #2
 8003558:	e002      	b.n	8003560 <HAL_GPIO_Init+0x21c>
 800355a:	2301      	movs	r3, #1
 800355c:	e000      	b.n	8003560 <HAL_GPIO_Init+0x21c>
 800355e:	2300      	movs	r3, #0
 8003560:	69fa      	ldr	r2, [r7, #28]
 8003562:	f002 0203 	and.w	r2, r2, #3
 8003566:	0092      	lsls	r2, r2, #2
 8003568:	4093      	lsls	r3, r2
 800356a:	69ba      	ldr	r2, [r7, #24]
 800356c:	4313      	orrs	r3, r2
 800356e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003570:	4935      	ldr	r1, [pc, #212]	@ (8003648 <HAL_GPIO_Init+0x304>)
 8003572:	69fb      	ldr	r3, [r7, #28]
 8003574:	089b      	lsrs	r3, r3, #2
 8003576:	3302      	adds	r3, #2
 8003578:	69ba      	ldr	r2, [r7, #24]
 800357a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800357e:	4b3a      	ldr	r3, [pc, #232]	@ (8003668 <HAL_GPIO_Init+0x324>)
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003584:	693b      	ldr	r3, [r7, #16]
 8003586:	43db      	mvns	r3, r3
 8003588:	69ba      	ldr	r2, [r7, #24]
 800358a:	4013      	ands	r3, r2
 800358c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003596:	2b00      	cmp	r3, #0
 8003598:	d003      	beq.n	80035a2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800359a:	69ba      	ldr	r2, [r7, #24]
 800359c:	693b      	ldr	r3, [r7, #16]
 800359e:	4313      	orrs	r3, r2
 80035a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80035a2:	4a31      	ldr	r2, [pc, #196]	@ (8003668 <HAL_GPIO_Init+0x324>)
 80035a4:	69bb      	ldr	r3, [r7, #24]
 80035a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80035a8:	4b2f      	ldr	r3, [pc, #188]	@ (8003668 <HAL_GPIO_Init+0x324>)
 80035aa:	68db      	ldr	r3, [r3, #12]
 80035ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035ae:	693b      	ldr	r3, [r7, #16]
 80035b0:	43db      	mvns	r3, r3
 80035b2:	69ba      	ldr	r2, [r7, #24]
 80035b4:	4013      	ands	r3, r2
 80035b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d003      	beq.n	80035cc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80035c4:	69ba      	ldr	r2, [r7, #24]
 80035c6:	693b      	ldr	r3, [r7, #16]
 80035c8:	4313      	orrs	r3, r2
 80035ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80035cc:	4a26      	ldr	r2, [pc, #152]	@ (8003668 <HAL_GPIO_Init+0x324>)
 80035ce:	69bb      	ldr	r3, [r7, #24]
 80035d0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80035d2:	4b25      	ldr	r3, [pc, #148]	@ (8003668 <HAL_GPIO_Init+0x324>)
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035d8:	693b      	ldr	r3, [r7, #16]
 80035da:	43db      	mvns	r3, r3
 80035dc:	69ba      	ldr	r2, [r7, #24]
 80035de:	4013      	ands	r3, r2
 80035e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d003      	beq.n	80035f6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80035ee:	69ba      	ldr	r2, [r7, #24]
 80035f0:	693b      	ldr	r3, [r7, #16]
 80035f2:	4313      	orrs	r3, r2
 80035f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80035f6:	4a1c      	ldr	r2, [pc, #112]	@ (8003668 <HAL_GPIO_Init+0x324>)
 80035f8:	69bb      	ldr	r3, [r7, #24]
 80035fa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80035fc:	4b1a      	ldr	r3, [pc, #104]	@ (8003668 <HAL_GPIO_Init+0x324>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003602:	693b      	ldr	r3, [r7, #16]
 8003604:	43db      	mvns	r3, r3
 8003606:	69ba      	ldr	r2, [r7, #24]
 8003608:	4013      	ands	r3, r2
 800360a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003614:	2b00      	cmp	r3, #0
 8003616:	d003      	beq.n	8003620 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003618:	69ba      	ldr	r2, [r7, #24]
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	4313      	orrs	r3, r2
 800361e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003620:	4a11      	ldr	r2, [pc, #68]	@ (8003668 <HAL_GPIO_Init+0x324>)
 8003622:	69bb      	ldr	r3, [r7, #24]
 8003624:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003626:	69fb      	ldr	r3, [r7, #28]
 8003628:	3301      	adds	r3, #1
 800362a:	61fb      	str	r3, [r7, #28]
 800362c:	69fb      	ldr	r3, [r7, #28]
 800362e:	2b0f      	cmp	r3, #15
 8003630:	f67f ae96 	bls.w	8003360 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003634:	bf00      	nop
 8003636:	bf00      	nop
 8003638:	3724      	adds	r7, #36	@ 0x24
 800363a:	46bd      	mov	sp, r7
 800363c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003640:	4770      	bx	lr
 8003642:	bf00      	nop
 8003644:	40023800 	.word	0x40023800
 8003648:	40013800 	.word	0x40013800
 800364c:	40020000 	.word	0x40020000
 8003650:	40020400 	.word	0x40020400
 8003654:	40020800 	.word	0x40020800
 8003658:	40020c00 	.word	0x40020c00
 800365c:	40021000 	.word	0x40021000
 8003660:	40021400 	.word	0x40021400
 8003664:	40021800 	.word	0x40021800
 8003668:	40013c00 	.word	0x40013c00

0800366c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800366c:	b480      	push	{r7}
 800366e:	b083      	sub	sp, #12
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
 8003674:	460b      	mov	r3, r1
 8003676:	807b      	strh	r3, [r7, #2]
 8003678:	4613      	mov	r3, r2
 800367a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800367c:	787b      	ldrb	r3, [r7, #1]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d003      	beq.n	800368a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003682:	887a      	ldrh	r2, [r7, #2]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003688:	e003      	b.n	8003692 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800368a:	887b      	ldrh	r3, [r7, #2]
 800368c:	041a      	lsls	r2, r3, #16
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	619a      	str	r2, [r3, #24]
}
 8003692:	bf00      	nop
 8003694:	370c      	adds	r7, #12
 8003696:	46bd      	mov	sp, r7
 8003698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369c:	4770      	bx	lr
	...

080036a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b084      	sub	sp, #16
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
 80036a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d101      	bne.n	80036b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036b0:	2301      	movs	r3, #1
 80036b2:	e0cc      	b.n	800384e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80036b4:	4b68      	ldr	r3, [pc, #416]	@ (8003858 <HAL_RCC_ClockConfig+0x1b8>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f003 030f 	and.w	r3, r3, #15
 80036bc:	683a      	ldr	r2, [r7, #0]
 80036be:	429a      	cmp	r2, r3
 80036c0:	d90c      	bls.n	80036dc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036c2:	4b65      	ldr	r3, [pc, #404]	@ (8003858 <HAL_RCC_ClockConfig+0x1b8>)
 80036c4:	683a      	ldr	r2, [r7, #0]
 80036c6:	b2d2      	uxtb	r2, r2
 80036c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036ca:	4b63      	ldr	r3, [pc, #396]	@ (8003858 <HAL_RCC_ClockConfig+0x1b8>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f003 030f 	and.w	r3, r3, #15
 80036d2:	683a      	ldr	r2, [r7, #0]
 80036d4:	429a      	cmp	r2, r3
 80036d6:	d001      	beq.n	80036dc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80036d8:	2301      	movs	r3, #1
 80036da:	e0b8      	b.n	800384e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f003 0302 	and.w	r3, r3, #2
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d020      	beq.n	800372a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f003 0304 	and.w	r3, r3, #4
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d005      	beq.n	8003700 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80036f4:	4b59      	ldr	r3, [pc, #356]	@ (800385c <HAL_RCC_ClockConfig+0x1bc>)
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	4a58      	ldr	r2, [pc, #352]	@ (800385c <HAL_RCC_ClockConfig+0x1bc>)
 80036fa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80036fe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f003 0308 	and.w	r3, r3, #8
 8003708:	2b00      	cmp	r3, #0
 800370a:	d005      	beq.n	8003718 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800370c:	4b53      	ldr	r3, [pc, #332]	@ (800385c <HAL_RCC_ClockConfig+0x1bc>)
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	4a52      	ldr	r2, [pc, #328]	@ (800385c <HAL_RCC_ClockConfig+0x1bc>)
 8003712:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003716:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003718:	4b50      	ldr	r3, [pc, #320]	@ (800385c <HAL_RCC_ClockConfig+0x1bc>)
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	689b      	ldr	r3, [r3, #8]
 8003724:	494d      	ldr	r1, [pc, #308]	@ (800385c <HAL_RCC_ClockConfig+0x1bc>)
 8003726:	4313      	orrs	r3, r2
 8003728:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f003 0301 	and.w	r3, r3, #1
 8003732:	2b00      	cmp	r3, #0
 8003734:	d044      	beq.n	80037c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	2b01      	cmp	r3, #1
 800373c:	d107      	bne.n	800374e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800373e:	4b47      	ldr	r3, [pc, #284]	@ (800385c <HAL_RCC_ClockConfig+0x1bc>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003746:	2b00      	cmp	r3, #0
 8003748:	d119      	bne.n	800377e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	e07f      	b.n	800384e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	2b02      	cmp	r3, #2
 8003754:	d003      	beq.n	800375e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800375a:	2b03      	cmp	r3, #3
 800375c:	d107      	bne.n	800376e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800375e:	4b3f      	ldr	r3, [pc, #252]	@ (800385c <HAL_RCC_ClockConfig+0x1bc>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003766:	2b00      	cmp	r3, #0
 8003768:	d109      	bne.n	800377e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800376a:	2301      	movs	r3, #1
 800376c:	e06f      	b.n	800384e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800376e:	4b3b      	ldr	r3, [pc, #236]	@ (800385c <HAL_RCC_ClockConfig+0x1bc>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f003 0302 	and.w	r3, r3, #2
 8003776:	2b00      	cmp	r3, #0
 8003778:	d101      	bne.n	800377e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	e067      	b.n	800384e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800377e:	4b37      	ldr	r3, [pc, #220]	@ (800385c <HAL_RCC_ClockConfig+0x1bc>)
 8003780:	689b      	ldr	r3, [r3, #8]
 8003782:	f023 0203 	bic.w	r2, r3, #3
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	4934      	ldr	r1, [pc, #208]	@ (800385c <HAL_RCC_ClockConfig+0x1bc>)
 800378c:	4313      	orrs	r3, r2
 800378e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003790:	f7fe fb7c 	bl	8001e8c <HAL_GetTick>
 8003794:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003796:	e00a      	b.n	80037ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003798:	f7fe fb78 	bl	8001e8c <HAL_GetTick>
 800379c:	4602      	mov	r2, r0
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	1ad3      	subs	r3, r2, r3
 80037a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d901      	bls.n	80037ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80037aa:	2303      	movs	r3, #3
 80037ac:	e04f      	b.n	800384e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037ae:	4b2b      	ldr	r3, [pc, #172]	@ (800385c <HAL_RCC_ClockConfig+0x1bc>)
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	f003 020c 	and.w	r2, r3, #12
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	009b      	lsls	r3, r3, #2
 80037bc:	429a      	cmp	r2, r3
 80037be:	d1eb      	bne.n	8003798 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80037c0:	4b25      	ldr	r3, [pc, #148]	@ (8003858 <HAL_RCC_ClockConfig+0x1b8>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f003 030f 	and.w	r3, r3, #15
 80037c8:	683a      	ldr	r2, [r7, #0]
 80037ca:	429a      	cmp	r2, r3
 80037cc:	d20c      	bcs.n	80037e8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037ce:	4b22      	ldr	r3, [pc, #136]	@ (8003858 <HAL_RCC_ClockConfig+0x1b8>)
 80037d0:	683a      	ldr	r2, [r7, #0]
 80037d2:	b2d2      	uxtb	r2, r2
 80037d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037d6:	4b20      	ldr	r3, [pc, #128]	@ (8003858 <HAL_RCC_ClockConfig+0x1b8>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f003 030f 	and.w	r3, r3, #15
 80037de:	683a      	ldr	r2, [r7, #0]
 80037e0:	429a      	cmp	r2, r3
 80037e2:	d001      	beq.n	80037e8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80037e4:	2301      	movs	r3, #1
 80037e6:	e032      	b.n	800384e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 0304 	and.w	r3, r3, #4
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d008      	beq.n	8003806 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037f4:	4b19      	ldr	r3, [pc, #100]	@ (800385c <HAL_RCC_ClockConfig+0x1bc>)
 80037f6:	689b      	ldr	r3, [r3, #8]
 80037f8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	68db      	ldr	r3, [r3, #12]
 8003800:	4916      	ldr	r1, [pc, #88]	@ (800385c <HAL_RCC_ClockConfig+0x1bc>)
 8003802:	4313      	orrs	r3, r2
 8003804:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f003 0308 	and.w	r3, r3, #8
 800380e:	2b00      	cmp	r3, #0
 8003810:	d009      	beq.n	8003826 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003812:	4b12      	ldr	r3, [pc, #72]	@ (800385c <HAL_RCC_ClockConfig+0x1bc>)
 8003814:	689b      	ldr	r3, [r3, #8]
 8003816:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	691b      	ldr	r3, [r3, #16]
 800381e:	00db      	lsls	r3, r3, #3
 8003820:	490e      	ldr	r1, [pc, #56]	@ (800385c <HAL_RCC_ClockConfig+0x1bc>)
 8003822:	4313      	orrs	r3, r2
 8003824:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003826:	f000 f855 	bl	80038d4 <HAL_RCC_GetSysClockFreq>
 800382a:	4602      	mov	r2, r0
 800382c:	4b0b      	ldr	r3, [pc, #44]	@ (800385c <HAL_RCC_ClockConfig+0x1bc>)
 800382e:	689b      	ldr	r3, [r3, #8]
 8003830:	091b      	lsrs	r3, r3, #4
 8003832:	f003 030f 	and.w	r3, r3, #15
 8003836:	490a      	ldr	r1, [pc, #40]	@ (8003860 <HAL_RCC_ClockConfig+0x1c0>)
 8003838:	5ccb      	ldrb	r3, [r1, r3]
 800383a:	fa22 f303 	lsr.w	r3, r2, r3
 800383e:	4a09      	ldr	r2, [pc, #36]	@ (8003864 <HAL_RCC_ClockConfig+0x1c4>)
 8003840:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003842:	4b09      	ldr	r3, [pc, #36]	@ (8003868 <HAL_RCC_ClockConfig+0x1c8>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4618      	mov	r0, r3
 8003848:	f7fe fadc 	bl	8001e04 <HAL_InitTick>

  return HAL_OK;
 800384c:	2300      	movs	r3, #0
}
 800384e:	4618      	mov	r0, r3
 8003850:	3710      	adds	r7, #16
 8003852:	46bd      	mov	sp, r7
 8003854:	bd80      	pop	{r7, pc}
 8003856:	bf00      	nop
 8003858:	40023c00 	.word	0x40023c00
 800385c:	40023800 	.word	0x40023800
 8003860:	08006298 	.word	0x08006298
 8003864:	20000000 	.word	0x20000000
 8003868:	20000004 	.word	0x20000004

0800386c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800386c:	b480      	push	{r7}
 800386e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003870:	4b03      	ldr	r3, [pc, #12]	@ (8003880 <HAL_RCC_GetHCLKFreq+0x14>)
 8003872:	681b      	ldr	r3, [r3, #0]
}
 8003874:	4618      	mov	r0, r3
 8003876:	46bd      	mov	sp, r7
 8003878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387c:	4770      	bx	lr
 800387e:	bf00      	nop
 8003880:	20000000 	.word	0x20000000

08003884 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003888:	f7ff fff0 	bl	800386c <HAL_RCC_GetHCLKFreq>
 800388c:	4602      	mov	r2, r0
 800388e:	4b05      	ldr	r3, [pc, #20]	@ (80038a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003890:	689b      	ldr	r3, [r3, #8]
 8003892:	0a9b      	lsrs	r3, r3, #10
 8003894:	f003 0307 	and.w	r3, r3, #7
 8003898:	4903      	ldr	r1, [pc, #12]	@ (80038a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800389a:	5ccb      	ldrb	r3, [r1, r3]
 800389c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	bd80      	pop	{r7, pc}
 80038a4:	40023800 	.word	0x40023800
 80038a8:	080062a8 	.word	0x080062a8

080038ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80038b0:	f7ff ffdc 	bl	800386c <HAL_RCC_GetHCLKFreq>
 80038b4:	4602      	mov	r2, r0
 80038b6:	4b05      	ldr	r3, [pc, #20]	@ (80038cc <HAL_RCC_GetPCLK2Freq+0x20>)
 80038b8:	689b      	ldr	r3, [r3, #8]
 80038ba:	0b5b      	lsrs	r3, r3, #13
 80038bc:	f003 0307 	and.w	r3, r3, #7
 80038c0:	4903      	ldr	r1, [pc, #12]	@ (80038d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80038c2:	5ccb      	ldrb	r3, [r1, r3]
 80038c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038c8:	4618      	mov	r0, r3
 80038ca:	bd80      	pop	{r7, pc}
 80038cc:	40023800 	.word	0x40023800
 80038d0:	080062a8 	.word	0x080062a8

080038d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80038d8:	b0ae      	sub	sp, #184	@ 0xb8
 80038da:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80038dc:	2300      	movs	r3, #0
 80038de:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80038e2:	2300      	movs	r3, #0
 80038e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80038e8:	2300      	movs	r3, #0
 80038ea:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80038ee:	2300      	movs	r3, #0
 80038f0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80038f4:	2300      	movs	r3, #0
 80038f6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80038fa:	4bcb      	ldr	r3, [pc, #812]	@ (8003c28 <HAL_RCC_GetSysClockFreq+0x354>)
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	f003 030c 	and.w	r3, r3, #12
 8003902:	2b0c      	cmp	r3, #12
 8003904:	f200 8206 	bhi.w	8003d14 <HAL_RCC_GetSysClockFreq+0x440>
 8003908:	a201      	add	r2, pc, #4	@ (adr r2, 8003910 <HAL_RCC_GetSysClockFreq+0x3c>)
 800390a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800390e:	bf00      	nop
 8003910:	08003945 	.word	0x08003945
 8003914:	08003d15 	.word	0x08003d15
 8003918:	08003d15 	.word	0x08003d15
 800391c:	08003d15 	.word	0x08003d15
 8003920:	0800394d 	.word	0x0800394d
 8003924:	08003d15 	.word	0x08003d15
 8003928:	08003d15 	.word	0x08003d15
 800392c:	08003d15 	.word	0x08003d15
 8003930:	08003955 	.word	0x08003955
 8003934:	08003d15 	.word	0x08003d15
 8003938:	08003d15 	.word	0x08003d15
 800393c:	08003d15 	.word	0x08003d15
 8003940:	08003b45 	.word	0x08003b45
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003944:	4bb9      	ldr	r3, [pc, #740]	@ (8003c2c <HAL_RCC_GetSysClockFreq+0x358>)
 8003946:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800394a:	e1e7      	b.n	8003d1c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800394c:	4bb8      	ldr	r3, [pc, #736]	@ (8003c30 <HAL_RCC_GetSysClockFreq+0x35c>)
 800394e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003952:	e1e3      	b.n	8003d1c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003954:	4bb4      	ldr	r3, [pc, #720]	@ (8003c28 <HAL_RCC_GetSysClockFreq+0x354>)
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800395c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003960:	4bb1      	ldr	r3, [pc, #708]	@ (8003c28 <HAL_RCC_GetSysClockFreq+0x354>)
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003968:	2b00      	cmp	r3, #0
 800396a:	d071      	beq.n	8003a50 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800396c:	4bae      	ldr	r3, [pc, #696]	@ (8003c28 <HAL_RCC_GetSysClockFreq+0x354>)
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	099b      	lsrs	r3, r3, #6
 8003972:	2200      	movs	r2, #0
 8003974:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003978:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800397c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003980:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003984:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003988:	2300      	movs	r3, #0
 800398a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800398e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003992:	4622      	mov	r2, r4
 8003994:	462b      	mov	r3, r5
 8003996:	f04f 0000 	mov.w	r0, #0
 800399a:	f04f 0100 	mov.w	r1, #0
 800399e:	0159      	lsls	r1, r3, #5
 80039a0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80039a4:	0150      	lsls	r0, r2, #5
 80039a6:	4602      	mov	r2, r0
 80039a8:	460b      	mov	r3, r1
 80039aa:	4621      	mov	r1, r4
 80039ac:	1a51      	subs	r1, r2, r1
 80039ae:	6439      	str	r1, [r7, #64]	@ 0x40
 80039b0:	4629      	mov	r1, r5
 80039b2:	eb63 0301 	sbc.w	r3, r3, r1
 80039b6:	647b      	str	r3, [r7, #68]	@ 0x44
 80039b8:	f04f 0200 	mov.w	r2, #0
 80039bc:	f04f 0300 	mov.w	r3, #0
 80039c0:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80039c4:	4649      	mov	r1, r9
 80039c6:	018b      	lsls	r3, r1, #6
 80039c8:	4641      	mov	r1, r8
 80039ca:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80039ce:	4641      	mov	r1, r8
 80039d0:	018a      	lsls	r2, r1, #6
 80039d2:	4641      	mov	r1, r8
 80039d4:	1a51      	subs	r1, r2, r1
 80039d6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80039d8:	4649      	mov	r1, r9
 80039da:	eb63 0301 	sbc.w	r3, r3, r1
 80039de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80039e0:	f04f 0200 	mov.w	r2, #0
 80039e4:	f04f 0300 	mov.w	r3, #0
 80039e8:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80039ec:	4649      	mov	r1, r9
 80039ee:	00cb      	lsls	r3, r1, #3
 80039f0:	4641      	mov	r1, r8
 80039f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80039f6:	4641      	mov	r1, r8
 80039f8:	00ca      	lsls	r2, r1, #3
 80039fa:	4610      	mov	r0, r2
 80039fc:	4619      	mov	r1, r3
 80039fe:	4603      	mov	r3, r0
 8003a00:	4622      	mov	r2, r4
 8003a02:	189b      	adds	r3, r3, r2
 8003a04:	633b      	str	r3, [r7, #48]	@ 0x30
 8003a06:	462b      	mov	r3, r5
 8003a08:	460a      	mov	r2, r1
 8003a0a:	eb42 0303 	adc.w	r3, r2, r3
 8003a0e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003a10:	f04f 0200 	mov.w	r2, #0
 8003a14:	f04f 0300 	mov.w	r3, #0
 8003a18:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003a1c:	4629      	mov	r1, r5
 8003a1e:	024b      	lsls	r3, r1, #9
 8003a20:	4621      	mov	r1, r4
 8003a22:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003a26:	4621      	mov	r1, r4
 8003a28:	024a      	lsls	r2, r1, #9
 8003a2a:	4610      	mov	r0, r2
 8003a2c:	4619      	mov	r1, r3
 8003a2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003a32:	2200      	movs	r2, #0
 8003a34:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003a38:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003a3c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003a40:	f7fd f82c 	bl	8000a9c <__aeabi_uldivmod>
 8003a44:	4602      	mov	r2, r0
 8003a46:	460b      	mov	r3, r1
 8003a48:	4613      	mov	r3, r2
 8003a4a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003a4e:	e067      	b.n	8003b20 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a50:	4b75      	ldr	r3, [pc, #468]	@ (8003c28 <HAL_RCC_GetSysClockFreq+0x354>)
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	099b      	lsrs	r3, r3, #6
 8003a56:	2200      	movs	r2, #0
 8003a58:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003a5c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003a60:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003a64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a68:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003a6e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8003a72:	4622      	mov	r2, r4
 8003a74:	462b      	mov	r3, r5
 8003a76:	f04f 0000 	mov.w	r0, #0
 8003a7a:	f04f 0100 	mov.w	r1, #0
 8003a7e:	0159      	lsls	r1, r3, #5
 8003a80:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a84:	0150      	lsls	r0, r2, #5
 8003a86:	4602      	mov	r2, r0
 8003a88:	460b      	mov	r3, r1
 8003a8a:	4621      	mov	r1, r4
 8003a8c:	1a51      	subs	r1, r2, r1
 8003a8e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003a90:	4629      	mov	r1, r5
 8003a92:	eb63 0301 	sbc.w	r3, r3, r1
 8003a96:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003a98:	f04f 0200 	mov.w	r2, #0
 8003a9c:	f04f 0300 	mov.w	r3, #0
 8003aa0:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8003aa4:	4649      	mov	r1, r9
 8003aa6:	018b      	lsls	r3, r1, #6
 8003aa8:	4641      	mov	r1, r8
 8003aaa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003aae:	4641      	mov	r1, r8
 8003ab0:	018a      	lsls	r2, r1, #6
 8003ab2:	4641      	mov	r1, r8
 8003ab4:	ebb2 0a01 	subs.w	sl, r2, r1
 8003ab8:	4649      	mov	r1, r9
 8003aba:	eb63 0b01 	sbc.w	fp, r3, r1
 8003abe:	f04f 0200 	mov.w	r2, #0
 8003ac2:	f04f 0300 	mov.w	r3, #0
 8003ac6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003aca:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003ace:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003ad2:	4692      	mov	sl, r2
 8003ad4:	469b      	mov	fp, r3
 8003ad6:	4623      	mov	r3, r4
 8003ad8:	eb1a 0303 	adds.w	r3, sl, r3
 8003adc:	623b      	str	r3, [r7, #32]
 8003ade:	462b      	mov	r3, r5
 8003ae0:	eb4b 0303 	adc.w	r3, fp, r3
 8003ae4:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ae6:	f04f 0200 	mov.w	r2, #0
 8003aea:	f04f 0300 	mov.w	r3, #0
 8003aee:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003af2:	4629      	mov	r1, r5
 8003af4:	028b      	lsls	r3, r1, #10
 8003af6:	4621      	mov	r1, r4
 8003af8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003afc:	4621      	mov	r1, r4
 8003afe:	028a      	lsls	r2, r1, #10
 8003b00:	4610      	mov	r0, r2
 8003b02:	4619      	mov	r1, r3
 8003b04:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003b08:	2200      	movs	r2, #0
 8003b0a:	673b      	str	r3, [r7, #112]	@ 0x70
 8003b0c:	677a      	str	r2, [r7, #116]	@ 0x74
 8003b0e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003b12:	f7fc ffc3 	bl	8000a9c <__aeabi_uldivmod>
 8003b16:	4602      	mov	r2, r0
 8003b18:	460b      	mov	r3, r1
 8003b1a:	4613      	mov	r3, r2
 8003b1c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003b20:	4b41      	ldr	r3, [pc, #260]	@ (8003c28 <HAL_RCC_GetSysClockFreq+0x354>)
 8003b22:	685b      	ldr	r3, [r3, #4]
 8003b24:	0c1b      	lsrs	r3, r3, #16
 8003b26:	f003 0303 	and.w	r3, r3, #3
 8003b2a:	3301      	adds	r3, #1
 8003b2c:	005b      	lsls	r3, r3, #1
 8003b2e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8003b32:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003b36:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003b3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b3e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003b42:	e0eb      	b.n	8003d1c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b44:	4b38      	ldr	r3, [pc, #224]	@ (8003c28 <HAL_RCC_GetSysClockFreq+0x354>)
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003b4c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003b50:	4b35      	ldr	r3, [pc, #212]	@ (8003c28 <HAL_RCC_GetSysClockFreq+0x354>)
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d06b      	beq.n	8003c34 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b5c:	4b32      	ldr	r3, [pc, #200]	@ (8003c28 <HAL_RCC_GetSysClockFreq+0x354>)
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	099b      	lsrs	r3, r3, #6
 8003b62:	2200      	movs	r2, #0
 8003b64:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003b66:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003b68:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003b6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b6e:	663b      	str	r3, [r7, #96]	@ 0x60
 8003b70:	2300      	movs	r3, #0
 8003b72:	667b      	str	r3, [r7, #100]	@ 0x64
 8003b74:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003b78:	4622      	mov	r2, r4
 8003b7a:	462b      	mov	r3, r5
 8003b7c:	f04f 0000 	mov.w	r0, #0
 8003b80:	f04f 0100 	mov.w	r1, #0
 8003b84:	0159      	lsls	r1, r3, #5
 8003b86:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b8a:	0150      	lsls	r0, r2, #5
 8003b8c:	4602      	mov	r2, r0
 8003b8e:	460b      	mov	r3, r1
 8003b90:	4621      	mov	r1, r4
 8003b92:	1a51      	subs	r1, r2, r1
 8003b94:	61b9      	str	r1, [r7, #24]
 8003b96:	4629      	mov	r1, r5
 8003b98:	eb63 0301 	sbc.w	r3, r3, r1
 8003b9c:	61fb      	str	r3, [r7, #28]
 8003b9e:	f04f 0200 	mov.w	r2, #0
 8003ba2:	f04f 0300 	mov.w	r3, #0
 8003ba6:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003baa:	4659      	mov	r1, fp
 8003bac:	018b      	lsls	r3, r1, #6
 8003bae:	4651      	mov	r1, sl
 8003bb0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003bb4:	4651      	mov	r1, sl
 8003bb6:	018a      	lsls	r2, r1, #6
 8003bb8:	4651      	mov	r1, sl
 8003bba:	ebb2 0801 	subs.w	r8, r2, r1
 8003bbe:	4659      	mov	r1, fp
 8003bc0:	eb63 0901 	sbc.w	r9, r3, r1
 8003bc4:	f04f 0200 	mov.w	r2, #0
 8003bc8:	f04f 0300 	mov.w	r3, #0
 8003bcc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003bd0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003bd4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003bd8:	4690      	mov	r8, r2
 8003bda:	4699      	mov	r9, r3
 8003bdc:	4623      	mov	r3, r4
 8003bde:	eb18 0303 	adds.w	r3, r8, r3
 8003be2:	613b      	str	r3, [r7, #16]
 8003be4:	462b      	mov	r3, r5
 8003be6:	eb49 0303 	adc.w	r3, r9, r3
 8003bea:	617b      	str	r3, [r7, #20]
 8003bec:	f04f 0200 	mov.w	r2, #0
 8003bf0:	f04f 0300 	mov.w	r3, #0
 8003bf4:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003bf8:	4629      	mov	r1, r5
 8003bfa:	024b      	lsls	r3, r1, #9
 8003bfc:	4621      	mov	r1, r4
 8003bfe:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003c02:	4621      	mov	r1, r4
 8003c04:	024a      	lsls	r2, r1, #9
 8003c06:	4610      	mov	r0, r2
 8003c08:	4619      	mov	r1, r3
 8003c0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003c0e:	2200      	movs	r2, #0
 8003c10:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003c12:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003c14:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003c18:	f7fc ff40 	bl	8000a9c <__aeabi_uldivmod>
 8003c1c:	4602      	mov	r2, r0
 8003c1e:	460b      	mov	r3, r1
 8003c20:	4613      	mov	r3, r2
 8003c22:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003c26:	e065      	b.n	8003cf4 <HAL_RCC_GetSysClockFreq+0x420>
 8003c28:	40023800 	.word	0x40023800
 8003c2c:	00f42400 	.word	0x00f42400
 8003c30:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c34:	4b3d      	ldr	r3, [pc, #244]	@ (8003d2c <HAL_RCC_GetSysClockFreq+0x458>)
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	099b      	lsrs	r3, r3, #6
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	4611      	mov	r1, r2
 8003c40:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003c44:	653b      	str	r3, [r7, #80]	@ 0x50
 8003c46:	2300      	movs	r3, #0
 8003c48:	657b      	str	r3, [r7, #84]	@ 0x54
 8003c4a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8003c4e:	4642      	mov	r2, r8
 8003c50:	464b      	mov	r3, r9
 8003c52:	f04f 0000 	mov.w	r0, #0
 8003c56:	f04f 0100 	mov.w	r1, #0
 8003c5a:	0159      	lsls	r1, r3, #5
 8003c5c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c60:	0150      	lsls	r0, r2, #5
 8003c62:	4602      	mov	r2, r0
 8003c64:	460b      	mov	r3, r1
 8003c66:	4641      	mov	r1, r8
 8003c68:	1a51      	subs	r1, r2, r1
 8003c6a:	60b9      	str	r1, [r7, #8]
 8003c6c:	4649      	mov	r1, r9
 8003c6e:	eb63 0301 	sbc.w	r3, r3, r1
 8003c72:	60fb      	str	r3, [r7, #12]
 8003c74:	f04f 0200 	mov.w	r2, #0
 8003c78:	f04f 0300 	mov.w	r3, #0
 8003c7c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003c80:	4659      	mov	r1, fp
 8003c82:	018b      	lsls	r3, r1, #6
 8003c84:	4651      	mov	r1, sl
 8003c86:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003c8a:	4651      	mov	r1, sl
 8003c8c:	018a      	lsls	r2, r1, #6
 8003c8e:	4651      	mov	r1, sl
 8003c90:	1a54      	subs	r4, r2, r1
 8003c92:	4659      	mov	r1, fp
 8003c94:	eb63 0501 	sbc.w	r5, r3, r1
 8003c98:	f04f 0200 	mov.w	r2, #0
 8003c9c:	f04f 0300 	mov.w	r3, #0
 8003ca0:	00eb      	lsls	r3, r5, #3
 8003ca2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003ca6:	00e2      	lsls	r2, r4, #3
 8003ca8:	4614      	mov	r4, r2
 8003caa:	461d      	mov	r5, r3
 8003cac:	4643      	mov	r3, r8
 8003cae:	18e3      	adds	r3, r4, r3
 8003cb0:	603b      	str	r3, [r7, #0]
 8003cb2:	464b      	mov	r3, r9
 8003cb4:	eb45 0303 	adc.w	r3, r5, r3
 8003cb8:	607b      	str	r3, [r7, #4]
 8003cba:	f04f 0200 	mov.w	r2, #0
 8003cbe:	f04f 0300 	mov.w	r3, #0
 8003cc2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003cc6:	4629      	mov	r1, r5
 8003cc8:	028b      	lsls	r3, r1, #10
 8003cca:	4621      	mov	r1, r4
 8003ccc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003cd0:	4621      	mov	r1, r4
 8003cd2:	028a      	lsls	r2, r1, #10
 8003cd4:	4610      	mov	r0, r2
 8003cd6:	4619      	mov	r1, r3
 8003cd8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003cdc:	2200      	movs	r2, #0
 8003cde:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003ce0:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003ce2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003ce6:	f7fc fed9 	bl	8000a9c <__aeabi_uldivmod>
 8003cea:	4602      	mov	r2, r0
 8003cec:	460b      	mov	r3, r1
 8003cee:	4613      	mov	r3, r2
 8003cf0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003cf4:	4b0d      	ldr	r3, [pc, #52]	@ (8003d2c <HAL_RCC_GetSysClockFreq+0x458>)
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	0f1b      	lsrs	r3, r3, #28
 8003cfa:	f003 0307 	and.w	r3, r3, #7
 8003cfe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8003d02:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003d06:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003d0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d0e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003d12:	e003      	b.n	8003d1c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003d14:	4b06      	ldr	r3, [pc, #24]	@ (8003d30 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003d16:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003d1a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d1c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8003d20:	4618      	mov	r0, r3
 8003d22:	37b8      	adds	r7, #184	@ 0xb8
 8003d24:	46bd      	mov	sp, r7
 8003d26:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d2a:	bf00      	nop
 8003d2c:	40023800 	.word	0x40023800
 8003d30:	00f42400 	.word	0x00f42400

08003d34 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b086      	sub	sp, #24
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d101      	bne.n	8003d46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003d42:	2301      	movs	r3, #1
 8003d44:	e28d      	b.n	8004262 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f003 0301 	and.w	r3, r3, #1
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	f000 8083 	beq.w	8003e5a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003d54:	4b94      	ldr	r3, [pc, #592]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003d56:	689b      	ldr	r3, [r3, #8]
 8003d58:	f003 030c 	and.w	r3, r3, #12
 8003d5c:	2b04      	cmp	r3, #4
 8003d5e:	d019      	beq.n	8003d94 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003d60:	4b91      	ldr	r3, [pc, #580]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003d62:	689b      	ldr	r3, [r3, #8]
 8003d64:	f003 030c 	and.w	r3, r3, #12
        || \
 8003d68:	2b08      	cmp	r3, #8
 8003d6a:	d106      	bne.n	8003d7a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003d6c:	4b8e      	ldr	r3, [pc, #568]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d74:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d78:	d00c      	beq.n	8003d94 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d7a:	4b8b      	ldr	r3, [pc, #556]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003d7c:	689b      	ldr	r3, [r3, #8]
 8003d7e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003d82:	2b0c      	cmp	r3, #12
 8003d84:	d112      	bne.n	8003dac <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d86:	4b88      	ldr	r3, [pc, #544]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d8e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d92:	d10b      	bne.n	8003dac <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d94:	4b84      	ldr	r3, [pc, #528]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d05b      	beq.n	8003e58 <HAL_RCC_OscConfig+0x124>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d157      	bne.n	8003e58 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003da8:	2301      	movs	r3, #1
 8003daa:	e25a      	b.n	8004262 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003db4:	d106      	bne.n	8003dc4 <HAL_RCC_OscConfig+0x90>
 8003db6:	4b7c      	ldr	r3, [pc, #496]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	4a7b      	ldr	r2, [pc, #492]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003dbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003dc0:	6013      	str	r3, [r2, #0]
 8003dc2:	e01d      	b.n	8003e00 <HAL_RCC_OscConfig+0xcc>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003dcc:	d10c      	bne.n	8003de8 <HAL_RCC_OscConfig+0xb4>
 8003dce:	4b76      	ldr	r3, [pc, #472]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a75      	ldr	r2, [pc, #468]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003dd4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003dd8:	6013      	str	r3, [r2, #0]
 8003dda:	4b73      	ldr	r3, [pc, #460]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a72      	ldr	r2, [pc, #456]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003de0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003de4:	6013      	str	r3, [r2, #0]
 8003de6:	e00b      	b.n	8003e00 <HAL_RCC_OscConfig+0xcc>
 8003de8:	4b6f      	ldr	r3, [pc, #444]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4a6e      	ldr	r2, [pc, #440]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003dee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003df2:	6013      	str	r3, [r2, #0]
 8003df4:	4b6c      	ldr	r3, [pc, #432]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a6b      	ldr	r2, [pc, #428]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003dfa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003dfe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d013      	beq.n	8003e30 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e08:	f7fe f840 	bl	8001e8c <HAL_GetTick>
 8003e0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e0e:	e008      	b.n	8003e22 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e10:	f7fe f83c 	bl	8001e8c <HAL_GetTick>
 8003e14:	4602      	mov	r2, r0
 8003e16:	693b      	ldr	r3, [r7, #16]
 8003e18:	1ad3      	subs	r3, r2, r3
 8003e1a:	2b64      	cmp	r3, #100	@ 0x64
 8003e1c:	d901      	bls.n	8003e22 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003e1e:	2303      	movs	r3, #3
 8003e20:	e21f      	b.n	8004262 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e22:	4b61      	ldr	r3, [pc, #388]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d0f0      	beq.n	8003e10 <HAL_RCC_OscConfig+0xdc>
 8003e2e:	e014      	b.n	8003e5a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e30:	f7fe f82c 	bl	8001e8c <HAL_GetTick>
 8003e34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e36:	e008      	b.n	8003e4a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e38:	f7fe f828 	bl	8001e8c <HAL_GetTick>
 8003e3c:	4602      	mov	r2, r0
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	1ad3      	subs	r3, r2, r3
 8003e42:	2b64      	cmp	r3, #100	@ 0x64
 8003e44:	d901      	bls.n	8003e4a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003e46:	2303      	movs	r3, #3
 8003e48:	e20b      	b.n	8004262 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e4a:	4b57      	ldr	r3, [pc, #348]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d1f0      	bne.n	8003e38 <HAL_RCC_OscConfig+0x104>
 8003e56:	e000      	b.n	8003e5a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f003 0302 	and.w	r3, r3, #2
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d06f      	beq.n	8003f46 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003e66:	4b50      	ldr	r3, [pc, #320]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003e68:	689b      	ldr	r3, [r3, #8]
 8003e6a:	f003 030c 	and.w	r3, r3, #12
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d017      	beq.n	8003ea2 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003e72:	4b4d      	ldr	r3, [pc, #308]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003e74:	689b      	ldr	r3, [r3, #8]
 8003e76:	f003 030c 	and.w	r3, r3, #12
        || \
 8003e7a:	2b08      	cmp	r3, #8
 8003e7c:	d105      	bne.n	8003e8a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003e7e:	4b4a      	ldr	r3, [pc, #296]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d00b      	beq.n	8003ea2 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e8a:	4b47      	ldr	r3, [pc, #284]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003e92:	2b0c      	cmp	r3, #12
 8003e94:	d11c      	bne.n	8003ed0 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e96:	4b44      	ldr	r3, [pc, #272]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003e98:	685b      	ldr	r3, [r3, #4]
 8003e9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d116      	bne.n	8003ed0 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ea2:	4b41      	ldr	r3, [pc, #260]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f003 0302 	and.w	r3, r3, #2
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d005      	beq.n	8003eba <HAL_RCC_OscConfig+0x186>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	68db      	ldr	r3, [r3, #12]
 8003eb2:	2b01      	cmp	r3, #1
 8003eb4:	d001      	beq.n	8003eba <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	e1d3      	b.n	8004262 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003eba:	4b3b      	ldr	r3, [pc, #236]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	691b      	ldr	r3, [r3, #16]
 8003ec6:	00db      	lsls	r3, r3, #3
 8003ec8:	4937      	ldr	r1, [pc, #220]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ece:	e03a      	b.n	8003f46 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	68db      	ldr	r3, [r3, #12]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d020      	beq.n	8003f1a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ed8:	4b34      	ldr	r3, [pc, #208]	@ (8003fac <HAL_RCC_OscConfig+0x278>)
 8003eda:	2201      	movs	r2, #1
 8003edc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ede:	f7fd ffd5 	bl	8001e8c <HAL_GetTick>
 8003ee2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ee4:	e008      	b.n	8003ef8 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ee6:	f7fd ffd1 	bl	8001e8c <HAL_GetTick>
 8003eea:	4602      	mov	r2, r0
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	1ad3      	subs	r3, r2, r3
 8003ef0:	2b02      	cmp	r3, #2
 8003ef2:	d901      	bls.n	8003ef8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003ef4:	2303      	movs	r3, #3
 8003ef6:	e1b4      	b.n	8004262 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ef8:	4b2b      	ldr	r3, [pc, #172]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f003 0302 	and.w	r3, r3, #2
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d0f0      	beq.n	8003ee6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f04:	4b28      	ldr	r3, [pc, #160]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	691b      	ldr	r3, [r3, #16]
 8003f10:	00db      	lsls	r3, r3, #3
 8003f12:	4925      	ldr	r1, [pc, #148]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003f14:	4313      	orrs	r3, r2
 8003f16:	600b      	str	r3, [r1, #0]
 8003f18:	e015      	b.n	8003f46 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f1a:	4b24      	ldr	r3, [pc, #144]	@ (8003fac <HAL_RCC_OscConfig+0x278>)
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f20:	f7fd ffb4 	bl	8001e8c <HAL_GetTick>
 8003f24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f26:	e008      	b.n	8003f3a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f28:	f7fd ffb0 	bl	8001e8c <HAL_GetTick>
 8003f2c:	4602      	mov	r2, r0
 8003f2e:	693b      	ldr	r3, [r7, #16]
 8003f30:	1ad3      	subs	r3, r2, r3
 8003f32:	2b02      	cmp	r3, #2
 8003f34:	d901      	bls.n	8003f3a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003f36:	2303      	movs	r3, #3
 8003f38:	e193      	b.n	8004262 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f3a:	4b1b      	ldr	r3, [pc, #108]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f003 0302 	and.w	r3, r3, #2
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d1f0      	bne.n	8003f28 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f003 0308 	and.w	r3, r3, #8
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d036      	beq.n	8003fc0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	695b      	ldr	r3, [r3, #20]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d016      	beq.n	8003f88 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f5a:	4b15      	ldr	r3, [pc, #84]	@ (8003fb0 <HAL_RCC_OscConfig+0x27c>)
 8003f5c:	2201      	movs	r2, #1
 8003f5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f60:	f7fd ff94 	bl	8001e8c <HAL_GetTick>
 8003f64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f66:	e008      	b.n	8003f7a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f68:	f7fd ff90 	bl	8001e8c <HAL_GetTick>
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	1ad3      	subs	r3, r2, r3
 8003f72:	2b02      	cmp	r3, #2
 8003f74:	d901      	bls.n	8003f7a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003f76:	2303      	movs	r3, #3
 8003f78:	e173      	b.n	8004262 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f7a:	4b0b      	ldr	r3, [pc, #44]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003f7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f7e:	f003 0302 	and.w	r3, r3, #2
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d0f0      	beq.n	8003f68 <HAL_RCC_OscConfig+0x234>
 8003f86:	e01b      	b.n	8003fc0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f88:	4b09      	ldr	r3, [pc, #36]	@ (8003fb0 <HAL_RCC_OscConfig+0x27c>)
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f8e:	f7fd ff7d 	bl	8001e8c <HAL_GetTick>
 8003f92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f94:	e00e      	b.n	8003fb4 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f96:	f7fd ff79 	bl	8001e8c <HAL_GetTick>
 8003f9a:	4602      	mov	r2, r0
 8003f9c:	693b      	ldr	r3, [r7, #16]
 8003f9e:	1ad3      	subs	r3, r2, r3
 8003fa0:	2b02      	cmp	r3, #2
 8003fa2:	d907      	bls.n	8003fb4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003fa4:	2303      	movs	r3, #3
 8003fa6:	e15c      	b.n	8004262 <HAL_RCC_OscConfig+0x52e>
 8003fa8:	40023800 	.word	0x40023800
 8003fac:	42470000 	.word	0x42470000
 8003fb0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fb4:	4b8a      	ldr	r3, [pc, #552]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 8003fb6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fb8:	f003 0302 	and.w	r3, r3, #2
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d1ea      	bne.n	8003f96 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f003 0304 	and.w	r3, r3, #4
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	f000 8097 	beq.w	80040fc <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003fce:	2300      	movs	r3, #0
 8003fd0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003fd2:	4b83      	ldr	r3, [pc, #524]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 8003fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d10f      	bne.n	8003ffe <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fde:	2300      	movs	r3, #0
 8003fe0:	60bb      	str	r3, [r7, #8]
 8003fe2:	4b7f      	ldr	r3, [pc, #508]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 8003fe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fe6:	4a7e      	ldr	r2, [pc, #504]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 8003fe8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003fec:	6413      	str	r3, [r2, #64]	@ 0x40
 8003fee:	4b7c      	ldr	r3, [pc, #496]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 8003ff0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ff2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ff6:	60bb      	str	r3, [r7, #8]
 8003ff8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ffe:	4b79      	ldr	r3, [pc, #484]	@ (80041e4 <HAL_RCC_OscConfig+0x4b0>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004006:	2b00      	cmp	r3, #0
 8004008:	d118      	bne.n	800403c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800400a:	4b76      	ldr	r3, [pc, #472]	@ (80041e4 <HAL_RCC_OscConfig+0x4b0>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4a75      	ldr	r2, [pc, #468]	@ (80041e4 <HAL_RCC_OscConfig+0x4b0>)
 8004010:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004014:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004016:	f7fd ff39 	bl	8001e8c <HAL_GetTick>
 800401a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800401c:	e008      	b.n	8004030 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800401e:	f7fd ff35 	bl	8001e8c <HAL_GetTick>
 8004022:	4602      	mov	r2, r0
 8004024:	693b      	ldr	r3, [r7, #16]
 8004026:	1ad3      	subs	r3, r2, r3
 8004028:	2b02      	cmp	r3, #2
 800402a:	d901      	bls.n	8004030 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800402c:	2303      	movs	r3, #3
 800402e:	e118      	b.n	8004262 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004030:	4b6c      	ldr	r3, [pc, #432]	@ (80041e4 <HAL_RCC_OscConfig+0x4b0>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004038:	2b00      	cmp	r3, #0
 800403a:	d0f0      	beq.n	800401e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	689b      	ldr	r3, [r3, #8]
 8004040:	2b01      	cmp	r3, #1
 8004042:	d106      	bne.n	8004052 <HAL_RCC_OscConfig+0x31e>
 8004044:	4b66      	ldr	r3, [pc, #408]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 8004046:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004048:	4a65      	ldr	r2, [pc, #404]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 800404a:	f043 0301 	orr.w	r3, r3, #1
 800404e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004050:	e01c      	b.n	800408c <HAL_RCC_OscConfig+0x358>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	689b      	ldr	r3, [r3, #8]
 8004056:	2b05      	cmp	r3, #5
 8004058:	d10c      	bne.n	8004074 <HAL_RCC_OscConfig+0x340>
 800405a:	4b61      	ldr	r3, [pc, #388]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 800405c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800405e:	4a60      	ldr	r2, [pc, #384]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 8004060:	f043 0304 	orr.w	r3, r3, #4
 8004064:	6713      	str	r3, [r2, #112]	@ 0x70
 8004066:	4b5e      	ldr	r3, [pc, #376]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 8004068:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800406a:	4a5d      	ldr	r2, [pc, #372]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 800406c:	f043 0301 	orr.w	r3, r3, #1
 8004070:	6713      	str	r3, [r2, #112]	@ 0x70
 8004072:	e00b      	b.n	800408c <HAL_RCC_OscConfig+0x358>
 8004074:	4b5a      	ldr	r3, [pc, #360]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 8004076:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004078:	4a59      	ldr	r2, [pc, #356]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 800407a:	f023 0301 	bic.w	r3, r3, #1
 800407e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004080:	4b57      	ldr	r3, [pc, #348]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 8004082:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004084:	4a56      	ldr	r2, [pc, #344]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 8004086:	f023 0304 	bic.w	r3, r3, #4
 800408a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	689b      	ldr	r3, [r3, #8]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d015      	beq.n	80040c0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004094:	f7fd fefa 	bl	8001e8c <HAL_GetTick>
 8004098:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800409a:	e00a      	b.n	80040b2 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800409c:	f7fd fef6 	bl	8001e8c <HAL_GetTick>
 80040a0:	4602      	mov	r2, r0
 80040a2:	693b      	ldr	r3, [r7, #16]
 80040a4:	1ad3      	subs	r3, r2, r3
 80040a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d901      	bls.n	80040b2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80040ae:	2303      	movs	r3, #3
 80040b0:	e0d7      	b.n	8004262 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040b2:	4b4b      	ldr	r3, [pc, #300]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 80040b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040b6:	f003 0302 	and.w	r3, r3, #2
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d0ee      	beq.n	800409c <HAL_RCC_OscConfig+0x368>
 80040be:	e014      	b.n	80040ea <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040c0:	f7fd fee4 	bl	8001e8c <HAL_GetTick>
 80040c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040c6:	e00a      	b.n	80040de <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040c8:	f7fd fee0 	bl	8001e8c <HAL_GetTick>
 80040cc:	4602      	mov	r2, r0
 80040ce:	693b      	ldr	r3, [r7, #16]
 80040d0:	1ad3      	subs	r3, r2, r3
 80040d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d901      	bls.n	80040de <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80040da:	2303      	movs	r3, #3
 80040dc:	e0c1      	b.n	8004262 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040de:	4b40      	ldr	r3, [pc, #256]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 80040e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040e2:	f003 0302 	and.w	r3, r3, #2
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d1ee      	bne.n	80040c8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80040ea:	7dfb      	ldrb	r3, [r7, #23]
 80040ec:	2b01      	cmp	r3, #1
 80040ee:	d105      	bne.n	80040fc <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040f0:	4b3b      	ldr	r3, [pc, #236]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 80040f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040f4:	4a3a      	ldr	r2, [pc, #232]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 80040f6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80040fa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	699b      	ldr	r3, [r3, #24]
 8004100:	2b00      	cmp	r3, #0
 8004102:	f000 80ad 	beq.w	8004260 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004106:	4b36      	ldr	r3, [pc, #216]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 8004108:	689b      	ldr	r3, [r3, #8]
 800410a:	f003 030c 	and.w	r3, r3, #12
 800410e:	2b08      	cmp	r3, #8
 8004110:	d060      	beq.n	80041d4 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	699b      	ldr	r3, [r3, #24]
 8004116:	2b02      	cmp	r3, #2
 8004118:	d145      	bne.n	80041a6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800411a:	4b33      	ldr	r3, [pc, #204]	@ (80041e8 <HAL_RCC_OscConfig+0x4b4>)
 800411c:	2200      	movs	r2, #0
 800411e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004120:	f7fd feb4 	bl	8001e8c <HAL_GetTick>
 8004124:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004126:	e008      	b.n	800413a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004128:	f7fd feb0 	bl	8001e8c <HAL_GetTick>
 800412c:	4602      	mov	r2, r0
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	1ad3      	subs	r3, r2, r3
 8004132:	2b02      	cmp	r3, #2
 8004134:	d901      	bls.n	800413a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004136:	2303      	movs	r3, #3
 8004138:	e093      	b.n	8004262 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800413a:	4b29      	ldr	r3, [pc, #164]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004142:	2b00      	cmp	r3, #0
 8004144:	d1f0      	bne.n	8004128 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	69da      	ldr	r2, [r3, #28]
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6a1b      	ldr	r3, [r3, #32]
 800414e:	431a      	orrs	r2, r3
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004154:	019b      	lsls	r3, r3, #6
 8004156:	431a      	orrs	r2, r3
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800415c:	085b      	lsrs	r3, r3, #1
 800415e:	3b01      	subs	r3, #1
 8004160:	041b      	lsls	r3, r3, #16
 8004162:	431a      	orrs	r2, r3
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004168:	061b      	lsls	r3, r3, #24
 800416a:	431a      	orrs	r2, r3
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004170:	071b      	lsls	r3, r3, #28
 8004172:	491b      	ldr	r1, [pc, #108]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 8004174:	4313      	orrs	r3, r2
 8004176:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004178:	4b1b      	ldr	r3, [pc, #108]	@ (80041e8 <HAL_RCC_OscConfig+0x4b4>)
 800417a:	2201      	movs	r2, #1
 800417c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800417e:	f7fd fe85 	bl	8001e8c <HAL_GetTick>
 8004182:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004184:	e008      	b.n	8004198 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004186:	f7fd fe81 	bl	8001e8c <HAL_GetTick>
 800418a:	4602      	mov	r2, r0
 800418c:	693b      	ldr	r3, [r7, #16]
 800418e:	1ad3      	subs	r3, r2, r3
 8004190:	2b02      	cmp	r3, #2
 8004192:	d901      	bls.n	8004198 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004194:	2303      	movs	r3, #3
 8004196:	e064      	b.n	8004262 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004198:	4b11      	ldr	r3, [pc, #68]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d0f0      	beq.n	8004186 <HAL_RCC_OscConfig+0x452>
 80041a4:	e05c      	b.n	8004260 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041a6:	4b10      	ldr	r3, [pc, #64]	@ (80041e8 <HAL_RCC_OscConfig+0x4b4>)
 80041a8:	2200      	movs	r2, #0
 80041aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041ac:	f7fd fe6e 	bl	8001e8c <HAL_GetTick>
 80041b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041b2:	e008      	b.n	80041c6 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041b4:	f7fd fe6a 	bl	8001e8c <HAL_GetTick>
 80041b8:	4602      	mov	r2, r0
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	1ad3      	subs	r3, r2, r3
 80041be:	2b02      	cmp	r3, #2
 80041c0:	d901      	bls.n	80041c6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80041c2:	2303      	movs	r3, #3
 80041c4:	e04d      	b.n	8004262 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041c6:	4b06      	ldr	r3, [pc, #24]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d1f0      	bne.n	80041b4 <HAL_RCC_OscConfig+0x480>
 80041d2:	e045      	b.n	8004260 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	699b      	ldr	r3, [r3, #24]
 80041d8:	2b01      	cmp	r3, #1
 80041da:	d107      	bne.n	80041ec <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80041dc:	2301      	movs	r3, #1
 80041de:	e040      	b.n	8004262 <HAL_RCC_OscConfig+0x52e>
 80041e0:	40023800 	.word	0x40023800
 80041e4:	40007000 	.word	0x40007000
 80041e8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80041ec:	4b1f      	ldr	r3, [pc, #124]	@ (800426c <HAL_RCC_OscConfig+0x538>)
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	699b      	ldr	r3, [r3, #24]
 80041f6:	2b01      	cmp	r3, #1
 80041f8:	d030      	beq.n	800425c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004204:	429a      	cmp	r2, r3
 8004206:	d129      	bne.n	800425c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004212:	429a      	cmp	r2, r3
 8004214:	d122      	bne.n	800425c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004216:	68fa      	ldr	r2, [r7, #12]
 8004218:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800421c:	4013      	ands	r3, r2
 800421e:	687a      	ldr	r2, [r7, #4]
 8004220:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004222:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004224:	4293      	cmp	r3, r2
 8004226:	d119      	bne.n	800425c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004232:	085b      	lsrs	r3, r3, #1
 8004234:	3b01      	subs	r3, #1
 8004236:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004238:	429a      	cmp	r2, r3
 800423a:	d10f      	bne.n	800425c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004246:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004248:	429a      	cmp	r2, r3
 800424a:	d107      	bne.n	800425c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004256:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004258:	429a      	cmp	r2, r3
 800425a:	d001      	beq.n	8004260 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800425c:	2301      	movs	r3, #1
 800425e:	e000      	b.n	8004262 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004260:	2300      	movs	r3, #0
}
 8004262:	4618      	mov	r0, r3
 8004264:	3718      	adds	r7, #24
 8004266:	46bd      	mov	sp, r7
 8004268:	bd80      	pop	{r7, pc}
 800426a:	bf00      	nop
 800426c:	40023800 	.word	0x40023800

08004270 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b082      	sub	sp, #8
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d101      	bne.n	8004282 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800427e:	2301      	movs	r3, #1
 8004280:	e041      	b.n	8004306 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004288:	b2db      	uxtb	r3, r3
 800428a:	2b00      	cmp	r3, #0
 800428c:	d106      	bne.n	800429c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2200      	movs	r2, #0
 8004292:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004296:	6878      	ldr	r0, [r7, #4]
 8004298:	f7fd fc10 	bl	8001abc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2202      	movs	r2, #2
 80042a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681a      	ldr	r2, [r3, #0]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	3304      	adds	r3, #4
 80042ac:	4619      	mov	r1, r3
 80042ae:	4610      	mov	r0, r2
 80042b0:	f000 f950 	bl	8004554 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2201      	movs	r2, #1
 80042b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2201      	movs	r2, #1
 80042c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2201      	movs	r2, #1
 80042c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2201      	movs	r2, #1
 80042d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2201      	movs	r2, #1
 80042d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2201      	movs	r2, #1
 80042e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2201      	movs	r2, #1
 80042e8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2201      	movs	r2, #1
 80042f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2201      	movs	r2, #1
 80042f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2201      	movs	r2, #1
 8004300:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004304:	2300      	movs	r3, #0
}
 8004306:	4618      	mov	r0, r3
 8004308:	3708      	adds	r7, #8
 800430a:	46bd      	mov	sp, r7
 800430c:	bd80      	pop	{r7, pc}

0800430e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800430e:	b580      	push	{r7, lr}
 8004310:	b084      	sub	sp, #16
 8004312:	af00      	add	r7, sp, #0
 8004314:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	68db      	ldr	r3, [r3, #12]
 800431c:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	691b      	ldr	r3, [r3, #16]
 8004324:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004326:	68bb      	ldr	r3, [r7, #8]
 8004328:	f003 0302 	and.w	r3, r3, #2
 800432c:	2b00      	cmp	r3, #0
 800432e:	d020      	beq.n	8004372 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	f003 0302 	and.w	r3, r3, #2
 8004336:	2b00      	cmp	r3, #0
 8004338:	d01b      	beq.n	8004372 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f06f 0202 	mvn.w	r2, #2
 8004342:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2201      	movs	r2, #1
 8004348:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	699b      	ldr	r3, [r3, #24]
 8004350:	f003 0303 	and.w	r3, r3, #3
 8004354:	2b00      	cmp	r3, #0
 8004356:	d003      	beq.n	8004360 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004358:	6878      	ldr	r0, [r7, #4]
 800435a:	f000 f8dc 	bl	8004516 <HAL_TIM_IC_CaptureCallback>
 800435e:	e005      	b.n	800436c <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004360:	6878      	ldr	r0, [r7, #4]
 8004362:	f000 f8ce 	bl	8004502 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004366:	6878      	ldr	r0, [r7, #4]
 8004368:	f000 f8df 	bl	800452a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2200      	movs	r2, #0
 8004370:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	f003 0304 	and.w	r3, r3, #4
 8004378:	2b00      	cmp	r3, #0
 800437a:	d020      	beq.n	80043be <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	f003 0304 	and.w	r3, r3, #4
 8004382:	2b00      	cmp	r3, #0
 8004384:	d01b      	beq.n	80043be <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f06f 0204 	mvn.w	r2, #4
 800438e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2202      	movs	r2, #2
 8004394:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	699b      	ldr	r3, [r3, #24]
 800439c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d003      	beq.n	80043ac <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043a4:	6878      	ldr	r0, [r7, #4]
 80043a6:	f000 f8b6 	bl	8004516 <HAL_TIM_IC_CaptureCallback>
 80043aa:	e005      	b.n	80043b8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043ac:	6878      	ldr	r0, [r7, #4]
 80043ae:	f000 f8a8 	bl	8004502 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043b2:	6878      	ldr	r0, [r7, #4]
 80043b4:	f000 f8b9 	bl	800452a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2200      	movs	r2, #0
 80043bc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	f003 0308 	and.w	r3, r3, #8
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d020      	beq.n	800440a <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	f003 0308 	and.w	r3, r3, #8
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d01b      	beq.n	800440a <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f06f 0208 	mvn.w	r2, #8
 80043da:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2204      	movs	r2, #4
 80043e0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	69db      	ldr	r3, [r3, #28]
 80043e8:	f003 0303 	and.w	r3, r3, #3
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d003      	beq.n	80043f8 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043f0:	6878      	ldr	r0, [r7, #4]
 80043f2:	f000 f890 	bl	8004516 <HAL_TIM_IC_CaptureCallback>
 80043f6:	e005      	b.n	8004404 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043f8:	6878      	ldr	r0, [r7, #4]
 80043fa:	f000 f882 	bl	8004502 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043fe:	6878      	ldr	r0, [r7, #4]
 8004400:	f000 f893 	bl	800452a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2200      	movs	r2, #0
 8004408:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800440a:	68bb      	ldr	r3, [r7, #8]
 800440c:	f003 0310 	and.w	r3, r3, #16
 8004410:	2b00      	cmp	r3, #0
 8004412:	d020      	beq.n	8004456 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	f003 0310 	and.w	r3, r3, #16
 800441a:	2b00      	cmp	r3, #0
 800441c:	d01b      	beq.n	8004456 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f06f 0210 	mvn.w	r2, #16
 8004426:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2208      	movs	r2, #8
 800442c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	69db      	ldr	r3, [r3, #28]
 8004434:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004438:	2b00      	cmp	r3, #0
 800443a:	d003      	beq.n	8004444 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800443c:	6878      	ldr	r0, [r7, #4]
 800443e:	f000 f86a 	bl	8004516 <HAL_TIM_IC_CaptureCallback>
 8004442:	e005      	b.n	8004450 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004444:	6878      	ldr	r0, [r7, #4]
 8004446:	f000 f85c 	bl	8004502 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	f000 f86d 	bl	800452a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2200      	movs	r2, #0
 8004454:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	f003 0301 	and.w	r3, r3, #1
 800445c:	2b00      	cmp	r3, #0
 800445e:	d00c      	beq.n	800447a <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	f003 0301 	and.w	r3, r3, #1
 8004466:	2b00      	cmp	r3, #0
 8004468:	d007      	beq.n	800447a <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f06f 0201 	mvn.w	r2, #1
 8004472:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004474:	6878      	ldr	r0, [r7, #4]
 8004476:	f000 f83a 	bl	80044ee <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004480:	2b00      	cmp	r3, #0
 8004482:	d00c      	beq.n	800449e <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800448a:	2b00      	cmp	r3, #0
 800448c:	d007      	beq.n	800449e <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004496:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004498:	6878      	ldr	r0, [r7, #4]
 800449a:	f000 f987 	bl	80047ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800449e:	68bb      	ldr	r3, [r7, #8]
 80044a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d00c      	beq.n	80044c2 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d007      	beq.n	80044c2 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80044ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80044bc:	6878      	ldr	r0, [r7, #4]
 80044be:	f000 f83e 	bl	800453e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80044c2:	68bb      	ldr	r3, [r7, #8]
 80044c4:	f003 0320 	and.w	r3, r3, #32
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d00c      	beq.n	80044e6 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	f003 0320 	and.w	r3, r3, #32
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d007      	beq.n	80044e6 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f06f 0220 	mvn.w	r2, #32
 80044de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80044e0:	6878      	ldr	r0, [r7, #4]
 80044e2:	f000 f959 	bl	8004798 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80044e6:	bf00      	nop
 80044e8:	3710      	adds	r7, #16
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bd80      	pop	{r7, pc}

080044ee <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80044ee:	b480      	push	{r7}
 80044f0:	b083      	sub	sp, #12
 80044f2:	af00      	add	r7, sp, #0
 80044f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80044f6:	bf00      	nop
 80044f8:	370c      	adds	r7, #12
 80044fa:	46bd      	mov	sp, r7
 80044fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004500:	4770      	bx	lr

08004502 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004502:	b480      	push	{r7}
 8004504:	b083      	sub	sp, #12
 8004506:	af00      	add	r7, sp, #0
 8004508:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800450a:	bf00      	nop
 800450c:	370c      	adds	r7, #12
 800450e:	46bd      	mov	sp, r7
 8004510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004514:	4770      	bx	lr

08004516 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004516:	b480      	push	{r7}
 8004518:	b083      	sub	sp, #12
 800451a:	af00      	add	r7, sp, #0
 800451c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800451e:	bf00      	nop
 8004520:	370c      	adds	r7, #12
 8004522:	46bd      	mov	sp, r7
 8004524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004528:	4770      	bx	lr

0800452a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800452a:	b480      	push	{r7}
 800452c:	b083      	sub	sp, #12
 800452e:	af00      	add	r7, sp, #0
 8004530:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004532:	bf00      	nop
 8004534:	370c      	adds	r7, #12
 8004536:	46bd      	mov	sp, r7
 8004538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453c:	4770      	bx	lr

0800453e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800453e:	b480      	push	{r7}
 8004540:	b083      	sub	sp, #12
 8004542:	af00      	add	r7, sp, #0
 8004544:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004546:	bf00      	nop
 8004548:	370c      	adds	r7, #12
 800454a:	46bd      	mov	sp, r7
 800454c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004550:	4770      	bx	lr
	...

08004554 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004554:	b480      	push	{r7}
 8004556:	b085      	sub	sp, #20
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
 800455c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	4a43      	ldr	r2, [pc, #268]	@ (8004674 <TIM_Base_SetConfig+0x120>)
 8004568:	4293      	cmp	r3, r2
 800456a:	d013      	beq.n	8004594 <TIM_Base_SetConfig+0x40>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004572:	d00f      	beq.n	8004594 <TIM_Base_SetConfig+0x40>
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	4a40      	ldr	r2, [pc, #256]	@ (8004678 <TIM_Base_SetConfig+0x124>)
 8004578:	4293      	cmp	r3, r2
 800457a:	d00b      	beq.n	8004594 <TIM_Base_SetConfig+0x40>
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	4a3f      	ldr	r2, [pc, #252]	@ (800467c <TIM_Base_SetConfig+0x128>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d007      	beq.n	8004594 <TIM_Base_SetConfig+0x40>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	4a3e      	ldr	r2, [pc, #248]	@ (8004680 <TIM_Base_SetConfig+0x12c>)
 8004588:	4293      	cmp	r3, r2
 800458a:	d003      	beq.n	8004594 <TIM_Base_SetConfig+0x40>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	4a3d      	ldr	r2, [pc, #244]	@ (8004684 <TIM_Base_SetConfig+0x130>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d108      	bne.n	80045a6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800459a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	68fa      	ldr	r2, [r7, #12]
 80045a2:	4313      	orrs	r3, r2
 80045a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	4a32      	ldr	r2, [pc, #200]	@ (8004674 <TIM_Base_SetConfig+0x120>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d02b      	beq.n	8004606 <TIM_Base_SetConfig+0xb2>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045b4:	d027      	beq.n	8004606 <TIM_Base_SetConfig+0xb2>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	4a2f      	ldr	r2, [pc, #188]	@ (8004678 <TIM_Base_SetConfig+0x124>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d023      	beq.n	8004606 <TIM_Base_SetConfig+0xb2>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	4a2e      	ldr	r2, [pc, #184]	@ (800467c <TIM_Base_SetConfig+0x128>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d01f      	beq.n	8004606 <TIM_Base_SetConfig+0xb2>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	4a2d      	ldr	r2, [pc, #180]	@ (8004680 <TIM_Base_SetConfig+0x12c>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d01b      	beq.n	8004606 <TIM_Base_SetConfig+0xb2>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	4a2c      	ldr	r2, [pc, #176]	@ (8004684 <TIM_Base_SetConfig+0x130>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d017      	beq.n	8004606 <TIM_Base_SetConfig+0xb2>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	4a2b      	ldr	r2, [pc, #172]	@ (8004688 <TIM_Base_SetConfig+0x134>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d013      	beq.n	8004606 <TIM_Base_SetConfig+0xb2>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	4a2a      	ldr	r2, [pc, #168]	@ (800468c <TIM_Base_SetConfig+0x138>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d00f      	beq.n	8004606 <TIM_Base_SetConfig+0xb2>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	4a29      	ldr	r2, [pc, #164]	@ (8004690 <TIM_Base_SetConfig+0x13c>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d00b      	beq.n	8004606 <TIM_Base_SetConfig+0xb2>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	4a28      	ldr	r2, [pc, #160]	@ (8004694 <TIM_Base_SetConfig+0x140>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d007      	beq.n	8004606 <TIM_Base_SetConfig+0xb2>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	4a27      	ldr	r2, [pc, #156]	@ (8004698 <TIM_Base_SetConfig+0x144>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d003      	beq.n	8004606 <TIM_Base_SetConfig+0xb2>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	4a26      	ldr	r2, [pc, #152]	@ (800469c <TIM_Base_SetConfig+0x148>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d108      	bne.n	8004618 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800460c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	68db      	ldr	r3, [r3, #12]
 8004612:	68fa      	ldr	r2, [r7, #12]
 8004614:	4313      	orrs	r3, r2
 8004616:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	695b      	ldr	r3, [r3, #20]
 8004622:	4313      	orrs	r3, r2
 8004624:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	689a      	ldr	r2, [r3, #8]
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	681a      	ldr	r2, [r3, #0]
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	4a0e      	ldr	r2, [pc, #56]	@ (8004674 <TIM_Base_SetConfig+0x120>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d003      	beq.n	8004646 <TIM_Base_SetConfig+0xf2>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	4a10      	ldr	r2, [pc, #64]	@ (8004684 <TIM_Base_SetConfig+0x130>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d103      	bne.n	800464e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	691a      	ldr	r2, [r3, #16]
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f043 0204 	orr.w	r2, r3, #4
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2201      	movs	r2, #1
 800465e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	68fa      	ldr	r2, [r7, #12]
 8004664:	601a      	str	r2, [r3, #0]
}
 8004666:	bf00      	nop
 8004668:	3714      	adds	r7, #20
 800466a:	46bd      	mov	sp, r7
 800466c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004670:	4770      	bx	lr
 8004672:	bf00      	nop
 8004674:	40010000 	.word	0x40010000
 8004678:	40000400 	.word	0x40000400
 800467c:	40000800 	.word	0x40000800
 8004680:	40000c00 	.word	0x40000c00
 8004684:	40010400 	.word	0x40010400
 8004688:	40014000 	.word	0x40014000
 800468c:	40014400 	.word	0x40014400
 8004690:	40014800 	.word	0x40014800
 8004694:	40001800 	.word	0x40001800
 8004698:	40001c00 	.word	0x40001c00
 800469c:	40002000 	.word	0x40002000

080046a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b085      	sub	sp, #20
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
 80046a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046b0:	2b01      	cmp	r3, #1
 80046b2:	d101      	bne.n	80046b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80046b4:	2302      	movs	r3, #2
 80046b6:	e05a      	b.n	800476e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2201      	movs	r2, #1
 80046bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2202      	movs	r2, #2
 80046c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	689b      	ldr	r3, [r3, #8]
 80046d6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	68fa      	ldr	r2, [r7, #12]
 80046e6:	4313      	orrs	r3, r2
 80046e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	68fa      	ldr	r2, [r7, #12]
 80046f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4a21      	ldr	r2, [pc, #132]	@ (800477c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d022      	beq.n	8004742 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004704:	d01d      	beq.n	8004742 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	4a1d      	ldr	r2, [pc, #116]	@ (8004780 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800470c:	4293      	cmp	r3, r2
 800470e:	d018      	beq.n	8004742 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	4a1b      	ldr	r2, [pc, #108]	@ (8004784 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d013      	beq.n	8004742 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4a1a      	ldr	r2, [pc, #104]	@ (8004788 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d00e      	beq.n	8004742 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4a18      	ldr	r2, [pc, #96]	@ (800478c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d009      	beq.n	8004742 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4a17      	ldr	r2, [pc, #92]	@ (8004790 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d004      	beq.n	8004742 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4a15      	ldr	r2, [pc, #84]	@ (8004794 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d10c      	bne.n	800475c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004748:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	68ba      	ldr	r2, [r7, #8]
 8004750:	4313      	orrs	r3, r2
 8004752:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	68ba      	ldr	r2, [r7, #8]
 800475a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2201      	movs	r2, #1
 8004760:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2200      	movs	r2, #0
 8004768:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800476c:	2300      	movs	r3, #0
}
 800476e:	4618      	mov	r0, r3
 8004770:	3714      	adds	r7, #20
 8004772:	46bd      	mov	sp, r7
 8004774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004778:	4770      	bx	lr
 800477a:	bf00      	nop
 800477c:	40010000 	.word	0x40010000
 8004780:	40000400 	.word	0x40000400
 8004784:	40000800 	.word	0x40000800
 8004788:	40000c00 	.word	0x40000c00
 800478c:	40010400 	.word	0x40010400
 8004790:	40014000 	.word	0x40014000
 8004794:	40001800 	.word	0x40001800

08004798 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004798:	b480      	push	{r7}
 800479a:	b083      	sub	sp, #12
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80047a0:	bf00      	nop
 80047a2:	370c      	adds	r7, #12
 80047a4:	46bd      	mov	sp, r7
 80047a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047aa:	4770      	bx	lr

080047ac <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80047ac:	b480      	push	{r7}
 80047ae:	b083      	sub	sp, #12
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80047b4:	bf00      	nop
 80047b6:	370c      	adds	r7, #12
 80047b8:	46bd      	mov	sp, r7
 80047ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047be:	4770      	bx	lr

080047c0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b082      	sub	sp, #8
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d101      	bne.n	80047d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80047ce:	2301      	movs	r3, #1
 80047d0:	e042      	b.n	8004858 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80047d8:	b2db      	uxtb	r3, r3
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d106      	bne.n	80047ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2200      	movs	r2, #0
 80047e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	f7fd f990 	bl	8001b0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2224      	movs	r2, #36	@ 0x24
 80047f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	68da      	ldr	r2, [r3, #12]
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004802:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004804:	6878      	ldr	r0, [r7, #4]
 8004806:	f000 fdff 	bl	8005408 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	691a      	ldr	r2, [r3, #16]
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004818:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	695a      	ldr	r2, [r3, #20]
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004828:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	68da      	ldr	r2, [r3, #12]
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004838:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2200      	movs	r2, #0
 800483e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2220      	movs	r2, #32
 8004844:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2220      	movs	r2, #32
 800484c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2200      	movs	r2, #0
 8004854:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004856:	2300      	movs	r3, #0
}
 8004858:	4618      	mov	r0, r3
 800485a:	3708      	adds	r7, #8
 800485c:	46bd      	mov	sp, r7
 800485e:	bd80      	pop	{r7, pc}

08004860 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b08a      	sub	sp, #40	@ 0x28
 8004864:	af02      	add	r7, sp, #8
 8004866:	60f8      	str	r0, [r7, #12]
 8004868:	60b9      	str	r1, [r7, #8]
 800486a:	603b      	str	r3, [r7, #0]
 800486c:	4613      	mov	r3, r2
 800486e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004870:	2300      	movs	r3, #0
 8004872:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800487a:	b2db      	uxtb	r3, r3
 800487c:	2b20      	cmp	r3, #32
 800487e:	d175      	bne.n	800496c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d002      	beq.n	800488c <HAL_UART_Transmit+0x2c>
 8004886:	88fb      	ldrh	r3, [r7, #6]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d101      	bne.n	8004890 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800488c:	2301      	movs	r3, #1
 800488e:	e06e      	b.n	800496e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	2200      	movs	r2, #0
 8004894:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	2221      	movs	r2, #33	@ 0x21
 800489a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800489e:	f7fd faf5 	bl	8001e8c <HAL_GetTick>
 80048a2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	88fa      	ldrh	r2, [r7, #6]
 80048a8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	88fa      	ldrh	r2, [r7, #6]
 80048ae:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048b8:	d108      	bne.n	80048cc <HAL_UART_Transmit+0x6c>
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	691b      	ldr	r3, [r3, #16]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d104      	bne.n	80048cc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80048c2:	2300      	movs	r3, #0
 80048c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80048c6:	68bb      	ldr	r3, [r7, #8]
 80048c8:	61bb      	str	r3, [r7, #24]
 80048ca:	e003      	b.n	80048d4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80048d0:	2300      	movs	r3, #0
 80048d2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80048d4:	e02e      	b.n	8004934 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	9300      	str	r3, [sp, #0]
 80048da:	697b      	ldr	r3, [r7, #20]
 80048dc:	2200      	movs	r2, #0
 80048de:	2180      	movs	r1, #128	@ 0x80
 80048e0:	68f8      	ldr	r0, [r7, #12]
 80048e2:	f000 fb63 	bl	8004fac <UART_WaitOnFlagUntilTimeout>
 80048e6:	4603      	mov	r3, r0
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d005      	beq.n	80048f8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	2220      	movs	r2, #32
 80048f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80048f4:	2303      	movs	r3, #3
 80048f6:	e03a      	b.n	800496e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80048f8:	69fb      	ldr	r3, [r7, #28]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d10b      	bne.n	8004916 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80048fe:	69bb      	ldr	r3, [r7, #24]
 8004900:	881b      	ldrh	r3, [r3, #0]
 8004902:	461a      	mov	r2, r3
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800490c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800490e:	69bb      	ldr	r3, [r7, #24]
 8004910:	3302      	adds	r3, #2
 8004912:	61bb      	str	r3, [r7, #24]
 8004914:	e007      	b.n	8004926 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004916:	69fb      	ldr	r3, [r7, #28]
 8004918:	781a      	ldrb	r2, [r3, #0]
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004920:	69fb      	ldr	r3, [r7, #28]
 8004922:	3301      	adds	r3, #1
 8004924:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800492a:	b29b      	uxth	r3, r3
 800492c:	3b01      	subs	r3, #1
 800492e:	b29a      	uxth	r2, r3
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004938:	b29b      	uxth	r3, r3
 800493a:	2b00      	cmp	r3, #0
 800493c:	d1cb      	bne.n	80048d6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	9300      	str	r3, [sp, #0]
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	2200      	movs	r2, #0
 8004946:	2140      	movs	r1, #64	@ 0x40
 8004948:	68f8      	ldr	r0, [r7, #12]
 800494a:	f000 fb2f 	bl	8004fac <UART_WaitOnFlagUntilTimeout>
 800494e:	4603      	mov	r3, r0
 8004950:	2b00      	cmp	r3, #0
 8004952:	d005      	beq.n	8004960 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	2220      	movs	r2, #32
 8004958:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800495c:	2303      	movs	r3, #3
 800495e:	e006      	b.n	800496e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	2220      	movs	r2, #32
 8004964:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004968:	2300      	movs	r3, #0
 800496a:	e000      	b.n	800496e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800496c:	2302      	movs	r3, #2
  }
}
 800496e:	4618      	mov	r0, r3
 8004970:	3720      	adds	r7, #32
 8004972:	46bd      	mov	sp, r7
 8004974:	bd80      	pop	{r7, pc}

08004976 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004976:	b480      	push	{r7}
 8004978:	b085      	sub	sp, #20
 800497a:	af00      	add	r7, sp, #0
 800497c:	60f8      	str	r0, [r7, #12]
 800497e:	60b9      	str	r1, [r7, #8]
 8004980:	4613      	mov	r3, r2
 8004982:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800498a:	b2db      	uxtb	r3, r3
 800498c:	2b20      	cmp	r3, #32
 800498e:	d121      	bne.n	80049d4 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004990:	68bb      	ldr	r3, [r7, #8]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d002      	beq.n	800499c <HAL_UART_Transmit_IT+0x26>
 8004996:	88fb      	ldrh	r3, [r7, #6]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d101      	bne.n	80049a0 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800499c:	2301      	movs	r3, #1
 800499e:	e01a      	b.n	80049d6 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	68ba      	ldr	r2, [r7, #8]
 80049a4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	88fa      	ldrh	r2, [r7, #6]
 80049aa:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	88fa      	ldrh	r2, [r7, #6]
 80049b0:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	2200      	movs	r2, #0
 80049b6:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	2221      	movs	r2, #33	@ 0x21
 80049bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	68da      	ldr	r2, [r3, #12]
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80049ce:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80049d0:	2300      	movs	r3, #0
 80049d2:	e000      	b.n	80049d6 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 80049d4:	2302      	movs	r3, #2
  }
}
 80049d6:	4618      	mov	r0, r3
 80049d8:	3714      	adds	r7, #20
 80049da:	46bd      	mov	sp, r7
 80049dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e0:	4770      	bx	lr

080049e2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80049e2:	b580      	push	{r7, lr}
 80049e4:	b084      	sub	sp, #16
 80049e6:	af00      	add	r7, sp, #0
 80049e8:	60f8      	str	r0, [r7, #12]
 80049ea:	60b9      	str	r1, [r7, #8]
 80049ec:	4613      	mov	r3, r2
 80049ee:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80049f6:	b2db      	uxtb	r3, r3
 80049f8:	2b20      	cmp	r3, #32
 80049fa:	d112      	bne.n	8004a22 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80049fc:	68bb      	ldr	r3, [r7, #8]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d002      	beq.n	8004a08 <HAL_UART_Receive_IT+0x26>
 8004a02:	88fb      	ldrh	r3, [r7, #6]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d101      	bne.n	8004a0c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004a08:	2301      	movs	r3, #1
 8004a0a:	e00b      	b.n	8004a24 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004a12:	88fb      	ldrh	r3, [r7, #6]
 8004a14:	461a      	mov	r2, r3
 8004a16:	68b9      	ldr	r1, [r7, #8]
 8004a18:	68f8      	ldr	r0, [r7, #12]
 8004a1a:	f000 fb20 	bl	800505e <UART_Start_Receive_IT>
 8004a1e:	4603      	mov	r3, r0
 8004a20:	e000      	b.n	8004a24 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004a22:	2302      	movs	r3, #2
  }
}
 8004a24:	4618      	mov	r0, r3
 8004a26:	3710      	adds	r7, #16
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	bd80      	pop	{r7, pc}

08004a2c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b0ba      	sub	sp, #232	@ 0xe8
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	68db      	ldr	r3, [r3, #12]
 8004a44:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	695b      	ldr	r3, [r3, #20]
 8004a4e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004a52:	2300      	movs	r3, #0
 8004a54:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004a58:	2300      	movs	r3, #0
 8004a5a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004a5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a62:	f003 030f 	and.w	r3, r3, #15
 8004a66:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004a6a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d10f      	bne.n	8004a92 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004a72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a76:	f003 0320 	and.w	r3, r3, #32
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d009      	beq.n	8004a92 <HAL_UART_IRQHandler+0x66>
 8004a7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a82:	f003 0320 	and.w	r3, r3, #32
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d003      	beq.n	8004a92 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004a8a:	6878      	ldr	r0, [r7, #4]
 8004a8c:	f000 fbfd 	bl	800528a <UART_Receive_IT>
      return;
 8004a90:	e273      	b.n	8004f7a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004a92:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	f000 80de 	beq.w	8004c58 <HAL_UART_IRQHandler+0x22c>
 8004a9c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004aa0:	f003 0301 	and.w	r3, r3, #1
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d106      	bne.n	8004ab6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004aa8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004aac:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	f000 80d1 	beq.w	8004c58 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004ab6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004aba:	f003 0301 	and.w	r3, r3, #1
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d00b      	beq.n	8004ada <HAL_UART_IRQHandler+0xae>
 8004ac2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ac6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d005      	beq.n	8004ada <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ad2:	f043 0201 	orr.w	r2, r3, #1
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004ada:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ade:	f003 0304 	and.w	r3, r3, #4
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d00b      	beq.n	8004afe <HAL_UART_IRQHandler+0xd2>
 8004ae6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004aea:	f003 0301 	and.w	r3, r3, #1
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d005      	beq.n	8004afe <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004af6:	f043 0202 	orr.w	r2, r3, #2
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004afe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b02:	f003 0302 	and.w	r3, r3, #2
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d00b      	beq.n	8004b22 <HAL_UART_IRQHandler+0xf6>
 8004b0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004b0e:	f003 0301 	and.w	r3, r3, #1
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d005      	beq.n	8004b22 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b1a:	f043 0204 	orr.w	r2, r3, #4
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004b22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b26:	f003 0308 	and.w	r3, r3, #8
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d011      	beq.n	8004b52 <HAL_UART_IRQHandler+0x126>
 8004b2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b32:	f003 0320 	and.w	r3, r3, #32
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d105      	bne.n	8004b46 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004b3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004b3e:	f003 0301 	and.w	r3, r3, #1
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d005      	beq.n	8004b52 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b4a:	f043 0208 	orr.w	r2, r3, #8
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	f000 820a 	beq.w	8004f70 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004b5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b60:	f003 0320 	and.w	r3, r3, #32
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d008      	beq.n	8004b7a <HAL_UART_IRQHandler+0x14e>
 8004b68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b6c:	f003 0320 	and.w	r3, r3, #32
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d002      	beq.n	8004b7a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004b74:	6878      	ldr	r0, [r7, #4]
 8004b76:	f000 fb88 	bl	800528a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	695b      	ldr	r3, [r3, #20]
 8004b80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b84:	2b40      	cmp	r3, #64	@ 0x40
 8004b86:	bf0c      	ite	eq
 8004b88:	2301      	moveq	r3, #1
 8004b8a:	2300      	movne	r3, #0
 8004b8c:	b2db      	uxtb	r3, r3
 8004b8e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b96:	f003 0308 	and.w	r3, r3, #8
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d103      	bne.n	8004ba6 <HAL_UART_IRQHandler+0x17a>
 8004b9e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d04f      	beq.n	8004c46 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004ba6:	6878      	ldr	r0, [r7, #4]
 8004ba8:	f000 fa93 	bl	80050d2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	695b      	ldr	r3, [r3, #20]
 8004bb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bb6:	2b40      	cmp	r3, #64	@ 0x40
 8004bb8:	d141      	bne.n	8004c3e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	3314      	adds	r3, #20
 8004bc0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bc4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004bc8:	e853 3f00 	ldrex	r3, [r3]
 8004bcc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004bd0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004bd4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004bd8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	3314      	adds	r3, #20
 8004be2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004be6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004bea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004bf2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004bf6:	e841 2300 	strex	r3, r2, [r1]
 8004bfa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004bfe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d1d9      	bne.n	8004bba <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d013      	beq.n	8004c36 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c12:	4a8a      	ldr	r2, [pc, #552]	@ (8004e3c <HAL_UART_IRQHandler+0x410>)
 8004c14:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	f7fe f906 	bl	8002e2c <HAL_DMA_Abort_IT>
 8004c20:	4603      	mov	r3, r0
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d016      	beq.n	8004c54 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c2c:	687a      	ldr	r2, [r7, #4]
 8004c2e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004c30:	4610      	mov	r0, r2
 8004c32:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c34:	e00e      	b.n	8004c54 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004c36:	6878      	ldr	r0, [r7, #4]
 8004c38:	f000 f9a2 	bl	8004f80 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c3c:	e00a      	b.n	8004c54 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004c3e:	6878      	ldr	r0, [r7, #4]
 8004c40:	f000 f99e 	bl	8004f80 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c44:	e006      	b.n	8004c54 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004c46:	6878      	ldr	r0, [r7, #4]
 8004c48:	f000 f99a 	bl	8004f80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2200      	movs	r2, #0
 8004c50:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004c52:	e18d      	b.n	8004f70 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c54:	bf00      	nop
    return;
 8004c56:	e18b      	b.n	8004f70 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c5c:	2b01      	cmp	r3, #1
 8004c5e:	f040 8167 	bne.w	8004f30 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004c62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c66:	f003 0310 	and.w	r3, r3, #16
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	f000 8160 	beq.w	8004f30 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8004c70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c74:	f003 0310 	and.w	r3, r3, #16
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	f000 8159 	beq.w	8004f30 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004c7e:	2300      	movs	r3, #0
 8004c80:	60bb      	str	r3, [r7, #8]
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	60bb      	str	r3, [r7, #8]
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	685b      	ldr	r3, [r3, #4]
 8004c90:	60bb      	str	r3, [r7, #8]
 8004c92:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	695b      	ldr	r3, [r3, #20]
 8004c9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c9e:	2b40      	cmp	r3, #64	@ 0x40
 8004ca0:	f040 80ce 	bne.w	8004e40 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	685b      	ldr	r3, [r3, #4]
 8004cac:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004cb0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	f000 80a9 	beq.w	8004e0c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004cbe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004cc2:	429a      	cmp	r2, r3
 8004cc4:	f080 80a2 	bcs.w	8004e0c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004cce:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cd4:	69db      	ldr	r3, [r3, #28]
 8004cd6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004cda:	f000 8088 	beq.w	8004dee <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	330c      	adds	r3, #12
 8004ce4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ce8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004cec:	e853 3f00 	ldrex	r3, [r3]
 8004cf0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004cf4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004cf8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004cfc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	330c      	adds	r3, #12
 8004d06:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004d0a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004d0e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d12:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004d16:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004d1a:	e841 2300 	strex	r3, r2, [r1]
 8004d1e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004d22:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d1d9      	bne.n	8004cde <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	3314      	adds	r3, #20
 8004d30:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d32:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004d34:	e853 3f00 	ldrex	r3, [r3]
 8004d38:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004d3a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004d3c:	f023 0301 	bic.w	r3, r3, #1
 8004d40:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	3314      	adds	r3, #20
 8004d4a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004d4e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004d52:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d54:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004d56:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004d5a:	e841 2300 	strex	r3, r2, [r1]
 8004d5e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004d60:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d1e1      	bne.n	8004d2a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	3314      	adds	r3, #20
 8004d6c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d6e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004d70:	e853 3f00 	ldrex	r3, [r3]
 8004d74:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004d76:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d78:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d7c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	3314      	adds	r3, #20
 8004d86:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004d8a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004d8c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d8e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004d90:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004d92:	e841 2300 	strex	r3, r2, [r1]
 8004d96:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004d98:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d1e3      	bne.n	8004d66 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2220      	movs	r2, #32
 8004da2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2200      	movs	r2, #0
 8004daa:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	330c      	adds	r3, #12
 8004db2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004db4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004db6:	e853 3f00 	ldrex	r3, [r3]
 8004dba:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004dbc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004dbe:	f023 0310 	bic.w	r3, r3, #16
 8004dc2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	330c      	adds	r3, #12
 8004dcc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004dd0:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004dd2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dd4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004dd6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004dd8:	e841 2300 	strex	r3, r2, [r1]
 8004ddc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004dde:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d1e3      	bne.n	8004dac <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004de8:	4618      	mov	r0, r3
 8004dea:	f7fd ffaf 	bl	8002d4c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2202      	movs	r2, #2
 8004df2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004dfc:	b29b      	uxth	r3, r3
 8004dfe:	1ad3      	subs	r3, r2, r3
 8004e00:	b29b      	uxth	r3, r3
 8004e02:	4619      	mov	r1, r3
 8004e04:	6878      	ldr	r0, [r7, #4]
 8004e06:	f000 f8c5 	bl	8004f94 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004e0a:	e0b3      	b.n	8004f74 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004e10:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004e14:	429a      	cmp	r2, r3
 8004e16:	f040 80ad 	bne.w	8004f74 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e1e:	69db      	ldr	r3, [r3, #28]
 8004e20:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e24:	f040 80a6 	bne.w	8004f74 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2202      	movs	r2, #2
 8004e2c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004e32:	4619      	mov	r1, r3
 8004e34:	6878      	ldr	r0, [r7, #4]
 8004e36:	f000 f8ad 	bl	8004f94 <HAL_UARTEx_RxEventCallback>
      return;
 8004e3a:	e09b      	b.n	8004f74 <HAL_UART_IRQHandler+0x548>
 8004e3c:	08005199 	.word	0x08005199
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004e48:	b29b      	uxth	r3, r3
 8004e4a:	1ad3      	subs	r3, r2, r3
 8004e4c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004e54:	b29b      	uxth	r3, r3
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	f000 808e 	beq.w	8004f78 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8004e5c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	f000 8089 	beq.w	8004f78 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	330c      	adds	r3, #12
 8004e6c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e70:	e853 3f00 	ldrex	r3, [r3]
 8004e74:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004e76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e78:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004e7c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	330c      	adds	r3, #12
 8004e86:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004e8a:	647a      	str	r2, [r7, #68]	@ 0x44
 8004e8c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e8e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004e90:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004e92:	e841 2300 	strex	r3, r2, [r1]
 8004e96:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004e98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d1e3      	bne.n	8004e66 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	3314      	adds	r3, #20
 8004ea4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ea8:	e853 3f00 	ldrex	r3, [r3]
 8004eac:	623b      	str	r3, [r7, #32]
   return(result);
 8004eae:	6a3b      	ldr	r3, [r7, #32]
 8004eb0:	f023 0301 	bic.w	r3, r3, #1
 8004eb4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	3314      	adds	r3, #20
 8004ebe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004ec2:	633a      	str	r2, [r7, #48]	@ 0x30
 8004ec4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ec6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004ec8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004eca:	e841 2300 	strex	r3, r2, [r1]
 8004ece:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004ed0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d1e3      	bne.n	8004e9e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2220      	movs	r2, #32
 8004eda:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	330c      	adds	r3, #12
 8004eea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eec:	693b      	ldr	r3, [r7, #16]
 8004eee:	e853 3f00 	ldrex	r3, [r3]
 8004ef2:	60fb      	str	r3, [r7, #12]
   return(result);
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	f023 0310 	bic.w	r3, r3, #16
 8004efa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	330c      	adds	r3, #12
 8004f04:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004f08:	61fa      	str	r2, [r7, #28]
 8004f0a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f0c:	69b9      	ldr	r1, [r7, #24]
 8004f0e:	69fa      	ldr	r2, [r7, #28]
 8004f10:	e841 2300 	strex	r3, r2, [r1]
 8004f14:	617b      	str	r3, [r7, #20]
   return(result);
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d1e3      	bne.n	8004ee4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2202      	movs	r2, #2
 8004f20:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004f22:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004f26:	4619      	mov	r1, r3
 8004f28:	6878      	ldr	r0, [r7, #4]
 8004f2a:	f000 f833 	bl	8004f94 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004f2e:	e023      	b.n	8004f78 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004f30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d009      	beq.n	8004f50 <HAL_UART_IRQHandler+0x524>
 8004f3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d003      	beq.n	8004f50 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8004f48:	6878      	ldr	r0, [r7, #4]
 8004f4a:	f000 f936 	bl	80051ba <UART_Transmit_IT>
    return;
 8004f4e:	e014      	b.n	8004f7a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004f50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d00e      	beq.n	8004f7a <HAL_UART_IRQHandler+0x54e>
 8004f5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d008      	beq.n	8004f7a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8004f68:	6878      	ldr	r0, [r7, #4]
 8004f6a:	f000 f976 	bl	800525a <UART_EndTransmit_IT>
    return;
 8004f6e:	e004      	b.n	8004f7a <HAL_UART_IRQHandler+0x54e>
    return;
 8004f70:	bf00      	nop
 8004f72:	e002      	b.n	8004f7a <HAL_UART_IRQHandler+0x54e>
      return;
 8004f74:	bf00      	nop
 8004f76:	e000      	b.n	8004f7a <HAL_UART_IRQHandler+0x54e>
      return;
 8004f78:	bf00      	nop
  }
}
 8004f7a:	37e8      	adds	r7, #232	@ 0xe8
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	bd80      	pop	{r7, pc}

08004f80 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004f80:	b480      	push	{r7}
 8004f82:	b083      	sub	sp, #12
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004f88:	bf00      	nop
 8004f8a:	370c      	adds	r7, #12
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f92:	4770      	bx	lr

08004f94 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004f94:	b480      	push	{r7}
 8004f96:	b083      	sub	sp, #12
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
 8004f9c:	460b      	mov	r3, r1
 8004f9e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004fa0:	bf00      	nop
 8004fa2:	370c      	adds	r7, #12
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004faa:	4770      	bx	lr

08004fac <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b086      	sub	sp, #24
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	60f8      	str	r0, [r7, #12]
 8004fb4:	60b9      	str	r1, [r7, #8]
 8004fb6:	603b      	str	r3, [r7, #0]
 8004fb8:	4613      	mov	r3, r2
 8004fba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004fbc:	e03b      	b.n	8005036 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fbe:	6a3b      	ldr	r3, [r7, #32]
 8004fc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fc4:	d037      	beq.n	8005036 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004fc6:	f7fc ff61 	bl	8001e8c <HAL_GetTick>
 8004fca:	4602      	mov	r2, r0
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	1ad3      	subs	r3, r2, r3
 8004fd0:	6a3a      	ldr	r2, [r7, #32]
 8004fd2:	429a      	cmp	r2, r3
 8004fd4:	d302      	bcc.n	8004fdc <UART_WaitOnFlagUntilTimeout+0x30>
 8004fd6:	6a3b      	ldr	r3, [r7, #32]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d101      	bne.n	8004fe0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004fdc:	2303      	movs	r3, #3
 8004fde:	e03a      	b.n	8005056 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	68db      	ldr	r3, [r3, #12]
 8004fe6:	f003 0304 	and.w	r3, r3, #4
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d023      	beq.n	8005036 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	2b80      	cmp	r3, #128	@ 0x80
 8004ff2:	d020      	beq.n	8005036 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004ff4:	68bb      	ldr	r3, [r7, #8]
 8004ff6:	2b40      	cmp	r3, #64	@ 0x40
 8004ff8:	d01d      	beq.n	8005036 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f003 0308 	and.w	r3, r3, #8
 8005004:	2b08      	cmp	r3, #8
 8005006:	d116      	bne.n	8005036 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005008:	2300      	movs	r3, #0
 800500a:	617b      	str	r3, [r7, #20]
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	617b      	str	r3, [r7, #20]
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	617b      	str	r3, [r7, #20]
 800501c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800501e:	68f8      	ldr	r0, [r7, #12]
 8005020:	f000 f857 	bl	80050d2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	2208      	movs	r2, #8
 8005028:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	2200      	movs	r2, #0
 800502e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005032:	2301      	movs	r3, #1
 8005034:	e00f      	b.n	8005056 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	681a      	ldr	r2, [r3, #0]
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	4013      	ands	r3, r2
 8005040:	68ba      	ldr	r2, [r7, #8]
 8005042:	429a      	cmp	r2, r3
 8005044:	bf0c      	ite	eq
 8005046:	2301      	moveq	r3, #1
 8005048:	2300      	movne	r3, #0
 800504a:	b2db      	uxtb	r3, r3
 800504c:	461a      	mov	r2, r3
 800504e:	79fb      	ldrb	r3, [r7, #7]
 8005050:	429a      	cmp	r2, r3
 8005052:	d0b4      	beq.n	8004fbe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005054:	2300      	movs	r3, #0
}
 8005056:	4618      	mov	r0, r3
 8005058:	3718      	adds	r7, #24
 800505a:	46bd      	mov	sp, r7
 800505c:	bd80      	pop	{r7, pc}

0800505e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800505e:	b480      	push	{r7}
 8005060:	b085      	sub	sp, #20
 8005062:	af00      	add	r7, sp, #0
 8005064:	60f8      	str	r0, [r7, #12]
 8005066:	60b9      	str	r1, [r7, #8]
 8005068:	4613      	mov	r3, r2
 800506a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	68ba      	ldr	r2, [r7, #8]
 8005070:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	88fa      	ldrh	r2, [r7, #6]
 8005076:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	88fa      	ldrh	r2, [r7, #6]
 800507c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	2200      	movs	r2, #0
 8005082:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	2222      	movs	r2, #34	@ 0x22
 8005088:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	691b      	ldr	r3, [r3, #16]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d007      	beq.n	80050a4 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	68da      	ldr	r2, [r3, #12]
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80050a2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	695a      	ldr	r2, [r3, #20]
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f042 0201 	orr.w	r2, r2, #1
 80050b2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	68da      	ldr	r2, [r3, #12]
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f042 0220 	orr.w	r2, r2, #32
 80050c2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80050c4:	2300      	movs	r3, #0
}
 80050c6:	4618      	mov	r0, r3
 80050c8:	3714      	adds	r7, #20
 80050ca:	46bd      	mov	sp, r7
 80050cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d0:	4770      	bx	lr

080050d2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80050d2:	b480      	push	{r7}
 80050d4:	b095      	sub	sp, #84	@ 0x54
 80050d6:	af00      	add	r7, sp, #0
 80050d8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	330c      	adds	r3, #12
 80050e0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050e4:	e853 3f00 	ldrex	r3, [r3]
 80050e8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80050ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80050f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	330c      	adds	r3, #12
 80050f8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80050fa:	643a      	str	r2, [r7, #64]	@ 0x40
 80050fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050fe:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005100:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005102:	e841 2300 	strex	r3, r2, [r1]
 8005106:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005108:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800510a:	2b00      	cmp	r3, #0
 800510c:	d1e5      	bne.n	80050da <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	3314      	adds	r3, #20
 8005114:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005116:	6a3b      	ldr	r3, [r7, #32]
 8005118:	e853 3f00 	ldrex	r3, [r3]
 800511c:	61fb      	str	r3, [r7, #28]
   return(result);
 800511e:	69fb      	ldr	r3, [r7, #28]
 8005120:	f023 0301 	bic.w	r3, r3, #1
 8005124:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	3314      	adds	r3, #20
 800512c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800512e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005130:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005132:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005134:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005136:	e841 2300 	strex	r3, r2, [r1]
 800513a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800513c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800513e:	2b00      	cmp	r3, #0
 8005140:	d1e5      	bne.n	800510e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005146:	2b01      	cmp	r3, #1
 8005148:	d119      	bne.n	800517e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	330c      	adds	r3, #12
 8005150:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	e853 3f00 	ldrex	r3, [r3]
 8005158:	60bb      	str	r3, [r7, #8]
   return(result);
 800515a:	68bb      	ldr	r3, [r7, #8]
 800515c:	f023 0310 	bic.w	r3, r3, #16
 8005160:	647b      	str	r3, [r7, #68]	@ 0x44
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	330c      	adds	r3, #12
 8005168:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800516a:	61ba      	str	r2, [r7, #24]
 800516c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800516e:	6979      	ldr	r1, [r7, #20]
 8005170:	69ba      	ldr	r2, [r7, #24]
 8005172:	e841 2300 	strex	r3, r2, [r1]
 8005176:	613b      	str	r3, [r7, #16]
   return(result);
 8005178:	693b      	ldr	r3, [r7, #16]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d1e5      	bne.n	800514a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2220      	movs	r2, #32
 8005182:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2200      	movs	r2, #0
 800518a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800518c:	bf00      	nop
 800518e:	3754      	adds	r7, #84	@ 0x54
 8005190:	46bd      	mov	sp, r7
 8005192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005196:	4770      	bx	lr

08005198 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b084      	sub	sp, #16
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051a4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	2200      	movs	r2, #0
 80051aa:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80051ac:	68f8      	ldr	r0, [r7, #12]
 80051ae:	f7ff fee7 	bl	8004f80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80051b2:	bf00      	nop
 80051b4:	3710      	adds	r7, #16
 80051b6:	46bd      	mov	sp, r7
 80051b8:	bd80      	pop	{r7, pc}

080051ba <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80051ba:	b480      	push	{r7}
 80051bc:	b085      	sub	sp, #20
 80051be:	af00      	add	r7, sp, #0
 80051c0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051c8:	b2db      	uxtb	r3, r3
 80051ca:	2b21      	cmp	r3, #33	@ 0x21
 80051cc:	d13e      	bne.n	800524c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	689b      	ldr	r3, [r3, #8]
 80051d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051d6:	d114      	bne.n	8005202 <UART_Transmit_IT+0x48>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	691b      	ldr	r3, [r3, #16]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d110      	bne.n	8005202 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6a1b      	ldr	r3, [r3, #32]
 80051e4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	881b      	ldrh	r3, [r3, #0]
 80051ea:	461a      	mov	r2, r3
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80051f4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6a1b      	ldr	r3, [r3, #32]
 80051fa:	1c9a      	adds	r2, r3, #2
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	621a      	str	r2, [r3, #32]
 8005200:	e008      	b.n	8005214 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6a1b      	ldr	r3, [r3, #32]
 8005206:	1c59      	adds	r1, r3, #1
 8005208:	687a      	ldr	r2, [r7, #4]
 800520a:	6211      	str	r1, [r2, #32]
 800520c:	781a      	ldrb	r2, [r3, #0]
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005218:	b29b      	uxth	r3, r3
 800521a:	3b01      	subs	r3, #1
 800521c:	b29b      	uxth	r3, r3
 800521e:	687a      	ldr	r2, [r7, #4]
 8005220:	4619      	mov	r1, r3
 8005222:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005224:	2b00      	cmp	r3, #0
 8005226:	d10f      	bne.n	8005248 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	68da      	ldr	r2, [r3, #12]
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005236:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	68da      	ldr	r2, [r3, #12]
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005246:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005248:	2300      	movs	r3, #0
 800524a:	e000      	b.n	800524e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800524c:	2302      	movs	r3, #2
  }
}
 800524e:	4618      	mov	r0, r3
 8005250:	3714      	adds	r7, #20
 8005252:	46bd      	mov	sp, r7
 8005254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005258:	4770      	bx	lr

0800525a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800525a:	b580      	push	{r7, lr}
 800525c:	b082      	sub	sp, #8
 800525e:	af00      	add	r7, sp, #0
 8005260:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	68da      	ldr	r2, [r3, #12]
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005270:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2220      	movs	r2, #32
 8005276:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800527a:	6878      	ldr	r0, [r7, #4]
 800527c:	f7fb ffda 	bl	8001234 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005280:	2300      	movs	r3, #0
}
 8005282:	4618      	mov	r0, r3
 8005284:	3708      	adds	r7, #8
 8005286:	46bd      	mov	sp, r7
 8005288:	bd80      	pop	{r7, pc}

0800528a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800528a:	b580      	push	{r7, lr}
 800528c:	b08c      	sub	sp, #48	@ 0x30
 800528e:	af00      	add	r7, sp, #0
 8005290:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8005292:	2300      	movs	r3, #0
 8005294:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005296:	2300      	movs	r3, #0
 8005298:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80052a0:	b2db      	uxtb	r3, r3
 80052a2:	2b22      	cmp	r3, #34	@ 0x22
 80052a4:	f040 80aa 	bne.w	80053fc <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	689b      	ldr	r3, [r3, #8]
 80052ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052b0:	d115      	bne.n	80052de <UART_Receive_IT+0x54>
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	691b      	ldr	r3, [r3, #16]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d111      	bne.n	80052de <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052be:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	b29b      	uxth	r3, r3
 80052c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052cc:	b29a      	uxth	r2, r3
 80052ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052d0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052d6:	1c9a      	adds	r2, r3, #2
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	629a      	str	r2, [r3, #40]	@ 0x28
 80052dc:	e024      	b.n	8005328 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	689b      	ldr	r3, [r3, #8]
 80052e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052ec:	d007      	beq.n	80052fe <UART_Receive_IT+0x74>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	689b      	ldr	r3, [r3, #8]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d10a      	bne.n	800530c <UART_Receive_IT+0x82>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	691b      	ldr	r3, [r3, #16]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d106      	bne.n	800530c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	685b      	ldr	r3, [r3, #4]
 8005304:	b2da      	uxtb	r2, r3
 8005306:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005308:	701a      	strb	r2, [r3, #0]
 800530a:	e008      	b.n	800531e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	685b      	ldr	r3, [r3, #4]
 8005312:	b2db      	uxtb	r3, r3
 8005314:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005318:	b2da      	uxtb	r2, r3
 800531a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800531c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005322:	1c5a      	adds	r2, r3, #1
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800532c:	b29b      	uxth	r3, r3
 800532e:	3b01      	subs	r3, #1
 8005330:	b29b      	uxth	r3, r3
 8005332:	687a      	ldr	r2, [r7, #4]
 8005334:	4619      	mov	r1, r3
 8005336:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005338:	2b00      	cmp	r3, #0
 800533a:	d15d      	bne.n	80053f8 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	68da      	ldr	r2, [r3, #12]
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f022 0220 	bic.w	r2, r2, #32
 800534a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	68da      	ldr	r2, [r3, #12]
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800535a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	695a      	ldr	r2, [r3, #20]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f022 0201 	bic.w	r2, r2, #1
 800536a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2220      	movs	r2, #32
 8005370:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2200      	movs	r2, #0
 8005378:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800537e:	2b01      	cmp	r3, #1
 8005380:	d135      	bne.n	80053ee <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2200      	movs	r2, #0
 8005386:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	330c      	adds	r3, #12
 800538e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005390:	697b      	ldr	r3, [r7, #20]
 8005392:	e853 3f00 	ldrex	r3, [r3]
 8005396:	613b      	str	r3, [r7, #16]
   return(result);
 8005398:	693b      	ldr	r3, [r7, #16]
 800539a:	f023 0310 	bic.w	r3, r3, #16
 800539e:	627b      	str	r3, [r7, #36]	@ 0x24
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	330c      	adds	r3, #12
 80053a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80053a8:	623a      	str	r2, [r7, #32]
 80053aa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053ac:	69f9      	ldr	r1, [r7, #28]
 80053ae:	6a3a      	ldr	r2, [r7, #32]
 80053b0:	e841 2300 	strex	r3, r2, [r1]
 80053b4:	61bb      	str	r3, [r7, #24]
   return(result);
 80053b6:	69bb      	ldr	r3, [r7, #24]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d1e5      	bne.n	8005388 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f003 0310 	and.w	r3, r3, #16
 80053c6:	2b10      	cmp	r3, #16
 80053c8:	d10a      	bne.n	80053e0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80053ca:	2300      	movs	r3, #0
 80053cc:	60fb      	str	r3, [r7, #12]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	60fb      	str	r3, [r7, #12]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	685b      	ldr	r3, [r3, #4]
 80053dc:	60fb      	str	r3, [r7, #12]
 80053de:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80053e4:	4619      	mov	r1, r3
 80053e6:	6878      	ldr	r0, [r7, #4]
 80053e8:	f7ff fdd4 	bl	8004f94 <HAL_UARTEx_RxEventCallback>
 80053ec:	e002      	b.n	80053f4 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80053ee:	6878      	ldr	r0, [r7, #4]
 80053f0:	f7fb ff44 	bl	800127c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80053f4:	2300      	movs	r3, #0
 80053f6:	e002      	b.n	80053fe <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80053f8:	2300      	movs	r3, #0
 80053fa:	e000      	b.n	80053fe <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80053fc:	2302      	movs	r3, #2
  }
}
 80053fe:	4618      	mov	r0, r3
 8005400:	3730      	adds	r7, #48	@ 0x30
 8005402:	46bd      	mov	sp, r7
 8005404:	bd80      	pop	{r7, pc}
	...

08005408 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005408:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800540c:	b0c0      	sub	sp, #256	@ 0x100
 800540e:	af00      	add	r7, sp, #0
 8005410:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005414:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	691b      	ldr	r3, [r3, #16]
 800541c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005420:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005424:	68d9      	ldr	r1, [r3, #12]
 8005426:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800542a:	681a      	ldr	r2, [r3, #0]
 800542c:	ea40 0301 	orr.w	r3, r0, r1
 8005430:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005432:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005436:	689a      	ldr	r2, [r3, #8]
 8005438:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800543c:	691b      	ldr	r3, [r3, #16]
 800543e:	431a      	orrs	r2, r3
 8005440:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005444:	695b      	ldr	r3, [r3, #20]
 8005446:	431a      	orrs	r2, r3
 8005448:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800544c:	69db      	ldr	r3, [r3, #28]
 800544e:	4313      	orrs	r3, r2
 8005450:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005454:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	68db      	ldr	r3, [r3, #12]
 800545c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005460:	f021 010c 	bic.w	r1, r1, #12
 8005464:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005468:	681a      	ldr	r2, [r3, #0]
 800546a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800546e:	430b      	orrs	r3, r1
 8005470:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005472:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	695b      	ldr	r3, [r3, #20]
 800547a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800547e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005482:	6999      	ldr	r1, [r3, #24]
 8005484:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005488:	681a      	ldr	r2, [r3, #0]
 800548a:	ea40 0301 	orr.w	r3, r0, r1
 800548e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005490:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005494:	681a      	ldr	r2, [r3, #0]
 8005496:	4b8f      	ldr	r3, [pc, #572]	@ (80056d4 <UART_SetConfig+0x2cc>)
 8005498:	429a      	cmp	r2, r3
 800549a:	d005      	beq.n	80054a8 <UART_SetConfig+0xa0>
 800549c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054a0:	681a      	ldr	r2, [r3, #0]
 80054a2:	4b8d      	ldr	r3, [pc, #564]	@ (80056d8 <UART_SetConfig+0x2d0>)
 80054a4:	429a      	cmp	r2, r3
 80054a6:	d104      	bne.n	80054b2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80054a8:	f7fe fa00 	bl	80038ac <HAL_RCC_GetPCLK2Freq>
 80054ac:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80054b0:	e003      	b.n	80054ba <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80054b2:	f7fe f9e7 	bl	8003884 <HAL_RCC_GetPCLK1Freq>
 80054b6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80054ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054be:	69db      	ldr	r3, [r3, #28]
 80054c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80054c4:	f040 810c 	bne.w	80056e0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80054c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80054cc:	2200      	movs	r2, #0
 80054ce:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80054d2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80054d6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80054da:	4622      	mov	r2, r4
 80054dc:	462b      	mov	r3, r5
 80054de:	1891      	adds	r1, r2, r2
 80054e0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80054e2:	415b      	adcs	r3, r3
 80054e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80054e6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80054ea:	4621      	mov	r1, r4
 80054ec:	eb12 0801 	adds.w	r8, r2, r1
 80054f0:	4629      	mov	r1, r5
 80054f2:	eb43 0901 	adc.w	r9, r3, r1
 80054f6:	f04f 0200 	mov.w	r2, #0
 80054fa:	f04f 0300 	mov.w	r3, #0
 80054fe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005502:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005506:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800550a:	4690      	mov	r8, r2
 800550c:	4699      	mov	r9, r3
 800550e:	4623      	mov	r3, r4
 8005510:	eb18 0303 	adds.w	r3, r8, r3
 8005514:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005518:	462b      	mov	r3, r5
 800551a:	eb49 0303 	adc.w	r3, r9, r3
 800551e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005522:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005526:	685b      	ldr	r3, [r3, #4]
 8005528:	2200      	movs	r2, #0
 800552a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800552e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005532:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005536:	460b      	mov	r3, r1
 8005538:	18db      	adds	r3, r3, r3
 800553a:	653b      	str	r3, [r7, #80]	@ 0x50
 800553c:	4613      	mov	r3, r2
 800553e:	eb42 0303 	adc.w	r3, r2, r3
 8005542:	657b      	str	r3, [r7, #84]	@ 0x54
 8005544:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005548:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800554c:	f7fb faa6 	bl	8000a9c <__aeabi_uldivmod>
 8005550:	4602      	mov	r2, r0
 8005552:	460b      	mov	r3, r1
 8005554:	4b61      	ldr	r3, [pc, #388]	@ (80056dc <UART_SetConfig+0x2d4>)
 8005556:	fba3 2302 	umull	r2, r3, r3, r2
 800555a:	095b      	lsrs	r3, r3, #5
 800555c:	011c      	lsls	r4, r3, #4
 800555e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005562:	2200      	movs	r2, #0
 8005564:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005568:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800556c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005570:	4642      	mov	r2, r8
 8005572:	464b      	mov	r3, r9
 8005574:	1891      	adds	r1, r2, r2
 8005576:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005578:	415b      	adcs	r3, r3
 800557a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800557c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005580:	4641      	mov	r1, r8
 8005582:	eb12 0a01 	adds.w	sl, r2, r1
 8005586:	4649      	mov	r1, r9
 8005588:	eb43 0b01 	adc.w	fp, r3, r1
 800558c:	f04f 0200 	mov.w	r2, #0
 8005590:	f04f 0300 	mov.w	r3, #0
 8005594:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005598:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800559c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80055a0:	4692      	mov	sl, r2
 80055a2:	469b      	mov	fp, r3
 80055a4:	4643      	mov	r3, r8
 80055a6:	eb1a 0303 	adds.w	r3, sl, r3
 80055aa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80055ae:	464b      	mov	r3, r9
 80055b0:	eb4b 0303 	adc.w	r3, fp, r3
 80055b4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80055b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055bc:	685b      	ldr	r3, [r3, #4]
 80055be:	2200      	movs	r2, #0
 80055c0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80055c4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80055c8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80055cc:	460b      	mov	r3, r1
 80055ce:	18db      	adds	r3, r3, r3
 80055d0:	643b      	str	r3, [r7, #64]	@ 0x40
 80055d2:	4613      	mov	r3, r2
 80055d4:	eb42 0303 	adc.w	r3, r2, r3
 80055d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80055da:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80055de:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80055e2:	f7fb fa5b 	bl	8000a9c <__aeabi_uldivmod>
 80055e6:	4602      	mov	r2, r0
 80055e8:	460b      	mov	r3, r1
 80055ea:	4611      	mov	r1, r2
 80055ec:	4b3b      	ldr	r3, [pc, #236]	@ (80056dc <UART_SetConfig+0x2d4>)
 80055ee:	fba3 2301 	umull	r2, r3, r3, r1
 80055f2:	095b      	lsrs	r3, r3, #5
 80055f4:	2264      	movs	r2, #100	@ 0x64
 80055f6:	fb02 f303 	mul.w	r3, r2, r3
 80055fa:	1acb      	subs	r3, r1, r3
 80055fc:	00db      	lsls	r3, r3, #3
 80055fe:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005602:	4b36      	ldr	r3, [pc, #216]	@ (80056dc <UART_SetConfig+0x2d4>)
 8005604:	fba3 2302 	umull	r2, r3, r3, r2
 8005608:	095b      	lsrs	r3, r3, #5
 800560a:	005b      	lsls	r3, r3, #1
 800560c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005610:	441c      	add	r4, r3
 8005612:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005616:	2200      	movs	r2, #0
 8005618:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800561c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005620:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005624:	4642      	mov	r2, r8
 8005626:	464b      	mov	r3, r9
 8005628:	1891      	adds	r1, r2, r2
 800562a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800562c:	415b      	adcs	r3, r3
 800562e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005630:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005634:	4641      	mov	r1, r8
 8005636:	1851      	adds	r1, r2, r1
 8005638:	6339      	str	r1, [r7, #48]	@ 0x30
 800563a:	4649      	mov	r1, r9
 800563c:	414b      	adcs	r3, r1
 800563e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005640:	f04f 0200 	mov.w	r2, #0
 8005644:	f04f 0300 	mov.w	r3, #0
 8005648:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800564c:	4659      	mov	r1, fp
 800564e:	00cb      	lsls	r3, r1, #3
 8005650:	4651      	mov	r1, sl
 8005652:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005656:	4651      	mov	r1, sl
 8005658:	00ca      	lsls	r2, r1, #3
 800565a:	4610      	mov	r0, r2
 800565c:	4619      	mov	r1, r3
 800565e:	4603      	mov	r3, r0
 8005660:	4642      	mov	r2, r8
 8005662:	189b      	adds	r3, r3, r2
 8005664:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005668:	464b      	mov	r3, r9
 800566a:	460a      	mov	r2, r1
 800566c:	eb42 0303 	adc.w	r3, r2, r3
 8005670:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005674:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	2200      	movs	r2, #0
 800567c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005680:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005684:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005688:	460b      	mov	r3, r1
 800568a:	18db      	adds	r3, r3, r3
 800568c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800568e:	4613      	mov	r3, r2
 8005690:	eb42 0303 	adc.w	r3, r2, r3
 8005694:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005696:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800569a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800569e:	f7fb f9fd 	bl	8000a9c <__aeabi_uldivmod>
 80056a2:	4602      	mov	r2, r0
 80056a4:	460b      	mov	r3, r1
 80056a6:	4b0d      	ldr	r3, [pc, #52]	@ (80056dc <UART_SetConfig+0x2d4>)
 80056a8:	fba3 1302 	umull	r1, r3, r3, r2
 80056ac:	095b      	lsrs	r3, r3, #5
 80056ae:	2164      	movs	r1, #100	@ 0x64
 80056b0:	fb01 f303 	mul.w	r3, r1, r3
 80056b4:	1ad3      	subs	r3, r2, r3
 80056b6:	00db      	lsls	r3, r3, #3
 80056b8:	3332      	adds	r3, #50	@ 0x32
 80056ba:	4a08      	ldr	r2, [pc, #32]	@ (80056dc <UART_SetConfig+0x2d4>)
 80056bc:	fba2 2303 	umull	r2, r3, r2, r3
 80056c0:	095b      	lsrs	r3, r3, #5
 80056c2:	f003 0207 	and.w	r2, r3, #7
 80056c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4422      	add	r2, r4
 80056ce:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80056d0:	e106      	b.n	80058e0 <UART_SetConfig+0x4d8>
 80056d2:	bf00      	nop
 80056d4:	40011000 	.word	0x40011000
 80056d8:	40011400 	.word	0x40011400
 80056dc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80056e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80056e4:	2200      	movs	r2, #0
 80056e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80056ea:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80056ee:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80056f2:	4642      	mov	r2, r8
 80056f4:	464b      	mov	r3, r9
 80056f6:	1891      	adds	r1, r2, r2
 80056f8:	6239      	str	r1, [r7, #32]
 80056fa:	415b      	adcs	r3, r3
 80056fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80056fe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005702:	4641      	mov	r1, r8
 8005704:	1854      	adds	r4, r2, r1
 8005706:	4649      	mov	r1, r9
 8005708:	eb43 0501 	adc.w	r5, r3, r1
 800570c:	f04f 0200 	mov.w	r2, #0
 8005710:	f04f 0300 	mov.w	r3, #0
 8005714:	00eb      	lsls	r3, r5, #3
 8005716:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800571a:	00e2      	lsls	r2, r4, #3
 800571c:	4614      	mov	r4, r2
 800571e:	461d      	mov	r5, r3
 8005720:	4643      	mov	r3, r8
 8005722:	18e3      	adds	r3, r4, r3
 8005724:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005728:	464b      	mov	r3, r9
 800572a:	eb45 0303 	adc.w	r3, r5, r3
 800572e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005732:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005736:	685b      	ldr	r3, [r3, #4]
 8005738:	2200      	movs	r2, #0
 800573a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800573e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005742:	f04f 0200 	mov.w	r2, #0
 8005746:	f04f 0300 	mov.w	r3, #0
 800574a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800574e:	4629      	mov	r1, r5
 8005750:	008b      	lsls	r3, r1, #2
 8005752:	4621      	mov	r1, r4
 8005754:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005758:	4621      	mov	r1, r4
 800575a:	008a      	lsls	r2, r1, #2
 800575c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005760:	f7fb f99c 	bl	8000a9c <__aeabi_uldivmod>
 8005764:	4602      	mov	r2, r0
 8005766:	460b      	mov	r3, r1
 8005768:	4b60      	ldr	r3, [pc, #384]	@ (80058ec <UART_SetConfig+0x4e4>)
 800576a:	fba3 2302 	umull	r2, r3, r3, r2
 800576e:	095b      	lsrs	r3, r3, #5
 8005770:	011c      	lsls	r4, r3, #4
 8005772:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005776:	2200      	movs	r2, #0
 8005778:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800577c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005780:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005784:	4642      	mov	r2, r8
 8005786:	464b      	mov	r3, r9
 8005788:	1891      	adds	r1, r2, r2
 800578a:	61b9      	str	r1, [r7, #24]
 800578c:	415b      	adcs	r3, r3
 800578e:	61fb      	str	r3, [r7, #28]
 8005790:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005794:	4641      	mov	r1, r8
 8005796:	1851      	adds	r1, r2, r1
 8005798:	6139      	str	r1, [r7, #16]
 800579a:	4649      	mov	r1, r9
 800579c:	414b      	adcs	r3, r1
 800579e:	617b      	str	r3, [r7, #20]
 80057a0:	f04f 0200 	mov.w	r2, #0
 80057a4:	f04f 0300 	mov.w	r3, #0
 80057a8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80057ac:	4659      	mov	r1, fp
 80057ae:	00cb      	lsls	r3, r1, #3
 80057b0:	4651      	mov	r1, sl
 80057b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80057b6:	4651      	mov	r1, sl
 80057b8:	00ca      	lsls	r2, r1, #3
 80057ba:	4610      	mov	r0, r2
 80057bc:	4619      	mov	r1, r3
 80057be:	4603      	mov	r3, r0
 80057c0:	4642      	mov	r2, r8
 80057c2:	189b      	adds	r3, r3, r2
 80057c4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80057c8:	464b      	mov	r3, r9
 80057ca:	460a      	mov	r2, r1
 80057cc:	eb42 0303 	adc.w	r3, r2, r3
 80057d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80057d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057d8:	685b      	ldr	r3, [r3, #4]
 80057da:	2200      	movs	r2, #0
 80057dc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80057de:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80057e0:	f04f 0200 	mov.w	r2, #0
 80057e4:	f04f 0300 	mov.w	r3, #0
 80057e8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80057ec:	4649      	mov	r1, r9
 80057ee:	008b      	lsls	r3, r1, #2
 80057f0:	4641      	mov	r1, r8
 80057f2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80057f6:	4641      	mov	r1, r8
 80057f8:	008a      	lsls	r2, r1, #2
 80057fa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80057fe:	f7fb f94d 	bl	8000a9c <__aeabi_uldivmod>
 8005802:	4602      	mov	r2, r0
 8005804:	460b      	mov	r3, r1
 8005806:	4611      	mov	r1, r2
 8005808:	4b38      	ldr	r3, [pc, #224]	@ (80058ec <UART_SetConfig+0x4e4>)
 800580a:	fba3 2301 	umull	r2, r3, r3, r1
 800580e:	095b      	lsrs	r3, r3, #5
 8005810:	2264      	movs	r2, #100	@ 0x64
 8005812:	fb02 f303 	mul.w	r3, r2, r3
 8005816:	1acb      	subs	r3, r1, r3
 8005818:	011b      	lsls	r3, r3, #4
 800581a:	3332      	adds	r3, #50	@ 0x32
 800581c:	4a33      	ldr	r2, [pc, #204]	@ (80058ec <UART_SetConfig+0x4e4>)
 800581e:	fba2 2303 	umull	r2, r3, r2, r3
 8005822:	095b      	lsrs	r3, r3, #5
 8005824:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005828:	441c      	add	r4, r3
 800582a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800582e:	2200      	movs	r2, #0
 8005830:	673b      	str	r3, [r7, #112]	@ 0x70
 8005832:	677a      	str	r2, [r7, #116]	@ 0x74
 8005834:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005838:	4642      	mov	r2, r8
 800583a:	464b      	mov	r3, r9
 800583c:	1891      	adds	r1, r2, r2
 800583e:	60b9      	str	r1, [r7, #8]
 8005840:	415b      	adcs	r3, r3
 8005842:	60fb      	str	r3, [r7, #12]
 8005844:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005848:	4641      	mov	r1, r8
 800584a:	1851      	adds	r1, r2, r1
 800584c:	6039      	str	r1, [r7, #0]
 800584e:	4649      	mov	r1, r9
 8005850:	414b      	adcs	r3, r1
 8005852:	607b      	str	r3, [r7, #4]
 8005854:	f04f 0200 	mov.w	r2, #0
 8005858:	f04f 0300 	mov.w	r3, #0
 800585c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005860:	4659      	mov	r1, fp
 8005862:	00cb      	lsls	r3, r1, #3
 8005864:	4651      	mov	r1, sl
 8005866:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800586a:	4651      	mov	r1, sl
 800586c:	00ca      	lsls	r2, r1, #3
 800586e:	4610      	mov	r0, r2
 8005870:	4619      	mov	r1, r3
 8005872:	4603      	mov	r3, r0
 8005874:	4642      	mov	r2, r8
 8005876:	189b      	adds	r3, r3, r2
 8005878:	66bb      	str	r3, [r7, #104]	@ 0x68
 800587a:	464b      	mov	r3, r9
 800587c:	460a      	mov	r2, r1
 800587e:	eb42 0303 	adc.w	r3, r2, r3
 8005882:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005884:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005888:	685b      	ldr	r3, [r3, #4]
 800588a:	2200      	movs	r2, #0
 800588c:	663b      	str	r3, [r7, #96]	@ 0x60
 800588e:	667a      	str	r2, [r7, #100]	@ 0x64
 8005890:	f04f 0200 	mov.w	r2, #0
 8005894:	f04f 0300 	mov.w	r3, #0
 8005898:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800589c:	4649      	mov	r1, r9
 800589e:	008b      	lsls	r3, r1, #2
 80058a0:	4641      	mov	r1, r8
 80058a2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80058a6:	4641      	mov	r1, r8
 80058a8:	008a      	lsls	r2, r1, #2
 80058aa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80058ae:	f7fb f8f5 	bl	8000a9c <__aeabi_uldivmod>
 80058b2:	4602      	mov	r2, r0
 80058b4:	460b      	mov	r3, r1
 80058b6:	4b0d      	ldr	r3, [pc, #52]	@ (80058ec <UART_SetConfig+0x4e4>)
 80058b8:	fba3 1302 	umull	r1, r3, r3, r2
 80058bc:	095b      	lsrs	r3, r3, #5
 80058be:	2164      	movs	r1, #100	@ 0x64
 80058c0:	fb01 f303 	mul.w	r3, r1, r3
 80058c4:	1ad3      	subs	r3, r2, r3
 80058c6:	011b      	lsls	r3, r3, #4
 80058c8:	3332      	adds	r3, #50	@ 0x32
 80058ca:	4a08      	ldr	r2, [pc, #32]	@ (80058ec <UART_SetConfig+0x4e4>)
 80058cc:	fba2 2303 	umull	r2, r3, r2, r3
 80058d0:	095b      	lsrs	r3, r3, #5
 80058d2:	f003 020f 	and.w	r2, r3, #15
 80058d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	4422      	add	r2, r4
 80058de:	609a      	str	r2, [r3, #8]
}
 80058e0:	bf00      	nop
 80058e2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80058e6:	46bd      	mov	sp, r7
 80058e8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80058ec:	51eb851f 	.word	0x51eb851f

080058f0 <siprintf>:
 80058f0:	b40e      	push	{r1, r2, r3}
 80058f2:	b510      	push	{r4, lr}
 80058f4:	b09d      	sub	sp, #116	@ 0x74
 80058f6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80058f8:	9002      	str	r0, [sp, #8]
 80058fa:	9006      	str	r0, [sp, #24]
 80058fc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005900:	480a      	ldr	r0, [pc, #40]	@ (800592c <siprintf+0x3c>)
 8005902:	9107      	str	r1, [sp, #28]
 8005904:	9104      	str	r1, [sp, #16]
 8005906:	490a      	ldr	r1, [pc, #40]	@ (8005930 <siprintf+0x40>)
 8005908:	f853 2b04 	ldr.w	r2, [r3], #4
 800590c:	9105      	str	r1, [sp, #20]
 800590e:	2400      	movs	r4, #0
 8005910:	a902      	add	r1, sp, #8
 8005912:	6800      	ldr	r0, [r0, #0]
 8005914:	9301      	str	r3, [sp, #4]
 8005916:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005918:	f000 f994 	bl	8005c44 <_svfiprintf_r>
 800591c:	9b02      	ldr	r3, [sp, #8]
 800591e:	701c      	strb	r4, [r3, #0]
 8005920:	b01d      	add	sp, #116	@ 0x74
 8005922:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005926:	b003      	add	sp, #12
 8005928:	4770      	bx	lr
 800592a:	bf00      	nop
 800592c:	2000000c 	.word	0x2000000c
 8005930:	ffff0208 	.word	0xffff0208

08005934 <memset>:
 8005934:	4402      	add	r2, r0
 8005936:	4603      	mov	r3, r0
 8005938:	4293      	cmp	r3, r2
 800593a:	d100      	bne.n	800593e <memset+0xa>
 800593c:	4770      	bx	lr
 800593e:	f803 1b01 	strb.w	r1, [r3], #1
 8005942:	e7f9      	b.n	8005938 <memset+0x4>

08005944 <__errno>:
 8005944:	4b01      	ldr	r3, [pc, #4]	@ (800594c <__errno+0x8>)
 8005946:	6818      	ldr	r0, [r3, #0]
 8005948:	4770      	bx	lr
 800594a:	bf00      	nop
 800594c:	2000000c 	.word	0x2000000c

08005950 <__libc_init_array>:
 8005950:	b570      	push	{r4, r5, r6, lr}
 8005952:	4d0d      	ldr	r5, [pc, #52]	@ (8005988 <__libc_init_array+0x38>)
 8005954:	4c0d      	ldr	r4, [pc, #52]	@ (800598c <__libc_init_array+0x3c>)
 8005956:	1b64      	subs	r4, r4, r5
 8005958:	10a4      	asrs	r4, r4, #2
 800595a:	2600      	movs	r6, #0
 800595c:	42a6      	cmp	r6, r4
 800595e:	d109      	bne.n	8005974 <__libc_init_array+0x24>
 8005960:	4d0b      	ldr	r5, [pc, #44]	@ (8005990 <__libc_init_array+0x40>)
 8005962:	4c0c      	ldr	r4, [pc, #48]	@ (8005994 <__libc_init_array+0x44>)
 8005964:	f000 fc64 	bl	8006230 <_init>
 8005968:	1b64      	subs	r4, r4, r5
 800596a:	10a4      	asrs	r4, r4, #2
 800596c:	2600      	movs	r6, #0
 800596e:	42a6      	cmp	r6, r4
 8005970:	d105      	bne.n	800597e <__libc_init_array+0x2e>
 8005972:	bd70      	pop	{r4, r5, r6, pc}
 8005974:	f855 3b04 	ldr.w	r3, [r5], #4
 8005978:	4798      	blx	r3
 800597a:	3601      	adds	r6, #1
 800597c:	e7ee      	b.n	800595c <__libc_init_array+0xc>
 800597e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005982:	4798      	blx	r3
 8005984:	3601      	adds	r6, #1
 8005986:	e7f2      	b.n	800596e <__libc_init_array+0x1e>
 8005988:	080062f4 	.word	0x080062f4
 800598c:	080062f4 	.word	0x080062f4
 8005990:	080062f4 	.word	0x080062f4
 8005994:	080062f8 	.word	0x080062f8

08005998 <__retarget_lock_acquire_recursive>:
 8005998:	4770      	bx	lr

0800599a <__retarget_lock_release_recursive>:
 800599a:	4770      	bx	lr

0800599c <_free_r>:
 800599c:	b538      	push	{r3, r4, r5, lr}
 800599e:	4605      	mov	r5, r0
 80059a0:	2900      	cmp	r1, #0
 80059a2:	d041      	beq.n	8005a28 <_free_r+0x8c>
 80059a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80059a8:	1f0c      	subs	r4, r1, #4
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	bfb8      	it	lt
 80059ae:	18e4      	addlt	r4, r4, r3
 80059b0:	f000 f8e0 	bl	8005b74 <__malloc_lock>
 80059b4:	4a1d      	ldr	r2, [pc, #116]	@ (8005a2c <_free_r+0x90>)
 80059b6:	6813      	ldr	r3, [r2, #0]
 80059b8:	b933      	cbnz	r3, 80059c8 <_free_r+0x2c>
 80059ba:	6063      	str	r3, [r4, #4]
 80059bc:	6014      	str	r4, [r2, #0]
 80059be:	4628      	mov	r0, r5
 80059c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80059c4:	f000 b8dc 	b.w	8005b80 <__malloc_unlock>
 80059c8:	42a3      	cmp	r3, r4
 80059ca:	d908      	bls.n	80059de <_free_r+0x42>
 80059cc:	6820      	ldr	r0, [r4, #0]
 80059ce:	1821      	adds	r1, r4, r0
 80059d0:	428b      	cmp	r3, r1
 80059d2:	bf01      	itttt	eq
 80059d4:	6819      	ldreq	r1, [r3, #0]
 80059d6:	685b      	ldreq	r3, [r3, #4]
 80059d8:	1809      	addeq	r1, r1, r0
 80059da:	6021      	streq	r1, [r4, #0]
 80059dc:	e7ed      	b.n	80059ba <_free_r+0x1e>
 80059de:	461a      	mov	r2, r3
 80059e0:	685b      	ldr	r3, [r3, #4]
 80059e2:	b10b      	cbz	r3, 80059e8 <_free_r+0x4c>
 80059e4:	42a3      	cmp	r3, r4
 80059e6:	d9fa      	bls.n	80059de <_free_r+0x42>
 80059e8:	6811      	ldr	r1, [r2, #0]
 80059ea:	1850      	adds	r0, r2, r1
 80059ec:	42a0      	cmp	r0, r4
 80059ee:	d10b      	bne.n	8005a08 <_free_r+0x6c>
 80059f0:	6820      	ldr	r0, [r4, #0]
 80059f2:	4401      	add	r1, r0
 80059f4:	1850      	adds	r0, r2, r1
 80059f6:	4283      	cmp	r3, r0
 80059f8:	6011      	str	r1, [r2, #0]
 80059fa:	d1e0      	bne.n	80059be <_free_r+0x22>
 80059fc:	6818      	ldr	r0, [r3, #0]
 80059fe:	685b      	ldr	r3, [r3, #4]
 8005a00:	6053      	str	r3, [r2, #4]
 8005a02:	4408      	add	r0, r1
 8005a04:	6010      	str	r0, [r2, #0]
 8005a06:	e7da      	b.n	80059be <_free_r+0x22>
 8005a08:	d902      	bls.n	8005a10 <_free_r+0x74>
 8005a0a:	230c      	movs	r3, #12
 8005a0c:	602b      	str	r3, [r5, #0]
 8005a0e:	e7d6      	b.n	80059be <_free_r+0x22>
 8005a10:	6820      	ldr	r0, [r4, #0]
 8005a12:	1821      	adds	r1, r4, r0
 8005a14:	428b      	cmp	r3, r1
 8005a16:	bf04      	itt	eq
 8005a18:	6819      	ldreq	r1, [r3, #0]
 8005a1a:	685b      	ldreq	r3, [r3, #4]
 8005a1c:	6063      	str	r3, [r4, #4]
 8005a1e:	bf04      	itt	eq
 8005a20:	1809      	addeq	r1, r1, r0
 8005a22:	6021      	streq	r1, [r4, #0]
 8005a24:	6054      	str	r4, [r2, #4]
 8005a26:	e7ca      	b.n	80059be <_free_r+0x22>
 8005a28:	bd38      	pop	{r3, r4, r5, pc}
 8005a2a:	bf00      	nop
 8005a2c:	200003b0 	.word	0x200003b0

08005a30 <sbrk_aligned>:
 8005a30:	b570      	push	{r4, r5, r6, lr}
 8005a32:	4e0f      	ldr	r6, [pc, #60]	@ (8005a70 <sbrk_aligned+0x40>)
 8005a34:	460c      	mov	r4, r1
 8005a36:	6831      	ldr	r1, [r6, #0]
 8005a38:	4605      	mov	r5, r0
 8005a3a:	b911      	cbnz	r1, 8005a42 <sbrk_aligned+0x12>
 8005a3c:	f000 fba4 	bl	8006188 <_sbrk_r>
 8005a40:	6030      	str	r0, [r6, #0]
 8005a42:	4621      	mov	r1, r4
 8005a44:	4628      	mov	r0, r5
 8005a46:	f000 fb9f 	bl	8006188 <_sbrk_r>
 8005a4a:	1c43      	adds	r3, r0, #1
 8005a4c:	d103      	bne.n	8005a56 <sbrk_aligned+0x26>
 8005a4e:	f04f 34ff 	mov.w	r4, #4294967295
 8005a52:	4620      	mov	r0, r4
 8005a54:	bd70      	pop	{r4, r5, r6, pc}
 8005a56:	1cc4      	adds	r4, r0, #3
 8005a58:	f024 0403 	bic.w	r4, r4, #3
 8005a5c:	42a0      	cmp	r0, r4
 8005a5e:	d0f8      	beq.n	8005a52 <sbrk_aligned+0x22>
 8005a60:	1a21      	subs	r1, r4, r0
 8005a62:	4628      	mov	r0, r5
 8005a64:	f000 fb90 	bl	8006188 <_sbrk_r>
 8005a68:	3001      	adds	r0, #1
 8005a6a:	d1f2      	bne.n	8005a52 <sbrk_aligned+0x22>
 8005a6c:	e7ef      	b.n	8005a4e <sbrk_aligned+0x1e>
 8005a6e:	bf00      	nop
 8005a70:	200003ac 	.word	0x200003ac

08005a74 <_malloc_r>:
 8005a74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a78:	1ccd      	adds	r5, r1, #3
 8005a7a:	f025 0503 	bic.w	r5, r5, #3
 8005a7e:	3508      	adds	r5, #8
 8005a80:	2d0c      	cmp	r5, #12
 8005a82:	bf38      	it	cc
 8005a84:	250c      	movcc	r5, #12
 8005a86:	2d00      	cmp	r5, #0
 8005a88:	4606      	mov	r6, r0
 8005a8a:	db01      	blt.n	8005a90 <_malloc_r+0x1c>
 8005a8c:	42a9      	cmp	r1, r5
 8005a8e:	d904      	bls.n	8005a9a <_malloc_r+0x26>
 8005a90:	230c      	movs	r3, #12
 8005a92:	6033      	str	r3, [r6, #0]
 8005a94:	2000      	movs	r0, #0
 8005a96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a9a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005b70 <_malloc_r+0xfc>
 8005a9e:	f000 f869 	bl	8005b74 <__malloc_lock>
 8005aa2:	f8d8 3000 	ldr.w	r3, [r8]
 8005aa6:	461c      	mov	r4, r3
 8005aa8:	bb44      	cbnz	r4, 8005afc <_malloc_r+0x88>
 8005aaa:	4629      	mov	r1, r5
 8005aac:	4630      	mov	r0, r6
 8005aae:	f7ff ffbf 	bl	8005a30 <sbrk_aligned>
 8005ab2:	1c43      	adds	r3, r0, #1
 8005ab4:	4604      	mov	r4, r0
 8005ab6:	d158      	bne.n	8005b6a <_malloc_r+0xf6>
 8005ab8:	f8d8 4000 	ldr.w	r4, [r8]
 8005abc:	4627      	mov	r7, r4
 8005abe:	2f00      	cmp	r7, #0
 8005ac0:	d143      	bne.n	8005b4a <_malloc_r+0xd6>
 8005ac2:	2c00      	cmp	r4, #0
 8005ac4:	d04b      	beq.n	8005b5e <_malloc_r+0xea>
 8005ac6:	6823      	ldr	r3, [r4, #0]
 8005ac8:	4639      	mov	r1, r7
 8005aca:	4630      	mov	r0, r6
 8005acc:	eb04 0903 	add.w	r9, r4, r3
 8005ad0:	f000 fb5a 	bl	8006188 <_sbrk_r>
 8005ad4:	4581      	cmp	r9, r0
 8005ad6:	d142      	bne.n	8005b5e <_malloc_r+0xea>
 8005ad8:	6821      	ldr	r1, [r4, #0]
 8005ada:	1a6d      	subs	r5, r5, r1
 8005adc:	4629      	mov	r1, r5
 8005ade:	4630      	mov	r0, r6
 8005ae0:	f7ff ffa6 	bl	8005a30 <sbrk_aligned>
 8005ae4:	3001      	adds	r0, #1
 8005ae6:	d03a      	beq.n	8005b5e <_malloc_r+0xea>
 8005ae8:	6823      	ldr	r3, [r4, #0]
 8005aea:	442b      	add	r3, r5
 8005aec:	6023      	str	r3, [r4, #0]
 8005aee:	f8d8 3000 	ldr.w	r3, [r8]
 8005af2:	685a      	ldr	r2, [r3, #4]
 8005af4:	bb62      	cbnz	r2, 8005b50 <_malloc_r+0xdc>
 8005af6:	f8c8 7000 	str.w	r7, [r8]
 8005afa:	e00f      	b.n	8005b1c <_malloc_r+0xa8>
 8005afc:	6822      	ldr	r2, [r4, #0]
 8005afe:	1b52      	subs	r2, r2, r5
 8005b00:	d420      	bmi.n	8005b44 <_malloc_r+0xd0>
 8005b02:	2a0b      	cmp	r2, #11
 8005b04:	d917      	bls.n	8005b36 <_malloc_r+0xc2>
 8005b06:	1961      	adds	r1, r4, r5
 8005b08:	42a3      	cmp	r3, r4
 8005b0a:	6025      	str	r5, [r4, #0]
 8005b0c:	bf18      	it	ne
 8005b0e:	6059      	strne	r1, [r3, #4]
 8005b10:	6863      	ldr	r3, [r4, #4]
 8005b12:	bf08      	it	eq
 8005b14:	f8c8 1000 	streq.w	r1, [r8]
 8005b18:	5162      	str	r2, [r4, r5]
 8005b1a:	604b      	str	r3, [r1, #4]
 8005b1c:	4630      	mov	r0, r6
 8005b1e:	f000 f82f 	bl	8005b80 <__malloc_unlock>
 8005b22:	f104 000b 	add.w	r0, r4, #11
 8005b26:	1d23      	adds	r3, r4, #4
 8005b28:	f020 0007 	bic.w	r0, r0, #7
 8005b2c:	1ac2      	subs	r2, r0, r3
 8005b2e:	bf1c      	itt	ne
 8005b30:	1a1b      	subne	r3, r3, r0
 8005b32:	50a3      	strne	r3, [r4, r2]
 8005b34:	e7af      	b.n	8005a96 <_malloc_r+0x22>
 8005b36:	6862      	ldr	r2, [r4, #4]
 8005b38:	42a3      	cmp	r3, r4
 8005b3a:	bf0c      	ite	eq
 8005b3c:	f8c8 2000 	streq.w	r2, [r8]
 8005b40:	605a      	strne	r2, [r3, #4]
 8005b42:	e7eb      	b.n	8005b1c <_malloc_r+0xa8>
 8005b44:	4623      	mov	r3, r4
 8005b46:	6864      	ldr	r4, [r4, #4]
 8005b48:	e7ae      	b.n	8005aa8 <_malloc_r+0x34>
 8005b4a:	463c      	mov	r4, r7
 8005b4c:	687f      	ldr	r7, [r7, #4]
 8005b4e:	e7b6      	b.n	8005abe <_malloc_r+0x4a>
 8005b50:	461a      	mov	r2, r3
 8005b52:	685b      	ldr	r3, [r3, #4]
 8005b54:	42a3      	cmp	r3, r4
 8005b56:	d1fb      	bne.n	8005b50 <_malloc_r+0xdc>
 8005b58:	2300      	movs	r3, #0
 8005b5a:	6053      	str	r3, [r2, #4]
 8005b5c:	e7de      	b.n	8005b1c <_malloc_r+0xa8>
 8005b5e:	230c      	movs	r3, #12
 8005b60:	6033      	str	r3, [r6, #0]
 8005b62:	4630      	mov	r0, r6
 8005b64:	f000 f80c 	bl	8005b80 <__malloc_unlock>
 8005b68:	e794      	b.n	8005a94 <_malloc_r+0x20>
 8005b6a:	6005      	str	r5, [r0, #0]
 8005b6c:	e7d6      	b.n	8005b1c <_malloc_r+0xa8>
 8005b6e:	bf00      	nop
 8005b70:	200003b0 	.word	0x200003b0

08005b74 <__malloc_lock>:
 8005b74:	4801      	ldr	r0, [pc, #4]	@ (8005b7c <__malloc_lock+0x8>)
 8005b76:	f7ff bf0f 	b.w	8005998 <__retarget_lock_acquire_recursive>
 8005b7a:	bf00      	nop
 8005b7c:	200003a8 	.word	0x200003a8

08005b80 <__malloc_unlock>:
 8005b80:	4801      	ldr	r0, [pc, #4]	@ (8005b88 <__malloc_unlock+0x8>)
 8005b82:	f7ff bf0a 	b.w	800599a <__retarget_lock_release_recursive>
 8005b86:	bf00      	nop
 8005b88:	200003a8 	.word	0x200003a8

08005b8c <__ssputs_r>:
 8005b8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b90:	688e      	ldr	r6, [r1, #8]
 8005b92:	461f      	mov	r7, r3
 8005b94:	42be      	cmp	r6, r7
 8005b96:	680b      	ldr	r3, [r1, #0]
 8005b98:	4682      	mov	sl, r0
 8005b9a:	460c      	mov	r4, r1
 8005b9c:	4690      	mov	r8, r2
 8005b9e:	d82d      	bhi.n	8005bfc <__ssputs_r+0x70>
 8005ba0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005ba4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005ba8:	d026      	beq.n	8005bf8 <__ssputs_r+0x6c>
 8005baa:	6965      	ldr	r5, [r4, #20]
 8005bac:	6909      	ldr	r1, [r1, #16]
 8005bae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005bb2:	eba3 0901 	sub.w	r9, r3, r1
 8005bb6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005bba:	1c7b      	adds	r3, r7, #1
 8005bbc:	444b      	add	r3, r9
 8005bbe:	106d      	asrs	r5, r5, #1
 8005bc0:	429d      	cmp	r5, r3
 8005bc2:	bf38      	it	cc
 8005bc4:	461d      	movcc	r5, r3
 8005bc6:	0553      	lsls	r3, r2, #21
 8005bc8:	d527      	bpl.n	8005c1a <__ssputs_r+0x8e>
 8005bca:	4629      	mov	r1, r5
 8005bcc:	f7ff ff52 	bl	8005a74 <_malloc_r>
 8005bd0:	4606      	mov	r6, r0
 8005bd2:	b360      	cbz	r0, 8005c2e <__ssputs_r+0xa2>
 8005bd4:	6921      	ldr	r1, [r4, #16]
 8005bd6:	464a      	mov	r2, r9
 8005bd8:	f000 fae6 	bl	80061a8 <memcpy>
 8005bdc:	89a3      	ldrh	r3, [r4, #12]
 8005bde:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005be2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005be6:	81a3      	strh	r3, [r4, #12]
 8005be8:	6126      	str	r6, [r4, #16]
 8005bea:	6165      	str	r5, [r4, #20]
 8005bec:	444e      	add	r6, r9
 8005bee:	eba5 0509 	sub.w	r5, r5, r9
 8005bf2:	6026      	str	r6, [r4, #0]
 8005bf4:	60a5      	str	r5, [r4, #8]
 8005bf6:	463e      	mov	r6, r7
 8005bf8:	42be      	cmp	r6, r7
 8005bfa:	d900      	bls.n	8005bfe <__ssputs_r+0x72>
 8005bfc:	463e      	mov	r6, r7
 8005bfe:	6820      	ldr	r0, [r4, #0]
 8005c00:	4632      	mov	r2, r6
 8005c02:	4641      	mov	r1, r8
 8005c04:	f000 faa6 	bl	8006154 <memmove>
 8005c08:	68a3      	ldr	r3, [r4, #8]
 8005c0a:	1b9b      	subs	r3, r3, r6
 8005c0c:	60a3      	str	r3, [r4, #8]
 8005c0e:	6823      	ldr	r3, [r4, #0]
 8005c10:	4433      	add	r3, r6
 8005c12:	6023      	str	r3, [r4, #0]
 8005c14:	2000      	movs	r0, #0
 8005c16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c1a:	462a      	mov	r2, r5
 8005c1c:	f000 fad2 	bl	80061c4 <_realloc_r>
 8005c20:	4606      	mov	r6, r0
 8005c22:	2800      	cmp	r0, #0
 8005c24:	d1e0      	bne.n	8005be8 <__ssputs_r+0x5c>
 8005c26:	6921      	ldr	r1, [r4, #16]
 8005c28:	4650      	mov	r0, sl
 8005c2a:	f7ff feb7 	bl	800599c <_free_r>
 8005c2e:	230c      	movs	r3, #12
 8005c30:	f8ca 3000 	str.w	r3, [sl]
 8005c34:	89a3      	ldrh	r3, [r4, #12]
 8005c36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005c3a:	81a3      	strh	r3, [r4, #12]
 8005c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8005c40:	e7e9      	b.n	8005c16 <__ssputs_r+0x8a>
	...

08005c44 <_svfiprintf_r>:
 8005c44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c48:	4698      	mov	r8, r3
 8005c4a:	898b      	ldrh	r3, [r1, #12]
 8005c4c:	061b      	lsls	r3, r3, #24
 8005c4e:	b09d      	sub	sp, #116	@ 0x74
 8005c50:	4607      	mov	r7, r0
 8005c52:	460d      	mov	r5, r1
 8005c54:	4614      	mov	r4, r2
 8005c56:	d510      	bpl.n	8005c7a <_svfiprintf_r+0x36>
 8005c58:	690b      	ldr	r3, [r1, #16]
 8005c5a:	b973      	cbnz	r3, 8005c7a <_svfiprintf_r+0x36>
 8005c5c:	2140      	movs	r1, #64	@ 0x40
 8005c5e:	f7ff ff09 	bl	8005a74 <_malloc_r>
 8005c62:	6028      	str	r0, [r5, #0]
 8005c64:	6128      	str	r0, [r5, #16]
 8005c66:	b930      	cbnz	r0, 8005c76 <_svfiprintf_r+0x32>
 8005c68:	230c      	movs	r3, #12
 8005c6a:	603b      	str	r3, [r7, #0]
 8005c6c:	f04f 30ff 	mov.w	r0, #4294967295
 8005c70:	b01d      	add	sp, #116	@ 0x74
 8005c72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c76:	2340      	movs	r3, #64	@ 0x40
 8005c78:	616b      	str	r3, [r5, #20]
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c7e:	2320      	movs	r3, #32
 8005c80:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005c84:	f8cd 800c 	str.w	r8, [sp, #12]
 8005c88:	2330      	movs	r3, #48	@ 0x30
 8005c8a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005e28 <_svfiprintf_r+0x1e4>
 8005c8e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005c92:	f04f 0901 	mov.w	r9, #1
 8005c96:	4623      	mov	r3, r4
 8005c98:	469a      	mov	sl, r3
 8005c9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005c9e:	b10a      	cbz	r2, 8005ca4 <_svfiprintf_r+0x60>
 8005ca0:	2a25      	cmp	r2, #37	@ 0x25
 8005ca2:	d1f9      	bne.n	8005c98 <_svfiprintf_r+0x54>
 8005ca4:	ebba 0b04 	subs.w	fp, sl, r4
 8005ca8:	d00b      	beq.n	8005cc2 <_svfiprintf_r+0x7e>
 8005caa:	465b      	mov	r3, fp
 8005cac:	4622      	mov	r2, r4
 8005cae:	4629      	mov	r1, r5
 8005cb0:	4638      	mov	r0, r7
 8005cb2:	f7ff ff6b 	bl	8005b8c <__ssputs_r>
 8005cb6:	3001      	adds	r0, #1
 8005cb8:	f000 80a7 	beq.w	8005e0a <_svfiprintf_r+0x1c6>
 8005cbc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005cbe:	445a      	add	r2, fp
 8005cc0:	9209      	str	r2, [sp, #36]	@ 0x24
 8005cc2:	f89a 3000 	ldrb.w	r3, [sl]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	f000 809f 	beq.w	8005e0a <_svfiprintf_r+0x1c6>
 8005ccc:	2300      	movs	r3, #0
 8005cce:	f04f 32ff 	mov.w	r2, #4294967295
 8005cd2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005cd6:	f10a 0a01 	add.w	sl, sl, #1
 8005cda:	9304      	str	r3, [sp, #16]
 8005cdc:	9307      	str	r3, [sp, #28]
 8005cde:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005ce2:	931a      	str	r3, [sp, #104]	@ 0x68
 8005ce4:	4654      	mov	r4, sl
 8005ce6:	2205      	movs	r2, #5
 8005ce8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005cec:	484e      	ldr	r0, [pc, #312]	@ (8005e28 <_svfiprintf_r+0x1e4>)
 8005cee:	f7fa fa97 	bl	8000220 <memchr>
 8005cf2:	9a04      	ldr	r2, [sp, #16]
 8005cf4:	b9d8      	cbnz	r0, 8005d2e <_svfiprintf_r+0xea>
 8005cf6:	06d0      	lsls	r0, r2, #27
 8005cf8:	bf44      	itt	mi
 8005cfa:	2320      	movmi	r3, #32
 8005cfc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005d00:	0711      	lsls	r1, r2, #28
 8005d02:	bf44      	itt	mi
 8005d04:	232b      	movmi	r3, #43	@ 0x2b
 8005d06:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005d0a:	f89a 3000 	ldrb.w	r3, [sl]
 8005d0e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005d10:	d015      	beq.n	8005d3e <_svfiprintf_r+0xfa>
 8005d12:	9a07      	ldr	r2, [sp, #28]
 8005d14:	4654      	mov	r4, sl
 8005d16:	2000      	movs	r0, #0
 8005d18:	f04f 0c0a 	mov.w	ip, #10
 8005d1c:	4621      	mov	r1, r4
 8005d1e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005d22:	3b30      	subs	r3, #48	@ 0x30
 8005d24:	2b09      	cmp	r3, #9
 8005d26:	d94b      	bls.n	8005dc0 <_svfiprintf_r+0x17c>
 8005d28:	b1b0      	cbz	r0, 8005d58 <_svfiprintf_r+0x114>
 8005d2a:	9207      	str	r2, [sp, #28]
 8005d2c:	e014      	b.n	8005d58 <_svfiprintf_r+0x114>
 8005d2e:	eba0 0308 	sub.w	r3, r0, r8
 8005d32:	fa09 f303 	lsl.w	r3, r9, r3
 8005d36:	4313      	orrs	r3, r2
 8005d38:	9304      	str	r3, [sp, #16]
 8005d3a:	46a2      	mov	sl, r4
 8005d3c:	e7d2      	b.n	8005ce4 <_svfiprintf_r+0xa0>
 8005d3e:	9b03      	ldr	r3, [sp, #12]
 8005d40:	1d19      	adds	r1, r3, #4
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	9103      	str	r1, [sp, #12]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	bfbb      	ittet	lt
 8005d4a:	425b      	neglt	r3, r3
 8005d4c:	f042 0202 	orrlt.w	r2, r2, #2
 8005d50:	9307      	strge	r3, [sp, #28]
 8005d52:	9307      	strlt	r3, [sp, #28]
 8005d54:	bfb8      	it	lt
 8005d56:	9204      	strlt	r2, [sp, #16]
 8005d58:	7823      	ldrb	r3, [r4, #0]
 8005d5a:	2b2e      	cmp	r3, #46	@ 0x2e
 8005d5c:	d10a      	bne.n	8005d74 <_svfiprintf_r+0x130>
 8005d5e:	7863      	ldrb	r3, [r4, #1]
 8005d60:	2b2a      	cmp	r3, #42	@ 0x2a
 8005d62:	d132      	bne.n	8005dca <_svfiprintf_r+0x186>
 8005d64:	9b03      	ldr	r3, [sp, #12]
 8005d66:	1d1a      	adds	r2, r3, #4
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	9203      	str	r2, [sp, #12]
 8005d6c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005d70:	3402      	adds	r4, #2
 8005d72:	9305      	str	r3, [sp, #20]
 8005d74:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005e38 <_svfiprintf_r+0x1f4>
 8005d78:	7821      	ldrb	r1, [r4, #0]
 8005d7a:	2203      	movs	r2, #3
 8005d7c:	4650      	mov	r0, sl
 8005d7e:	f7fa fa4f 	bl	8000220 <memchr>
 8005d82:	b138      	cbz	r0, 8005d94 <_svfiprintf_r+0x150>
 8005d84:	9b04      	ldr	r3, [sp, #16]
 8005d86:	eba0 000a 	sub.w	r0, r0, sl
 8005d8a:	2240      	movs	r2, #64	@ 0x40
 8005d8c:	4082      	lsls	r2, r0
 8005d8e:	4313      	orrs	r3, r2
 8005d90:	3401      	adds	r4, #1
 8005d92:	9304      	str	r3, [sp, #16]
 8005d94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d98:	4824      	ldr	r0, [pc, #144]	@ (8005e2c <_svfiprintf_r+0x1e8>)
 8005d9a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005d9e:	2206      	movs	r2, #6
 8005da0:	f7fa fa3e 	bl	8000220 <memchr>
 8005da4:	2800      	cmp	r0, #0
 8005da6:	d036      	beq.n	8005e16 <_svfiprintf_r+0x1d2>
 8005da8:	4b21      	ldr	r3, [pc, #132]	@ (8005e30 <_svfiprintf_r+0x1ec>)
 8005daa:	bb1b      	cbnz	r3, 8005df4 <_svfiprintf_r+0x1b0>
 8005dac:	9b03      	ldr	r3, [sp, #12]
 8005dae:	3307      	adds	r3, #7
 8005db0:	f023 0307 	bic.w	r3, r3, #7
 8005db4:	3308      	adds	r3, #8
 8005db6:	9303      	str	r3, [sp, #12]
 8005db8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005dba:	4433      	add	r3, r6
 8005dbc:	9309      	str	r3, [sp, #36]	@ 0x24
 8005dbe:	e76a      	b.n	8005c96 <_svfiprintf_r+0x52>
 8005dc0:	fb0c 3202 	mla	r2, ip, r2, r3
 8005dc4:	460c      	mov	r4, r1
 8005dc6:	2001      	movs	r0, #1
 8005dc8:	e7a8      	b.n	8005d1c <_svfiprintf_r+0xd8>
 8005dca:	2300      	movs	r3, #0
 8005dcc:	3401      	adds	r4, #1
 8005dce:	9305      	str	r3, [sp, #20]
 8005dd0:	4619      	mov	r1, r3
 8005dd2:	f04f 0c0a 	mov.w	ip, #10
 8005dd6:	4620      	mov	r0, r4
 8005dd8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005ddc:	3a30      	subs	r2, #48	@ 0x30
 8005dde:	2a09      	cmp	r2, #9
 8005de0:	d903      	bls.n	8005dea <_svfiprintf_r+0x1a6>
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d0c6      	beq.n	8005d74 <_svfiprintf_r+0x130>
 8005de6:	9105      	str	r1, [sp, #20]
 8005de8:	e7c4      	b.n	8005d74 <_svfiprintf_r+0x130>
 8005dea:	fb0c 2101 	mla	r1, ip, r1, r2
 8005dee:	4604      	mov	r4, r0
 8005df0:	2301      	movs	r3, #1
 8005df2:	e7f0      	b.n	8005dd6 <_svfiprintf_r+0x192>
 8005df4:	ab03      	add	r3, sp, #12
 8005df6:	9300      	str	r3, [sp, #0]
 8005df8:	462a      	mov	r2, r5
 8005dfa:	4b0e      	ldr	r3, [pc, #56]	@ (8005e34 <_svfiprintf_r+0x1f0>)
 8005dfc:	a904      	add	r1, sp, #16
 8005dfe:	4638      	mov	r0, r7
 8005e00:	f3af 8000 	nop.w
 8005e04:	1c42      	adds	r2, r0, #1
 8005e06:	4606      	mov	r6, r0
 8005e08:	d1d6      	bne.n	8005db8 <_svfiprintf_r+0x174>
 8005e0a:	89ab      	ldrh	r3, [r5, #12]
 8005e0c:	065b      	lsls	r3, r3, #25
 8005e0e:	f53f af2d 	bmi.w	8005c6c <_svfiprintf_r+0x28>
 8005e12:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005e14:	e72c      	b.n	8005c70 <_svfiprintf_r+0x2c>
 8005e16:	ab03      	add	r3, sp, #12
 8005e18:	9300      	str	r3, [sp, #0]
 8005e1a:	462a      	mov	r2, r5
 8005e1c:	4b05      	ldr	r3, [pc, #20]	@ (8005e34 <_svfiprintf_r+0x1f0>)
 8005e1e:	a904      	add	r1, sp, #16
 8005e20:	4638      	mov	r0, r7
 8005e22:	f000 f879 	bl	8005f18 <_printf_i>
 8005e26:	e7ed      	b.n	8005e04 <_svfiprintf_r+0x1c0>
 8005e28:	080062b8 	.word	0x080062b8
 8005e2c:	080062c2 	.word	0x080062c2
 8005e30:	00000000 	.word	0x00000000
 8005e34:	08005b8d 	.word	0x08005b8d
 8005e38:	080062be 	.word	0x080062be

08005e3c <_printf_common>:
 8005e3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e40:	4616      	mov	r6, r2
 8005e42:	4698      	mov	r8, r3
 8005e44:	688a      	ldr	r2, [r1, #8]
 8005e46:	690b      	ldr	r3, [r1, #16]
 8005e48:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	bfb8      	it	lt
 8005e50:	4613      	movlt	r3, r2
 8005e52:	6033      	str	r3, [r6, #0]
 8005e54:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005e58:	4607      	mov	r7, r0
 8005e5a:	460c      	mov	r4, r1
 8005e5c:	b10a      	cbz	r2, 8005e62 <_printf_common+0x26>
 8005e5e:	3301      	adds	r3, #1
 8005e60:	6033      	str	r3, [r6, #0]
 8005e62:	6823      	ldr	r3, [r4, #0]
 8005e64:	0699      	lsls	r1, r3, #26
 8005e66:	bf42      	ittt	mi
 8005e68:	6833      	ldrmi	r3, [r6, #0]
 8005e6a:	3302      	addmi	r3, #2
 8005e6c:	6033      	strmi	r3, [r6, #0]
 8005e6e:	6825      	ldr	r5, [r4, #0]
 8005e70:	f015 0506 	ands.w	r5, r5, #6
 8005e74:	d106      	bne.n	8005e84 <_printf_common+0x48>
 8005e76:	f104 0a19 	add.w	sl, r4, #25
 8005e7a:	68e3      	ldr	r3, [r4, #12]
 8005e7c:	6832      	ldr	r2, [r6, #0]
 8005e7e:	1a9b      	subs	r3, r3, r2
 8005e80:	42ab      	cmp	r3, r5
 8005e82:	dc26      	bgt.n	8005ed2 <_printf_common+0x96>
 8005e84:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005e88:	6822      	ldr	r2, [r4, #0]
 8005e8a:	3b00      	subs	r3, #0
 8005e8c:	bf18      	it	ne
 8005e8e:	2301      	movne	r3, #1
 8005e90:	0692      	lsls	r2, r2, #26
 8005e92:	d42b      	bmi.n	8005eec <_printf_common+0xb0>
 8005e94:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005e98:	4641      	mov	r1, r8
 8005e9a:	4638      	mov	r0, r7
 8005e9c:	47c8      	blx	r9
 8005e9e:	3001      	adds	r0, #1
 8005ea0:	d01e      	beq.n	8005ee0 <_printf_common+0xa4>
 8005ea2:	6823      	ldr	r3, [r4, #0]
 8005ea4:	6922      	ldr	r2, [r4, #16]
 8005ea6:	f003 0306 	and.w	r3, r3, #6
 8005eaa:	2b04      	cmp	r3, #4
 8005eac:	bf02      	ittt	eq
 8005eae:	68e5      	ldreq	r5, [r4, #12]
 8005eb0:	6833      	ldreq	r3, [r6, #0]
 8005eb2:	1aed      	subeq	r5, r5, r3
 8005eb4:	68a3      	ldr	r3, [r4, #8]
 8005eb6:	bf0c      	ite	eq
 8005eb8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005ebc:	2500      	movne	r5, #0
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	bfc4      	itt	gt
 8005ec2:	1a9b      	subgt	r3, r3, r2
 8005ec4:	18ed      	addgt	r5, r5, r3
 8005ec6:	2600      	movs	r6, #0
 8005ec8:	341a      	adds	r4, #26
 8005eca:	42b5      	cmp	r5, r6
 8005ecc:	d11a      	bne.n	8005f04 <_printf_common+0xc8>
 8005ece:	2000      	movs	r0, #0
 8005ed0:	e008      	b.n	8005ee4 <_printf_common+0xa8>
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	4652      	mov	r2, sl
 8005ed6:	4641      	mov	r1, r8
 8005ed8:	4638      	mov	r0, r7
 8005eda:	47c8      	blx	r9
 8005edc:	3001      	adds	r0, #1
 8005ede:	d103      	bne.n	8005ee8 <_printf_common+0xac>
 8005ee0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ee4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ee8:	3501      	adds	r5, #1
 8005eea:	e7c6      	b.n	8005e7a <_printf_common+0x3e>
 8005eec:	18e1      	adds	r1, r4, r3
 8005eee:	1c5a      	adds	r2, r3, #1
 8005ef0:	2030      	movs	r0, #48	@ 0x30
 8005ef2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005ef6:	4422      	add	r2, r4
 8005ef8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005efc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005f00:	3302      	adds	r3, #2
 8005f02:	e7c7      	b.n	8005e94 <_printf_common+0x58>
 8005f04:	2301      	movs	r3, #1
 8005f06:	4622      	mov	r2, r4
 8005f08:	4641      	mov	r1, r8
 8005f0a:	4638      	mov	r0, r7
 8005f0c:	47c8      	blx	r9
 8005f0e:	3001      	adds	r0, #1
 8005f10:	d0e6      	beq.n	8005ee0 <_printf_common+0xa4>
 8005f12:	3601      	adds	r6, #1
 8005f14:	e7d9      	b.n	8005eca <_printf_common+0x8e>
	...

08005f18 <_printf_i>:
 8005f18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f1c:	7e0f      	ldrb	r7, [r1, #24]
 8005f1e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005f20:	2f78      	cmp	r7, #120	@ 0x78
 8005f22:	4691      	mov	r9, r2
 8005f24:	4680      	mov	r8, r0
 8005f26:	460c      	mov	r4, r1
 8005f28:	469a      	mov	sl, r3
 8005f2a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005f2e:	d807      	bhi.n	8005f40 <_printf_i+0x28>
 8005f30:	2f62      	cmp	r7, #98	@ 0x62
 8005f32:	d80a      	bhi.n	8005f4a <_printf_i+0x32>
 8005f34:	2f00      	cmp	r7, #0
 8005f36:	f000 80d1 	beq.w	80060dc <_printf_i+0x1c4>
 8005f3a:	2f58      	cmp	r7, #88	@ 0x58
 8005f3c:	f000 80b8 	beq.w	80060b0 <_printf_i+0x198>
 8005f40:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005f44:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005f48:	e03a      	b.n	8005fc0 <_printf_i+0xa8>
 8005f4a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005f4e:	2b15      	cmp	r3, #21
 8005f50:	d8f6      	bhi.n	8005f40 <_printf_i+0x28>
 8005f52:	a101      	add	r1, pc, #4	@ (adr r1, 8005f58 <_printf_i+0x40>)
 8005f54:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005f58:	08005fb1 	.word	0x08005fb1
 8005f5c:	08005fc5 	.word	0x08005fc5
 8005f60:	08005f41 	.word	0x08005f41
 8005f64:	08005f41 	.word	0x08005f41
 8005f68:	08005f41 	.word	0x08005f41
 8005f6c:	08005f41 	.word	0x08005f41
 8005f70:	08005fc5 	.word	0x08005fc5
 8005f74:	08005f41 	.word	0x08005f41
 8005f78:	08005f41 	.word	0x08005f41
 8005f7c:	08005f41 	.word	0x08005f41
 8005f80:	08005f41 	.word	0x08005f41
 8005f84:	080060c3 	.word	0x080060c3
 8005f88:	08005fef 	.word	0x08005fef
 8005f8c:	0800607d 	.word	0x0800607d
 8005f90:	08005f41 	.word	0x08005f41
 8005f94:	08005f41 	.word	0x08005f41
 8005f98:	080060e5 	.word	0x080060e5
 8005f9c:	08005f41 	.word	0x08005f41
 8005fa0:	08005fef 	.word	0x08005fef
 8005fa4:	08005f41 	.word	0x08005f41
 8005fa8:	08005f41 	.word	0x08005f41
 8005fac:	08006085 	.word	0x08006085
 8005fb0:	6833      	ldr	r3, [r6, #0]
 8005fb2:	1d1a      	adds	r2, r3, #4
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	6032      	str	r2, [r6, #0]
 8005fb8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005fbc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	e09c      	b.n	80060fe <_printf_i+0x1e6>
 8005fc4:	6833      	ldr	r3, [r6, #0]
 8005fc6:	6820      	ldr	r0, [r4, #0]
 8005fc8:	1d19      	adds	r1, r3, #4
 8005fca:	6031      	str	r1, [r6, #0]
 8005fcc:	0606      	lsls	r6, r0, #24
 8005fce:	d501      	bpl.n	8005fd4 <_printf_i+0xbc>
 8005fd0:	681d      	ldr	r5, [r3, #0]
 8005fd2:	e003      	b.n	8005fdc <_printf_i+0xc4>
 8005fd4:	0645      	lsls	r5, r0, #25
 8005fd6:	d5fb      	bpl.n	8005fd0 <_printf_i+0xb8>
 8005fd8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005fdc:	2d00      	cmp	r5, #0
 8005fde:	da03      	bge.n	8005fe8 <_printf_i+0xd0>
 8005fe0:	232d      	movs	r3, #45	@ 0x2d
 8005fe2:	426d      	negs	r5, r5
 8005fe4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005fe8:	4858      	ldr	r0, [pc, #352]	@ (800614c <_printf_i+0x234>)
 8005fea:	230a      	movs	r3, #10
 8005fec:	e011      	b.n	8006012 <_printf_i+0xfa>
 8005fee:	6821      	ldr	r1, [r4, #0]
 8005ff0:	6833      	ldr	r3, [r6, #0]
 8005ff2:	0608      	lsls	r0, r1, #24
 8005ff4:	f853 5b04 	ldr.w	r5, [r3], #4
 8005ff8:	d402      	bmi.n	8006000 <_printf_i+0xe8>
 8005ffa:	0649      	lsls	r1, r1, #25
 8005ffc:	bf48      	it	mi
 8005ffe:	b2ad      	uxthmi	r5, r5
 8006000:	2f6f      	cmp	r7, #111	@ 0x6f
 8006002:	4852      	ldr	r0, [pc, #328]	@ (800614c <_printf_i+0x234>)
 8006004:	6033      	str	r3, [r6, #0]
 8006006:	bf14      	ite	ne
 8006008:	230a      	movne	r3, #10
 800600a:	2308      	moveq	r3, #8
 800600c:	2100      	movs	r1, #0
 800600e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006012:	6866      	ldr	r6, [r4, #4]
 8006014:	60a6      	str	r6, [r4, #8]
 8006016:	2e00      	cmp	r6, #0
 8006018:	db05      	blt.n	8006026 <_printf_i+0x10e>
 800601a:	6821      	ldr	r1, [r4, #0]
 800601c:	432e      	orrs	r6, r5
 800601e:	f021 0104 	bic.w	r1, r1, #4
 8006022:	6021      	str	r1, [r4, #0]
 8006024:	d04b      	beq.n	80060be <_printf_i+0x1a6>
 8006026:	4616      	mov	r6, r2
 8006028:	fbb5 f1f3 	udiv	r1, r5, r3
 800602c:	fb03 5711 	mls	r7, r3, r1, r5
 8006030:	5dc7      	ldrb	r7, [r0, r7]
 8006032:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006036:	462f      	mov	r7, r5
 8006038:	42bb      	cmp	r3, r7
 800603a:	460d      	mov	r5, r1
 800603c:	d9f4      	bls.n	8006028 <_printf_i+0x110>
 800603e:	2b08      	cmp	r3, #8
 8006040:	d10b      	bne.n	800605a <_printf_i+0x142>
 8006042:	6823      	ldr	r3, [r4, #0]
 8006044:	07df      	lsls	r7, r3, #31
 8006046:	d508      	bpl.n	800605a <_printf_i+0x142>
 8006048:	6923      	ldr	r3, [r4, #16]
 800604a:	6861      	ldr	r1, [r4, #4]
 800604c:	4299      	cmp	r1, r3
 800604e:	bfde      	ittt	le
 8006050:	2330      	movle	r3, #48	@ 0x30
 8006052:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006056:	f106 36ff 	addle.w	r6, r6, #4294967295
 800605a:	1b92      	subs	r2, r2, r6
 800605c:	6122      	str	r2, [r4, #16]
 800605e:	f8cd a000 	str.w	sl, [sp]
 8006062:	464b      	mov	r3, r9
 8006064:	aa03      	add	r2, sp, #12
 8006066:	4621      	mov	r1, r4
 8006068:	4640      	mov	r0, r8
 800606a:	f7ff fee7 	bl	8005e3c <_printf_common>
 800606e:	3001      	adds	r0, #1
 8006070:	d14a      	bne.n	8006108 <_printf_i+0x1f0>
 8006072:	f04f 30ff 	mov.w	r0, #4294967295
 8006076:	b004      	add	sp, #16
 8006078:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800607c:	6823      	ldr	r3, [r4, #0]
 800607e:	f043 0320 	orr.w	r3, r3, #32
 8006082:	6023      	str	r3, [r4, #0]
 8006084:	4832      	ldr	r0, [pc, #200]	@ (8006150 <_printf_i+0x238>)
 8006086:	2778      	movs	r7, #120	@ 0x78
 8006088:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800608c:	6823      	ldr	r3, [r4, #0]
 800608e:	6831      	ldr	r1, [r6, #0]
 8006090:	061f      	lsls	r7, r3, #24
 8006092:	f851 5b04 	ldr.w	r5, [r1], #4
 8006096:	d402      	bmi.n	800609e <_printf_i+0x186>
 8006098:	065f      	lsls	r7, r3, #25
 800609a:	bf48      	it	mi
 800609c:	b2ad      	uxthmi	r5, r5
 800609e:	6031      	str	r1, [r6, #0]
 80060a0:	07d9      	lsls	r1, r3, #31
 80060a2:	bf44      	itt	mi
 80060a4:	f043 0320 	orrmi.w	r3, r3, #32
 80060a8:	6023      	strmi	r3, [r4, #0]
 80060aa:	b11d      	cbz	r5, 80060b4 <_printf_i+0x19c>
 80060ac:	2310      	movs	r3, #16
 80060ae:	e7ad      	b.n	800600c <_printf_i+0xf4>
 80060b0:	4826      	ldr	r0, [pc, #152]	@ (800614c <_printf_i+0x234>)
 80060b2:	e7e9      	b.n	8006088 <_printf_i+0x170>
 80060b4:	6823      	ldr	r3, [r4, #0]
 80060b6:	f023 0320 	bic.w	r3, r3, #32
 80060ba:	6023      	str	r3, [r4, #0]
 80060bc:	e7f6      	b.n	80060ac <_printf_i+0x194>
 80060be:	4616      	mov	r6, r2
 80060c0:	e7bd      	b.n	800603e <_printf_i+0x126>
 80060c2:	6833      	ldr	r3, [r6, #0]
 80060c4:	6825      	ldr	r5, [r4, #0]
 80060c6:	6961      	ldr	r1, [r4, #20]
 80060c8:	1d18      	adds	r0, r3, #4
 80060ca:	6030      	str	r0, [r6, #0]
 80060cc:	062e      	lsls	r6, r5, #24
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	d501      	bpl.n	80060d6 <_printf_i+0x1be>
 80060d2:	6019      	str	r1, [r3, #0]
 80060d4:	e002      	b.n	80060dc <_printf_i+0x1c4>
 80060d6:	0668      	lsls	r0, r5, #25
 80060d8:	d5fb      	bpl.n	80060d2 <_printf_i+0x1ba>
 80060da:	8019      	strh	r1, [r3, #0]
 80060dc:	2300      	movs	r3, #0
 80060de:	6123      	str	r3, [r4, #16]
 80060e0:	4616      	mov	r6, r2
 80060e2:	e7bc      	b.n	800605e <_printf_i+0x146>
 80060e4:	6833      	ldr	r3, [r6, #0]
 80060e6:	1d1a      	adds	r2, r3, #4
 80060e8:	6032      	str	r2, [r6, #0]
 80060ea:	681e      	ldr	r6, [r3, #0]
 80060ec:	6862      	ldr	r2, [r4, #4]
 80060ee:	2100      	movs	r1, #0
 80060f0:	4630      	mov	r0, r6
 80060f2:	f7fa f895 	bl	8000220 <memchr>
 80060f6:	b108      	cbz	r0, 80060fc <_printf_i+0x1e4>
 80060f8:	1b80      	subs	r0, r0, r6
 80060fa:	6060      	str	r0, [r4, #4]
 80060fc:	6863      	ldr	r3, [r4, #4]
 80060fe:	6123      	str	r3, [r4, #16]
 8006100:	2300      	movs	r3, #0
 8006102:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006106:	e7aa      	b.n	800605e <_printf_i+0x146>
 8006108:	6923      	ldr	r3, [r4, #16]
 800610a:	4632      	mov	r2, r6
 800610c:	4649      	mov	r1, r9
 800610e:	4640      	mov	r0, r8
 8006110:	47d0      	blx	sl
 8006112:	3001      	adds	r0, #1
 8006114:	d0ad      	beq.n	8006072 <_printf_i+0x15a>
 8006116:	6823      	ldr	r3, [r4, #0]
 8006118:	079b      	lsls	r3, r3, #30
 800611a:	d413      	bmi.n	8006144 <_printf_i+0x22c>
 800611c:	68e0      	ldr	r0, [r4, #12]
 800611e:	9b03      	ldr	r3, [sp, #12]
 8006120:	4298      	cmp	r0, r3
 8006122:	bfb8      	it	lt
 8006124:	4618      	movlt	r0, r3
 8006126:	e7a6      	b.n	8006076 <_printf_i+0x15e>
 8006128:	2301      	movs	r3, #1
 800612a:	4632      	mov	r2, r6
 800612c:	4649      	mov	r1, r9
 800612e:	4640      	mov	r0, r8
 8006130:	47d0      	blx	sl
 8006132:	3001      	adds	r0, #1
 8006134:	d09d      	beq.n	8006072 <_printf_i+0x15a>
 8006136:	3501      	adds	r5, #1
 8006138:	68e3      	ldr	r3, [r4, #12]
 800613a:	9903      	ldr	r1, [sp, #12]
 800613c:	1a5b      	subs	r3, r3, r1
 800613e:	42ab      	cmp	r3, r5
 8006140:	dcf2      	bgt.n	8006128 <_printf_i+0x210>
 8006142:	e7eb      	b.n	800611c <_printf_i+0x204>
 8006144:	2500      	movs	r5, #0
 8006146:	f104 0619 	add.w	r6, r4, #25
 800614a:	e7f5      	b.n	8006138 <_printf_i+0x220>
 800614c:	080062c9 	.word	0x080062c9
 8006150:	080062da 	.word	0x080062da

08006154 <memmove>:
 8006154:	4288      	cmp	r0, r1
 8006156:	b510      	push	{r4, lr}
 8006158:	eb01 0402 	add.w	r4, r1, r2
 800615c:	d902      	bls.n	8006164 <memmove+0x10>
 800615e:	4284      	cmp	r4, r0
 8006160:	4623      	mov	r3, r4
 8006162:	d807      	bhi.n	8006174 <memmove+0x20>
 8006164:	1e43      	subs	r3, r0, #1
 8006166:	42a1      	cmp	r1, r4
 8006168:	d008      	beq.n	800617c <memmove+0x28>
 800616a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800616e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006172:	e7f8      	b.n	8006166 <memmove+0x12>
 8006174:	4402      	add	r2, r0
 8006176:	4601      	mov	r1, r0
 8006178:	428a      	cmp	r2, r1
 800617a:	d100      	bne.n	800617e <memmove+0x2a>
 800617c:	bd10      	pop	{r4, pc}
 800617e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006182:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006186:	e7f7      	b.n	8006178 <memmove+0x24>

08006188 <_sbrk_r>:
 8006188:	b538      	push	{r3, r4, r5, lr}
 800618a:	4d06      	ldr	r5, [pc, #24]	@ (80061a4 <_sbrk_r+0x1c>)
 800618c:	2300      	movs	r3, #0
 800618e:	4604      	mov	r4, r0
 8006190:	4608      	mov	r0, r1
 8006192:	602b      	str	r3, [r5, #0]
 8006194:	f7fb fda2 	bl	8001cdc <_sbrk>
 8006198:	1c43      	adds	r3, r0, #1
 800619a:	d102      	bne.n	80061a2 <_sbrk_r+0x1a>
 800619c:	682b      	ldr	r3, [r5, #0]
 800619e:	b103      	cbz	r3, 80061a2 <_sbrk_r+0x1a>
 80061a0:	6023      	str	r3, [r4, #0]
 80061a2:	bd38      	pop	{r3, r4, r5, pc}
 80061a4:	200003a4 	.word	0x200003a4

080061a8 <memcpy>:
 80061a8:	440a      	add	r2, r1
 80061aa:	4291      	cmp	r1, r2
 80061ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80061b0:	d100      	bne.n	80061b4 <memcpy+0xc>
 80061b2:	4770      	bx	lr
 80061b4:	b510      	push	{r4, lr}
 80061b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80061ba:	f803 4f01 	strb.w	r4, [r3, #1]!
 80061be:	4291      	cmp	r1, r2
 80061c0:	d1f9      	bne.n	80061b6 <memcpy+0xe>
 80061c2:	bd10      	pop	{r4, pc}

080061c4 <_realloc_r>:
 80061c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061c8:	4607      	mov	r7, r0
 80061ca:	4614      	mov	r4, r2
 80061cc:	460d      	mov	r5, r1
 80061ce:	b921      	cbnz	r1, 80061da <_realloc_r+0x16>
 80061d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80061d4:	4611      	mov	r1, r2
 80061d6:	f7ff bc4d 	b.w	8005a74 <_malloc_r>
 80061da:	b92a      	cbnz	r2, 80061e8 <_realloc_r+0x24>
 80061dc:	f7ff fbde 	bl	800599c <_free_r>
 80061e0:	4625      	mov	r5, r4
 80061e2:	4628      	mov	r0, r5
 80061e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80061e8:	f000 f81a 	bl	8006220 <_malloc_usable_size_r>
 80061ec:	4284      	cmp	r4, r0
 80061ee:	4606      	mov	r6, r0
 80061f0:	d802      	bhi.n	80061f8 <_realloc_r+0x34>
 80061f2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80061f6:	d8f4      	bhi.n	80061e2 <_realloc_r+0x1e>
 80061f8:	4621      	mov	r1, r4
 80061fa:	4638      	mov	r0, r7
 80061fc:	f7ff fc3a 	bl	8005a74 <_malloc_r>
 8006200:	4680      	mov	r8, r0
 8006202:	b908      	cbnz	r0, 8006208 <_realloc_r+0x44>
 8006204:	4645      	mov	r5, r8
 8006206:	e7ec      	b.n	80061e2 <_realloc_r+0x1e>
 8006208:	42b4      	cmp	r4, r6
 800620a:	4622      	mov	r2, r4
 800620c:	4629      	mov	r1, r5
 800620e:	bf28      	it	cs
 8006210:	4632      	movcs	r2, r6
 8006212:	f7ff ffc9 	bl	80061a8 <memcpy>
 8006216:	4629      	mov	r1, r5
 8006218:	4638      	mov	r0, r7
 800621a:	f7ff fbbf 	bl	800599c <_free_r>
 800621e:	e7f1      	b.n	8006204 <_realloc_r+0x40>

08006220 <_malloc_usable_size_r>:
 8006220:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006224:	1f18      	subs	r0, r3, #4
 8006226:	2b00      	cmp	r3, #0
 8006228:	bfbc      	itt	lt
 800622a:	580b      	ldrlt	r3, [r1, r0]
 800622c:	18c0      	addlt	r0, r0, r3
 800622e:	4770      	bx	lr

08006230 <_init>:
 8006230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006232:	bf00      	nop
 8006234:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006236:	bc08      	pop	{r3}
 8006238:	469e      	mov	lr, r3
 800623a:	4770      	bx	lr

0800623c <_fini>:
 800623c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800623e:	bf00      	nop
 8006240:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006242:	bc08      	pop	{r3}
 8006244:	469e      	mov	lr, r3
 8006246:	4770      	bx	lr
