-------- Solution 1 --------
[Column 1]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM4(3) [VDD D pd3]
[Column 2]
NMOS : MM3(3) [VSS D Y], PMOS : MM4(3) [pd3 D VDD]
[Column 3]
NMOS : MM3(3) [Y D VSS], PMOS : MM4(3) [VDD D pd3]
[Column 4]
NMOS : MM2(3) [VSS C Y], PMOS : MM5(3) [pd3 C pd2]
[Column 5]
NMOS : MM2(3) [Y C VSS], PMOS : MM5(3) [pd2 C pd3]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM5(3) [pd3 C pd2]
[Column 7]
NMOS : MM1(3) [VSS B Y], PMOS : MM6(3) [pd2 B pd1]
[Column 8]
NMOS : MM1(3) [Y B VSS], PMOS : MM6(3) [pd1 B pd2]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM6(3) [pd2 B pd1]
[Column 10]
NMOS : MM0(3) [VSS A Y], PMOS : MM7(3) [pd1 A Y]
[Column 11]
NMOS : MM0(3) [Y A VSS], PMOS : MM7(3) [Y A pd1]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM7(3) [pd1 A Y]

-------- Solution 2 --------
[Column 1]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM4(3) [VDD D pd3]
[Column 2]
NMOS : MM3(3) [VSS D Y], PMOS : MM4(3) [pd3 D VDD]
[Column 3]
NMOS : MM3(3) [Y D VSS], PMOS : MM4(3) [VDD D pd3]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM5(3) [pd3 C pd2]
[Column 5]
NMOS : MM2(3) [VSS C Y], PMOS : MM5(3) [pd2 C pd3]
[Column 6]
NMOS : MM2(3) [Y C VSS], PMOS : MM5(3) [pd3 C pd2]
[Column 7]
NMOS : MM1(3) [VSS B Y], PMOS : MM6(3) [pd2 B pd1]
[Column 8]
NMOS : MM1(3) [Y B VSS], PMOS : MM6(3) [pd1 B pd2]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM6(3) [pd2 B pd1]
[Column 10]
NMOS : MM0(3) [VSS A Y], PMOS : MM7(3) [pd1 A Y]
[Column 11]
NMOS : MM0(3) [Y A VSS], PMOS : MM7(3) [Y A pd1]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM7(3) [pd1 A Y]

-------- Solution 3 --------
[Column 1]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM4(3) [VDD D pd3]
[Column 2]
NMOS : MM3(3) [VSS D Y], PMOS : MM4(3) [pd3 D VDD]
[Column 3]
NMOS : MM3(3) [Y D VSS], PMOS : MM4(3) [VDD D pd3]
[Column 4]
NMOS : MM2(3) [VSS C Y], PMOS : MM5(3) [pd3 C pd2]
[Column 5]
NMOS : MM2(3) [Y C VSS], PMOS : MM5(3) [pd2 C pd3]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM5(3) [pd3 C pd2]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM6(3) [pd2 B pd1]
[Column 8]
NMOS : MM1(3) [VSS B Y], PMOS : MM6(3) [pd1 B pd2]
[Column 9]
NMOS : MM1(3) [Y B VSS], PMOS : MM6(3) [pd2 B pd1]
[Column 10]
NMOS : MM0(3) [VSS A Y], PMOS : MM7(3) [pd1 A Y]
[Column 11]
NMOS : MM0(3) [Y A VSS], PMOS : MM7(3) [Y A pd1]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM7(3) [pd1 A Y]

-------- Solution 4 --------
[Column 1]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM4(3) [VDD D pd3]
[Column 2]
NMOS : MM3(3) [VSS D Y], PMOS : MM4(3) [pd3 D VDD]
[Column 3]
NMOS : MM3(3) [Y D VSS], PMOS : MM4(3) [VDD D pd3]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM5(3) [pd3 C pd2]
[Column 5]
NMOS : MM2(3) [VSS C Y], PMOS : MM5(3) [pd2 C pd3]
[Column 6]
NMOS : MM2(3) [Y C VSS], PMOS : MM5(3) [pd3 C pd2]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM6(3) [pd2 B pd1]
[Column 8]
NMOS : MM1(3) [VSS B Y], PMOS : MM6(3) [pd1 B pd2]
[Column 9]
NMOS : MM1(3) [Y B VSS], PMOS : MM6(3) [pd2 B pd1]
[Column 10]
NMOS : MM0(3) [VSS A Y], PMOS : MM7(3) [pd1 A Y]
[Column 11]
NMOS : MM0(3) [Y A VSS], PMOS : MM7(3) [Y A pd1]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM7(3) [pd1 A Y]

-------- Solution 5 --------
[Column 1]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM4(3) [VDD D pd3]
[Column 2]
NMOS : MM3(3) [VSS D Y], PMOS : MM4(3) [pd3 D VDD]
[Column 3]
NMOS : MM3(3) [Y D VSS], PMOS : MM4(3) [VDD D pd3]
[Column 4]
NMOS : MM2(3) [VSS C Y], PMOS : MM5(3) [pd3 C pd2]
[Column 5]
NMOS : MM2(3) [Y C VSS], PMOS : MM5(3) [pd2 C pd3]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM5(3) [pd3 C pd2]
[Column 7]
NMOS : MM1(3) [VSS B Y], PMOS : MM6(3) [pd2 B pd1]
[Column 8]
NMOS : MM1(3) [Y B VSS], PMOS : MM6(3) [pd1 B pd2]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM6(3) [pd2 B pd1]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM7(3) [pd1 A Y]
[Column 11]
NMOS : MM0(3) [VSS A Y], PMOS : MM7(3) [Y A pd1]
[Column 12]
NMOS : MM0(3) [Y A VSS], PMOS : MM7(3) [pd1 A Y]

-------- Solution 6 --------
[Column 1]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM4(3) [VDD D pd3]
[Column 2]
NMOS : MM3(3) [VSS D Y], PMOS : MM4(3) [pd3 D VDD]
[Column 3]
NMOS : MM3(3) [Y D VSS], PMOS : MM4(3) [VDD D pd3]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM5(3) [pd3 C pd2]
[Column 5]
NMOS : MM2(3) [VSS C Y], PMOS : MM5(3) [pd2 C pd3]
[Column 6]
NMOS : MM2(3) [Y C VSS], PMOS : MM5(3) [pd3 C pd2]
[Column 7]
NMOS : MM1(3) [VSS B Y], PMOS : MM6(3) [pd2 B pd1]
[Column 8]
NMOS : MM1(3) [Y B VSS], PMOS : MM6(3) [pd1 B pd2]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM6(3) [pd2 B pd1]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM7(3) [pd1 A Y]
[Column 11]
NMOS : MM0(3) [VSS A Y], PMOS : MM7(3) [Y A pd1]
[Column 12]
NMOS : MM0(3) [Y A VSS], PMOS : MM7(3) [pd1 A Y]

-------- Solution 7 --------
[Column 1]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM4(3) [VDD D pd3]
[Column 2]
NMOS : MM3(3) [VSS D Y], PMOS : MM4(3) [pd3 D VDD]
[Column 3]
NMOS : MM3(3) [Y D VSS], PMOS : MM4(3) [VDD D pd3]
[Column 4]
NMOS : MM2(3) [VSS C Y], PMOS : MM5(3) [pd3 C pd2]
[Column 5]
NMOS : MM2(3) [Y C VSS], PMOS : MM5(3) [pd2 C pd3]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM5(3) [pd3 C pd2]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM6(3) [pd2 B pd1]
[Column 8]
NMOS : MM1(3) [VSS B Y], PMOS : MM6(3) [pd1 B pd2]
[Column 9]
NMOS : MM1(3) [Y B VSS], PMOS : MM6(3) [pd2 B pd1]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM7(3) [pd1 A Y]
[Column 11]
NMOS : MM0(3) [VSS A Y], PMOS : MM7(3) [Y A pd1]
[Column 12]
NMOS : MM0(3) [Y A VSS], PMOS : MM7(3) [pd1 A Y]

-------- Solution 8 --------
[Column 1]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM4(3) [VDD D pd3]
[Column 2]
NMOS : MM3(3) [VSS D Y], PMOS : MM4(3) [pd3 D VDD]
[Column 3]
NMOS : MM3(3) [Y D VSS], PMOS : MM4(3) [VDD D pd3]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM5(3) [pd3 C pd2]
[Column 5]
NMOS : MM2(3) [VSS C Y], PMOS : MM5(3) [pd2 C pd3]
[Column 6]
NMOS : MM2(3) [Y C VSS], PMOS : MM5(3) [pd3 C pd2]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM6(3) [pd2 B pd1]
[Column 8]
NMOS : MM1(3) [VSS B Y], PMOS : MM6(3) [pd1 B pd2]
[Column 9]
NMOS : MM1(3) [Y B VSS], PMOS : MM6(3) [pd2 B pd1]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM7(3) [pd1 A Y]
[Column 11]
NMOS : MM0(3) [VSS A Y], PMOS : MM7(3) [Y A pd1]
[Column 12]
NMOS : MM0(3) [Y A VSS], PMOS : MM7(3) [pd1 A Y]

-------- Solution 9 --------
[Column 1]
NMOS : MM3(3) [VSS D Y], PMOS : MM4(3) [VDD D pd3]
[Column 2]
NMOS : MM3(3) [Y D VSS], PMOS : MM4(3) [pd3 D VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM4(3) [VDD D pd3]
[Column 4]
NMOS : MM2(3) [VSS C Y], PMOS : MM5(3) [pd3 C pd2]
[Column 5]
NMOS : MM2(3) [Y C VSS], PMOS : MM5(3) [pd2 C pd3]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM5(3) [pd3 C pd2]
[Column 7]
NMOS : MM1(3) [VSS B Y], PMOS : MM6(3) [pd2 B pd1]
[Column 8]
NMOS : MM1(3) [Y B VSS], PMOS : MM6(3) [pd1 B pd2]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM6(3) [pd2 B pd1]
[Column 10]
NMOS : MM0(3) [VSS A Y], PMOS : MM7(3) [pd1 A Y]
[Column 11]
NMOS : MM0(3) [Y A VSS], PMOS : MM7(3) [Y A pd1]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM7(3) [pd1 A Y]

-------- Solution 10 --------
[Column 1]
NMOS : MM3(3) [VSS D Y], PMOS : MM4(3) [VDD D pd3]
[Column 2]
NMOS : MM3(3) [Y D VSS], PMOS : MM4(3) [pd3 D VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM4(3) [VDD D pd3]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM5(3) [pd3 C pd2]
[Column 5]
NMOS : MM2(3) [VSS C Y], PMOS : MM5(3) [pd2 C pd3]
[Column 6]
NMOS : MM2(3) [Y C VSS], PMOS : MM5(3) [pd3 C pd2]
[Column 7]
NMOS : MM1(3) [VSS B Y], PMOS : MM6(3) [pd2 B pd1]
[Column 8]
NMOS : MM1(3) [Y B VSS], PMOS : MM6(3) [pd1 B pd2]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM6(3) [pd2 B pd1]
[Column 10]
NMOS : MM0(3) [VSS A Y], PMOS : MM7(3) [pd1 A Y]
[Column 11]
NMOS : MM0(3) [Y A VSS], PMOS : MM7(3) [Y A pd1]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM7(3) [pd1 A Y]

-------- Solution 11 --------
[Column 1]
NMOS : MM3(3) [VSS D Y], PMOS : MM4(3) [VDD D pd3]
[Column 2]
NMOS : MM3(3) [Y D VSS], PMOS : MM4(3) [pd3 D VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM4(3) [VDD D pd3]
[Column 4]
NMOS : MM2(3) [VSS C Y], PMOS : MM5(3) [pd3 C pd2]
[Column 5]
NMOS : MM2(3) [Y C VSS], PMOS : MM5(3) [pd2 C pd3]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM5(3) [pd3 C pd2]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM6(3) [pd2 B pd1]
[Column 8]
NMOS : MM1(3) [VSS B Y], PMOS : MM6(3) [pd1 B pd2]
[Column 9]
NMOS : MM1(3) [Y B VSS], PMOS : MM6(3) [pd2 B pd1]
[Column 10]
NMOS : MM0(3) [VSS A Y], PMOS : MM7(3) [pd1 A Y]
[Column 11]
NMOS : MM0(3) [Y A VSS], PMOS : MM7(3) [Y A pd1]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM7(3) [pd1 A Y]

-------- Solution 12 --------
[Column 1]
NMOS : MM3(3) [VSS D Y], PMOS : MM4(3) [VDD D pd3]
[Column 2]
NMOS : MM3(3) [Y D VSS], PMOS : MM4(3) [pd3 D VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM4(3) [VDD D pd3]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM5(3) [pd3 C pd2]
[Column 5]
NMOS : MM2(3) [VSS C Y], PMOS : MM5(3) [pd2 C pd3]
[Column 6]
NMOS : MM2(3) [Y C VSS], PMOS : MM5(3) [pd3 C pd2]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM6(3) [pd2 B pd1]
[Column 8]
NMOS : MM1(3) [VSS B Y], PMOS : MM6(3) [pd1 B pd2]
[Column 9]
NMOS : MM1(3) [Y B VSS], PMOS : MM6(3) [pd2 B pd1]
[Column 10]
NMOS : MM0(3) [VSS A Y], PMOS : MM7(3) [pd1 A Y]
[Column 11]
NMOS : MM0(3) [Y A VSS], PMOS : MM7(3) [Y A pd1]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM7(3) [pd1 A Y]

-------- Solution 13 --------
[Column 1]
NMOS : MM3(3) [VSS D Y], PMOS : MM4(3) [VDD D pd3]
[Column 2]
NMOS : MM3(3) [Y D VSS], PMOS : MM4(3) [pd3 D VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM4(3) [VDD D pd3]
[Column 4]
NMOS : MM2(3) [VSS C Y], PMOS : MM5(3) [pd3 C pd2]
[Column 5]
NMOS : MM2(3) [Y C VSS], PMOS : MM5(3) [pd2 C pd3]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM5(3) [pd3 C pd2]
[Column 7]
NMOS : MM1(3) [VSS B Y], PMOS : MM6(3) [pd2 B pd1]
[Column 8]
NMOS : MM1(3) [Y B VSS], PMOS : MM6(3) [pd1 B pd2]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM6(3) [pd2 B pd1]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM7(3) [pd1 A Y]
[Column 11]
NMOS : MM0(3) [VSS A Y], PMOS : MM7(3) [Y A pd1]
[Column 12]
NMOS : MM0(3) [Y A VSS], PMOS : MM7(3) [pd1 A Y]

-------- Solution 14 --------
[Column 1]
NMOS : MM3(3) [VSS D Y], PMOS : MM4(3) [VDD D pd3]
[Column 2]
NMOS : MM3(3) [Y D VSS], PMOS : MM4(3) [pd3 D VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM4(3) [VDD D pd3]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM5(3) [pd3 C pd2]
[Column 5]
NMOS : MM2(3) [VSS C Y], PMOS : MM5(3) [pd2 C pd3]
[Column 6]
NMOS : MM2(3) [Y C VSS], PMOS : MM5(3) [pd3 C pd2]
[Column 7]
NMOS : MM1(3) [VSS B Y], PMOS : MM6(3) [pd2 B pd1]
[Column 8]
NMOS : MM1(3) [Y B VSS], PMOS : MM6(3) [pd1 B pd2]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM6(3) [pd2 B pd1]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM7(3) [pd1 A Y]
[Column 11]
NMOS : MM0(3) [VSS A Y], PMOS : MM7(3) [Y A pd1]
[Column 12]
NMOS : MM0(3) [Y A VSS], PMOS : MM7(3) [pd1 A Y]

-------- Solution 15 --------
[Column 1]
NMOS : MM3(3) [VSS D Y], PMOS : MM4(3) [VDD D pd3]
[Column 2]
NMOS : MM3(3) [Y D VSS], PMOS : MM4(3) [pd3 D VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM4(3) [VDD D pd3]
[Column 4]
NMOS : MM2(3) [VSS C Y], PMOS : MM5(3) [pd3 C pd2]
[Column 5]
NMOS : MM2(3) [Y C VSS], PMOS : MM5(3) [pd2 C pd3]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM5(3) [pd3 C pd2]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM6(3) [pd2 B pd1]
[Column 8]
NMOS : MM1(3) [VSS B Y], PMOS : MM6(3) [pd1 B pd2]
[Column 9]
NMOS : MM1(3) [Y B VSS], PMOS : MM6(3) [pd2 B pd1]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM7(3) [pd1 A Y]
[Column 11]
NMOS : MM0(3) [VSS A Y], PMOS : MM7(3) [Y A pd1]
[Column 12]
NMOS : MM0(3) [Y A VSS], PMOS : MM7(3) [pd1 A Y]

-------- Solution 16 --------
[Column 1]
NMOS : MM3(3) [VSS D Y], PMOS : MM4(3) [VDD D pd3]
[Column 2]
NMOS : MM3(3) [Y D VSS], PMOS : MM4(3) [pd3 D VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM4(3) [VDD D pd3]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM5(3) [pd3 C pd2]
[Column 5]
NMOS : MM2(3) [VSS C Y], PMOS : MM5(3) [pd2 C pd3]
[Column 6]
NMOS : MM2(3) [Y C VSS], PMOS : MM5(3) [pd3 C pd2]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM6(3) [pd2 B pd1]
[Column 8]
NMOS : MM1(3) [VSS B Y], PMOS : MM6(3) [pd1 B pd2]
[Column 9]
NMOS : MM1(3) [Y B VSS], PMOS : MM6(3) [pd2 B pd1]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM7(3) [pd1 A Y]
[Column 11]
NMOS : MM0(3) [VSS A Y], PMOS : MM7(3) [Y A pd1]
[Column 12]
NMOS : MM0(3) [Y A VSS], PMOS : MM7(3) [pd1 A Y]

