 
****************************************
Report : clocks
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Sep 25 23:00:27 2023
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
ALU_CLK         10.00   {0 5}               G         {U0_ALU/CLK}
REF_CLK         10.00   {0 5}                         {i_ref_clk}
RX_CLK         271.27   {0 135.633}         G         {U0_UART_RX/i_clk}
SCAN_CLK       100.00   {0 50}                        {scan_clk}
TX_CLK        8680.54   {0 4340.27}         G         {U0_UART_TX/CLK}
UART_CLK       271.27   {0 135.633}                   {i_uart_clk}
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
--------------------------------------------------------------------------------
ALU_CLK       i_ref_clk      {U0_ALU/CLK}   REF_CLK        divide_by(1)
RX_CLK        i_uart_clk     {U0_UART_RX/i_clk}
                                            UART_CLK       divide_by(1)
TX_CLK        i_uart_clk     {U0_UART_TX/CLK}
                                            UART_CLK       divide_by(32)
--------------------------------------------------------------------------------
1
