---
layout: paper
title: A 16nm 25mmÂ² SoC with a 54.5x flexibility-efficiency range from dual-core Arm Cortex-A53, to eFPGA, and cache-coherent accelerators 
authors:  P. Whatmough, S. K. Lee, M. Donato, H. C. Hsueh, S. Xi, U. Gupta, L. Pentecost, G. Ko, D. Brooks, and G.-Y. Wei 
link: https://ieeexplore.ieee.org/document/8778002
venue: IEEE Symposium on VLSI Circuits
year: 2019
pdf: pdfs/papers/
---
