// Seed: 1307629122
module module_0 (
    output wor id_0,
    input uwire id_1,
    input supply1 id_2,
    input supply1 id_3,
    output wor id_4,
    input supply1 id_5,
    input tri0 id_6,
    input wor id_7,
    output wand id_8,
    output tri1 id_9,
    input wor id_10,
    input tri0 id_11,
    input uwire id_12,
    output tri id_13,
    output wor id_14,
    input wor id_15,
    input uwire id_16,
    input wire id_17,
    output wor id_18,
    input tri0 void id_19
);
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    output supply1 id_2,
    input wand id_3,
    input uwire id_4,
    input wand id_5,
    input uwire id_6,
    output tri id_7,
    input tri id_8,
    input uwire id_9,
    output tri0 id_10,
    input supply0 id_11,
    output wand id_12
);
  assign id_7.id_3 = 1;
  nand (id_7, id_16, id_14, id_8, id_15, id_3, id_6, id_9, id_5, id_11, id_4);
  wire id_14, id_15, id_16;
  module_0(
      id_0,
      id_5,
      id_5,
      id_5,
      id_1,
      id_3,
      id_11,
      id_4,
      id_0,
      id_12,
      id_3,
      id_8,
      id_6,
      id_10,
      id_1,
      id_11,
      id_3,
      id_3,
      id_0,
      id_8
  );
endmodule
