{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 14 16:23:51 2016 " "Info: Processing started: Wed Sep 14 16:23:51 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab7_control_unit -c lab7_control_unit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab7_control_unit -c lab7_control_unit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "AccLoad\$latch " "Warning: Node \"AccLoad\$latch\" is a latch" {  } { { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Desktop/lab7/lab7_control_unit.vhd" 25 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Memory_Write\$latch " "Warning: Node \"Memory_Write\$latch\" is a latch" {  } { { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Desktop/lab7/lab7_control_unit.vhd" 25 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALUinSel\$latch " "Warning: Node \"ALUinSel\$latch\" is a latch" {  } { { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Desktop/lab7/lab7_control_unit.vhd" 25 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUX1Sel\$latch " "Warning: Node \"MUX1Sel\$latch\" is a latch" {  } { { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Desktop/lab7/lab7_control_unit.vhd" 25 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Instruction\[12\] " "Info: Assuming node \"Instruction\[12\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Desktop/lab7/lab7_control_unit.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Instruction\[13\] " "Info: Assuming node \"Instruction\[13\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Desktop/lab7/lab7_control_unit.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Instruction\[14\] " "Info: Assuming node \"Instruction\[14\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Desktop/lab7/lab7_control_unit.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Instruction\[15\] " "Info: Assuming node \"Instruction\[15\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Desktop/lab7/lab7_control_unit.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux4~0 " "Info: Detected gated clock \"Mux4~0\" as buffer" {  } { { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Desktop/lab7/lab7_control_unit.vhd" 38 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux0~0 " "Info: Detected gated clock \"Mux0~0\" as buffer" {  } { { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Desktop/lab7/lab7_control_unit.vhd" 38 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "MUX1Sel\$latch Instruction\[12\] Instruction\[12\] 4.716 ns register " "Info: tsu for register \"MUX1Sel\$latch\" (data pin = \"Instruction\[12\]\", clock pin = \"Instruction\[12\]\") is 4.716 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.428 ns + Longest pin register " "Info: + Longest pin to register delay is 6.428 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Instruction\[12\] 1 CLK PIN_D4 6 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_D4; Fanout = 6; CLK Node = 'Instruction\[12\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instruction[12] } "NODE_NAME" } } { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Desktop/lab7/lab7_control_unit.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.667 ns) + CELL(0.292 ns) 6.428 ns MUX1Sel\$latch 2 REG LC_X1_Y31_N3 1 " "Info: 2: + IC(4.667 ns) + CELL(0.292 ns) = 6.428 ns; Loc. = LC_X1_Y31_N3; Fanout = 1; REG Node = 'MUX1Sel\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.959 ns" { Instruction[12] MUX1Sel$latch } "NODE_NAME" } } { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Desktop/lab7/lab7_control_unit.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.761 ns ( 27.40 % ) " "Info: Total cell delay = 1.761 ns ( 27.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.667 ns ( 72.60 % ) " "Info: Total interconnect delay = 4.667 ns ( 72.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.428 ns" { Instruction[12] MUX1Sel$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.428 ns" { Instruction[12] {} Instruction[12]~out0 {} MUX1Sel$latch {} } { 0.000ns 0.000ns 4.667ns } { 0.000ns 1.469ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.969 ns + " "Info: + Micro setup delay of destination is 0.969 ns" {  } { { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Desktop/lab7/lab7_control_unit.vhd" 25 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Instruction\[12\] destination 2.681 ns - Shortest register " "Info: - Shortest clock path from clock \"Instruction\[12\]\" to destination register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Instruction\[12\] 1 CLK PIN_D4 6 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_D4; Fanout = 6; CLK Node = 'Instruction\[12\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instruction[12] } "NODE_NAME" } } { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Desktop/lab7/lab7_control_unit.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.114 ns) 2.385 ns Mux4~0 2 COMB LC_X1_Y31_N2 1 " "Info: 2: + IC(0.802 ns) + CELL(0.114 ns) = 2.385 ns; Loc. = LC_X1_Y31_N2; Fanout = 1; COMB Node = 'Mux4~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { Instruction[12] Mux4~0 } "NODE_NAME" } } { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Desktop/lab7/lab7_control_unit.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 2.681 ns MUX1Sel\$latch 3 REG LC_X1_Y31_N3 1 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 2.681 ns; Loc. = LC_X1_Y31_N3; Fanout = 1; REG Node = 'MUX1Sel\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Mux4~0 MUX1Sel$latch } "NODE_NAME" } } { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Desktop/lab7/lab7_control_unit.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.697 ns ( 63.30 % ) " "Info: Total cell delay = 1.697 ns ( 63.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.984 ns ( 36.70 % ) " "Info: Total interconnect delay = 0.984 ns ( 36.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { Instruction[12] Mux4~0 MUX1Sel$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { Instruction[12] {} Instruction[12]~out0 {} Mux4~0 {} MUX1Sel$latch {} } { 0.000ns 0.000ns 0.802ns 0.182ns } { 0.000ns 1.469ns 0.114ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.428 ns" { Instruction[12] MUX1Sel$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.428 ns" { Instruction[12] {} Instruction[12]~out0 {} MUX1Sel$latch {} } { 0.000ns 0.000ns 4.667ns } { 0.000ns 1.469ns 0.292ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { Instruction[12] Mux4~0 MUX1Sel$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { Instruction[12] {} Instruction[12]~out0 {} Mux4~0 {} MUX1Sel$latch {} } { 0.000ns 0.000ns 0.802ns 0.182ns } { 0.000ns 1.469ns 0.114ns 0.114ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Instruction\[15\] AccLoad AccLoad\$latch 19.464 ns register " "Info: tco from clock \"Instruction\[15\]\" to destination pin \"AccLoad\" through register \"AccLoad\$latch\" is 19.464 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Instruction\[15\] source 10.169 ns + Longest register " "Info: + Longest clock path from clock \"Instruction\[15\]\" to source register is 10.169 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Instruction\[15\] 1 CLK PIN_C3 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_C3; Fanout = 5; CLK Node = 'Instruction\[15\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instruction[15] } "NODE_NAME" } } { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Desktop/lab7/lab7_control_unit.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.370 ns) + CELL(0.590 ns) 3.429 ns Mux0~0 2 COMB LC_X1_Y31_N7 3 " "Info: 2: + IC(1.370 ns) + CELL(0.590 ns) = 3.429 ns; Loc. = LC_X1_Y31_N7; Fanout = 3; COMB Node = 'Mux0~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.960 ns" { Instruction[15] Mux0~0 } "NODE_NAME" } } { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Desktop/lab7/lab7_control_unit.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.626 ns) + CELL(0.114 ns) 10.169 ns AccLoad\$latch 3 REG LC_X1_Y31_N9 1 " "Info: 3: + IC(6.626 ns) + CELL(0.114 ns) = 10.169 ns; Loc. = LC_X1_Y31_N9; Fanout = 1; REG Node = 'AccLoad\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.740 ns" { Mux0~0 AccLoad$latch } "NODE_NAME" } } { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Desktop/lab7/lab7_control_unit.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.173 ns ( 21.37 % ) " "Info: Total cell delay = 2.173 ns ( 21.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.996 ns ( 78.63 % ) " "Info: Total interconnect delay = 7.996 ns ( 78.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.169 ns" { Instruction[15] Mux0~0 AccLoad$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.169 ns" { Instruction[15] {} Instruction[15]~out0 {} Mux0~0 {} AccLoad$latch {} } { 0.000ns 0.000ns 1.370ns 6.626ns } { 0.000ns 1.469ns 0.590ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Desktop/lab7/lab7_control_unit.vhd" 25 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.295 ns + Longest register pin " "Info: + Longest register to pin delay is 9.295 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AccLoad\$latch 1 REG LC_X1_Y31_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y31_N9; Fanout = 1; REG Node = 'AccLoad\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AccLoad$latch } "NODE_NAME" } } { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Desktop/lab7/lab7_control_unit.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.171 ns) + CELL(2.124 ns) 9.295 ns AccLoad 2 PIN PIN_C17 0 " "Info: 2: + IC(7.171 ns) + CELL(2.124 ns) = 9.295 ns; Loc. = PIN_C17; Fanout = 0; PIN Node = 'AccLoad'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.295 ns" { AccLoad$latch AccLoad } "NODE_NAME" } } { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Desktop/lab7/lab7_control_unit.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 22.85 % ) " "Info: Total cell delay = 2.124 ns ( 22.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.171 ns ( 77.15 % ) " "Info: Total interconnect delay = 7.171 ns ( 77.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.295 ns" { AccLoad$latch AccLoad } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.295 ns" { AccLoad$latch {} AccLoad {} } { 0.000ns 7.171ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.169 ns" { Instruction[15] Mux0~0 AccLoad$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.169 ns" { Instruction[15] {} Instruction[15]~out0 {} Mux0~0 {} AccLoad$latch {} } { 0.000ns 0.000ns 1.370ns 6.626ns } { 0.000ns 1.469ns 0.590ns 0.114ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.295 ns" { AccLoad$latch AccLoad } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.295 ns" { AccLoad$latch {} AccLoad {} } { 0.000ns 7.171ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Instruction\[4\] from_control_unit\[4\] 9.472 ns Longest " "Info: Longest tpd from source pin \"Instruction\[4\]\" to destination pin \"from_control_unit\[4\]\" is 9.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns Instruction\[4\] 1 PIN PIN_T13 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_T13; Fanout = 1; PIN Node = 'Instruction\[4\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instruction[4] } "NODE_NAME" } } { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Desktop/lab7/lab7_control_unit.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.889 ns) + CELL(2.108 ns) 9.472 ns from_control_unit\[4\] 2 PIN PIN_R13 0 " "Info: 2: + IC(5.889 ns) + CELL(2.108 ns) = 9.472 ns; Loc. = PIN_R13; Fanout = 0; PIN Node = 'from_control_unit\[4\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.997 ns" { Instruction[4] from_control_unit[4] } "NODE_NAME" } } { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Desktop/lab7/lab7_control_unit.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.583 ns ( 37.83 % ) " "Info: Total cell delay = 3.583 ns ( 37.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.889 ns ( 62.17 % ) " "Info: Total interconnect delay = 5.889 ns ( 62.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.472 ns" { Instruction[4] from_control_unit[4] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.472 ns" { Instruction[4] {} Instruction[4]~out0 {} from_control_unit[4] {} } { 0.000ns 0.000ns 5.889ns } { 0.000ns 1.475ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ALUinSel\$latch Instruction\[12\] Instruction\[15\] 3.009 ns register " "Info: th for register \"ALUinSel\$latch\" (data pin = \"Instruction\[12\]\", clock pin = \"Instruction\[15\]\") is 3.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Instruction\[15\] destination 10.172 ns + Longest register " "Info: + Longest clock path from clock \"Instruction\[15\]\" to destination register is 10.172 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Instruction\[15\] 1 CLK PIN_C3 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_C3; Fanout = 5; CLK Node = 'Instruction\[15\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instruction[15] } "NODE_NAME" } } { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Desktop/lab7/lab7_control_unit.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.370 ns) + CELL(0.590 ns) 3.429 ns Mux0~0 2 COMB LC_X1_Y31_N7 3 " "Info: 2: + IC(1.370 ns) + CELL(0.590 ns) = 3.429 ns; Loc. = LC_X1_Y31_N7; Fanout = 3; COMB Node = 'Mux0~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.960 ns" { Instruction[15] Mux0~0 } "NODE_NAME" } } { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Desktop/lab7/lab7_control_unit.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.629 ns) + CELL(0.114 ns) 10.172 ns ALUinSel\$latch 3 REG LC_X1_Y31_N0 1 " "Info: 3: + IC(6.629 ns) + CELL(0.114 ns) = 10.172 ns; Loc. = LC_X1_Y31_N0; Fanout = 1; REG Node = 'ALUinSel\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.743 ns" { Mux0~0 ALUinSel$latch } "NODE_NAME" } } { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Desktop/lab7/lab7_control_unit.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.173 ns ( 21.36 % ) " "Info: Total cell delay = 2.173 ns ( 21.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.999 ns ( 78.64 % ) " "Info: Total interconnect delay = 7.999 ns ( 78.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.172 ns" { Instruction[15] Mux0~0 ALUinSel$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.172 ns" { Instruction[15] {} Instruction[15]~out0 {} Mux0~0 {} ALUinSel$latch {} } { 0.000ns 0.000ns 1.370ns 6.629ns } { 0.000ns 1.469ns 0.590ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Desktop/lab7/lab7_control_unit.vhd" 25 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.163 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.163 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Instruction\[12\] 1 CLK PIN_D4 6 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_D4; Fanout = 6; CLK Node = 'Instruction\[12\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instruction[12] } "NODE_NAME" } } { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Desktop/lab7/lab7_control_unit.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.665 ns) + CELL(0.292 ns) 6.426 ns Mux2~0 2 COMB LC_X1_Y31_N8 1 " "Info: 2: + IC(4.665 ns) + CELL(0.292 ns) = 6.426 ns; Loc. = LC_X1_Y31_N8; Fanout = 1; COMB Node = 'Mux2~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.957 ns" { Instruction[12] Mux2~0 } "NODE_NAME" } } { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Desktop/lab7/lab7_control_unit.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.292 ns) 7.163 ns ALUinSel\$latch 3 REG LC_X1_Y31_N0 1 " "Info: 3: + IC(0.445 ns) + CELL(0.292 ns) = 7.163 ns; Loc. = LC_X1_Y31_N0; Fanout = 1; REG Node = 'ALUinSel\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { Mux2~0 ALUinSel$latch } "NODE_NAME" } } { "lab7_control_unit.vhd" "" { Text "C:/Users/Student/Desktop/lab7/lab7_control_unit.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.053 ns ( 28.66 % ) " "Info: Total cell delay = 2.053 ns ( 28.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.110 ns ( 71.34 % ) " "Info: Total interconnect delay = 5.110 ns ( 71.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.163 ns" { Instruction[12] Mux2~0 ALUinSel$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.163 ns" { Instruction[12] {} Instruction[12]~out0 {} Mux2~0 {} ALUinSel$latch {} } { 0.000ns 0.000ns 4.665ns 0.445ns } { 0.000ns 1.469ns 0.292ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.172 ns" { Instruction[15] Mux0~0 ALUinSel$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.172 ns" { Instruction[15] {} Instruction[15]~out0 {} Mux0~0 {} ALUinSel$latch {} } { 0.000ns 0.000ns 1.370ns 6.629ns } { 0.000ns 1.469ns 0.590ns 0.114ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.163 ns" { Instruction[12] Mux2~0 ALUinSel$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.163 ns" { Instruction[12] {} Instruction[12]~out0 {} Mux2~0 {} ALUinSel$latch {} } { 0.000ns 0.000ns 4.665ns 0.445ns } { 0.000ns 1.469ns 0.292ns 0.292ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Peak virtual memory: 164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 14 16:23:51 2016 " "Info: Processing ended: Wed Sep 14 16:23:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
