
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003403                       # Number of seconds simulated
sim_ticks                                  3402887217                       # Number of ticks simulated
final_tick                               574933924893                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 169575                       # Simulator instruction rate (inst/s)
host_op_rate                                   222722                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 274215                       # Simulator tick rate (ticks/s)
host_mem_usage                               16890328                       # Number of bytes of host memory used
host_seconds                                 12409.58                       # Real time elapsed on the host
sim_insts                                  2104356273                       # Number of instructions simulated
sim_ops                                    2763888659                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       344704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       336384                       # Number of bytes read from this memory
system.physmem.bytes_read::total               692096                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11008                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       200192                       # Number of bytes written to this memory
system.physmem.bytes_written::total            200192                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2693                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2628                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5407                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1564                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1564                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1692680                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    101297509                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1542220                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     98852527                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               203384936                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1692680                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1542220                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3234900                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          58830043                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               58830043                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          58830043                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1692680                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    101297509                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1542220                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     98852527                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              262214979                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8160402                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2855172                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2488691                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189283                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1437382                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1384387                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200821                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5736                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3501906                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15859923                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2855172                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1585208                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3359013                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         876863                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        375231                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1721902                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91053                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7922588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.307089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.287833                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4563575     57.60%     57.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          600359      7.58%     65.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          294036      3.71%     68.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          222760      2.81%     71.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          181957      2.30%     74.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          159950      2.02%     76.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54819      0.69%     76.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          196145      2.48%     79.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1648987     20.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7922588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.349881                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.943522                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3625319                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       351542                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3245986                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16136                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        683604                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313244                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2847                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17731323                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4400                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        683604                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3776725                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         166783                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        40856                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3109345                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       145268                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17174076                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           32                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70575                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        62182                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22743796                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78196552                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78196552                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903412                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7840348                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2157                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1157                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           368266                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2627131                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595640                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7513                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       135666                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16148202                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2162                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13776928                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18409                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4665056                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12647533                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          125                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7922588                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.738943                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.860551                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2860831     36.11%     36.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1696086     21.41%     57.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       824016     10.40%     67.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       993587     12.54%     80.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       757188      9.56%     90.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       476389      6.01%     96.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       207278      2.62%     98.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60020      0.76%     99.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        47193      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7922588                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58587     72.75%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12528     15.56%     88.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9419     11.70%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10806776     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109441      0.79%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2361029     17.14%     96.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       498686      3.62%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13776928                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.688266                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80534                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005846                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35575382                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20815520                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13293131                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13857462                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22391                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       739052                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           93                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          105                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155882                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        683604                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          98725                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7905                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16150365                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        63900                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2627131                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595640                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1145                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4188                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           54                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          105                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95879                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111186                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207065                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13474364                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2258727                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       302559                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2743681                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017381                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            484954                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.651189                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13318511                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13293131                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7996457                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19699576                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.628980                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405920                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370183                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4780285                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2037                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187522                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7238984                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.570688                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.289085                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3402293     47.00%     47.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1533709     21.19%     68.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       839541     11.60%     79.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305930      4.23%     84.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       260304      3.60%     87.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       115218      1.59%     89.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       278504      3.85%     93.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        76608      1.06%     94.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       426877      5.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7238984                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370183                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888072                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928957                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       426877                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22962471                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32985370                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4346                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 237814                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370183                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.816040                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.816040                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.225430                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.225430                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62392526                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17441914                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18292297                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2034                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus1.numCycles                 8160402                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2897310                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2357412                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       195152                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1198734                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1120550                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          306057                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8632                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2891729                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15987635                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2897310                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1426607                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3518708                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1046184                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        654849                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1416407                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        83438                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7912696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.499833                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.302342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4393988     55.53%     55.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          308753      3.90%     59.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          249355      3.15%     62.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          604478      7.64%     70.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          160611      2.03%     72.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          218716      2.76%     75.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          151614      1.92%     76.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           87634      1.11%     78.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1737547     21.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7912696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.355045                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.959172                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3018212                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       642656                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3382840                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        21848                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        847134                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       494147                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19147253                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1480                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        847134                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3240282                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         113128                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       208929                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3178089                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       325129                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18463282                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          453                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        131215                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       105300                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25829088                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86181154                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86181154                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15836359                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9992654                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3931                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2383                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           912163                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1734692                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       898062                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        19322                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       373061                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17433469                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3934                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13831040                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        28227                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6004889                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18464557                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          780                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7912696                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.747955                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.889484                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2799588     35.38%     35.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1667937     21.08%     56.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1127653     14.25%     70.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       811066     10.25%     80.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       696452      8.80%     89.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       367941      4.65%     94.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       312331      3.95%     98.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        62724      0.79%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        67004      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7912696                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          81696     69.85%     69.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17739     15.17%     85.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17516     14.98%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11501051     83.15%     83.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       192967      1.40%     84.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1544      0.01%     84.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1382441     10.00%     94.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       753037      5.44%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13831040                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.694897                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             116953                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008456                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35719955                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23442484                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13476502                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13947993                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        53819                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       686073                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          341                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          195                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       225807                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            4                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        847134                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          63348                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7832                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17437404                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        38574                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1734692                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       898062                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2360                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6234                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          195                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       117881                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       111378                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       229259                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13611810                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1294174                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       219229                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2029662                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1919273                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            735488                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.668032                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13485746                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13476502                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8762479                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24885739                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.651451                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.352108                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9279276                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11404849                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6032621                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3154                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       198368                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7065562                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.614146                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.138132                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2783728     39.40%     39.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1938203     27.43%     66.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       780411     11.05%     77.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       449544      6.36%     84.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       361274      5.11%     89.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       152614      2.16%     91.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       180662      2.56%     94.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        87954      1.24%     95.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       331172      4.69%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7065562                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9279276                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11404849                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1720871                       # Number of memory references committed
system.switch_cpus1.commit.loads              1048616                       # Number of loads committed
system.switch_cpus1.commit.membars               1568                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1635833                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10279382                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       232506                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       331172                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24171704                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35722728                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4004                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 247706                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9279276                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11404849                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9279276                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.879422                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.879422                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.137110                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.137110                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61233753                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18620703                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17655318                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3148                       # number of misc regfile writes
system.l2.replacements                           5415                       # number of replacements
system.l2.tagsinuse                       2046.587488                       # Cycle average of tags in use
system.l2.total_refs                            47057                       # Total number of references to valid blocks.
system.l2.sampled_refs                           7463                       # Sample count of references to valid blocks.
system.l2.avg_refs                           6.305373                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            24.772344                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.083341                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    707.405782                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     11.137473                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    711.358994                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            280.448866                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            299.380687                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.012096                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.005900                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.345413                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.005438                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.347343                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.136938                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.146182                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999310                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         2748                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2583                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    5335                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2268                       # number of Writeback hits
system.l2.Writeback_hits::total                  2268                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    72                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         2772                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2631                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5407                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         2772                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2631                       # number of overall hits
system.l2.overall_hits::total                    5407                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           45                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2693                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2628                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5407                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2693                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2628                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5407                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           45                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2693                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2628                       # number of overall misses
system.l2.overall_misses::total                  5407                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2448260                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    164169046                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2272263                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    161167459                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       330057028                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2448260                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    164169046                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2272263                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    161167459                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        330057028                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2448260                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    164169046                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2272263                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    161167459                       # number of overall miss cycles
system.l2.overall_miss_latency::total       330057028                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           48                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5441                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5211                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               10742                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2268                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2268                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                72                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           48                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5465                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5259                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                10814                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           48                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5465                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5259                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               10814                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.937500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.494946                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.504318                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.503351                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.937500                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.492772                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.499715                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.500000                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.937500                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.492772                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.499715                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.500000                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 54405.777778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 60961.398440                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 55421.048780                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 61327.039193                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 61042.542630                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 54405.777778                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 60961.398440                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 55421.048780                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 61327.039193                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61042.542630                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 54405.777778                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 60961.398440                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 55421.048780                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 61327.039193                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61042.542630                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1564                       # number of writebacks
system.l2.writebacks::total                      1564                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2693                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2628                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             5407                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2693                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2628                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5407                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2693                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2628                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5407                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2188825                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    148557270                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2037118                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    145882816                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    298666029                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2188825                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    148557270                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2037118                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    145882816                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    298666029                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2188825                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    148557270                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2037118                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    145882816                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    298666029                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.494946                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.504318                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.503351                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.937500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.492772                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.499715                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.500000                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.937500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.492772                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.499715                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.500000                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 48640.555556                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55164.229484                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 49685.804878                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 55510.964992                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55236.920473                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 48640.555556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55164.229484                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 49685.804878                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 55510.964992                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55236.920473                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 48640.555556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55164.229484                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 49685.804878                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 55510.964992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55236.920473                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               557.579764                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001754367                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   566                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1769884.040636                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.847103                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   514.732661                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068665                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.824892                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.893557                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1721846                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1721846                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1721846                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1721846                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1721846                       # number of overall hits
system.cpu0.icache.overall_hits::total        1721846                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           56                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           56                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           56                       # number of overall misses
system.cpu0.icache.overall_misses::total           56                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3407208                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3407208                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3407208                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3407208                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3407208                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3407208                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1721902                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1721902                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1721902                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1721902                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1721902                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1721902                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst        60843                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total        60843                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst        60843                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total        60843                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst        60843                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total        60843                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            8                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            8                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           48                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           48                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           48                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2891211                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2891211                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2891211                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2891211                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2891211                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2891211                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 60233.562500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 60233.562500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 60233.562500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 60233.562500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 60233.562500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 60233.562500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5465                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223250210                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5721                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39022.934802                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   202.412822                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    53.587178                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.790675                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.209325                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055751                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055751                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437586                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437586                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1125                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1125                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1017                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1017                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2493337                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2493337                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2493337                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2493337                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        18946                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        18946                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           70                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        19016                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19016                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        19016                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19016                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1015779483                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1015779483                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2155533                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2155533                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1017935016                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1017935016                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1017935016                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1017935016                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2074697                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2074697                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2512353                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2512353                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2512353                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2512353                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009132                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009132                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000160                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000160                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007569                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007569                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007569                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007569                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 53614.455980                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 53614.455980                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 30793.328571                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30793.328571                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 53530.448885                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 53530.448885                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 53530.448885                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 53530.448885                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          600                       # number of writebacks
system.cpu0.dcache.writebacks::total              600                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        13505                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        13505                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           46                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           46                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        13551                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        13551                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        13551                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        13551                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5441                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5441                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5465                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5465                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5465                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5465                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    191799163                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    191799163                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       471249                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       471249                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    192270412                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    192270412                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    192270412                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    192270412                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002623                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002623                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002175                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002175                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002175                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002175                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 35250.719169                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 35250.719169                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 19635.375000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19635.375000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 35182.143092                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 35182.143092                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 35182.143092                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 35182.143092                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.980137                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086502267                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2105624.548450                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.980137                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.062468                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.822084                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1416351                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1416351                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1416351                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1416351                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1416351                       # number of overall hits
system.cpu1.icache.overall_hits::total        1416351                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           56                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           56                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           56                       # number of overall misses
system.cpu1.icache.overall_misses::total           56                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3204102                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3204102                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3204102                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3204102                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3204102                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3204102                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1416407                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1416407                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1416407                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1416407                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1416407                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1416407                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 57216.107143                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57216.107143                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 57216.107143                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57216.107143                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 57216.107143                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57216.107143                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           14                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2491177                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2491177                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2491177                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2491177                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2491177                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2491177                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 59313.738095                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59313.738095                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 59313.738095                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59313.738095                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 59313.738095                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59313.738095                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5259                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170680736                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5515                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              30948.456210                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   225.348880                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    30.651120                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.880269                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.119731                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       981240                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         981240                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       668612                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        668612                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1820                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1820                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1574                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1574                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1649852                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1649852                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1649852                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1649852                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13520                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13520                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          333                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          333                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13853                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13853                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13853                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13853                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    709202001                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    709202001                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     16401776                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     16401776                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    725603777                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    725603777                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    725603777                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    725603777                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       994760                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       994760                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       668945                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       668945                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1574                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1574                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1663705                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1663705                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1663705                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1663705                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013591                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013591                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000498                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000498                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008327                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008327                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008327                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008327                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 52455.769305                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 52455.769305                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 49254.582583                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 49254.582583                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 52378.818812                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 52378.818812                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 52378.818812                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 52378.818812                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        22059                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        22059                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1668                       # number of writebacks
system.cpu1.dcache.writebacks::total             1668                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8309                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8309                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          285                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          285                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8594                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8594                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8594                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8594                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5211                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5211                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           48                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5259                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5259                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5259                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5259                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    189593326                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    189593326                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1014981                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1014981                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    190608307                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    190608307                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    190608307                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    190608307                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005238                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005238                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003161                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003161                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003161                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003161                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 36383.290347                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 36383.290347                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 21145.437500                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21145.437500                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 36244.211257                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 36244.211257                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 36244.211257                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 36244.211257                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
