<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
should_fail_because: 
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/wirege.v.html" target="file-frame">third_party/tests/ivtest/ivltests/wirege.v</a>
defines: 
time_elapsed: 1.084s
ram usage: 34864 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpzgj90ihj/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/wirege.v.html" target="file-frame">third_party/tests/ivtest/ivltests/wirege.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/wirege.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/wirege.v:23</a>: No timescale set for &#34;main&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/wirege.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/wirege.v:23</a>: Compile module &#34;work@main&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/wirege.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/wirege.v:23</a>: Top level module &#34;work@main&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpzgj90ihj/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_main
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpzgj90ihj/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpzgj90ihj/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@main)
 |vpiName:work@main
 |uhdmallPackages:
 \_package: builtin, parent:work@main
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@main, file:<a href="../../../../third_party/tests/ivtest/ivltests/wirege.v.html" target="file-frame">third_party/tests/ivtest/ivltests/wirege.v</a>, line:23, parent:work@main
   |vpiDefName:work@main
   |vpiFullName:work@main
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:33
       |vpiFullName:work@main
       |vpiStmt:
       \_assignment: , line:34
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (error), line:34
           |vpiName:error
           |vpiFullName:work@main.error
         |vpiRhs:
         \_constant: , line:34
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_assignment: , line:35
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (var1), line:35
           |vpiName:var1
           |vpiFullName:work@main.var1
         |vpiRhs:
         \_constant: , line:35
           |vpiConstType:5
           |vpiDecompile:4&#39;h0
           |vpiSize:4
           |HEX:4&#39;h0
       |vpiStmt:
       \_delay_control: , line:36
         |#1
       |vpiStmt:
       \_if_stmt: , line:37
         |vpiCondition:
         \_operation: , line:37
           |vpiOpType:17
           |vpiOperand:
           \_ref_obj: (var2), line:37
             |vpiName:var2
             |vpiFullName:work@main.var2
           |vpiOperand:
           \_constant: , line:37
             |vpiConstType:3
             |vpiDecompile:&#39;b1
             |vpiSize:1
             |BIN:1
         |vpiStmt:
         \_begin: , line:38
           |vpiFullName:work@main
           |vpiStmt:
           \_sys_func_call: ($display), line:39
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:39
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED continuous &gt;= logical op (1)&#34;
               |vpiSize:37
               |STRING:&#34;FAILED continuous &gt;= logical op (1)&#34;
           |vpiStmt:
           \_assignment: , line:40
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (error), line:40
               |vpiName:error
               |vpiFullName:work@main.error
             |vpiRhs:
             \_constant: , line:40
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
       |vpiStmt:
       \_delay_control: , line:42
         |#1
       |vpiStmt:
       \_assignment: , line:43
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (var1), line:43
           |vpiName:var1
           |vpiFullName:work@main.var1
         |vpiRhs:
         \_constant: , line:43
           |vpiConstType:5
           |vpiDecompile:4&#39;h2
           |vpiSize:4
           |HEX:4&#39;h2
       |vpiStmt:
       \_delay_control: , line:44
         |#1
       |vpiStmt:
       \_if_stmt: , line:45
         |vpiCondition:
         \_operation: , line:45
           |vpiOpType:17
           |vpiOperand:
           \_ref_obj: (var2), line:45
             |vpiName:var2
             |vpiFullName:work@main.var2
           |vpiOperand:
           \_constant: , line:45
             |vpiConstType:3
             |vpiDecompile:&#39;b1
             |vpiSize:1
             |BIN:1
         |vpiStmt:
         \_begin: , line:46
           |vpiFullName:work@main
           |vpiStmt:
           \_sys_func_call: ($display), line:47
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:47
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED continuos &lt;= logical op (2)&#34;
               |vpiSize:36
               |STRING:&#34;FAILED continuos &lt;= logical op (2)&#34;
           |vpiStmt:
           \_assignment: , line:48
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (error), line:48
               |vpiName:error
               |vpiFullName:work@main.error
             |vpiRhs:
             \_constant: , line:48
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
       |vpiStmt:
       \_delay_control: , line:50
         |#1
       |vpiStmt:
       \_assignment: , line:51
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (var1), line:51
           |vpiName:var1
           |vpiFullName:work@main.var1
         |vpiRhs:
         \_constant: , line:51
           |vpiConstType:5
           |vpiDecompile:4&#39;h4
           |vpiSize:4
           |HEX:4&#39;h4
       |vpiStmt:
       \_delay_control: , line:52
         |#1
       |vpiStmt:
       \_if_stmt: , line:53
         |vpiCondition:
         \_operation: , line:53
           |vpiOpType:17
           |vpiOperand:
           \_ref_obj: (var2), line:53
             |vpiName:var2
             |vpiFullName:work@main.var2
           |vpiOperand:
           \_constant: , line:53
             |vpiConstType:3
             |vpiDecompile:&#39;b0
             |vpiSize:1
             |BIN:0
         |vpiStmt:
         \_begin: , line:54
           |vpiFullName:work@main
           |vpiStmt:
           \_sys_func_call: ($display), line:55
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:55
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED continuos &lt;= logical op (3)&#34;
               |vpiSize:36
               |STRING:&#34;FAILED continuos &lt;= logical op (3)&#34;
           |vpiStmt:
           \_assignment: , line:56
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (error), line:56
               |vpiName:error
               |vpiFullName:work@main.error
             |vpiRhs:
             \_constant: , line:56
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
       |vpiStmt:
       \_if_stmt: , line:58
         |vpiCondition:
         \_operation: , line:58
           |vpiOpType:14
           |vpiOperand:
           \_ref_obj: (error), line:58
             |vpiName:error
             |vpiFullName:work@main.error
           |vpiOperand:
           \_constant: , line:58
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiStmt:
         \_sys_func_call: ($display), line:59
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:59
             |vpiConstType:6
             |vpiDecompile:&#34;PASSED&#34;
             |vpiSize:8
             |STRING:&#34;PASSED&#34;
   |vpiNet:
   \_logic_net: (globvar), line:25
     |vpiName:globvar
     |vpiFullName:work@main.globvar
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (var1), line:27
     |vpiName:var1
     |vpiFullName:work@main.var1
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (error), line:28
     |vpiName:error
     |vpiFullName:work@main.error
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (var2), line:30
     |vpiName:var2
     |vpiFullName:work@main.var2
     |vpiNetType:1
 |uhdmtopModules:
 \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/wirege.v.html" target="file-frame">third_party/tests/ivtest/ivltests/wirege.v</a>, line:23
   |vpiDefName:work@main
   |vpiName:work@main
   |vpiNet:
   \_logic_net: (globvar), line:25, parent:work@main
     |vpiName:globvar
     |vpiFullName:work@main.globvar
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (var1), line:27, parent:work@main
     |vpiName:var1
     |vpiFullName:work@main.var1
     |vpiNetType:48
     |vpiRange:
     \_range: , line:27
       |vpiLeftRange:
       \_constant: , line:27
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:27
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (error), line:28, parent:work@main
     |vpiName:error
     |vpiFullName:work@main.error
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (var2), line:30, parent:work@main
     |vpiName:var2
     |vpiFullName:work@main.var2
     |vpiNetType:1
Object: \work_main of type 3000
Object: \work_main of type 32
Object: \globvar of type 36
Object: \var1 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \error of type 36
Object: \var2 of type 36
Object: \work_main of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \error of type 608
Object:  of type 7
Object:  of type 3
Object: \var1 of type 608
Object:  of type 7
Object:  of type 11
ERROR: Encountered unhandled object type: 11

</pre>
</body>