// Seed: 2629650817
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  wire id_5;
  wire id_6;
  assign id_5 = id_6;
  wire id_7;
  assign id_4 = id_5;
  always force id_7 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  logic [7:0]
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20;
  assign id_20[1 : 1'b0] = 1'd0 - 1;
  supply1 id_21 = 1;
  module_0 modCall_1 (
      id_21,
      id_2,
      id_1
  );
  id_22(
      .id_0(id_10), .id_1(1'b0), .id_2(), .id_3(id_18), .id_4(), .id_5(1), .id_6(1), .id_7(id_1)
  );
  wire id_23;
endmodule
