{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1446437272590 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1446437272591 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 01 20:07:51 2015 " "Processing started: Sun Nov 01 20:07:51 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1446437272591 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1446437272591 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta storm_sdram -c storm " "Command: quartus_sta storm_sdram -c storm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1446437272591 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1446437272722 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1446437273647 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1446437273718 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1446437273718 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "storm.sdc " "Synopsys Design Constraints File file not found: 'storm.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1446437276053 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1446437276054 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK_I CLK_I " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK_I CLK_I" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1446437276169 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SYSCON_CLK\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{SYSCON_CLK\|altpll_component\|pll\|clk\[0\]\} \{SYSCON_CLK\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{SYSCON_CLK\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{SYSCON_CLK\|altpll_component\|pll\|clk\[0\]\} \{SYSCON_CLK\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1446437276169 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SYSCON_CLK\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{SYSCON_CLK\|altpll_component\|pll\|clk\[1\]\} \{SYSCON_CLK\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{SYSCON_CLK\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{SYSCON_CLK\|altpll_component\|pll\|clk\[1\]\} \{SYSCON_CLK\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1446437276169 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1446437276169 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1446437276170 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MINI_UART:GP_UART_0\|LoadA MINI_UART:GP_UART_0\|LoadA " "create_clock -period 1.000 -name MINI_UART:GP_UART_0\|LoadA MINI_UART:GP_UART_0\|LoadA" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1446437276185 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MINI_UART:GP_UART_0\|RxUnit:Uart_RxUnit\|RRegL MINI_UART:GP_UART_0\|RxUnit:Uart_RxUnit\|RRegL " "create_clock -period 1.000 -name MINI_UART:GP_UART_0\|RxUnit:Uart_RxUnit\|RRegL MINI_UART:GP_UART_0\|RxUnit:Uart_RxUnit\|RRegL" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1446437276185 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\] PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\] " "create_clock -period 1.000 -name PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\] PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1446437276185 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1446437276185 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1446437276668 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1446437276670 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1446437276676 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1446437276744 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1446437277251 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1446437277251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.538 " "Worst-case setup slack is -1.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437277257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437277257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.538       -49.550 PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\]  " "   -1.538       -49.550 PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437277257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.820        -2.040 SYSCON_CLK\|altpll_component\|pll\|clk\[0\]  " "   -0.820        -2.040 SYSCON_CLK\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437277257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.590         0.000 SYSCON_CLK\|altpll_component\|pll\|clk\[1\]  " "    1.590         0.000 SYSCON_CLK\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437277257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446437277257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.028 " "Worst-case hold slack is -1.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437277374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437277374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.028       -41.403 PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\]  " "   -1.028       -41.403 PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437277374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.202        -0.262 SYSCON_CLK\|altpll_component\|pll\|clk\[0\]  " "   -0.202        -0.262 SYSCON_CLK\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437277374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270         0.000 SYSCON_CLK\|altpll_component\|pll\|clk\[1\]  " "    0.270         0.000 SYSCON_CLK\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437277374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446437277374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.412 " "Worst-case recovery slack is -1.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437277405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437277405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.412        -1.412 MINI_UART:GP_UART_0\|RxUnit:Uart_RxUnit\|RRegL  " "   -1.412        -1.412 MINI_UART:GP_UART_0\|RxUnit:Uart_RxUnit\|RRegL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437277405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.403       -28.416 PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\]  " "   -0.403       -28.416 PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437277405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.046        -0.046 MINI_UART:GP_UART_0\|LoadA  " "   -0.046        -0.046 MINI_UART:GP_UART_0\|LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437277405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.889         0.000 SYSCON_CLK\|altpll_component\|pll\|clk\[0\]  " "   16.889         0.000 SYSCON_CLK\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437277405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446437277405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.190 " "Worst-case removal slack is 0.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437277445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437277445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190         0.000 MINI_UART:GP_UART_0\|LoadA  " "    0.190         0.000 MINI_UART:GP_UART_0\|LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437277445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392         0.000 PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\]  " "    0.392         0.000 PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437277445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.518         0.000 MINI_UART:GP_UART_0\|RxUnit:Uart_RxUnit\|RRegL  " "    0.518         0.000 MINI_UART:GP_UART_0\|RxUnit:Uart_RxUnit\|RRegL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437277445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.005         0.000 SYSCON_CLK\|altpll_component\|pll\|clk\[0\]  " "    1.005         0.000 SYSCON_CLK\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437277445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446437277445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437277467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437277467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -72.000 PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\]  " "   -1.000       -72.000 PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437277467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -1.000 MINI_UART:GP_UART_0\|LoadA  " "   -1.000        -1.000 MINI_UART:GP_UART_0\|LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437277467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -1.000 MINI_UART:GP_UART_0\|RxUnit:Uart_RxUnit\|RRegL  " "   -1.000        -1.000 MINI_UART:GP_UART_0\|RxUnit:Uart_RxUnit\|RRegL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437277467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.746         0.000 SYSCON_CLK\|altpll_component\|pll\|clk\[1\]  " "    4.746         0.000 SYSCON_CLK\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437277467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.660         0.000 SYSCON_CLK\|altpll_component\|pll\|clk\[0\]  " "    9.660         0.000 SYSCON_CLK\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437277467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.835         0.000 CLK_I  " "    9.835         0.000 CLK_I " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437277467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446437277467 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1446437278777 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1446437278891 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1446437282135 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1446437283558 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1446437283850 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1446437283850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.265 " "Worst-case setup slack is -1.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437283862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437283862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.265       -36.369 PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\]  " "   -1.265       -36.369 PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437283862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.586        -1.193 SYSCON_CLK\|altpll_component\|pll\|clk\[0\]  " "   -0.586        -1.193 SYSCON_CLK\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437283862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.487         0.000 SYSCON_CLK\|altpll_component\|pll\|clk\[1\]  " "    2.487         0.000 SYSCON_CLK\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437283862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446437283862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.852 " "Worst-case hold slack is -0.852" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437283988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437283988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.852       -31.395 PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\]  " "   -0.852       -31.395 PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437283988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.258        -0.380 SYSCON_CLK\|altpll_component\|pll\|clk\[0\]  " "   -0.258        -0.380 SYSCON_CLK\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437283988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238         0.000 SYSCON_CLK\|altpll_component\|pll\|clk\[1\]  " "    0.238         0.000 SYSCON_CLK\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437283988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446437283988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.214 " "Worst-case recovery slack is -1.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437284034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437284034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.214        -1.214 MINI_UART:GP_UART_0\|RxUnit:Uart_RxUnit\|RRegL  " "   -1.214        -1.214 MINI_UART:GP_UART_0\|RxUnit:Uart_RxUnit\|RRegL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437284034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.325       -22.886 PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\]  " "   -0.325       -22.886 PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437284034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.004         0.000 MINI_UART:GP_UART_0\|LoadA  " "    0.004         0.000 MINI_UART:GP_UART_0\|LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437284034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.228         0.000 SYSCON_CLK\|altpll_component\|pll\|clk\[0\]  " "   17.228         0.000 SYSCON_CLK\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437284034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446437284034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.229 " "Worst-case removal slack is 0.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437284070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437284070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.229         0.000 MINI_UART:GP_UART_0\|LoadA  " "    0.229         0.000 MINI_UART:GP_UART_0\|LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437284070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420         0.000 PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\]  " "    0.420         0.000 PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437284070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.504         0.000 MINI_UART:GP_UART_0\|RxUnit:Uart_RxUnit\|RRegL  " "    0.504         0.000 MINI_UART:GP_UART_0\|RxUnit:Uart_RxUnit\|RRegL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437284070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.907         0.000 SYSCON_CLK\|altpll_component\|pll\|clk\[0\]  " "    0.907         0.000 SYSCON_CLK\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437284070 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446437284070 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437284091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437284091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -72.000 PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\]  " "   -1.000       -72.000 PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437284091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -1.000 MINI_UART:GP_UART_0\|LoadA  " "   -1.000        -1.000 MINI_UART:GP_UART_0\|LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437284091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -1.000 MINI_UART:GP_UART_0\|RxUnit:Uart_RxUnit\|RRegL  " "   -1.000        -1.000 MINI_UART:GP_UART_0\|RxUnit:Uart_RxUnit\|RRegL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437284091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.743         0.000 SYSCON_CLK\|altpll_component\|pll\|clk\[1\]  " "    4.743         0.000 SYSCON_CLK\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437284091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.686         0.000 SYSCON_CLK\|altpll_component\|pll\|clk\[0\]  " "    9.686         0.000 SYSCON_CLK\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437284091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.818         0.000 CLK_I  " "    9.818         0.000 CLK_I " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437284091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446437284091 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1446437285756 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1446437286891 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1446437287013 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1446437287013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.403 " "Worst-case setup slack is -0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437287035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437287035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.403        -3.246 PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\]  " "   -0.403        -3.246 PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437287035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.082        -0.098 SYSCON_CLK\|altpll_component\|pll\|clk\[0\]  " "   -0.082        -0.098 SYSCON_CLK\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437287035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.167         0.000 SYSCON_CLK\|altpll_component\|pll\|clk\[1\]  " "    5.167         0.000 SYSCON_CLK\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437287035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446437287035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.777 " "Worst-case hold slack is -0.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437287164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437287164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.777       -38.662 PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\]  " "   -0.777       -38.662 PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437287164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.107        -0.152 SYSCON_CLK\|altpll_component\|pll\|clk\[0\]  " "   -0.107        -0.152 SYSCON_CLK\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437287164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129         0.000 SYSCON_CLK\|altpll_component\|pll\|clk\[1\]  " "    0.129         0.000 SYSCON_CLK\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437287164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446437287164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.419 " "Worst-case recovery slack is -0.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437287217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437287217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.419        -0.419 MINI_UART:GP_UART_0\|RxUnit:Uart_RxUnit\|RRegL  " "   -0.419        -0.419 MINI_UART:GP_UART_0\|RxUnit:Uart_RxUnit\|RRegL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437287217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206         0.000 PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\]  " "    0.206         0.000 PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437287217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424         0.000 MINI_UART:GP_UART_0\|LoadA  " "    0.424         0.000 MINI_UART:GP_UART_0\|LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437287217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.179         0.000 SYSCON_CLK\|altpll_component\|pll\|clk\[0\]  " "   18.179         0.000 SYSCON_CLK\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437287217 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446437287217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.004 " "Worst-case removal slack is -0.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437287276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437287276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.004        -0.004 MINI_UART:GP_UART_0\|LoadA  " "   -0.004        -0.004 MINI_UART:GP_UART_0\|LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437287276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100         0.000 PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\]  " "    0.100         0.000 PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437287276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188         0.000 MINI_UART:GP_UART_0\|RxUnit:Uart_RxUnit\|RRegL  " "    0.188         0.000 MINI_UART:GP_UART_0\|RxUnit:Uart_RxUnit\|RRegL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437287276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.549         0.000 SYSCON_CLK\|altpll_component\|pll\|clk\[0\]  " "    0.549         0.000 SYSCON_CLK\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437287276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446437287276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437287308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437287308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -72.000 PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\]  " "   -1.000       -72.000 PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437287308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -1.000 MINI_UART:GP_UART_0\|LoadA  " "   -1.000        -1.000 MINI_UART:GP_UART_0\|LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437287308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -1.000 MINI_UART:GP_UART_0\|RxUnit:Uart_RxUnit\|RRegL  " "   -1.000        -1.000 MINI_UART:GP_UART_0\|RxUnit:Uart_RxUnit\|RRegL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437287308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.756         0.000 SYSCON_CLK\|altpll_component\|pll\|clk\[1\]  " "    4.756         0.000 SYSCON_CLK\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437287308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.587         0.000 CLK_I  " "    9.587         0.000 CLK_I " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437287308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.748         0.000 SYSCON_CLK\|altpll_component\|pll\|clk\[0\]  " "    9.748         0.000 SYSCON_CLK\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446437287308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446437287308 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1446437289686 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1446437289688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "693 " "Peak virtual memory: 693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446437290429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 01 20:08:10 2015 " "Processing ended: Sun Nov 01 20:08:10 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446437290429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446437290429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446437290429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1446437290429 ""}
