<profile>

<section name = "Vitis HLS Report for 'fft32_Pipeline_stage1_loop'" level="0">
<item name = "Date">Tue Jun 24 23:09:49 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">FFT_sol</item>
<item name = "Solution">no_opt (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z030-sbv485-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.476 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">36, 36, 0.360 us, 0.360 us, 36, 36, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- stage1_loop">34, 34, 7, 4, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 411, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 347, -</column>
<column name="Register">-, -, 255, -, -</column>
<specialColumn name="Available">530, 400, 157200, 78600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln34_1_fu_329_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln34_fu_321_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln35_fu_337_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln37_fu_371_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln93_fu_226_p2">+, 0, 0, 13, 4, 1</column>
<column name="ai0_fu_293_p2">+, 0, 0, 23, 16, 16</column>
<column name="ar0_fu_289_p2">+, 0, 0, 23, 16, 16</column>
<column name="ci0_fu_309_p2">+, 0, 0, 23, 16, 16</column>
<column name="cr0_fu_305_p2">+, 0, 0, 23, 16, 16</column>
<column name="ai1_fu_301_p2">-, 0, 0, 23, 16, 16</column>
<column name="ar1_fu_297_p2">-, 0, 0, 23, 16, 16</column>
<column name="ci1_fu_317_p2">-, 0, 0, 23, 16, 16</column>
<column name="cr1_fu_313_p2">-, 0, 0, 23, 16, 16</column>
<column name="sub_ln35_fu_345_p2">-, 0, 0, 23, 16, 16</column>
<column name="sub_ln36_1_fu_359_p2">-, 0, 0, 23, 16, 16</column>
<column name="sub_ln36_fu_353_p2">-, 0, 0, 23, 16, 16</column>
<column name="sub_ln37_fu_365_p2">-, 0, 0, 23, 16, 16</column>
<column name="icmp_ln93_fu_220_p2">icmp, 0, 0, 13, 4, 5</column>
<column name="or_ln96_1_fu_267_p2">or, 0, 0, 5, 5, 2</column>
<column name="or_ln96_2_fu_278_p2">or, 0, 0, 5, 5, 2</column>
<column name="or_ln96_fu_250_p2">or, 0, 0, 5, 5, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">25, 5, 1, 5</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_block_1">9, 2, 4, 8</column>
<column name="block_fu_44">9, 2, 4, 8</column>
<column name="stage0_imag_address0">25, 5, 5, 25</column>
<column name="stage0_imag_address1">25, 5, 5, 25</column>
<column name="stage0_imag_d0">14, 3, 16, 48</column>
<column name="stage0_imag_d1">14, 3, 16, 48</column>
<column name="stage0_real_address0">25, 5, 5, 25</column>
<column name="stage0_real_address1">25, 5, 5, 25</column>
<column name="stage0_real_d0">14, 3, 16, 48</column>
<column name="stage0_real_d1">14, 3, 16, 48</column>
<column name="stage1_imag_address0">14, 3, 5, 15</column>
<column name="stage1_imag_address1">14, 3, 5, 15</column>
<column name="stage1_imag_d0">14, 3, 16, 48</column>
<column name="stage1_imag_d1">14, 3, 16, 48</column>
<column name="stage1_real_address0">14, 3, 5, 15</column>
<column name="stage1_real_address1">14, 3, 5, 15</column>
<column name="stage1_real_d0">14, 3, 16, 48</column>
<column name="stage1_real_d1">14, 3, 16, 48</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_imag_reg_405">3, 0, 5, 2</column>
<column name="a_real_reg_400">3, 0, 5, 2</column>
<column name="add_ln37_reg_524">16, 0, 16, 0</column>
<column name="ai_reg_464">16, 0, 16, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ar_reg_458">16, 0, 16, 0</column>
<column name="b_imag_reg_421">3, 0, 5, 2</column>
<column name="b_real_reg_416">3, 0, 5, 2</column>
<column name="bi_reg_476">16, 0, 16, 0</column>
<column name="block_fu_44">4, 0, 4, 0</column>
<column name="br_reg_470">16, 0, 16, 0</column>
<column name="c_imag_reg_437">3, 0, 5, 2</column>
<column name="c_imag_reg_437_pp0_iter1_reg">3, 0, 5, 2</column>
<column name="c_real_reg_432">3, 0, 5, 2</column>
<column name="c_real_reg_432_pp0_iter1_reg">3, 0, 5, 2</column>
<column name="ci_reg_488">16, 0, 16, 0</column>
<column name="cr_reg_482">16, 0, 16, 0</column>
<column name="d_imag_reg_453">3, 0, 5, 2</column>
<column name="d_imag_reg_453_pp0_iter1_reg">3, 0, 5, 2</column>
<column name="d_real_reg_448">3, 0, 5, 2</column>
<column name="d_real_reg_448_pp0_iter1_reg">3, 0, 5, 2</column>
<column name="di_reg_500">16, 0, 16, 0</column>
<column name="dr_reg_494">16, 0, 16, 0</column>
<column name="icmp_ln93_reg_384">1, 0, 1, 0</column>
<column name="shl_ln_reg_388">3, 0, 5, 2</column>
<column name="sub_ln36_1_reg_512">16, 0, 16, 0</column>
<column name="sub_ln36_reg_506">16, 0, 16, 0</column>
<column name="sub_ln37_reg_518">16, 0, 16, 0</column>
<column name="zext_ln96_1_reg_410">3, 0, 64, 61</column>
<column name="zext_ln96_2_reg_426">3, 0, 64, 61</column>
<column name="zext_ln96_3_reg_442">3, 0, 64, 61</column>
<column name="zext_ln96_reg_394">3, 0, 64, 61</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fft32_Pipeline_stage1_loop, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fft32_Pipeline_stage1_loop, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fft32_Pipeline_stage1_loop, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fft32_Pipeline_stage1_loop, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fft32_Pipeline_stage1_loop, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fft32_Pipeline_stage1_loop, return value</column>
<column name="stage0_real_address0">out, 5, ap_memory, stage0_real, array</column>
<column name="stage0_real_ce0">out, 1, ap_memory, stage0_real, array</column>
<column name="stage0_real_we0">out, 1, ap_memory, stage0_real, array</column>
<column name="stage0_real_d0">out, 16, ap_memory, stage0_real, array</column>
<column name="stage0_real_q0">in, 16, ap_memory, stage0_real, array</column>
<column name="stage0_real_address1">out, 5, ap_memory, stage0_real, array</column>
<column name="stage0_real_ce1">out, 1, ap_memory, stage0_real, array</column>
<column name="stage0_real_we1">out, 1, ap_memory, stage0_real, array</column>
<column name="stage0_real_d1">out, 16, ap_memory, stage0_real, array</column>
<column name="stage0_real_q1">in, 16, ap_memory, stage0_real, array</column>
<column name="stage0_imag_address0">out, 5, ap_memory, stage0_imag, array</column>
<column name="stage0_imag_ce0">out, 1, ap_memory, stage0_imag, array</column>
<column name="stage0_imag_we0">out, 1, ap_memory, stage0_imag, array</column>
<column name="stage0_imag_d0">out, 16, ap_memory, stage0_imag, array</column>
<column name="stage0_imag_q0">in, 16, ap_memory, stage0_imag, array</column>
<column name="stage0_imag_address1">out, 5, ap_memory, stage0_imag, array</column>
<column name="stage0_imag_ce1">out, 1, ap_memory, stage0_imag, array</column>
<column name="stage0_imag_we1">out, 1, ap_memory, stage0_imag, array</column>
<column name="stage0_imag_d1">out, 16, ap_memory, stage0_imag, array</column>
<column name="stage0_imag_q1">in, 16, ap_memory, stage0_imag, array</column>
<column name="stage1_real_address0">out, 5, ap_memory, stage1_real, array</column>
<column name="stage1_real_ce0">out, 1, ap_memory, stage1_real, array</column>
<column name="stage1_real_we0">out, 1, ap_memory, stage1_real, array</column>
<column name="stage1_real_d0">out, 16, ap_memory, stage1_real, array</column>
<column name="stage1_real_address1">out, 5, ap_memory, stage1_real, array</column>
<column name="stage1_real_ce1">out, 1, ap_memory, stage1_real, array</column>
<column name="stage1_real_we1">out, 1, ap_memory, stage1_real, array</column>
<column name="stage1_real_d1">out, 16, ap_memory, stage1_real, array</column>
<column name="stage1_imag_address0">out, 5, ap_memory, stage1_imag, array</column>
<column name="stage1_imag_ce0">out, 1, ap_memory, stage1_imag, array</column>
<column name="stage1_imag_we0">out, 1, ap_memory, stage1_imag, array</column>
<column name="stage1_imag_d0">out, 16, ap_memory, stage1_imag, array</column>
<column name="stage1_imag_address1">out, 5, ap_memory, stage1_imag, array</column>
<column name="stage1_imag_ce1">out, 1, ap_memory, stage1_imag, array</column>
<column name="stage1_imag_we1">out, 1, ap_memory, stage1_imag, array</column>
<column name="stage1_imag_d1">out, 16, ap_memory, stage1_imag, array</column>
</table>
</item>
</section>
</profile>
