==============================================================
File generated on Thu Feb 18 16:31:04 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Feb 18 16:37:39 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Feb 18 16:39:10 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Feb 18 16:45:48 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Feb 18 16:47:43 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Feb 18 16:53:45 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Feb 18 16:58:20 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 102.887 ; gain = 17.824
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 102.887 ; gain = 17.824
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 104.688 ; gain = 19.625
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:67) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:25) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:61) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:55) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:49) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:43) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:100) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:100) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:102) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:102) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:104) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:104) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:105) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:105) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:155) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:178) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'sha256_init' into 'sha256' (src/sha256.c:221) automatically.
ERROR: [SYNCHK 200-11] src/sha256.c:71: Argument 'ctx' of function 'sha256_hash' (src/sha256.c:144) has an unsynthesizable type (possible cause(s): structure variable cannot be decomposed due to (1) unsupported type conversion; (2) memory copy operation; (3) function pointer used in struct; (4) unsupported pointer comparison).
ERROR: [SYNCHK 200-42] src/sha256.c:149: pointer comparison is not supported.
ERROR: [SYNCHK 200-92] Port 'msg' (src/sha256.c:204) of function 'sha256' cannot be set to a AXIS 
ERROR: [SYNCHK 200-92] as it has both write (src/sha256.c:219:2) and read (src/sha256.c:151:4) operations.
INFO: [SYNCHK 200-10] 3 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Thu Feb 18 16:59:07 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.684 ; gain = 17.488
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.684 ; gain = 17.488
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 104.523 ; gain = 19.328
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:67) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:25) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:61) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:55) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:49) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:43) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:100) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:100) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:102) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:102) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:104) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:104) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:105) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:105) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:155) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:178) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'sha256_init' into 'sha256' (src/sha256.c:218) automatically.
ERROR: [SYNCHK 200-11] src/sha256.c:71: Argument 'ctx' of function 'sha256_hash' (src/sha256.c:144) has an unsynthesizable type (possible cause(s): structure variable cannot be decomposed due to (1) unsupported type conversion; (2) memory copy operation; (3) function pointer used in struct; (4) unsupported pointer comparison).
ERROR: [SYNCHK 200-42] src/sha256.c:149: pointer comparison is not supported.
ERROR: [SYNCHK 200-61] src/sha256.c:151: unsupported memory access on variable 'data' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 3 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Thu Feb 18 17:00:09 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 102.629 ; gain = 17.676
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 102.629 ; gain = 17.676
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 104.750 ; gain = 19.797
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:67) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:25) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:61) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:55) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:49) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:43) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:100) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:100) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:102) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:102) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:104) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:104) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:105) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:105) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:155) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:178) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'sha256_init' into 'sha256' (src/sha256.c:209) automatically.
ERROR: [SYNCHK 200-11] src/sha256.c:71: Argument 'ctx' of function 'sha256_hash' (src/sha256.c:144) has an unsynthesizable type (possible cause(s): structure variable cannot be decomposed due to (1) unsupported type conversion; (2) memory copy operation; (3) function pointer used in struct; (4) unsupported pointer comparison).
ERROR: [SYNCHK 200-42] src/sha256.c:149: pointer comparison is not supported.
ERROR: [SYNCHK 200-61] src/sha256.c:151: unsupported memory access on variable 'data' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 3 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Thu Feb 18 17:29:09 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Feb 18 17:34:35 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Feb 18 17:36:45 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Feb 18 17:37:24 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Feb 18 21:40:46 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Feb 18 21:49:14 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Feb 18 21:49:38 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Feb 18 23:05:05 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Feb 18 23:12:17 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Feb 18 23:15:20 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Feb 18 23:15:54 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Feb 18 23:19:45 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Feb 18 23:24:40 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Feb 18 23:25:42 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Feb 18 23:32:40 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Feb 18 23:45:52 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Feb 18 23:50:45 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Feb 18 23:51:40 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Feb 18 23:52:10 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Feb 18 23:58:02 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Feb 19 09:50:50 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Feb 19 11:39:14 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Feb 19 13:31:46 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Feb 19 14:06:52 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Feb 19 14:49:32 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Feb 19 15:01:39 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Feb 19 15:05:20 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Feb 19 15:08:49 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Feb 19 15:11:37 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Feb 19 15:15:04 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Feb 19 16:45:56 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Feb 19 16:47:38 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Feb 19 16:48:16 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Feb 19 16:48:49 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Feb 19 16:56:43 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Feb 19 16:59:35 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Feb 19 17:00:19 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Feb 19 22:04:06 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Feb 19 22:06:56 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Feb 19 22:11:53 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Feb 19 22:54:14 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Feb 19 22:55:30 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Feb 19 22:56:25 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 102.652 ; gain = 17.879
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 102.652 ; gain = 17.879
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 104.633 ; gain = 19.859
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:95) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:95) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:97) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:97) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:98) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:98) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:99) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:99) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:149) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:172) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'sha256_init' into 'sha256' (src/sha256.c:216) automatically.
ERROR: [SYNCHK 200-61] src/sha256.c:145: unsupported memory access on variable 'data' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Fri Feb 19 23:04:25 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Feb 19 23:04:55 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.621 ; gain = 17.430
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.621 ; gain = 17.430
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 104.707 ; gain = 19.516
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:95) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:95) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:97) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:97) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:98) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:98) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:99) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:99) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:134) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:157) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:158) automatically.
ERROR: [SYNCHK 200-61] src/sha256.c:130: unsupported memory access on variable 'data' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Sat Feb 20 08:30:46 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 102.559 ; gain = 17.563
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 102.559 ; gain = 17.563
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 104.668 ; gain = 19.672
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:95) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:95) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:97) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:97) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:98) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:98) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:99) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:99) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:134) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:157) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:158) automatically.
ERROR: [SYNCHK 200-61] src/sha256.c:130: unsupported memory access on variable 'data' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Sat Feb 20 08:31:34 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.668 ; gain = 17.859
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.668 ; gain = 17.859
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 104.574 ; gain = 19.766
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:95) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:95) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:97) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:97) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:98) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:98) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:99) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:99) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:127) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:150) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:151) automatically.
ERROR: [SYNCHK 200-61] src/sha256.c:123: unsupported memory access on variable 'data' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Sat Feb 20 08:33:11 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.652 ; gain = 17.301
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.652 ; gain = 17.301
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 104.277 ; gain = 18.926
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_hash' into 'sha256_hash' (src/sha256.c:108) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:109) automatically.
INFO: [XFORM 203-602] Inlining function '_hash' into 'sha256_done' (src/sha256.c:127) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:132) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:133) automatically.
ERROR: [SYNCHK 200-61] src/sha256.c:105: unsupported memory access on variable 'data' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Sat Feb 20 08:33:40 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.672 ; gain = 17.949
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.672 ; gain = 17.949
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 104.246 ; gain = 19.523
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_hash' into 'sha256_hash' (src/sha256.c:101) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:102) automatically.
INFO: [XFORM 203-602] Inlining function '_hash' into 'sha256_done' (src/sha256.c:120) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:125) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:126) automatically.
ERROR: [SYNCHK 200-61] src/sha256.c:98: unsupported memory access on variable 'data' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Sat Feb 20 08:34:27 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 102.082 ; gain = 17.293
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 102.082 ; gain = 17.293
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 103.973 ; gain = 19.184
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_hash' into 'sha256_hash' (src/sha256.c:118) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:119) automatically.
INFO: [XFORM 203-602] Inlining function '_hash' into 'sha256_done' (src/sha256.c:137) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:142) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:143) automatically.
ERROR: [SYNCHK 200-61] src/sha256.c:115: unsupported memory access on variable 'data' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Sat Feb 20 08:36:29 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Feb 20 08:42:02 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Feb 20 08:42:27 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.566 ; gain = 17.156
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.566 ; gain = 17.156
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 104.664 ; gain = 19.254
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:95) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:95) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:97) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:97) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:98) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:98) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:99) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:99) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:135) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:159) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:160) automatically.
ERROR: [SYNCHK 200-61] src/sha256.c:131: unsupported memory access on variable 'data' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Sat Feb 20 08:44:45 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from src/sha256.c:1:
src/sha256.c:165:18: error: subscripted value is not an array, pointer, or vector
  j = (sha256_len[0]) % sizeof(sha256_buf);
       ~~~~~~~~~~^~
src/sha256.c:170:19: error: subscripted value is not an array, pointer, or vector
  if ( (sha256_len[0]) > 55 ) {
        ~~~~~~~~~~^~
src/sha256.c:176:36: error: subscripted value is not an array, pointer, or vector
  _addbits(sha256_bits, (sha256_len[0]) * 8);
                         ~~~~~~~~~~^~
3 errors generated.
==============================================================
File generated on Sat Feb 20 10:33:53 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 102.605 ; gain = 17.621
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 102.605 ; gain = 17.621
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 104.684 ; gain = 19.699
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:95) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:95) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:97) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:97) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:98) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:98) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:99) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:99) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:135) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:159) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:160) automatically.
ERROR: [SYNCHK 200-61] src/sha256.c:131: unsupported memory access on variable 'data' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Sat Feb 20 10:35:26 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Feb 20 10:35:59 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.523 ; gain = 17.102
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.523 ; gain = 17.102
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 104.316 ; gain = 18.895
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_hash' into 'sha256_hash' (src/sha256.c:96) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:97) automatically.
INFO: [XFORM 203-602] Inlining function '_hash' into 'sha256_done' (src/sha256.c:116) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:121) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:122) automatically.
ERROR: [SYNCHK 200-61] src/sha256.c:93: unsupported memory access on variable 'data' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Sat Feb 20 10:36:36 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.125 ; gain = 17.102
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.125 ; gain = 17.102
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 104.051 ; gain = 19.027
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_hash' into 'sha256_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_hash' into 'sha256_done' (src/sha256.c:133) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:138) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:139) automatically.
ERROR: [SYNCHK 200-61] src/sha256.c:110: unsupported memory access on variable 'data' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Sat Feb 20 10:41:32 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Feb 20 10:42:17 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.711 ; gain = 17.723
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.711 ; gain = 17.723
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 104.621 ; gain = 19.633
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:95) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:95) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:97) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:97) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:98) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:98) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:99) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:99) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:134) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:158) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:159) automatically.
ERROR: [SYNCHK 200-61] src/sha256.c:130: unsupported memory access on variable 'data' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Sat Feb 20 10:43:43 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 102.531 ; gain = 17.828
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 102.531 ; gain = 17.828
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 104.395 ; gain = 19.691
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:95) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:95) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:97) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:97) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:98) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:98) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:99) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:99) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:134) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:158) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:159) automatically.
ERROR: [SYNCHK 200-61] src/sha256.c:130: unsupported memory access on variable 'data' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Sat Feb 20 10:46:31 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Feb 20 10:47:01 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.566 ; gain = 17.004
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.566 ; gain = 17.004
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 104.648 ; gain = 19.086
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:95) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:95) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:97) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:97) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:98) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:98) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:99) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:99) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:134) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:158) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:159) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 105.223 ; gain = 19.660
INFO: [XFORM 203-102] Partitioning array 'sha256hash' (src/sha256.c:198) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_bits' (src/sha256.c:199) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_len' (src/sha256.c:200) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:95) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:95) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:97) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:97) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:98) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:98) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:99) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:99) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:134) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:158) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:159) automatically.
INFO: [XFORM 203-11] Balancing expressions in function '_hash' (src/sha256.c:75)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 126.063 ; gain = 40.500
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 149.352 ; gain = 63.789
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256' ...
WARNING: [SYN 201-103] Legalizing function name '_hash' to 'p_hash'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.347 seconds; current allocated memory: 109.192 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 109.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 110.088 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 110.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_done' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.406 seconds; current allocated memory: 110.847 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 111.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 111.489 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 111.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hash'.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 112.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_hash'.
INFO: [HLS 200-111]  Elapsed time: 0.703 seconds; current allocated memory: 113.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_done' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_done'.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 114.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/msg' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/hash' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256'.
INFO: [HLS 200-111]  Elapsed time: 0.855 seconds; current allocated memory: 115.759 MB.
INFO: [RTMG 210-279] Implementing memory 'p_hash_K_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'p_hash_W_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_sha256_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 172.402 ; gain = 86.840
INFO: [SYSC 207-301] Generating SystemC RTL for sha256.
INFO: [VHDL 208-304] Generating VHDL RTL for sha256.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256.
INFO: [HLS 200-112] Total elapsed time: 15.726 seconds; peak allocated memory: 115.759 MB.
==============================================================
File generated on Sat Feb 20 20:19:48 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Feb 20 20:20:15 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.598 ; gain = 17.617
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.598 ; gain = 17.617
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 104.641 ; gain = 19.660
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:94) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:94) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:95) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:95) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:96) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:96) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:108) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:108) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:143) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:167) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:168) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 105.219 ; gain = 20.238
INFO: [XFORM 203-102] Partitioning array 'sha256hash' (src/sha256.c:207) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_bits' (src/sha256.c:208) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_len' (src/sha256.c:209) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:94) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:94) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:95) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:95) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:96) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:96) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:108) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:108) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:143) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:167) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:168) automatically.
INFO: [XFORM 203-11] Balancing expressions in function '_hash' (src/sha256.c:75)...17 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 127.570 ; gain = 42.590
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 149.855 ; gain = 64.875
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256' ...
WARNING: [SYN 201-103] Legalizing function name '_hash' to 'p_hash'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.982 seconds; current allocated memory: 109.874 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 110.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 110.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 111.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_done' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 111.692 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 112.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 112.386 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 112.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hash'.
INFO: [HLS 200-111]  Elapsed time: 0.426 seconds; current allocated memory: 113.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_hash'.
INFO: [HLS 200-111]  Elapsed time: 0.777 seconds; current allocated memory: 115.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_done' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_done'.
INFO: [HLS 200-111]  Elapsed time: 0.426 seconds; current allocated memory: 116.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/msg' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/hash' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256'.
INFO: [HLS 200-111]  Elapsed time: 0.756 seconds; current allocated memory: 117.029 MB.
INFO: [RTMG 210-279] Implementing memory 'p_hash_K_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'p_hash_W_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_sha256_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 173.988 ; gain = 89.008
INFO: [SYSC 207-301] Generating SystemC RTL for sha256.
INFO: [VHDL 208-304] Generating VHDL RTL for sha256.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256.
INFO: [HLS 200-112] Total elapsed time: 14.881 seconds; peak allocated memory: 117.029 MB.
==============================================================
File generated on Sat Feb 20 20:27:19 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 102.664 ; gain = 17.273
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 102.895 ; gain = 17.504
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 105.027 ; gain = 19.637
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:94) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:94) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:95) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:95) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:96) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:96) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:108) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:108) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:143) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:168) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:169) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 105.699 ; gain = 20.309
WARNING: [XFORM 203-561] Updating loop upper bound from 64 to 8 for loop 'Loop-1' (src/sha256.c:164:1) in function 'sha256_done'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-1' (src/sha256.c:164:1) in function 'sha256_done'.
INFO: [XFORM 203-102] Partitioning array 'sha256hash' (src/sha256.c:207) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_bits' (src/sha256.c:208) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_len' (src/sha256.c:209) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:94) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:94) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:95) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:95) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:96) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:96) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:108) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:108) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:143) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:168) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:169) automatically.
INFO: [XFORM 203-11] Balancing expressions in function '_hash' (src/sha256.c:75)...17 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 128.430 ; gain = 43.039
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 150.270 ; gain = 64.879
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256' ...
WARNING: [SYN 201-103] Legalizing function name '_hash' to 'p_hash'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.173 seconds; current allocated memory: 110.030 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 110.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 111.091 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 111.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_done' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 111.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 112.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 112.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 112.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hash'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 114.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_hash'.
INFO: [HLS 200-111]  Elapsed time: 0.954 seconds; current allocated memory: 115.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_done' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_done'.
INFO: [HLS 200-111]  Elapsed time: 0.516 seconds; current allocated memory: 116.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/msg' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/hash' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256'.
INFO: [HLS 200-111]  Elapsed time: 0.934 seconds; current allocated memory: 117.185 MB.
INFO: [RTMG 210-279] Implementing memory 'p_hash_K_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'p_hash_W_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_sha256_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 174.469 ; gain = 89.078
INFO: [SYSC 207-301] Generating SystemC RTL for sha256.
INFO: [VHDL 208-304] Generating VHDL RTL for sha256.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256.
INFO: [HLS 200-112] Total elapsed time: 15.403 seconds; peak allocated memory: 117.185 MB.
==============================================================
File generated on Sat Feb 20 20:30:04 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.836 ; gain = 17.586
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.836 ; gain = 17.586
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 104.918 ; gain = 19.668
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:161) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:186) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:187) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 105.496 ; gain = 20.246
WARNING: [XFORM 203-561] Updating loop upper bound from 64 to 8 for loop 'Loop-1' (src/sha256.c:182:1) in function 'sha256_done'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-1' (src/sha256.c:182:1) in function 'sha256_done'.
INFO: [XFORM 203-102] Partitioning array 'sha256hash' (src/sha256.c:225) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_bits' (src/sha256.c:226) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_len' (src/sha256.c:227) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:161) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:186) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:187) automatically.
INFO: [XFORM 203-11] Balancing expressions in function '_hash' (src/sha256.c:75)...17 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 128.344 ; gain = 43.094
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 150.223 ; gain = 64.973
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256' ...
WARNING: [SYN 201-103] Legalizing function name '_hash' to 'p_hash'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_hash_label0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sha256_buf_load_2', src/sha256.c:63->src/sha256.c:112) on array 'sha256_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sha256_buf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop '_hash_label1'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'add' operation ('e', src/sha256.c:132) and 'and' operation ('tmp_102_i1', src/sha256.c:27->src/sha256.c:127).
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp_39', src/sha256.c:127) and 'xor' operation ('tmp_103_i1', src/sha256.c:27->src/sha256.c:127).
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (src/sha256.c:126) of variable 'tmp_37', src/sha256.c:126 on array 'W', src/sha256.c:82 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'W'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.865 seconds; current allocated memory: 110.247 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.444 seconds; current allocated memory: 110.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.547 seconds; current allocated memory: 111.232 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 111.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_done' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.524 seconds; current allocated memory: 112.104 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 112.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.465 seconds; current allocated memory: 112.806 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 112.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hash'.
INFO: [HLS 200-111]  Elapsed time: 0.702 seconds; current allocated memory: 114.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_hash'.
INFO: [HLS 200-111]  Elapsed time: 1.033 seconds; current allocated memory: 115.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_done' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_done'.
INFO: [HLS 200-111]  Elapsed time: 0.514 seconds; current allocated memory: 116.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/msg' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/hash' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256'.
INFO: [HLS 200-111]  Elapsed time: 0.898 seconds; current allocated memory: 117.554 MB.
INFO: [RTMG 210-279] Implementing memory 'p_hash_K_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'p_hash_W_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_sha256_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 174.418 ; gain = 89.168
INFO: [SYSC 207-301] Generating SystemC RTL for sha256.
INFO: [VHDL 208-304] Generating VHDL RTL for sha256.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256.
INFO: [HLS 200-112] Total elapsed time: 17.054 seconds; peak allocated memory: 117.554 MB.
==============================================================
File generated on Sat Feb 20 20:31:43 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 102.777 ; gain = 17.824
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 102.777 ; gain = 17.824
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 105.223 ; gain = 20.270
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:162) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:187) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:188) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 105.801 ; gain = 20.848
WARNING: [XFORM 203-561] Updating loop upper bound from 64 to 8 for loop 'Loop-1' (src/sha256.c:183:1) in function 'sha256_done'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-1' (src/sha256.c:183:1) in function 'sha256_done'.
WARNING: [XFORM 203-503] Cannot unroll loop 'sha256_hash_label2' (src/sha256.c:156) in function 'sha256_hash': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'sha256hash' (src/sha256.c:226) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_bits' (src/sha256.c:227) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_len' (src/sha256.c:228) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:162) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:187) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:188) automatically.
INFO: [XFORM 203-11] Balancing expressions in function '_hash' (src/sha256.c:75)...17 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 126.848 ; gain = 41.895
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 150.277 ; gain = 65.324
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256' ...
WARNING: [SYN 201-103] Legalizing function name '_hash' to 'p_hash'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_hash_label0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sha256_buf_load_2', src/sha256.c:63->src/sha256.c:112) on array 'sha256_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sha256_buf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop '_hash_label1'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'add' operation ('e', src/sha256.c:132) and 'and' operation ('tmp_102_i1', src/sha256.c:27->src/sha256.c:127).
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp_39', src/sha256.c:127) and 'xor' operation ('tmp_103_i1', src/sha256.c:27->src/sha256.c:127).
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (src/sha256.c:126) of variable 'tmp_37', src/sha256.c:126 on array 'W', src/sha256.c:82 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'W'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.211 seconds; current allocated memory: 110.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 110.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 111.237 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 111.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_done' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.474 seconds; current allocated memory: 112.142 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 112.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.388 seconds; current allocated memory: 112.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 113.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hash'.
INFO: [HLS 200-111]  Elapsed time: 0.523 seconds; current allocated memory: 114.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_hash'.
INFO: [HLS 200-111]  Elapsed time: 0.951 seconds; current allocated memory: 115.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_done' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_done'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 116.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/msg' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/hash' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256'.
INFO: [HLS 200-111]  Elapsed time: 1.332 seconds; current allocated memory: 117.591 MB.
INFO: [RTMG 210-279] Implementing memory 'p_hash_K_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'p_hash_W_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_sha256_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 175.367 ; gain = 90.414
INFO: [SYSC 207-301] Generating SystemC RTL for sha256.
INFO: [VHDL 208-304] Generating VHDL RTL for sha256.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256.
INFO: [HLS 200-112] Total elapsed time: 17.952 seconds; peak allocated memory: 117.591 MB.
==============================================================
File generated on Sat Feb 20 20:32:53 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.973 ; gain = 18.402
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.973 ; gain = 18.402
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 105.262 ; gain = 20.691
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:162) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:187) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:188) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 105.965 ; gain = 21.395
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function '_hash' (src/sha256.c:75).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop '_hash_label0' (src/sha256.c:94) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop '_hash_label1' (src/sha256.c:125) because its parent loop or function is pipelined.
WARNING: [XFORM 203-561] Updating loop upper bound from 64 to 8 for loop 'Loop-1' (src/sha256.c:183:1) in function 'sha256_done'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-1' (src/sha256.c:183:1) in function 'sha256_done'.
INFO: [HLS 200-489] Unrolling loop '_hash_label0' (src/sha256.c:94) in function '_hash' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop '_hash_label1' (src/sha256.c:125) in function '_hash' completely with a factor of 48.
INFO: [XFORM 203-102] Partitioning array 'W' (src/sha256.c:82) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256hash' (src/sha256.c:226) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_bits' (src/sha256.c:227) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_len' (src/sha256.c:228) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:162) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:187) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:188) automatically.
INFO: [XFORM 203-11] Balancing expressions in function '_hash' (src/sha256.c:75)...601 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 129.973 ; gain = 45.402
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 223.352 ; gain = 138.781
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256' ...
WARNING: [SYN 201-103] Legalizing function name '_word' to 'p_word'.
WARNING: [SYN 201-103] Legalizing function name '_S1' to 'p_S1'.
WARNING: [SYN 201-103] Legalizing function name '_Ch' to 'p_Ch'.
WARNING: [SYN 201-103] Legalizing function name '_S0' to 'p_S0'.
WARNING: [SYN 201-103] Legalizing function name '_Ma' to 'p_Ma'.
WARNING: [SYN 201-103] Legalizing function name '_G1' to 'p_G1'.
WARNING: [SYN 201-103] Legalizing function name '_G0' to 'p_G0'.
WARNING: [SYN 201-103] Legalizing function name '_hash' to 'p_hash'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_word'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('c_load_2', src/sha256.c:63) on array 'c' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'c'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.717 seconds; current allocated memory: 181.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 181.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_S1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_S1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 181.436 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 181.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_Ch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_Ch'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 181.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 181.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_S0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 181.619 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 181.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_Ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_Ma'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 181.704 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 181.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_G1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_G1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 181.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 181.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_G0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_G0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 181.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 181.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_hash'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 36, distance = 1, offset = 1)
   between 'call' operation ('W[12]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 44, distance = 1, offset = 1)
   between 'call' operation ('W[14]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 46, distance = 1, offset = 1)
   between 'call' operation ('W[15]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'call' operation ('W[15]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 99.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.069 seconds; current allocated memory: 184.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.28 seconds; current allocated memory: 187.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sha256_hash_label2'.
WARNING: [SCHED 204-68] The II Violation in module 'sha256_hash': Unable to enforce a carried dependence constraint (II = 48, distance = 1, offset = 1)
   between 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash' and 'store' operation (src/sha256.c:158) of variable 'data_load', src/sha256.c:158 on array 'sha256_buf'.
WARNING: [SCHED 204-62] II = 49 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 50 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 51 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 52 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 53 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 54 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 55 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 56 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 57 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 58 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 59 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 60 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 61 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 62 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 63 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 64 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 65 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 66 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 67 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 68 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 69 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 70 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 71 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 72 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 73 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 74 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 75 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 76 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 77 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 78 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 79 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 80 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 81 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 82 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 83 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 84 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 85 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 86 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 87 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 88 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 89 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 90 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 91 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 92 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 93 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 94 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 95 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-68] The II Violation in module 'sha256_hash': Unable to enforce a carried dependence constraint (II = 96, distance = 1, offset = 1)
   between 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash' and 'store' operation (src/sha256.c:158) of variable 'data_load', src/sha256.c:158 on array 'sha256_buf'.
WARNING: [SCHED 204-62] II = 97 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 98 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-68] The II Violation in module 'sha256_hash': Unable to enforce a carried dependence constraint (II = 99, distance = 1, offset = 1)
   between 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash' and 'store' operation (src/sha256.c:158) of variable 'data_load', src/sha256.c:158 on array 'sha256_buf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 100, Depth = 101.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.873 seconds; current allocated memory: 187.725 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.569 seconds; current allocated memory: 188.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_done' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.319 seconds; current allocated memory: 189.361 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.711 seconds; current allocated memory: 190.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.259 seconds; current allocated memory: 191.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.375 seconds; current allocated memory: 191.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_word'.
INFO: [HLS 200-111]  Elapsed time: 1.942 seconds; current allocated memory: 192.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_S1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_S1'.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 192.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_Ch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_Ch'.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 192.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_S0'.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 192.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_Ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_Ma'.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 192.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_G1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_G1'.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 192.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_G0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_G0'.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 192.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hash'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 198.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_hash'.
INFO: [HLS 200-111]  Elapsed time: 5.535 seconds; current allocated memory: 202.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_done' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_done'.
INFO: [HLS 200-111]  Elapsed time: 1.787 seconds; current allocated memory: 204.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/msg' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/hash' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256'.
INFO: [HLS 200-111]  Elapsed time: 1.995 seconds; current allocated memory: 205.710 MB.
INFO: [RTMG 210-278] Implementing memory 'sha256_sha256_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:36 ; elapsed = 00:00:49 . Memory (MB): peak = 281.609 ; gain = 197.039
INFO: [SYSC 207-301] Generating SystemC RTL for sha256.
INFO: [VHDL 208-304] Generating VHDL RTL for sha256.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256.
INFO: [HLS 200-112] Total elapsed time: 49.554 seconds; peak allocated memory: 205.710 MB.
==============================================================
File generated on Sat Feb 20 20:36:01 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.078 ; gain = 18.414
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.078 ; gain = 18.414
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 104.844 ; gain = 20.180
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:162) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:189) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:190) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 105.727 ; gain = 21.063
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function '_hash' (src/sha256.c:75).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop '_hash_label0' (src/sha256.c:94) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop '_hash_label1' (src/sha256.c:125) because its parent loop or function is pipelined.
WARNING: [XFORM 203-561] Updating loop upper bound from 64 to 8 for loop 'sha256_done_label4' (src/sha256.c:185:1) in function 'sha256_done'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'sha256_done_label4' (src/sha256.c:185:1) in function 'sha256_done'.
INFO: [HLS 200-489] Unrolling loop '_hash_label0' (src/sha256.c:94) in function '_hash' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop '_hash_label1' (src/sha256.c:125) in function '_hash' completely with a factor of 48.
INFO: [XFORM 203-102] Partitioning array 'W' (src/sha256.c:82) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256hash' (src/sha256.c:229) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_bits' (src/sha256.c:230) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_len' (src/sha256.c:231) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:162) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:189) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:190) automatically.
INFO: [XFORM 203-11] Balancing expressions in function '_hash' (src/sha256.c:75)...601 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 129.418 ; gain = 44.754
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 223.254 ; gain = 138.590
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256' ...
WARNING: [SYN 201-103] Legalizing function name '_word' to 'p_word'.
WARNING: [SYN 201-103] Legalizing function name '_S1' to 'p_S1'.
WARNING: [SYN 201-103] Legalizing function name '_Ch' to 'p_Ch'.
WARNING: [SYN 201-103] Legalizing function name '_S0' to 'p_S0'.
WARNING: [SYN 201-103] Legalizing function name '_Ma' to 'p_Ma'.
WARNING: [SYN 201-103] Legalizing function name '_G1' to 'p_G1'.
WARNING: [SYN 201-103] Legalizing function name '_G0' to 'p_G0'.
WARNING: [SYN 201-103] Legalizing function name '_hash' to 'p_hash'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_word'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('c_load_2', src/sha256.c:63) on array 'c' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'c'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.016 seconds; current allocated memory: 181.325 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 181.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_S1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_S1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 181.464 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 181.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_Ch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_Ch'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 181.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 181.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_S0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 181.662 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 181.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_Ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_Ma'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 181.747 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 181.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_G1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_G1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 181.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 181.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_G0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_G0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 181.917 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 181.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_hash'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 36, distance = 1, offset = 1)
   between 'call' operation ('W[12]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 44, distance = 1, offset = 1)
   between 'call' operation ('W[14]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 46, distance = 1, offset = 1)
   between 'call' operation ('W[15]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'call' operation ('W[15]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 99.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.162 seconds; current allocated memory: 184.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.307 seconds; current allocated memory: 187.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sha256_hash_label2'.
WARNING: [SCHED 204-68] The II Violation in module 'sha256_hash': Unable to enforce a carried dependence constraint (II = 48, distance = 1, offset = 1)
   between 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash' and 'store' operation (src/sha256.c:158) of variable 'data_load', src/sha256.c:158 on array 'sha256_buf'.
WARNING: [SCHED 204-62] II = 49 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 50 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 51 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 52 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 53 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 54 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 55 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 56 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 57 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 58 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 59 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 60 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 61 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 62 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 63 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 64 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 65 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 66 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 67 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 68 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 69 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 70 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 71 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 72 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 73 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 74 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 75 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 76 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 77 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 78 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 79 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 80 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 81 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 82 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 83 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 84 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 85 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 86 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 87 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 88 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 89 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 90 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 91 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 92 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 93 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 94 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 95 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-68] The II Violation in module 'sha256_hash': Unable to enforce a carried dependence constraint (II = 96, distance = 1, offset = 1)
   between 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash' and 'store' operation (src/sha256.c:158) of variable 'data_load', src/sha256.c:158 on array 'sha256_buf'.
WARNING: [SCHED 204-62] II = 97 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 98 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-68] The II Violation in module 'sha256_hash': Unable to enforce a carried dependence constraint (II = 99, distance = 1, offset = 1)
   between 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash' and 'store' operation (src/sha256.c:158) of variable 'data_load', src/sha256.c:158 on array 'sha256_buf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 100, Depth = 101.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.094 seconds; current allocated memory: 187.753 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 188.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_done' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sha256_done_label3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'sha256_done_label4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'sha256_done_label5'.
WARNING: [SCHED 204-68] The II Violation in module 'sha256_done': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (src/sha256.c:209) of variable 'tmp_40', src/sha256.c:9->src/sha256.c:209 on array 'hash' and 'store' operation (src/sha256.c:203) of variable 'tmp_34', src/sha256.c:9->src/sha256.c:203 on array 'hash'.
WARNING: [SCHED 204-68] The II Violation in module 'sha256_done': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (src/sha256.c:210) of variable 'tmp_41', src/sha256.c:9->src/sha256.c:210 on array 'hash' and 'store' operation (src/sha256.c:205) of variable 'tmp_36', src/sha256.c:9->src/sha256.c:205 on array 'hash'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (src/sha256.c:209) of variable 'tmp_40', src/sha256.c:9->src/sha256.c:209 on array 'hash' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'hash'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.446 seconds; current allocated memory: 189.450 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.801 seconds; current allocated memory: 191.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.346 seconds; current allocated memory: 191.254 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.356 seconds; current allocated memory: 191.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_word'.
INFO: [HLS 200-111]  Elapsed time: 1.975 seconds; current allocated memory: 192.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_S1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_S1'.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 192.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_Ch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_Ch'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 192.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_S0'.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 192.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_Ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_Ma'.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 192.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_G1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_G1'.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 192.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_G0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_G0'.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 192.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hash'.
INFO: [HLS 200-111]  Elapsed time: 0.698 seconds; current allocated memory: 198.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_hash'.
INFO: [HLS 200-111]  Elapsed time: 5.375 seconds; current allocated memory: 202.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_done' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_done'.
INFO: [HLS 200-111]  Elapsed time: 1.8 seconds; current allocated memory: 205.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/msg' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/hash' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256'.
INFO: [HLS 200-111]  Elapsed time: 1.984 seconds; current allocated memory: 205.815 MB.
INFO: [RTMG 210-278] Implementing memory 'sha256_sha256_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:36 ; elapsed = 00:00:51 . Memory (MB): peak = 282.242 ; gain = 197.578
INFO: [SYSC 207-301] Generating SystemC RTL for sha256.
INFO: [VHDL 208-304] Generating VHDL RTL for sha256.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256.
INFO: [HLS 200-112] Total elapsed time: 50.79 seconds; peak allocated memory: 205.815 MB.
==============================================================
File generated on Sat Feb 20 20:38:08 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.883 ; gain = 17.996
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.883 ; gain = 17.996
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 104.895 ; gain = 20.008
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:162) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:189) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:190) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 105.613 ; gain = 20.727
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function '_hash' (src/sha256.c:75).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop '_hash_label0' (src/sha256.c:94) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop '_hash_label1' (src/sha256.c:125) because its parent loop or function is pipelined.
WARNING: [XFORM 203-561] Updating loop upper bound from 64 to 8 for loop 'sha256_done_label4' (src/sha256.c:185:1) in function 'sha256_done'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'sha256_done_label4' (src/sha256.c:185:1) in function 'sha256_done'.
INFO: [HLS 200-489] Unrolling loop '_hash_label0' (src/sha256.c:94) in function '_hash' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop '_hash_label1' (src/sha256.c:125) in function '_hash' completely with a factor of 48.
INFO: [XFORM 203-102] Partitioning array 'W' (src/sha256.c:82) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256hash' (src/sha256.c:229) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_bits' (src/sha256.c:230) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_len' (src/sha256.c:231) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:162) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:189) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:190) automatically.
INFO: [XFORM 203-11] Balancing expressions in function '_hash' (src/sha256.c:75)...601 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 130.082 ; gain = 45.195
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 223.227 ; gain = 138.340
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256' ...
WARNING: [SYN 201-103] Legalizing function name '_word' to 'p_word'.
WARNING: [SYN 201-103] Legalizing function name '_S1' to 'p_S1'.
WARNING: [SYN 201-103] Legalizing function name '_Ch' to 'p_Ch'.
WARNING: [SYN 201-103] Legalizing function name '_S0' to 'p_S0'.
WARNING: [SYN 201-103] Legalizing function name '_Ma' to 'p_Ma'.
WARNING: [SYN 201-103] Legalizing function name '_G1' to 'p_G1'.
WARNING: [SYN 201-103] Legalizing function name '_G0' to 'p_G0'.
WARNING: [SYN 201-103] Legalizing function name '_hash' to 'p_hash'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_word'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('c_load_2', src/sha256.c:63) on array 'c' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'c'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.224 seconds; current allocated memory: 181.296 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 181.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_S1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_S1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 181.450 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 181.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_Ch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_Ch'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 181.553 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 181.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_S0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 181.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 181.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_Ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_Ma'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 181.718 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 181.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_G1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_G1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 181.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 181.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_G0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_G0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 181.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 181.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_hash'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 36, distance = 1, offset = 1)
   between 'call' operation ('W[12]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 44, distance = 1, offset = 1)
   between 'call' operation ('W[14]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 46, distance = 1, offset = 1)
   between 'call' operation ('W[15]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'call' operation ('W[15]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 99.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.998 seconds; current allocated memory: 184.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.212 seconds; current allocated memory: 187.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sha256_hash_label2'.
WARNING: [SCHED 204-68] The II Violation in module 'sha256_hash': Unable to enforce a carried dependence constraint (II = 48, distance = 1, offset = 1)
   between 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash' and 'store' operation (src/sha256.c:158) of variable 'data_load', src/sha256.c:158 on array 'sha256_buf'.
WARNING: [SCHED 204-62] II = 49 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 50 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 51 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 52 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 53 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 54 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 55 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 56 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 57 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 58 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 59 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 60 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 61 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 62 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 63 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 64 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 65 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 66 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 67 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 68 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 69 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 70 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 71 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 72 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 73 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 74 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 75 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 76 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 77 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 78 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 79 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 80 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 81 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 82 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 83 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 84 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 85 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 86 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 87 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 88 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 89 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 90 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 91 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 92 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 93 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 94 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 95 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-68] The II Violation in module 'sha256_hash': Unable to enforce a carried dependence constraint (II = 96, distance = 1, offset = 1)
   between 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash' and 'store' operation (src/sha256.c:158) of variable 'data_load', src/sha256.c:158 on array 'sha256_buf'.
WARNING: [SCHED 204-62] II = 97 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 98 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-68] The II Violation in module 'sha256_hash': Unable to enforce a carried dependence constraint (II = 99, distance = 1, offset = 1)
   between 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash' and 'store' operation (src/sha256.c:158) of variable 'data_load', src/sha256.c:158 on array 'sha256_buf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 100, Depth = 101.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.43 seconds; current allocated memory: 187.739 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.575 seconds; current allocated memory: 188.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_done' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sha256_done_label3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'sha256_done_label4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.361 seconds; current allocated memory: 189.421 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.815 seconds; current allocated memory: 190.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.269 seconds; current allocated memory: 191.224 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.344 seconds; current allocated memory: 191.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_word'.
INFO: [HLS 200-111]  Elapsed time: 1.969 seconds; current allocated memory: 192.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_S1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_S1'.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 192.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_Ch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_Ch'.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 192.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_S0'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 192.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_Ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_Ma'.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 192.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_G1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_G1'.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 192.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_G0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_G0'.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 192.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hash'.
INFO: [HLS 200-111]  Elapsed time: 0.672 seconds; current allocated memory: 198.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_hash'.
INFO: [HLS 200-111]  Elapsed time: 5.408 seconds; current allocated memory: 202.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_done' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_done'.
INFO: [HLS 200-111]  Elapsed time: 1.814 seconds; current allocated memory: 205.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/msg' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/hash' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256'.
INFO: [HLS 200-111]  Elapsed time: 2.091 seconds; current allocated memory: 205.793 MB.
INFO: [RTMG 210-278] Implementing memory 'sha256_sha256_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:36 ; elapsed = 00:00:49 . Memory (MB): peak = 281.453 ; gain = 196.566
INFO: [SYSC 207-301] Generating SystemC RTL for sha256.
INFO: [VHDL 208-304] Generating VHDL RTL for sha256.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256.
INFO: [HLS 200-112] Total elapsed time: 48.65 seconds; peak allocated memory: 205.793 MB.
==============================================================
File generated on Sat Feb 20 20:40:26 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.797 ; gain = 17.434
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.797 ; gain = 17.434
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 105.012 ; gain = 19.648
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:162) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:189) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:190) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 105.750 ; gain = 20.387
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function '_hash' (src/sha256.c:75).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop '_hash_label0' (src/sha256.c:94) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop '_hash_label1' (src/sha256.c:125) because its parent loop or function is pipelined.
WARNING: [XFORM 203-561] Updating loop upper bound from 64 to 8 for loop 'sha256_done_label4' (src/sha256.c:185:1) in function 'sha256_done'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'sha256_done_label4' (src/sha256.c:185:1) in function 'sha256_done'.
INFO: [HLS 200-489] Unrolling loop '_hash_label0' (src/sha256.c:94) in function '_hash' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop '_hash_label1' (src/sha256.c:125) in function '_hash' completely with a factor of 48.
INFO: [XFORM 203-102] Partitioning array 'W' (src/sha256.c:82) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256hash' (src/sha256.c:229) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_bits' (src/sha256.c:230) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_len' (src/sha256.c:231) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:162) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:189) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:190) automatically.
INFO: [XFORM 203-11] Balancing expressions in function '_hash' (src/sha256.c:75)...601 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 130.449 ; gain = 45.086
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 223.523 ; gain = 138.160
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256' ...
WARNING: [SYN 201-103] Legalizing function name '_word' to 'p_word'.
WARNING: [SYN 201-103] Legalizing function name '_S1' to 'p_S1'.
WARNING: [SYN 201-103] Legalizing function name '_Ch' to 'p_Ch'.
WARNING: [SYN 201-103] Legalizing function name '_S0' to 'p_S0'.
WARNING: [SYN 201-103] Legalizing function name '_Ma' to 'p_Ma'.
WARNING: [SYN 201-103] Legalizing function name '_G1' to 'p_G1'.
WARNING: [SYN 201-103] Legalizing function name '_G0' to 'p_G0'.
WARNING: [SYN 201-103] Legalizing function name '_hash' to 'p_hash'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_word'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('c_load_2', src/sha256.c:63) on array 'c' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'c'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.071 seconds; current allocated memory: 181.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 181.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_S1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_S1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 181.448 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 181.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_Ch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_Ch'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 181.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 181.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_S0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 181.630 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 181.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_Ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_Ma'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 181.716 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 181.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_G1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_G1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 181.792 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 181.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_G0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_G0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 181.901 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 181.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_hash'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 36, distance = 1, offset = 1)
   between 'call' operation ('W[12]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 44, distance = 1, offset = 1)
   between 'call' operation ('W[14]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 46, distance = 1, offset = 1)
   between 'call' operation ('W[15]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'call' operation ('W[15]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 99.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.042 seconds; current allocated memory: 184.220 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.278 seconds; current allocated memory: 187.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sha256_hash_label2'.
WARNING: [SCHED 204-68] The II Violation in module 'sha256_hash': Unable to enforce a carried dependence constraint (II = 48, distance = 1, offset = 1)
   between 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash' and 'store' operation (src/sha256.c:158) of variable 'data_load', src/sha256.c:158 on array 'sha256_buf'.
WARNING: [SCHED 204-62] II = 49 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 50 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 51 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 52 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 53 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 54 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 55 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 56 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 57 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 58 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 59 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 60 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 61 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 62 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 63 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 64 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 65 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 66 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 67 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 68 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 69 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 70 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 71 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 72 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 73 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 74 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 75 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 76 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 77 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 78 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 79 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 80 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 81 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 82 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 83 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 84 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 85 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 86 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 87 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 88 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 89 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 90 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 91 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 92 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 93 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 94 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 95 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-68] The II Violation in module 'sha256_hash': Unable to enforce a carried dependence constraint (II = 96, distance = 1, offset = 1)
   between 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash' and 'store' operation (src/sha256.c:158) of variable 'data_load', src/sha256.c:158 on array 'sha256_buf'.
WARNING: [SCHED 204-62] II = 97 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 98 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-68] The II Violation in module 'sha256_hash': Unable to enforce a carried dependence constraint (II = 99, distance = 1, offset = 1)
   between 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash' and 'store' operation (src/sha256.c:158) of variable 'data_load', src/sha256.c:158 on array 'sha256_buf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 100, Depth = 101.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.105 seconds; current allocated memory: 187.737 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.692 seconds; current allocated memory: 188.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_done' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.276 seconds; current allocated memory: 189.375 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.703 seconds; current allocated memory: 190.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.296 seconds; current allocated memory: 191.198 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.389 seconds; current allocated memory: 191.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_word'.
INFO: [HLS 200-111]  Elapsed time: 1.962 seconds; current allocated memory: 192.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_S1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_S1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 192.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_Ch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_Ch'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 192.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_S0'.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 192.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_Ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_Ma'.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 192.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_G1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_G1'.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 192.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_G0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_G0'.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 192.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hash'.
INFO: [HLS 200-111]  Elapsed time: 0.707 seconds; current allocated memory: 198.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_hash'.
INFO: [HLS 200-111]  Elapsed time: 5.288 seconds; current allocated memory: 202.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_done' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_done'.
INFO: [HLS 200-111]  Elapsed time: 1.771 seconds; current allocated memory: 204.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/msg' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/hash' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256'.
INFO: [HLS 200-111]  Elapsed time: 1.959 seconds; current allocated memory: 205.729 MB.
INFO: [RTMG 210-278] Implementing memory 'sha256_sha256_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:36 ; elapsed = 00:00:49 . Memory (MB): peak = 282.125 ; gain = 196.762
INFO: [SYSC 207-301] Generating SystemC RTL for sha256.
INFO: [VHDL 208-304] Generating VHDL RTL for sha256.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256.
INFO: [HLS 200-112] Total elapsed time: 49.118 seconds; peak allocated memory: 205.729 MB.
==============================================================
File generated on Sat Feb 20 20:42:15 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.855 ; gain = 17.695
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.855 ; gain = 17.695
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 104.984 ; gain = 19.824
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:162) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:189) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:190) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 105.629 ; gain = 20.469
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function '_hash' (src/sha256.c:75).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop '_hash_label0' (src/sha256.c:94) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop '_hash_label1' (src/sha256.c:125) because its parent loop or function is pipelined.
WARNING: [XFORM 203-561] Updating loop upper bound from 64 to 8 for loop 'sha256_done_label4' (src/sha256.c:185:1) in function 'sha256_done'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'sha256_done_label4' (src/sha256.c:185:1) in function 'sha256_done'.
WARNING: [XFORM 203-503] Cannot unroll loop 'sha256_done_label3' (src/sha256.c:178) in function 'sha256_done' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop '_hash_label0' (src/sha256.c:94) in function '_hash' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop '_hash_label1' (src/sha256.c:125) in function '_hash' completely with a factor of 48.
INFO: [XFORM 203-102] Partitioning array 'W' (src/sha256.c:82) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256hash' (src/sha256.c:229) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_bits' (src/sha256.c:230) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_len' (src/sha256.c:231) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:162) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:189) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:190) automatically.
INFO: [XFORM 203-11] Balancing expressions in function '_hash' (src/sha256.c:75)...601 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 129.309 ; gain = 44.148
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 222.867 ; gain = 137.707
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256' ...
WARNING: [SYN 201-103] Legalizing function name '_word' to 'p_word'.
WARNING: [SYN 201-103] Legalizing function name '_S1' to 'p_S1'.
WARNING: [SYN 201-103] Legalizing function name '_Ch' to 'p_Ch'.
WARNING: [SYN 201-103] Legalizing function name '_S0' to 'p_S0'.
WARNING: [SYN 201-103] Legalizing function name '_Ma' to 'p_Ma'.
WARNING: [SYN 201-103] Legalizing function name '_G1' to 'p_G1'.
WARNING: [SYN 201-103] Legalizing function name '_G0' to 'p_G0'.
WARNING: [SYN 201-103] Legalizing function name '_hash' to 'p_hash'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_word'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('c_load_2', src/sha256.c:63) on array 'c' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'c'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.606 seconds; current allocated memory: 181.295 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 181.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_S1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_S1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 181.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 181.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_Ch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_Ch'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 181.552 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 181.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_S0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 181.632 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 181.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_Ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_Ma'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 181.717 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 181.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_G1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_G1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 181.794 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 181.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_G0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_G0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 181.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 181.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_hash'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 36, distance = 1, offset = 1)
   between 'call' operation ('W[12]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 44, distance = 1, offset = 1)
   between 'call' operation ('W[14]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 46, distance = 1, offset = 1)
   between 'call' operation ('W[15]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'call' operation ('W[15]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 99.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.894 seconds; current allocated memory: 184.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.274 seconds; current allocated memory: 187.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sha256_hash_label2'.
WARNING: [SCHED 204-68] The II Violation in module 'sha256_hash': Unable to enforce a carried dependence constraint (II = 48, distance = 1, offset = 1)
   between 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash' and 'store' operation (src/sha256.c:158) of variable 'data_load', src/sha256.c:158 on array 'sha256_buf'.
WARNING: [SCHED 204-62] II = 49 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 50 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 51 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 52 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 53 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 54 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 55 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 56 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 57 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 58 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 59 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 60 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 61 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 62 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 63 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 64 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 65 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 66 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 67 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 68 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 69 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 70 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 71 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 72 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 73 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 74 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 75 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 76 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 77 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 78 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 79 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 80 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 81 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 82 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 83 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 84 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 85 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 86 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 87 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 88 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 89 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 90 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 91 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 92 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 93 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 94 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 95 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-68] The II Violation in module 'sha256_hash': Unable to enforce a carried dependence constraint (II = 96, distance = 1, offset = 1)
   between 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash' and 'store' operation (src/sha256.c:158) of variable 'data_load', src/sha256.c:158 on array 'sha256_buf'.
WARNING: [SCHED 204-62] II = 97 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 98 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-68] The II Violation in module 'sha256_hash': Unable to enforce a carried dependence constraint (II = 99, distance = 1, offset = 1)
   between 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash' and 'store' operation (src/sha256.c:158) of variable 'data_load', src/sha256.c:158 on array 'sha256_buf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 100, Depth = 101.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.407 seconds; current allocated memory: 187.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.587 seconds; current allocated memory: 188.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_done' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.255 seconds; current allocated memory: 189.377 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.698 seconds; current allocated memory: 190.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.234 seconds; current allocated memory: 191.183 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.399 seconds; current allocated memory: 191.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_word'.
INFO: [HLS 200-111]  Elapsed time: 1.957 seconds; current allocated memory: 192.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_S1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_S1'.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 192.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_Ch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_Ch'.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 192.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_S0'.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 192.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_Ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_Ma'.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 192.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_G1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_G1'.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 192.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_G0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_G0'.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 192.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hash'.
INFO: [HLS 200-111]  Elapsed time: 0.757 seconds; current allocated memory: 198.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_hash'.
INFO: [HLS 200-111]  Elapsed time: 5.531 seconds; current allocated memory: 202.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_done' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_done'.
INFO: [HLS 200-111]  Elapsed time: 1.755 seconds; current allocated memory: 204.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/msg' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/hash' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256'.
INFO: [HLS 200-111]  Elapsed time: 2.007 seconds; current allocated memory: 205.761 MB.
INFO: [RTMG 210-278] Implementing memory 'sha256_sha256_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:36 ; elapsed = 00:00:49 . Memory (MB): peak = 281.082 ; gain = 195.922
INFO: [SYSC 207-301] Generating SystemC RTL for sha256.
INFO: [VHDL 208-304] Generating VHDL RTL for sha256.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256.
INFO: [HLS 200-112] Total elapsed time: 48.895 seconds; peak allocated memory: 205.761 MB.
==============================================================
File generated on Sat Feb 20 20:49:19 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: src/sha256.c:233:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file src/sha256.c
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.941 ; gain = 18.605
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.941 ; gain = 18.605
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 105.090 ; gain = 19.754
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:162) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:189) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:190) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 105.699 ; gain = 20.363
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function '_hash' (src/sha256.c:75).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop '_hash_label0' (src/sha256.c:94) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop '_hash_label1' (src/sha256.c:125) because its parent loop or function is pipelined.
WARNING: [XFORM 203-561] Updating loop upper bound from 64 to 8 for loop 'sha256_done_label4' (src/sha256.c:185:1) in function 'sha256_done'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'sha256_done_label4' (src/sha256.c:185:1) in function 'sha256_done'.
WARNING: [XFORM 203-503] Cannot unroll loop 'sha256_done_label3' (src/sha256.c:178) in function 'sha256_done' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop '_hash_label0' (src/sha256.c:94) in function '_hash' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop '_hash_label1' (src/sha256.c:125) in function '_hash' completely with a factor of 48.
INFO: [XFORM 203-102] Partitioning array 'W' (src/sha256.c:82) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256hash' (src/sha256.c:229) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_bits' (src/sha256.c:230) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_len' (src/sha256.c:231) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:162) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:189) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:190) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_memset_sha256_buf_proc' to a process function for dataflow in function 'sha256'.
ERROR: [XFORM 203-711] Variable 'sha256_buf'  failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'sha256_buf' has write operations in process function 'Loop_memset_sha256_buf_proc'.
WARNING: [XFORM 203-713] Variable 'sha256_buf' has read and write operations in process function 'sha256_hash'.
WARNING: [XFORM 203-713] Variable 'sha256_buf' has read and write operations in process function 'sha256_done'.
WARNING: [XFORM 203-713] All the elements of global array 'sha256_buf'  should be updated in process function 'sha256_hash', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sha256_buf'  should be updated in process function 'sha256_done', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Array 'sha256_buf'  failed dataflow checking: it cannot be connected to more than 2 processes.
WARNING: [XFORM 203-713] Variable 'sha256_buf' has write operations in process function 'Loop_memset_sha256_buf_proc'.
WARNING: [XFORM 203-713] Variable 'sha256_buf' has read and write operations in process function 'sha256_hash'.
WARNING: [XFORM 203-713] Variable 'sha256_buf' has read and write operations in process function 'sha256_done'.
WARNING: [XFORM 203-713] Reading dataflow channel 'msg' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'msg' has read operations in process function 'sha256_hash'.
WARNING: [XFORM 203-713] All the elements of global array 'hash' should be updated in process function 'sha256_done', otherwise it may not be synthesized correctly.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated on Sat Feb 20 20:49:48 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.133 ; gain = 17.656
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.133 ; gain = 17.656
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 104.930 ; gain = 19.453
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:162) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:189) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:190) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 105.438 ; gain = 19.961
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function '_hash' (src/sha256.c:75).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop '_hash_label0' (src/sha256.c:94) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop '_hash_label1' (src/sha256.c:125) because its parent loop or function is pipelined.
WARNING: [XFORM 203-561] Updating loop upper bound from 64 to 8 for loop 'sha256_done_label4' (src/sha256.c:185:1) in function 'sha256_done'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'sha256_done_label4' (src/sha256.c:185:1) in function 'sha256_done'.
WARNING: [XFORM 203-503] Cannot unroll loop 'sha256_done_label3' (src/sha256.c:178) in function 'sha256_done' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop '_hash_label0' (src/sha256.c:94) in function '_hash' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop '_hash_label1' (src/sha256.c:125) in function '_hash' completely with a factor of 48.
INFO: [XFORM 203-102] Partitioning array 'W' (src/sha256.c:82) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256hash' (src/sha256.c:229) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_bits' (src/sha256.c:230) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_len' (src/sha256.c:231) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:162) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:189) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:190) automatically.
INFO: [XFORM 203-11] Balancing expressions in function '_hash' (src/sha256.c:75)...601 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 130.352 ; gain = 44.875
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 223.430 ; gain = 137.953
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256' ...
WARNING: [SYN 201-103] Legalizing function name '_word' to 'p_word'.
WARNING: [SYN 201-103] Legalizing function name '_S1' to 'p_S1'.
WARNING: [SYN 201-103] Legalizing function name '_Ch' to 'p_Ch'.
WARNING: [SYN 201-103] Legalizing function name '_S0' to 'p_S0'.
WARNING: [SYN 201-103] Legalizing function name '_Ma' to 'p_Ma'.
WARNING: [SYN 201-103] Legalizing function name '_G1' to 'p_G1'.
WARNING: [SYN 201-103] Legalizing function name '_G0' to 'p_G0'.
WARNING: [SYN 201-103] Legalizing function name '_hash' to 'p_hash'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_word'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('c_load_2', src/sha256.c:63) on array 'c' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'c'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.9 seconds; current allocated memory: 181.295 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 181.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_S1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_S1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 181.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 181.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_Ch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_Ch'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 181.552 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 181.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_S0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 181.632 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 181.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_Ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_Ma'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 181.717 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 181.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_G1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_G1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 181.794 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 181.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_G0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_G0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 181.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 181.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_hash'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 36, distance = 1, offset = 1)
   between 'call' operation ('W[12]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 44, distance = 1, offset = 1)
   between 'call' operation ('W[14]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 46, distance = 1, offset = 1)
   between 'call' operation ('W[15]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'call' operation ('W[15]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 99.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.999 seconds; current allocated memory: 184.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.272 seconds; current allocated memory: 187.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sha256_hash_label2'.
WARNING: [SCHED 204-68] The II Violation in module 'sha256_hash': Unable to enforce a carried dependence constraint (II = 48, distance = 1, offset = 1)
   between 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash' and 'store' operation (src/sha256.c:158) of variable 'data_load', src/sha256.c:158 on array 'sha256_buf'.
WARNING: [SCHED 204-62] II = 49 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 50 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 51 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 52 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 53 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 54 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 55 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 56 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 57 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 58 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 59 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 60 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 61 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 62 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 63 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 64 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 65 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 66 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 67 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 68 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 69 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 70 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 71 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 72 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 73 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 74 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 75 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 76 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 77 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 78 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 79 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 80 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 81 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 82 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 83 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 84 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 85 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 86 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 87 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 88 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 89 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 90 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 91 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 92 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 93 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 94 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 95 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-68] The II Violation in module 'sha256_hash': Unable to enforce a carried dependence constraint (II = 96, distance = 1, offset = 1)
   between 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash' and 'store' operation (src/sha256.c:158) of variable 'data_load', src/sha256.c:158 on array 'sha256_buf'.
WARNING: [SCHED 204-62] II = 97 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 98 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-68] The II Violation in module 'sha256_hash': Unable to enforce a carried dependence constraint (II = 99, distance = 1, offset = 1)
   between 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash' and 'store' operation (src/sha256.c:158) of variable 'data_load', src/sha256.c:158 on array 'sha256_buf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 100, Depth = 101.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.513 seconds; current allocated memory: 187.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 188.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_done' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.298 seconds; current allocated memory: 189.377 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.721 seconds; current allocated memory: 190.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.307 seconds; current allocated memory: 191.183 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.337 seconds; current allocated memory: 191.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_word'.
INFO: [HLS 200-111]  Elapsed time: 2.031 seconds; current allocated memory: 192.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_S1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_S1'.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 192.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_Ch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_Ch'.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 192.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_S0'.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 192.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_Ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_Ma'.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 192.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_G1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_G1'.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 192.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_G0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_G0'.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 192.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hash'.
INFO: [HLS 200-111]  Elapsed time: 0.681 seconds; current allocated memory: 198.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_hash'.
INFO: [HLS 200-111]  Elapsed time: 5.388 seconds; current allocated memory: 202.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_done' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_done'.
INFO: [HLS 200-111]  Elapsed time: 2.115 seconds; current allocated memory: 204.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/msg' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/hash' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256'.
INFO: [HLS 200-111]  Elapsed time: 1.983 seconds; current allocated memory: 205.761 MB.
INFO: [RTMG 210-278] Implementing memory 'sha256_sha256_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:37 ; elapsed = 00:00:50 . Memory (MB): peak = 281.820 ; gain = 196.344
INFO: [SYSC 207-301] Generating SystemC RTL for sha256.
INFO: [VHDL 208-304] Generating VHDL RTL for sha256.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256.
INFO: [HLS 200-112] Total elapsed time: 50.115 seconds; peak allocated memory: 205.761 MB.
==============================================================
File generated on Sat Feb 20 20:51:21 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.855 ; gain = 17.574
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.855 ; gain = 17.574
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 105.266 ; gain = 19.984
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:162) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:189) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:190) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 105.875 ; gain = 20.594
WARNING: [XFORM 203-561] Updating loop upper bound from 64 to 8 for loop 'sha256_done_label4' (src/sha256.c:185:1) in function 'sha256_done'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'sha256_done_label4' (src/sha256.c:185:1) in function 'sha256_done'.
WARNING: [XFORM 203-503] Cannot unroll loop 'sha256_done_label3' (src/sha256.c:178) in function 'sha256_done' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'sha256_hash_label2' (src/sha256.c:156) in function 'sha256_hash': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'sha256hash' (src/sha256.c:229) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_bits' (src/sha256.c:230) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_len' (src/sha256.c:231) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:162) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:189) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:190) automatically.
INFO: [XFORM 203-11] Balancing expressions in function '_hash' (src/sha256.c:75)...17 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 128.457 ; gain = 43.176
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 150.633 ; gain = 65.352
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256' ...
WARNING: [SYN 201-103] Legalizing function name '_hash' to 'p_hash'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_hash_label0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sha256_buf_load_2', src/sha256.c:63->src/sha256.c:112) on array 'sha256_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sha256_buf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop '_hash_label1'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'add' operation ('e', src/sha256.c:132) and 'and' operation ('tmp_102_i1', src/sha256.c:27->src/sha256.c:127).
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp_39', src/sha256.c:127) and 'xor' operation ('tmp_103_i1', src/sha256.c:27->src/sha256.c:127).
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (src/sha256.c:126) of variable 'tmp_37', src/sha256.c:126 on array 'W', src/sha256.c:82 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'W'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.845 seconds; current allocated memory: 110.279 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 111.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 111.265 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 111.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_done' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.574 seconds; current allocated memory: 112.157 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 112.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 112.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 113.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hash'.
INFO: [HLS 200-111]  Elapsed time: 0.594 seconds; current allocated memory: 114.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_hash'.
INFO: [HLS 200-111]  Elapsed time: 0.928 seconds; current allocated memory: 115.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_done' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_done'.
INFO: [HLS 200-111]  Elapsed time: 0.543 seconds; current allocated memory: 116.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/msg' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/hash' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256'.
INFO: [HLS 200-111]  Elapsed time: 0.874 seconds; current allocated memory: 117.626 MB.
INFO: [RTMG 210-279] Implementing memory 'p_hash_K_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'p_hash_W_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_sha256_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 175.598 ; gain = 90.316
INFO: [SYSC 207-301] Generating SystemC RTL for sha256.
INFO: [VHDL 208-304] Generating VHDL RTL for sha256.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256.
INFO: [HLS 200-112] Total elapsed time: 17.335 seconds; peak allocated memory: 117.626 MB.
==============================================================
File generated on Sat Feb 20 20:53:00 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: src/sha256.c:158:2
WARNING: [HLS 214-107] Unsupported for-loop initialization statement for dataflow: src/sha256.c:156:7
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file src/sha256.c
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.867 ; gain = 19.066
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.867 ; gain = 19.066
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 105.371 ; gain = 20.570
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:189) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:190) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 106.020 ; gain = 21.219
WARNING: [XFORM 203-561] Updating loop upper bound from 64 to 8 for loop 'sha256_done_label4' (src/sha256.c:185:1) in function 'sha256_done'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'sha256_done_label4' (src/sha256.c:185:1) in function 'sha256_done'.
WARNING: [XFORM 203-503] Cannot unroll loop 'sha256_done_label3' (src/sha256.c:178) in function 'sha256_done' completely: variable loop bound.
INFO: [XFORM 203-102] Partitioning array 'sha256hash' (src/sha256.c:229) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_bits' (src/sha256.c:230) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_len' (src/sha256.c:231) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:189) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:190) automatically.
ERROR: [XFORM 203-722] Cannot read value of  'sl1'  from previous iterations in dataflow sha256_hash_label2  (src/sha256.c:156)  of function 'sha256_hash'.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated on Sat Feb 20 20:53:30 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.793 ; gain = 17.445
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.793 ; gain = 17.445
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 105.168 ; gain = 19.820
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:162) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:189) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:190) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 105.809 ; gain = 20.461
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function '_hash' (src/sha256.c:75).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop '_hash_label0' (src/sha256.c:94) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop '_hash_label1' (src/sha256.c:125) because its parent loop or function is pipelined.
WARNING: [XFORM 203-561] Updating loop upper bound from 64 to 8 for loop 'sha256_done_label4' (src/sha256.c:185:1) in function 'sha256_done'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'sha256_done_label4' (src/sha256.c:185:1) in function 'sha256_done'.
WARNING: [XFORM 203-503] Cannot unroll loop 'sha256_done_label3' (src/sha256.c:178) in function 'sha256_done' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop '_hash_label0' (src/sha256.c:94) in function '_hash' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop '_hash_label1' (src/sha256.c:125) in function '_hash' completely with a factor of 48.
INFO: [XFORM 203-102] Partitioning array 'W' (src/sha256.c:82) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256hash' (src/sha256.c:229) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_bits' (src/sha256.c:230) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_len' (src/sha256.c:231) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:162) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:189) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:190) automatically.
INFO: [XFORM 203-11] Balancing expressions in function '_hash' (src/sha256.c:75)...601 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 130.176 ; gain = 44.828
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 223.172 ; gain = 137.824
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256' ...
WARNING: [SYN 201-103] Legalizing function name '_word' to 'p_word'.
WARNING: [SYN 201-103] Legalizing function name '_S1' to 'p_S1'.
WARNING: [SYN 201-103] Legalizing function name '_Ch' to 'p_Ch'.
WARNING: [SYN 201-103] Legalizing function name '_S0' to 'p_S0'.
WARNING: [SYN 201-103] Legalizing function name '_Ma' to 'p_Ma'.
WARNING: [SYN 201-103] Legalizing function name '_G1' to 'p_G1'.
WARNING: [SYN 201-103] Legalizing function name '_G0' to 'p_G0'.
WARNING: [SYN 201-103] Legalizing function name '_hash' to 'p_hash'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_word'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('c_load_2', src/sha256.c:63) on array 'c' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'c'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.957 seconds; current allocated memory: 181.295 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 181.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_S1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_S1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 181.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 181.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_Ch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_Ch'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 181.552 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 181.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_S0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 181.632 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 181.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_Ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_Ma'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 181.717 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 181.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_G1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_G1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 181.794 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 181.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_G0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_G0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 181.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 181.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_hash'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 36, distance = 1, offset = 1)
   between 'call' operation ('W[12]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 44, distance = 1, offset = 1)
   between 'call' operation ('W[14]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 46, distance = 1, offset = 1)
   between 'call' operation ('W[15]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'call' operation ('W[15]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 99.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.972 seconds; current allocated memory: 184.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.278 seconds; current allocated memory: 187.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sha256_hash_label2'.
WARNING: [SCHED 204-68] The II Violation in module 'sha256_hash': Unable to enforce a carried dependence constraint (II = 48, distance = 1, offset = 1)
   between 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash' and 'store' operation (src/sha256.c:158) of variable 'data_load', src/sha256.c:158 on array 'sha256_buf'.
WARNING: [SCHED 204-62] II = 49 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 50 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 51 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 52 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 53 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 54 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 55 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 56 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 57 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 58 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 59 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 60 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 61 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 62 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 63 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 64 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 65 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 66 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 67 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 68 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 69 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 70 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 71 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 72 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 73 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 74 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 75 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 76 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 77 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 78 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 79 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 80 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 81 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 82 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 83 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 84 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 85 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 86 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 87 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 88 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 89 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 90 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 91 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 92 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 93 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 94 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 95 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-68] The II Violation in module 'sha256_hash': Unable to enforce a carried dependence constraint (II = 96, distance = 1, offset = 1)
   between 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash' and 'store' operation (src/sha256.c:158) of variable 'data_load', src/sha256.c:158 on array 'sha256_buf'.
WARNING: [SCHED 204-62] II = 97 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 98 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-68] The II Violation in module 'sha256_hash': Unable to enforce a carried dependence constraint (II = 99, distance = 1, offset = 1)
   between 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash' and 'store' operation (src/sha256.c:158) of variable 'data_load', src/sha256.c:158 on array 'sha256_buf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 100, Depth = 101.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.5 seconds; current allocated memory: 187.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.528 seconds; current allocated memory: 188.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_done' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.404 seconds; current allocated memory: 189.377 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.751 seconds; current allocated memory: 190.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 191.183 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.332 seconds; current allocated memory: 191.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_word'.
INFO: [HLS 200-111]  Elapsed time: 2.014 seconds; current allocated memory: 192.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_S1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_S1'.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 192.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_Ch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_Ch'.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 192.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_S0'.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 192.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_Ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_Ma'.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 192.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_G1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_G1'.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 192.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_G0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_G0'.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 192.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hash'.
INFO: [HLS 200-111]  Elapsed time: 0.676 seconds; current allocated memory: 198.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_hash'.
INFO: [HLS 200-111]  Elapsed time: 5.367 seconds; current allocated memory: 202.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_done' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_done'.
INFO: [HLS 200-111]  Elapsed time: 1.808 seconds; current allocated memory: 204.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/msg' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/hash' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256'.
INFO: [HLS 200-111]  Elapsed time: 1.944 seconds; current allocated memory: 205.761 MB.
INFO: [RTMG 210-278] Implementing memory 'sha256_sha256_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:36 ; elapsed = 00:00:48 . Memory (MB): peak = 281.285 ; gain = 195.938
INFO: [SYSC 207-301] Generating SystemC RTL for sha256.
INFO: [VHDL 208-304] Generating VHDL RTL for sha256.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256.
INFO: [HLS 200-112] Total elapsed time: 48.441 seconds; peak allocated memory: 205.761 MB.
==============================================================
File generated on Sat Feb 20 20:55:01 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Feb 20 20:56:28 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Sun Feb 21 09:57:46 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Feb 21 09:58:15 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 103.172 ; gain = 18.098
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 103.172 ; gain = 18.098
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 105.348 ; gain = 20.273
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:162) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:189) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:190) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 106.074 ; gain = 21.000
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function '_hash' (src/sha256.c:75).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop '_hash_label0' (src/sha256.c:94) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop '_hash_label1' (src/sha256.c:125) because its parent loop or function is pipelined.
WARNING: [XFORM 203-561] Updating loop upper bound from 64 to 8 for loop 'sha256_done_label4' (src/sha256.c:185:1) in function 'sha256_done'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'sha256_done_label4' (src/sha256.c:185:1) in function 'sha256_done'.
WARNING: [XFORM 203-503] Cannot unroll loop 'sha256_done_label3' (src/sha256.c:178) in function 'sha256_done' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop '_hash_label0' (src/sha256.c:94) in function '_hash' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop '_hash_label1' (src/sha256.c:125) in function '_hash' completely with a factor of 48.
INFO: [XFORM 203-102] Partitioning array 'W' (src/sha256.c:82) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256hash' (src/sha256.c:236) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_bits' (src/sha256.c:237) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_len' (src/sha256.c:238) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:162) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:189) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:190) automatically.
ERROR: [XFORM 203-123] Cannot stream  'hash': The entries are not accessed in sequential order.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated on Sun Feb 21 10:17:54 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 103.191 ; gain = 18.262
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 103.191 ; gain = 18.262
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 105.277 ; gain = 20.348
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:162) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:189) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:190) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 105.918 ; gain = 20.988
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function '_hash' (src/sha256.c:75).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop '_hash_label0' (src/sha256.c:94) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop '_hash_label1' (src/sha256.c:125) because its parent loop or function is pipelined.
WARNING: [XFORM 203-561] Updating loop upper bound from 64 to 8 for loop 'sha256_done_label4' (src/sha256.c:185:1) in function 'sha256_done'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'sha256_done_label4' (src/sha256.c:185:1) in function 'sha256_done'.
WARNING: [XFORM 203-503] Cannot unroll loop 'sha256_done_label3' (src/sha256.c:178) in function 'sha256_done' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop '_hash_label0' (src/sha256.c:94) in function '_hash' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop '_hash_label1' (src/sha256.c:125) in function '_hash' completely with a factor of 48.
INFO: [XFORM 203-102] Partitioning array 'W' (src/sha256.c:82) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256hash' (src/sha256.c:233) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_bits' (src/sha256.c:234) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_len' (src/sha256.c:235) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:162) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:189) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:190) automatically.
INFO: [XFORM 203-11] Balancing expressions in function '_hash' (src/sha256.c:75)...601 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 129.434 ; gain = 44.504
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 223.355 ; gain = 138.426
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256' ...
WARNING: [SYN 201-103] Legalizing function name '_word' to 'p_word'.
WARNING: [SYN 201-103] Legalizing function name '_S1' to 'p_S1'.
WARNING: [SYN 201-103] Legalizing function name '_Ch' to 'p_Ch'.
WARNING: [SYN 201-103] Legalizing function name '_S0' to 'p_S0'.
WARNING: [SYN 201-103] Legalizing function name '_Ma' to 'p_Ma'.
WARNING: [SYN 201-103] Legalizing function name '_G1' to 'p_G1'.
WARNING: [SYN 201-103] Legalizing function name '_G0' to 'p_G0'.
WARNING: [SYN 201-103] Legalizing function name '_hash' to 'p_hash'.
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_none' on port 'msg' changing to the default 'ap_memory' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_none' on port 'hash' changing to the default 'ap_memory' mode.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_word'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('c_load_2', src/sha256.c:63) on array 'c' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'c'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.051 seconds; current allocated memory: 181.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 181.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_S1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_S1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 181.659 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 181.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_Ch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_Ch'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 181.761 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 181.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_S0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 181.841 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 181.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_Ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_Ma'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 181.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 181.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_G1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_G1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 182.019 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 182.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_G0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_G0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 182.111 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 182.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_hash'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 36, distance = 1, offset = 1)
   between 'call' operation ('W[12]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 44, distance = 1, offset = 1)
   between 'call' operation ('W[14]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 46, distance = 1, offset = 1)
   between 'call' operation ('W[15]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'call' operation ('W[15]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 99.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.675 seconds; current allocated memory: 184.462 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.704 seconds; current allocated memory: 187.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sha256_hash_label2'.
WARNING: [SCHED 204-68] The II Violation in module 'sha256_hash': Unable to enforce a carried dependence constraint (II = 48, distance = 1, offset = 1)
   between 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash' and 'store' operation (src/sha256.c:158) of variable 'data_load', src/sha256.c:158 on array 'sha256_buf'.
WARNING: [SCHED 204-62] II = 49 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 50 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 51 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 52 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 53 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 54 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 55 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 56 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 57 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 58 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 59 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 60 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 61 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 62 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 63 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 64 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 65 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 66 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 67 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 68 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 69 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 70 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 71 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 72 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 73 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 74 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 75 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 76 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 77 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 78 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 79 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 80 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 81 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 82 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 83 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 84 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 85 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 86 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 87 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 88 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 89 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 90 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 91 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 92 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 93 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 94 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 95 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-68] The II Violation in module 'sha256_hash': Unable to enforce a carried dependence constraint (II = 96, distance = 1, offset = 1)
   between 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash' and 'store' operation (src/sha256.c:158) of variable 'data_load', src/sha256.c:158 on array 'sha256_buf'.
WARNING: [SCHED 204-62] II = 97 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 98 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-68] The II Violation in module 'sha256_hash': Unable to enforce a carried dependence constraint (II = 99, distance = 1, offset = 1)
   between 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash' and 'store' operation (src/sha256.c:158) of variable 'data_load', src/sha256.c:158 on array 'sha256_buf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 100, Depth = 101.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.764 seconds; current allocated memory: 187.963 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.583 seconds; current allocated memory: 188.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_done' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.599 seconds; current allocated memory: 189.654 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.822 seconds; current allocated memory: 191.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.441 seconds; current allocated memory: 191.411 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.494 seconds; current allocated memory: 191.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_word'.
INFO: [HLS 200-111]  Elapsed time: 2.202 seconds; current allocated memory: 192.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_S1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_S1'.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 192.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_Ch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_Ch'.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 192.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_S0'.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 192.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_Ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_Ma'.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 192.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_G1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_G1'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 192.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_G0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_G0'.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 193.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hash'.
INFO: [HLS 200-111]  Elapsed time: 0.897 seconds; current allocated memory: 198.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_hash'.
INFO: [HLS 200-111]  Elapsed time: 5.906 seconds; current allocated memory: 202.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_done' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_done'.
INFO: [HLS 200-111]  Elapsed time: 2.023 seconds; current allocated memory: 205.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/msg' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/len' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/hash' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256'.
INFO: [HLS 200-111]  Elapsed time: 2.166 seconds; current allocated memory: 206.007 MB.
INFO: [RTMG 210-278] Implementing memory 'sha256_sha256_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:41 ; elapsed = 00:01:01 . Memory (MB): peak = 282.074 ; gain = 197.145
INFO: [SYSC 207-301] Generating SystemC RTL for sha256.
INFO: [VHDL 208-304] Generating VHDL RTL for sha256.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256.
INFO: [HLS 200-112] Total elapsed time: 60.968 seconds; peak allocated memory: 206.007 MB.
==============================================================
File generated on Sun Feb 21 10:19:36 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Sun Feb 21 10:47:11 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 103.094 ; gain = 20.531
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 103.094 ; gain = 20.531
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 105.102 ; gain = 22.539
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:162) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:189) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:190) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 105.922 ; gain = 23.359
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function '_hash' (src/sha256.c:75).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop '_hash_label0' (src/sha256.c:94) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop '_hash_label1' (src/sha256.c:125) because its parent loop or function is pipelined.
WARNING: [XFORM 203-561] Updating loop upper bound from 64 to 8 for loop 'sha256_done_label4' (src/sha256.c:185:1) in function 'sha256_done'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'sha256_done_label4' (src/sha256.c:185:1) in function 'sha256_done'.
WARNING: [XFORM 203-503] Cannot unroll loop 'sha256_done_label3' (src/sha256.c:178) in function 'sha256_done' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop '_hash_label0' (src/sha256.c:94) in function '_hash' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop '_hash_label1' (src/sha256.c:125) in function '_hash' completely with a factor of 48.
INFO: [XFORM 203-102] Partitioning array 'W' (src/sha256.c:82) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256hash' (src/sha256.c:234) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_bits' (src/sha256.c:235) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_len' (src/sha256.c:236) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:162) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:189) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:190) automatically.
ERROR: [XFORM 203-123] Cannot stream  'hash': used by illegal operations (e.g. I/O operations).
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated on Sun Feb 21 10:48:21 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.863 ; gain = 18.164
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.863 ; gain = 18.164
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 104.980 ; gain = 20.281
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:162) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:189) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:190) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 105.621 ; gain = 20.922
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function '_hash' (src/sha256.c:75).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop '_hash_label0' (src/sha256.c:94) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop '_hash_label1' (src/sha256.c:125) because its parent loop or function is pipelined.
WARNING: [XFORM 203-561] Updating loop upper bound from 64 to 8 for loop 'sha256_done_label4' (src/sha256.c:185:1) in function 'sha256_done'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'sha256_done_label4' (src/sha256.c:185:1) in function 'sha256_done'.
WARNING: [XFORM 203-503] Cannot unroll loop 'sha256_done_label3' (src/sha256.c:178) in function 'sha256_done' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop '_hash_label0' (src/sha256.c:94) in function '_hash' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop '_hash_label1' (src/sha256.c:125) in function '_hash' completely with a factor of 48.
INFO: [XFORM 203-102] Partitioning array 'W' (src/sha256.c:82) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256hash' (src/sha256.c:231) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_bits' (src/sha256.c:232) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_len' (src/sha256.c:233) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:162) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:189) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:190) automatically.
INFO: [XFORM 203-11] Balancing expressions in function '_hash' (src/sha256.c:75)...601 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 129.750 ; gain = 45.051
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 223.234 ; gain = 138.535
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256' ...
WARNING: [SYN 201-103] Legalizing function name '_word' to 'p_word'.
WARNING: [SYN 201-103] Legalizing function name '_S1' to 'p_S1'.
WARNING: [SYN 201-103] Legalizing function name '_Ch' to 'p_Ch'.
WARNING: [SYN 201-103] Legalizing function name '_S0' to 'p_S0'.
WARNING: [SYN 201-103] Legalizing function name '_Ma' to 'p_Ma'.
WARNING: [SYN 201-103] Legalizing function name '_G1' to 'p_G1'.
WARNING: [SYN 201-103] Legalizing function name '_G0' to 'p_G0'.
WARNING: [SYN 201-103] Legalizing function name '_hash' to 'p_hash'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_word'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('c_load_2', src/sha256.c:63) on array 'c' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'c'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.429 seconds; current allocated memory: 181.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 181.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_S1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_S1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 181.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 181.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_Ch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_Ch'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 181.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 181.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_S0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 181.705 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 181.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_Ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_Ma'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 181.790 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 181.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_G1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_G1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 181.882 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 181.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_G0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_G0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 181.975 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 182.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_hash'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 36, distance = 1, offset = 1)
   between 'call' operation ('W[12]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 44, distance = 1, offset = 1)
   between 'call' operation ('W[14]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 46, distance = 1, offset = 1)
   between 'call' operation ('W[15]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'call' operation ('W[15]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 99.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.741 seconds; current allocated memory: 184.325 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.588 seconds; current allocated memory: 187.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sha256_hash_label2'.
WARNING: [SCHED 204-68] The II Violation in module 'sha256_hash': Unable to enforce a carried dependence constraint (II = 48, distance = 1, offset = 1)
   between 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash' and 'store' operation (src/sha256.c:158) of variable 'data_load', src/sha256.c:158 on array 'sha256_buf'.
WARNING: [SCHED 204-62] II = 49 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 50 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 51 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 52 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 53 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 54 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 55 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 56 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 57 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 58 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 59 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 60 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 61 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 62 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 63 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 64 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 65 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 66 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 67 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 68 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 69 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 70 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 71 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 72 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 73 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 74 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 75 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 76 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 77 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 78 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 79 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 80 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 81 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 82 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 83 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 84 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 85 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 86 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 87 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 88 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 89 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 90 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 91 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 92 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 93 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 94 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 95 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-68] The II Violation in module 'sha256_hash': Unable to enforce a carried dependence constraint (II = 96, distance = 1, offset = 1)
   between 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash' and 'store' operation (src/sha256.c:158) of variable 'data_load', src/sha256.c:158 on array 'sha256_buf'.
WARNING: [SCHED 204-62] II = 97 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 98 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-68] The II Violation in module 'sha256_hash': Unable to enforce a carried dependence constraint (II = 99, distance = 1, offset = 1)
   between 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash' and 'store' operation (src/sha256.c:158) of variable 'data_load', src/sha256.c:158 on array 'sha256_buf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 100, Depth = 101.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.598 seconds; current allocated memory: 187.827 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.754 seconds; current allocated memory: 188.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_done' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.453 seconds; current allocated memory: 189.503 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.826 seconds; current allocated memory: 191.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.433 seconds; current allocated memory: 191.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.529 seconds; current allocated memory: 191.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_word'.
INFO: [HLS 200-111]  Elapsed time: 2.289 seconds; current allocated memory: 192.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_S1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_S1'.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 192.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_Ch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_Ch'.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 192.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_S0'.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 192.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_Ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_Ma'.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 192.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_G1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_G1'.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 192.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_G0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_G0'.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 192.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hash'.
INFO: [HLS 200-111]  Elapsed time: 0.754 seconds; current allocated memory: 198.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_hash'.
INFO: [HLS 200-111]  Elapsed time: 5.971 seconds; current allocated memory: 202.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_done' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sha256_done_hash_tmp' to 'sha256_done_hash_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_done'.
INFO: [HLS 200-111]  Elapsed time: 2.066 seconds; current allocated memory: 205.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/msg' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/hash' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256'.
INFO: [HLS 200-111]  Elapsed time: 2.388 seconds; current allocated memory: 205.966 MB.
INFO: [RTMG 210-278] Implementing memory 'sha256_done_hash_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_sha256_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:41 ; elapsed = 00:00:59 . Memory (MB): peak = 282.598 ; gain = 197.898
INFO: [SYSC 207-301] Generating SystemC RTL for sha256.
INFO: [VHDL 208-304] Generating VHDL RTL for sha256.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256.
INFO: [HLS 200-112] Total elapsed time: 59.302 seconds; peak allocated memory: 205.966 MB.
==============================================================
File generated on Sun Feb 21 10:50:00 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.965 ; gain = 17.859
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.965 ; gain = 17.859
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 105.285 ; gain = 20.180
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:162) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:189) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:190) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 106.039 ; gain = 20.934
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function '_hash' (src/sha256.c:75).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop '_hash_label0' (src/sha256.c:94) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop '_hash_label1' (src/sha256.c:125) because its parent loop or function is pipelined.
WARNING: [XFORM 203-561] Updating loop upper bound from 64 to 8 for loop 'sha256_done_label4' (src/sha256.c:185:1) in function 'sha256_done'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'sha256_done_label4' (src/sha256.c:185:1) in function 'sha256_done'.
WARNING: [XFORM 203-503] Cannot unroll loop 'sha256_done_label3' (src/sha256.c:178) in function 'sha256_done' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop '_hash_label0' (src/sha256.c:94) in function '_hash' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop '_hash_label1' (src/sha256.c:125) in function '_hash' completely with a factor of 48.
INFO: [XFORM 203-102] Partitioning array 'W' (src/sha256.c:82) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256hash' (src/sha256.c:232) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_bits' (src/sha256.c:233) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_len' (src/sha256.c:234) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:162) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:189) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:190) automatically.
INFO: [XFORM 203-11] Balancing expressions in function '_hash' (src/sha256.c:75)...601 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 130.781 ; gain = 45.676
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 223.570 ; gain = 138.465
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256' ...
WARNING: [SYN 201-103] Legalizing function name '_word' to 'p_word'.
WARNING: [SYN 201-103] Legalizing function name '_S1' to 'p_S1'.
WARNING: [SYN 201-103] Legalizing function name '_Ch' to 'p_Ch'.
WARNING: [SYN 201-103] Legalizing function name '_S0' to 'p_S0'.
WARNING: [SYN 201-103] Legalizing function name '_Ma' to 'p_Ma'.
WARNING: [SYN 201-103] Legalizing function name '_G1' to 'p_G1'.
WARNING: [SYN 201-103] Legalizing function name '_G0' to 'p_G0'.
WARNING: [SYN 201-103] Legalizing function name '_hash' to 'p_hash'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_word'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('c_load_2', src/sha256.c:63) on array 'c' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'c'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.16 seconds; current allocated memory: 181.407 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 181.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_S1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_S1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 181.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 181.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_Ch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_Ch'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 181.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 181.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_S0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 181.744 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 181.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_Ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_Ma'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 181.830 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 181.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_G1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_G1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 181.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 181.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_G0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_G0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 182.015 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 182.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_hash'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 36, distance = 1, offset = 1)
   between 'call' operation ('W[12]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 44, distance = 1, offset = 1)
   between 'call' operation ('W[14]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 46, distance = 1, offset = 1)
   between 'call' operation ('W[15]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'call' operation ('W[15]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 99.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7 seconds; current allocated memory: 184.349 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.658 seconds; current allocated memory: 187.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sha256_hash_label2'.
WARNING: [SCHED 204-68] The II Violation in module 'sha256_hash': Unable to enforce a carried dependence constraint (II = 48, distance = 1, offset = 1)
   between 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash' and 'store' operation (src/sha256.c:158) of variable 'data_load', src/sha256.c:158 on array 'sha256_buf'.
WARNING: [SCHED 204-62] II = 49 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 50 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 51 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 52 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 53 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 54 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 55 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 56 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 57 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 58 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 59 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 60 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 61 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 62 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 63 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 64 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 65 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 66 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 67 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 68 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 69 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 70 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 71 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 72 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 73 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 74 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 75 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 76 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 77 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 78 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 79 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 80 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 81 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 82 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 83 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 84 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 85 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 86 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 87 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 88 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 89 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 90 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 91 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 92 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 93 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 94 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 95 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-68] The II Violation in module 'sha256_hash': Unable to enforce a carried dependence constraint (II = 96, distance = 1, offset = 1)
   between 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash' and 'store' operation (src/sha256.c:158) of variable 'data_load', src/sha256.c:158 on array 'sha256_buf'.
WARNING: [SCHED 204-62] II = 97 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 98 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-68] The II Violation in module 'sha256_hash': Unable to enforce a carried dependence constraint (II = 99, distance = 1, offset = 1)
   between 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash' and 'store' operation (src/sha256.c:158) of variable 'data_load', src/sha256.c:158 on array 'sha256_buf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 100, Depth = 101.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.346 seconds; current allocated memory: 187.866 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.638 seconds; current allocated memory: 188.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_done' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sha256_done_label0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.6 seconds; current allocated memory: 189.536 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.999 seconds; current allocated memory: 191.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.401 seconds; current allocated memory: 191.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.486 seconds; current allocated memory: 191.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_word'.
INFO: [HLS 200-111]  Elapsed time: 2.162 seconds; current allocated memory: 192.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_S1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_S1'.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 192.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_Ch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_Ch'.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 192.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_S0'.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 192.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_Ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_Ma'.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 192.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_G1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_G1'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 192.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_G0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_G0'.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 193.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hash'.
INFO: [HLS 200-111]  Elapsed time: 0.875 seconds; current allocated memory: 198.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_hash'.
INFO: [HLS 200-111]  Elapsed time: 6.915 seconds; current allocated memory: 202.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_done' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sha256_done_hash_tmp' to 'sha256_done_hash_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_done'.
INFO: [HLS 200-111]  Elapsed time: 2.038 seconds; current allocated memory: 205.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/msg' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/hash' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256'.
INFO: [HLS 200-111]  Elapsed time: 2.326 seconds; current allocated memory: 206.096 MB.
INFO: [RTMG 210-278] Implementing memory 'sha256_done_hash_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_sha256_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:42 ; elapsed = 00:00:59 . Memory (MB): peak = 282.488 ; gain = 197.383
INFO: [SYSC 207-301] Generating SystemC RTL for sha256.
INFO: [VHDL 208-304] Generating VHDL RTL for sha256.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256.
INFO: [HLS 200-112] Total elapsed time: 59.117 seconds; peak allocated memory: 206.096 MB.
==============================================================
File generated on Sun Feb 21 11:10:07 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.168 ; gain = 17.996
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.168 ; gain = 17.996
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 105.184 ; gain = 20.012
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:162) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:189) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:190) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 105.918 ; gain = 20.746
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function '_hash' (src/sha256.c:75).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop '_hash_label0' (src/sha256.c:94) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop '_hash_label1' (src/sha256.c:125) because its parent loop or function is pipelined.
WARNING: [XFORM 203-561] Updating loop upper bound from 64 to 8 for loop 'sha256_done_label4' (src/sha256.c:185:1) in function 'sha256_done'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'sha256_done_label4' (src/sha256.c:185:1) in function 'sha256_done'.
WARNING: [XFORM 203-503] Cannot unroll loop 'sha256_done_label3' (src/sha256.c:178) in function 'sha256_done' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop '_hash_label0' (src/sha256.c:94) in function '_hash' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop '_hash_label1' (src/sha256.c:125) in function '_hash' completely with a factor of 48.
INFO: [XFORM 203-102] Partitioning array 'W' (src/sha256.c:82) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256hash' (src/sha256.c:235) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_bits' (src/sha256.c:236) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_len' (src/sha256.c:237) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:162) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:189) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:190) automatically.
ERROR: [XFORM 203-123] Cannot stream  'hash': used by illegal operations (e.g. I/O operations).
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated on Sun Feb 21 20:37:57 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
==============================================================
File generated on Sun Feb 21 20:38:47 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
==============================================================
File generated on Sun Feb 21 20:39:24 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
==============================================================
File generated on Sun Feb 21 20:41:00 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
==============================================================
File generated on Sun Feb 21 20:41:35 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Feb 21 20:49:34 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'num': E:\My_File\study\SHA256-FPGA-HLS\src\sha256.c:225
==============================================================
File generated on Sun Feb 21 20:50:02 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
==============================================================
File generated on Sun Feb 21 20:55:00 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.184 ; gain = 18.438
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.184 ; gain = 18.438
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 105.383 ; gain = 20.637
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [XFORM 203-190] Cannot burst array 'hash' (src/sha256.c:218): variable is not an array with scalar elements.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Sun Feb 21 20:55:41 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.914 ; gain = 17.898
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.914 ; gain = 17.898
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 105.375 ; gain = 20.359
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:162) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:189) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:190) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 106.020 ; gain = 21.004
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function '_hash' (src/sha256.c:75).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop '_hash_label0' (src/sha256.c:94) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop '_hash_label1' (src/sha256.c:125) because its parent loop or function is pipelined.
WARNING: [XFORM 203-561] Updating loop upper bound from 64 to 8 for loop 'sha256_done_label4' (src/sha256.c:185:1) in function 'sha256_done'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'sha256_done_label4' (src/sha256.c:185:1) in function 'sha256_done'.
WARNING: [XFORM 203-503] Cannot unroll loop 'sha256_done_label3' (src/sha256.c:178) in function 'sha256_done' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop '_hash_label0' (src/sha256.c:94) in function '_hash' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop '_hash_label1' (src/sha256.c:125) in function '_hash' completely with a factor of 48.
INFO: [XFORM 203-102] Partitioning array 'W' (src/sha256.c:82) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256hash' (src/sha256.c:234) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_bits' (src/sha256.c:235) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_len' (src/sha256.c:236) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:162) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:189) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:190) automatically.
INFO: [XFORM 203-11] Balancing expressions in function '_hash' (src/sha256.c:75)...601 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 129.895 ; gain = 44.879
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 223.570 ; gain = 138.555
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256' ...
WARNING: [SYN 201-103] Legalizing function name '_word' to 'p_word'.
WARNING: [SYN 201-103] Legalizing function name '_S1' to 'p_S1'.
WARNING: [SYN 201-103] Legalizing function name '_Ch' to 'p_Ch'.
WARNING: [SYN 201-103] Legalizing function name '_S0' to 'p_S0'.
WARNING: [SYN 201-103] Legalizing function name '_Ma' to 'p_Ma'.
WARNING: [SYN 201-103] Legalizing function name '_G1' to 'p_G1'.
WARNING: [SYN 201-103] Legalizing function name '_G0' to 'p_G0'.
WARNING: [SYN 201-103] Legalizing function name '_hash' to 'p_hash'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_word'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('c_load_2', src/sha256.c:63) on array 'c' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'c'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.491 seconds; current allocated memory: 181.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 181.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_S1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_S1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 181.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 181.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_Ch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_Ch'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 181.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 181.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_S0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 181.760 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 181.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_Ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_Ma'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 181.845 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 181.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_G1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_G1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 181.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 181.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_G0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_G0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 182.015 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 182.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '_hash'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('W[1]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 36, distance = 1, offset = 1)
   between 'call' operation ('W[12]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 44, distance = 1, offset = 1)
   between 'call' operation ('W[14]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 46, distance = 1, offset = 1)
   between 'call' operation ('W[15]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'call' operation ('W[15]', src/sha256.c:112) to '_word' and 'call' operation ('W[0]', src/sha256.c:112) to '_word'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 99.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.96 seconds; current allocated memory: 184.349 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.561 seconds; current allocated memory: 187.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sha256_hash_label2'.
WARNING: [SCHED 204-68] The II Violation in module 'sha256_hash': Unable to enforce a carried dependence constraint (II = 48, distance = 1, offset = 1)
   between 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash' and 'store' operation (src/sha256.c:158) of variable 'data_load', src/sha256.c:158 on array 'sha256_buf'.
WARNING: [SCHED 204-62] II = 49 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 50 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 51 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 52 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 53 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 54 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 55 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 56 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 57 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 58 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 59 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 60 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 61 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 62 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 63 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 64 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 65 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 66 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 67 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 68 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 69 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 70 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 71 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 72 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 73 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 74 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 75 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 76 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 77 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 78 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 79 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 80 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 81 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 82 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 83 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 84 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 85 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 86 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 87 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 88 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 89 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 90 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 91 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 92 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 93 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 94 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 95 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-68] The II Violation in module 'sha256_hash': Unable to enforce a carried dependence constraint (II = 96, distance = 1, offset = 1)
   between 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash' and 'store' operation (src/sha256.c:158) of variable 'data_load', src/sha256.c:158 on array 'sha256_buf'.
WARNING: [SCHED 204-62] II = 97 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-62] II = 98 is infeasible due to multiple pipeline iteration latency = 99 and incompatible II = 48 of 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash'.
WARNING: [SCHED 204-68] The II Violation in module 'sha256_hash': Unable to enforce a carried dependence constraint (II = 99, distance = 1, offset = 1)
   between 'call' operation ('p_hash_ret', src/sha256.c:161) to '_hash' and 'store' operation (src/sha256.c:158) of variable 'data_load', src/sha256.c:158 on array 'sha256_buf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 100, Depth = 101.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.612 seconds; current allocated memory: 187.850 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.798 seconds; current allocated memory: 188.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_done' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sha256_done_label0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.5 seconds; current allocated memory: 189.536 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.918 seconds; current allocated memory: 191.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 191.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.433 seconds; current allocated memory: 191.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_word'.
INFO: [HLS 200-111]  Elapsed time: 2.161 seconds; current allocated memory: 192.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_S1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_S1'.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 192.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_Ch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_Ch'.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 192.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_S0'.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 192.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_Ma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_Ma'.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 192.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_G1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_G1'.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 192.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_G0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_G0'.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 192.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hash'.
INFO: [HLS 200-111]  Elapsed time: 0.776 seconds; current allocated memory: 198.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_hash'.
INFO: [HLS 200-111]  Elapsed time: 5.811 seconds; current allocated memory: 202.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_done' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sha256_done_hash_tmp' to 'sha256_done_hash_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_done'.
INFO: [HLS 200-111]  Elapsed time: 1.989 seconds; current allocated memory: 205.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/msg' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/hash' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256'.
INFO: [HLS 200-111]  Elapsed time: 2.152 seconds; current allocated memory: 206.096 MB.
INFO: [RTMG 210-278] Implementing memory 'sha256_done_hash_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_sha256_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:40 ; elapsed = 00:00:58 . Memory (MB): peak = 282.754 ; gain = 197.738
INFO: [SYSC 207-301] Generating SystemC RTL for sha256.
INFO: [VHDL 208-304] Generating VHDL RTL for sha256.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256.
INFO: [HLS 200-112] Total elapsed time: 58.563 seconds; peak allocated memory: 206.096 MB.
==============================================================
File generated on Sun Feb 21 20:58:00 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.820 ; gain = 18.164
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.820 ; gain = 18.164
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 105.031 ; gain = 20.375
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:162) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:189) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:190) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 105.609 ; gain = 20.953
WARNING: [XFORM 203-561] Updating loop upper bound from 64 to 8 for loop 'sha256_done_label4' (src/sha256.c:185:1) in function 'sha256_done'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'sha256_done_label4' (src/sha256.c:185:1) in function 'sha256_done'.
WARNING: [XFORM 203-503] Cannot unroll loop 'sha256_done_label3' (src/sha256.c:178) in function 'sha256_done' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'sha256_hash_label2' (src/sha256.c:156) in function 'sha256_hash': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'sha256hash' (src/sha256.c:234) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_bits' (src/sha256.c:235) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_len' (src/sha256.c:236) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:162) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:189) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:190) automatically.
INFO: [XFORM 203-11] Balancing expressions in function '_hash' (src/sha256.c:75)...17 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 127.031 ; gain = 42.375
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 150.641 ; gain = 65.984
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256' ...
WARNING: [SYN 201-103] Legalizing function name '_hash' to 'p_hash'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_hash_label0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sha256_buf_load_2', src/sha256.c:63->src/sha256.c:112) on array 'sha256_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sha256_buf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop '_hash_label1'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'add' operation ('e', src/sha256.c:132) and 'and' operation ('tmp_104_i1', src/sha256.c:27->src/sha256.c:127).
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp_42', src/sha256.c:127) and 'xor' operation ('tmp_105_i1', src/sha256.c:27->src/sha256.c:127).
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (src/sha256.c:126) of variable 'tmp_40', src/sha256.c:126 on array 'W', src/sha256.c:82 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'W'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.703 seconds; current allocated memory: 110.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 111.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 111.406 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 111.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_done' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sha256_done_label0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.537 seconds; current allocated memory: 112.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 112.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 113.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 113.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hash'.
INFO: [HLS 200-111]  Elapsed time: 0.592 seconds; current allocated memory: 114.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_hash'.
INFO: [HLS 200-111]  Elapsed time: 1.028 seconds; current allocated memory: 115.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_done' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sha256_done_hash_tmp' to 'sha256_done_hash_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_done'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 117.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/msg' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/hash' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256'.
INFO: [HLS 200-111]  Elapsed time: 1.016 seconds; current allocated memory: 117.991 MB.
INFO: [RTMG 210-279] Implementing memory 'p_hash_K_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'p_hash_W_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_done_hash_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_sha256_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 174.824 ; gain = 90.168
INFO: [SYSC 207-301] Generating SystemC RTL for sha256.
INFO: [VHDL 208-304] Generating VHDL RTL for sha256.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256.
INFO: [HLS 200-112] Total elapsed time: 20.071 seconds; peak allocated memory: 117.991 MB.
==============================================================
File generated on Sun Feb 21 20:59:17 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.883 ; gain = 18.121
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.883 ; gain = 18.121
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 105.234 ; gain = 20.473
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [XFORM 203-190] Cannot burst array 'hash' (src/sha256.c:218): variable is not an array with scalar elements.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Sun Feb 21 21:04:07 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/sha256.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 103.156 ; gain = 18.246
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 103.156 ; gain = 18.246
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 105.160 ; gain = 20.250
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:162) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:189) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:190) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 106.043 ; gain = 21.133
WARNING: [XFORM 203-561] Updating loop upper bound from 64 to 8 for loop 'sha256_done_label4' (src/sha256.c:185:1) in function 'sha256_done'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'sha256_done_label4' (src/sha256.c:185:1) in function 'sha256_done'.
WARNING: [XFORM 203-503] Cannot unroll loop 'sha256_done_label3' (src/sha256.c:178) in function 'sha256_done' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'sha256_hash_label2' (src/sha256.c:156) in function 'sha256_hash': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'sha256hash' (src/sha256.c:238) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_bits' (src/sha256.c:239) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256_len' (src/sha256.c:240) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_word' (src/sha256.c:63) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_r' (src/sha256.c:21) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S1' (src/sha256.c:45) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_S0' (src/sha256.c:39) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G1' (src/sha256.c:57) automatically.
INFO: [XFORM 203-602] Inlining function '_r' into '_G0' (src/sha256.c:51) automatically.
INFO: [XFORM 203-602] Inlining function '_shw' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_word' into '_hash' (src/sha256.c:112) automatically.
INFO: [XFORM 203-602] Inlining function '_S1' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_Ch' into '_hash' (src/sha256.c:113) automatically.
INFO: [XFORM 203-602] Inlining function '_S0' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_Ma' into '_hash' (src/sha256.c:114) automatically.
INFO: [XFORM 203-602] Inlining function '_G1' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_G0' into '_hash' (src/sha256.c:126) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_hash' (src/sha256.c:162) automatically.
INFO: [XFORM 203-602] Inlining function '_addbits' into 'sha256_done' (src/sha256.c:189) automatically.
INFO: [XFORM 203-602] Inlining function '_shb' into 'sha256_done' (src/sha256.c:190) automatically.
INFO: [XFORM 203-11] Balancing expressions in function '_hash' (src/sha256.c:75)...17 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 127.074 ; gain = 42.164
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 32 on port 'hash' (src/sha256.c:214:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'data' (src/sha256.c:158:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 151.355 ; gain = 66.445
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256' ...
WARNING: [SYN 201-103] Legalizing function name '_hash' to 'p_hash'.
WARNING: [SYN 201-107] Renaming port name 'sha256/INPUT' to 'sha256/INPUT_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'sha256/OUTPUT' to 'sha256/OUTPUT_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop '_hash_label0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sha256_buf_load_2', src/sha256.c:63->src/sha256.c:112) on array 'sha256_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sha256_buf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop '_hash_label1'.
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'add' operation ('e', src/sha256.c:132) and 'and' operation ('tmp_104_i1', src/sha256.c:27->src/sha256.c:127).
WARNING: [SCHED 204-68] The II Violation in module 'p_hash': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp_44', src/sha256.c:127) and 'xor' operation ('tmp_105_i1', src/sha256.c:27->src/sha256.c:127).
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (src/sha256.c:126) of variable 'tmp_40', src/sha256.c:126 on array 'W', src/sha256.c:82 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'W'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.343 seconds; current allocated memory: 110.847 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 111.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.558 seconds; current allocated memory: 111.848 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 112.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_done' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sha256_done_label0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.713 seconds; current allocated memory: 112.751 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.529 seconds; current allocated memory: 113.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.615 seconds; current allocated memory: 113.610 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 113.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hash'.
INFO: [HLS 200-111]  Elapsed time: 0.796 seconds; current allocated memory: 115.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_hash' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_hash'.
INFO: [HLS 200-111]  Elapsed time: 1.119 seconds; current allocated memory: 116.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_done' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sha256_done_hash_tmp' to 'sha256_done_hash_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_done'.
INFO: [HLS 200-111]  Elapsed time: 0.634 seconds; current allocated memory: 118.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/INPUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/OUTPUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/msg' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/len' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/hash' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'msg', 'len' and 'hash' to AXI-Lite port ctrl_bus.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256'.
INFO: [HLS 200-111]  Elapsed time: 1.151 seconds; current allocated memory: 119.825 MB.
INFO: [RTMG 210-279] Implementing memory 'p_hash_K_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'p_hash_W_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_done_hash_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_sha256_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 179.875 ; gain = 94.965
INFO: [SYSC 207-301] Generating SystemC RTL for sha256.
INFO: [VHDL 208-304] Generating VHDL RTL for sha256.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256.
INFO: [HLS 200-112] Total elapsed time: 24.772 seconds; peak allocated memory: 119.825 MB.
==============================================================
File generated on Sun Feb 21 21:43:15 +0800 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
