

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Thu Nov  6 14:43:01 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dft.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1050654|  1050654|  10.507 ms|  10.507 ms|  1050655|  1050655|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+---------+---------+------------------------------------------------+
        |                                                         |                                              |  Latency (cycles) |   Latency (absolute)  |      Interval     |                    Pipeline                    |
        |                         Instance                        |                    Module                    |   min   |   max   |    min    |    max    |   min   |   max   |                      Type                      |
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+---------+---------+------------------------------------------------+
        |grp_dft_Pipeline_VITIS_LOOP_25_1_fu_96                   |dft_Pipeline_VITIS_LOOP_25_1                  |     1026|     1026|  10.260 us|  10.260 us|     1025|     1025|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_dft_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_41_3_fu_120  |dft_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_41_3  |  1048595|  1048595|  10.486 ms|  10.486 ms|  1048577|  1048577|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_dft_Pipeline_VITIS_LOOP_50_4_fu_132                  |dft_Pipeline_VITIS_LOOP_50_4                  |     1026|     1026|  10.260 us|  10.260 us|     1025|     1025|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+---------+---------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      6|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|   20|    2242|   3396|    -|
|Memory           |        8|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|    366|    -|
|Register         |        -|    -|      93|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       12|   20|    2335|   3768|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        4|    9|       2|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |                         Instance                        |                    Module                    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                          |control_s_axi                                 |        0|   0|    36|    40|    0|
    |grp_dft_Pipeline_VITIS_LOOP_25_1_fu_96                   |dft_Pipeline_VITIS_LOOP_25_1                  |        0|   0|    27|    86|    0|
    |grp_dft_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_41_3_fu_120  |dft_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_41_3  |        4|  20|  2164|  3174|    0|
    |grp_dft_Pipeline_VITIS_LOOP_50_4_fu_132                  |dft_Pipeline_VITIS_LOOP_50_4                  |        0|   0|    15|    96|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |Total                                                    |                                              |        4|  20|  2242|  3396|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |real_op_U      |real_op_RAM_AUTO_1R1W      |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |imag_op_U      |real_op_RAM_AUTO_1R1W      |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |real_sample_U  |real_sample_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |imag_sample_U  |real_sample_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                           |        8|  0|   0|    0|  4096|  128|     4|       131072|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                         Variable Name                         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_dft_Pipeline_VITIS_LOOP_50_4_fu_132_imag_op_stream_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_dft_Pipeline_VITIS_LOOP_50_4_fu_132_real_op_stream_TREADY  |       and|   0|  0|   2|           1|           1|
    |ap_block_state8                                                |        or|   0|  0|   2|           1|           1|
    +---------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                          |          |   0|  0|   6|           3|           3|
    +---------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  48|          9|    1|          9|
    |imag_op_address0                        |  20|          4|   10|         40|
    |imag_op_ce0                             |  20|          4|    1|          4|
    |imag_op_ce1                             |   9|          2|    1|          2|
    |imag_op_d0                              |  14|          3|   32|         96|
    |imag_op_stream_TDATA_int_regslice       |   9|          2|   32|         64|
    |imag_op_stream_TKEEP_int_regslice       |   9|          2|    4|          8|
    |imag_op_stream_TLAST_int_regslice       |   9|          2|    1|          2|
    |imag_op_stream_TSTRB_int_regslice       |   9|          2|    4|          8|
    |imag_op_we0                             |  14|          3|    1|          3|
    |imag_sample_address0                    |  14|          3|   10|         30|
    |imag_sample_ce0                         |  14|          3|    1|          3|
    |imag_sample_stream_TREADY_int_regslice  |   9|          2|    1|          2|
    |imag_sample_we0                         |   9|          2|    1|          2|
    |real_op_address0                        |  20|          4|   10|         40|
    |real_op_ce0                             |  20|          4|    1|          4|
    |real_op_ce1                             |   9|          2|    1|          2|
    |real_op_d0                              |  14|          3|   32|         96|
    |real_op_stream_TDATA_int_regslice       |   9|          2|   32|         64|
    |real_op_stream_TKEEP_int_regslice       |   9|          2|    4|          8|
    |real_op_stream_TLAST_int_regslice       |   9|          2|    1|          2|
    |real_op_stream_TSTRB_int_regslice       |   9|          2|    4|          8|
    |real_op_we0                             |  14|          3|    1|          3|
    |real_sample_address0                    |  14|          3|   10|         30|
    |real_sample_ce0                         |  14|          3|    1|          3|
    |real_sample_stream_TREADY_int_regslice  |   9|          2|    1|          2|
    |real_sample_we0                         |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 366|         77|  199|        537|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                 | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                             |   8|   0|    8|          0|
    |grp_dft_Pipeline_VITIS_LOOP_25_1_fu_96_ap_start_reg                   |   1|   0|    1|          0|
    |grp_dft_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_41_3_fu_120_ap_start_reg  |   1|   0|    1|          0|
    |grp_dft_Pipeline_VITIS_LOOP_50_4_fu_132_ap_start_reg                  |   1|   0|    1|          0|
    |imag_op_stream_TDATA_reg                                              |  32|   0|   32|          0|
    |imag_op_stream_TKEEP_reg                                              |   4|   0|    4|          0|
    |imag_op_stream_TLAST_reg                                              |   1|   0|    1|          0|
    |imag_op_stream_TSTRB_reg                                              |   4|   0|    4|          0|
    |real_op_stream_TDATA_reg                                              |  32|   0|   32|          0|
    |real_op_stream_TKEEP_reg                                              |   4|   0|    4|          0|
    |real_op_stream_TLAST_reg                                              |   1|   0|    1|          0|
    |real_op_stream_TSTRB_reg                                              |   4|   0|    4|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                 |  93|   0|   93|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+---------------------------+-----+-----+------------+-----------------------------+--------------+
|s_axi_control_AWVALID      |   in|    1|       s_axi|                      control|   return void|
|s_axi_control_AWREADY      |  out|    1|       s_axi|                      control|   return void|
|s_axi_control_AWADDR       |   in|    4|       s_axi|                      control|   return void|
|s_axi_control_WVALID       |   in|    1|       s_axi|                      control|   return void|
|s_axi_control_WREADY       |  out|    1|       s_axi|                      control|   return void|
|s_axi_control_WDATA        |   in|   32|       s_axi|                      control|   return void|
|s_axi_control_WSTRB        |   in|    4|       s_axi|                      control|   return void|
|s_axi_control_ARVALID      |   in|    1|       s_axi|                      control|   return void|
|s_axi_control_ARREADY      |  out|    1|       s_axi|                      control|   return void|
|s_axi_control_ARADDR       |   in|    4|       s_axi|                      control|   return void|
|s_axi_control_RVALID       |  out|    1|       s_axi|                      control|   return void|
|s_axi_control_RREADY       |   in|    1|       s_axi|                      control|   return void|
|s_axi_control_RDATA        |  out|   32|       s_axi|                      control|   return void|
|s_axi_control_RRESP        |  out|    2|       s_axi|                      control|   return void|
|s_axi_control_BVALID       |  out|    1|       s_axi|                      control|   return void|
|s_axi_control_BREADY       |   in|    1|       s_axi|                      control|   return void|
|s_axi_control_BRESP        |  out|    2|       s_axi|                      control|   return void|
|ap_clk                     |   in|    1|  ap_ctrl_hs|                          dft|  return value|
|ap_rst_n                   |   in|    1|  ap_ctrl_hs|                          dft|  return value|
|interrupt                  |  out|    1|  ap_ctrl_hs|                          dft|  return value|
|real_sample_stream_TDATA   |   in|   32|        axis|  real_sample_stream_V_data_V|       pointer|
|real_sample_stream_TVALID  |   in|    1|        axis|  real_sample_stream_V_last_V|       pointer|
|real_sample_stream_TREADY  |  out|    1|        axis|  real_sample_stream_V_last_V|       pointer|
|real_sample_stream_TLAST   |   in|    1|        axis|  real_sample_stream_V_last_V|       pointer|
|real_sample_stream_TKEEP   |   in|    4|        axis|  real_sample_stream_V_keep_V|       pointer|
|real_sample_stream_TSTRB   |   in|    4|        axis|  real_sample_stream_V_strb_V|       pointer|
|imag_sample_stream_TDATA   |   in|   32|        axis|  imag_sample_stream_V_data_V|       pointer|
|imag_sample_stream_TVALID  |   in|    1|        axis|  imag_sample_stream_V_last_V|       pointer|
|imag_sample_stream_TREADY  |  out|    1|        axis|  imag_sample_stream_V_last_V|       pointer|
|imag_sample_stream_TLAST   |   in|    1|        axis|  imag_sample_stream_V_last_V|       pointer|
|imag_sample_stream_TKEEP   |   in|    4|        axis|  imag_sample_stream_V_keep_V|       pointer|
|imag_sample_stream_TSTRB   |   in|    4|        axis|  imag_sample_stream_V_strb_V|       pointer|
|real_op_stream_TDATA       |  out|   32|        axis|      real_op_stream_V_data_V|       pointer|
|real_op_stream_TVALID      |  out|    1|        axis|      real_op_stream_V_last_V|       pointer|
|real_op_stream_TREADY      |   in|    1|        axis|      real_op_stream_V_last_V|       pointer|
|real_op_stream_TLAST       |  out|    1|        axis|      real_op_stream_V_last_V|       pointer|
|real_op_stream_TKEEP       |  out|    4|        axis|      real_op_stream_V_keep_V|       pointer|
|real_op_stream_TSTRB       |  out|    4|        axis|      real_op_stream_V_strb_V|       pointer|
|imag_op_stream_TDATA       |  out|   32|        axis|      imag_op_stream_V_data_V|       pointer|
|imag_op_stream_TVALID      |  out|    1|        axis|      imag_op_stream_V_last_V|       pointer|
|imag_op_stream_TREADY      |   in|    1|        axis|      imag_op_stream_V_last_V|       pointer|
|imag_op_stream_TLAST       |  out|    1|        axis|      imag_op_stream_V_last_V|       pointer|
|imag_op_stream_TKEEP       |  out|    4|        axis|      imag_op_stream_V_keep_V|       pointer|
|imag_op_stream_TSTRB       |  out|    4|        axis|      imag_op_stream_V_strb_V|       pointer|
+---------------------------+-----+-----+------------+-----------------------------+--------------+

