#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000015181294cc0 .scope module, "top_level_tb" "top_level_tb" 2 1;
 .timescale 0 0;
v0000015181301070_0 .var "iaddr_tb", 31 0;
v00000151813005d0_0 .var "tb_clk", 0 0;
v00000151812ff950_0 .var "tb_rst", 0 0;
S_00000151812a2c50 .scope module, "DUT" "top_level" 2 8, 3 5 0, S_0000015181294cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0000015181300e90_0 .net "aluCTRL", 3 0, v00000151812fabb0_0;  1 drivers
v00000151813003f0_0 .net "alu_src_b_sel", 0 0, L_00000151813007b0;  1 drivers
v00000151812ff9f0_0 .net "alu_zero", 0 0, v00000151812fa4d0_0;  1 drivers
v00000151812ffe50_0 .net "clk", 0 0, v00000151813005d0_0;  1 drivers
v00000151812ffdb0_0 .net "dmemAddr", 31 0, v00000151812fbf10_0;  1 drivers
v00000151812fff90_0 .net "dmemDataRd", 31 0, v00000151812fa9d0_0;  1 drivers
v0000015181300990_0 .net "dmemDataWr", 31 0, L_0000015181298d20;  1 drivers
v00000151813016b0_0 .net "funct3", 2 0, L_0000015181300a30;  1 drivers
v00000151812ffef0_0 .net "funct7", 6 0, L_0000015181300ad0;  1 drivers
v0000015181300170_0 .net "iaddr", 31 0, v00000151812fb510_0;  1 drivers
v00000151812ff8b0_0 .net "immFormat", 2 0, L_0000015181300350;  1 drivers
v00000151812ffa90_0 .net "instr", 31 0, L_0000015181299490;  1 drivers
v0000015181300530_0 .net "jump", 0 0, L_0000015181301a00;  1 drivers
v0000015181300f30_0 .net "opcode", 6 0, L_00000151812ffb30;  1 drivers
v0000015181301610_0 .net "reg_wd_sel", 1 0, L_0000015181300850;  1 drivers
v0000015181300cb0_0 .net "rst", 0 0, v00000151812ff950_0;  1 drivers
v00000151813000d0_0 .net "wr_en_mem", 0 0, L_00000151813002b0;  1 drivers
v0000015181300fd0_0 .net "wr_en_reg", 0 0, L_00000151812ffd10;  1 drivers
S_00000151812a2de0 .scope module, "control_unit" "cu" 3 58, 4 1 0, S_00000151812a2c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "zero";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /INPUT 7 "opcode";
    .port_info 4 /OUTPUT 1 "wr_en_reg";
    .port_info 5 /OUTPUT 1 "wr_en_mem";
    .port_info 6 /OUTPUT 1 "jump_en";
    .port_info 7 /OUTPUT 4 "aluCTRL";
    .port_info 8 /OUTPUT 3 "immFormat";
    .port_info 9 /OUTPUT 1 "alu_src_b_sel";
    .port_info 10 /OUTPUT 2 "reg_wd_sel";
L_00000151812993b0 .functor AND 1, L_00000151812ffc70, v00000151812fa4d0_0, C4<1>, C4<1>;
L_0000015181310238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015181294500_0 .net *"_ivl_10", 0 0, L_0000015181310238;  1 drivers
v00000151812fad90_0 .net *"_ivl_12", 0 0, L_00000151812993b0;  1 drivers
L_0000015181310280 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000151812fb0b0_0 .net/2u *"_ivl_13", 0 0, L_0000015181310280;  1 drivers
L_00000151813102c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000151812fb290_0 .net/2u *"_ivl_15", 0 0, L_00000151813102c8;  1 drivers
v00000151812fab10_0 .net *"_ivl_7", 8 0, L_00000151813008f0;  1 drivers
v00000151812fabb0_0 .var "aluCTRL", 3 0;
v00000151812fac50_0 .net "alu_src_b_sel", 0 0, L_00000151813007b0;  alias, 1 drivers
v00000151812fbab0_0 .var "controls", 7 0;
v00000151812fa110_0 .net "funct3", 2 0, L_0000015181300a30;  alias, 1 drivers
v00000151812fbdd0_0 .net "funct7", 6 0, L_0000015181300ad0;  alias, 1 drivers
v00000151812fbb50_0 .net "immFormat", 2 0, L_0000015181300350;  alias, 1 drivers
v00000151812fae30_0 .net "jump", 0 0, L_00000151812ffc70;  1 drivers
v00000151812fa930_0 .net "jump_en", 0 0, L_0000015181301a00;  alias, 1 drivers
v00000151812fa610_0 .net "opcode", 6 0, L_00000151812ffb30;  alias, 1 drivers
v00000151812facf0_0 .net "reg_wd_sel", 1 0, L_0000015181300850;  alias, 1 drivers
v00000151812fb010_0 .net "wr_en_mem", 0 0, L_00000151813002b0;  alias, 1 drivers
v00000151812faed0_0 .net "wr_en_reg", 0 0, L_00000151812ffd10;  alias, 1 drivers
v00000151812faa70_0 .net "zero", 0 0, v00000151812fa4d0_0;  alias, 1 drivers
E_00000151812919c0 .event anyedge, v00000151812fa610_0, v00000151812fa110_0, v00000151812fbdd0_0;
E_0000015181291040 .event anyedge, v00000151812fa610_0;
L_00000151812ffc70 .part L_00000151813008f0, 8, 1;
L_00000151812ffd10 .part L_00000151813008f0, 7, 1;
L_00000151813002b0 .part L_00000151813008f0, 6, 1;
L_0000015181300350 .part L_00000151813008f0, 3, 3;
L_00000151813007b0 .part L_00000151813008f0, 2, 1;
L_0000015181300850 .part L_00000151813008f0, 0, 2;
L_00000151813008f0 .concat [ 8 1 0 0], v00000151812fbab0_0, L_0000015181310238;
L_0000015181301a00 .functor MUXZ 1, L_00000151813102c8, L_0000015181310280, L_00000151812993b0, C4<>;
S_0000015181272500 .scope module, "data_memory" "dmem" 3 85, 5 1 0, S_00000151812a2c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wr_en_mem";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "WD";
    .port_info 4 /OUTPUT 32 "RD";
v00000151812fa6b0_0 .net "A", 31 0, v00000151812fbf10_0;  alias, 1 drivers
v00000151812fa9d0_0 .var "RD", 31 0;
v00000151812fa1b0_0 .net "WD", 31 0, L_0000015181298d20;  alias, 1 drivers
v00000151812fb5b0_0 .net "clk", 0 0, v00000151813005d0_0;  alias, 1 drivers
v00000151812fa7f0 .array "mem", 1024 0, 31 0;
v00000151812fa390_0 .net "wr_en_mem", 0 0, L_00000151813002b0;  alias, 1 drivers
E_0000015181290d00 .event posedge, v00000151812fb5b0_0;
S_0000015181272690 .scope module, "datapath" "datapath" 3 37, 6 1 0, S_00000151812a2c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en_reg";
    .port_info 3 /INPUT 1 "jmp";
    .port_info 4 /INPUT 1 "alu_src_b_sel";
    .port_info 5 /INPUT 2 "reg_wd_sel";
    .port_info 6 /INPUT 3 "immFormat";
    .port_info 7 /INPUT 4 "aluCTRL";
    .port_info 8 /INPUT 32 "instr";
    .port_info 9 /INPUT 32 "dmemOut";
    .port_info 10 /OUTPUT 32 "iaddr";
    .port_info 11 /OUTPUT 32 "alu_res";
    .port_info 12 /OUTPUT 1 "alu_zero";
    .port_info 13 /OUTPUT 32 "wr_data_mem";
    .port_info 14 /OUTPUT 3 "funct3";
    .port_info 15 /OUTPUT 7 "funct7";
    .port_info 16 /OUTPUT 7 "opcode";
L_0000015181299420 .functor BUFZ 32, L_0000015181299490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000015181298cb0 .functor BUFZ 32, L_00000151812990a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000015181310088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000015181299880 .functor XNOR 1, L_00000151813007b0, L_0000015181310088, C4<0>, C4<0>;
L_0000015181298d20 .functor BUFZ 32, L_0000015181298d90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000151812fdd10_0 .net/2u *"_ivl_16", 0 0, L_0000015181310088;  1 drivers
v00000151812fe170_0 .net *"_ivl_18", 0 0, L_0000015181299880;  1 drivers
L_00000151813100d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000151812fe490_0 .net/2u *"_ivl_22", 1 0, L_00000151813100d0;  1 drivers
v00000151812fef30_0 .net *"_ivl_24", 0 0, L_0000015181300c10;  1 drivers
L_0000015181310118 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000151812fd450_0 .net/2u *"_ivl_26", 1 0, L_0000015181310118;  1 drivers
v00000151812fdb30_0 .net *"_ivl_28", 0 0, L_0000015181301570;  1 drivers
L_0000015181310160 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000151812fd590_0 .net/2u *"_ivl_30", 1 0, L_0000015181310160;  1 drivers
v00000151812fe8f0_0 .net *"_ivl_32", 0 0, L_0000015181301110;  1 drivers
v00000151812fea30_0 .net *"_ivl_34", 31 0, L_0000015181300670;  1 drivers
v00000151812fe670_0 .net *"_ivl_36", 31 0, L_00000151813011b0;  1 drivers
v00000151812fd6d0_0 .net *"_ivl_38", 31 0, L_0000015181300030;  1 drivers
v00000151812fd310_0 .net "aluCTRL", 3 0, v00000151812fabb0_0;  alias, 1 drivers
o00000151812a40e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000151812fddb0_0 .net "aluRes", 31 0, o00000151812a40e8;  0 drivers
v00000151812fecb0_0 .net "alu_res", 31 0, v00000151812fbf10_0;  alias, 1 drivers
v00000151812fed50_0 .net "alu_src_a", 31 0, L_0000015181298cb0;  1 drivers
v00000151812fd3b0_0 .net "alu_src_b", 31 0, L_0000015181300b70;  1 drivers
v00000151812fd9f0_0 .net "alu_src_b_sel", 0 0, L_00000151813007b0;  alias, 1 drivers
v00000151812fdef0_0 .net "alu_zero", 0 0, v00000151812fa4d0_0;  alias, 1 drivers
v00000151812fd630_0 .net "clk", 0 0, v00000151813005d0_0;  alias, 1 drivers
v00000151812fdf90_0 .net "dmemOut", 31 0, v00000151812fa9d0_0;  alias, 1 drivers
v00000151812fe7b0_0 .net "f_instr", 31 0, L_0000015181299420;  1 drivers
v00000151812fd130_0 .net "funct3", 2 0, L_0000015181300a30;  alias, 1 drivers
v00000151812fedf0_0 .net "funct7", 6 0, L_0000015181300ad0;  alias, 1 drivers
v00000151812fe850_0 .net "iaddr", 31 0, v00000151812fb510_0;  alias, 1 drivers
v00000151812fd090_0 .net "immExt", 31 0, v00000151812fd4f0_0;  1 drivers
v00000151812fdbd0_0 .net "immFormat", 2 0, L_0000015181300350;  alias, 1 drivers
v00000151812fe990_0 .net "instr", 31 0, L_0000015181299490;  alias, 1 drivers
v00000151812fe030_0 .net "jmp", 0 0, L_0000015181301a00;  alias, 1 drivers
v00000151812fee90_0 .net "opcode", 6 0, L_00000151812ffb30;  alias, 1 drivers
v00000151812fd8b0_0 .net "rd", 4 0, L_0000015181301750;  1 drivers
v00000151812fd1d0_0 .net "rd1", 31 0, L_00000151812990a0;  1 drivers
v00000151812fd770_0 .net "rd2", 31 0, L_0000015181298d90;  1 drivers
v00000151812fd810_0 .net "reg_wd_sel", 1 0, L_0000015181300850;  alias, 1 drivers
v00000151812fde50_0 .net "rs1", 4 0, L_0000015181300210;  1 drivers
v00000151812fd950_0 .net "rs2", 4 0, L_0000015181300710;  1 drivers
v00000151812fda90_0 .net "rst", 0 0, v00000151812ff950_0;  alias, 1 drivers
v00000151812fdc70_0 .net "wd3", 31 0, L_0000015181301250;  1 drivers
v00000151812fe0d0_0 .net "wr_data_mem", 31 0, L_0000015181298d20;  alias, 1 drivers
v00000151812fd270_0 .net "wr_en_reg", 0 0, L_00000151812ffd10;  alias, 1 drivers
L_0000015181300210 .part L_0000015181299490, 15, 5;
L_0000015181300710 .part L_0000015181299490, 20, 5;
L_0000015181301750 .part L_0000015181299490, 7, 5;
L_0000015181300a30 .part L_0000015181299490, 12, 3;
L_0000015181300ad0 .part L_0000015181299490, 25, 7;
L_00000151812ffb30 .part L_0000015181299490, 0, 7;
L_0000015181300b70 .functor MUXZ 32, v00000151812fd4f0_0, L_0000015181298d90, L_0000015181299880, C4<>;
L_0000015181300c10 .cmp/eq 2, L_0000015181300850, L_00000151813100d0;
L_0000015181301570 .cmp/eq 2, L_0000015181300850, L_0000015181310118;
L_0000015181301110 .cmp/eq 2, L_0000015181300850, L_0000015181310160;
L_0000015181300670 .arith/sum 32, v00000151812fd4f0_0, v00000151812fb510_0;
L_00000151813011b0 .functor MUXZ 32, L_0000015181300670, v00000151812fd4f0_0, L_0000015181301110, C4<>;
L_0000015181300030 .functor MUXZ 32, L_00000151813011b0, v00000151812fa9d0_0, L_0000015181301570, C4<>;
L_0000015181301250 .functor MUXZ 32, L_0000015181300030, o00000151812a40e8, L_0000015181300c10, C4<>;
S_000001518125d9f0 .scope module, "alu" "alu" 6 110, 7 1 0, S_0000015181272690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "srcA";
    .port_info 1 /INPUT 32 "srcB";
    .port_info 2 /INPUT 4 "aluCTRL";
    .port_info 3 /OUTPUT 32 "res";
    .port_info 4 /OUTPUT 1 "zero";
v00000151812fb150_0 .net "aluCTRL", 3 0, v00000151812fabb0_0;  alias, 1 drivers
v00000151812fb6f0_0 .var/s "imm_sign", 31 0;
v00000151812faf70_0 .net "is_arith_shift", 0 0, L_00000151812ffbd0;  1 drivers
v00000151812fbf10_0 .var "res", 31 0;
v00000151812fa570_0 .net "shamt", 4 0, L_00000151813014d0;  1 drivers
v00000151812fa250_0 .net "srcA", 31 0, L_0000015181298cb0;  alias, 1 drivers
v00000151812fa2f0_0 .net "srcB", 31 0, L_0000015181300b70;  alias, 1 drivers
v00000151812fa4d0_0 .var "zero", 0 0;
E_0000015181290f00/0 .event anyedge, v00000151812fa2f0_0, v00000151812fa250_0, v00000151812fabb0_0, v00000151812fb6f0_0;
E_0000015181290f00/1 .event anyedge, v00000151812fa570_0, v00000151812faf70_0;
E_0000015181290f00 .event/or E_0000015181290f00/0, E_0000015181290f00/1;
L_00000151813014d0 .part L_0000015181300b70, 0, 5;
L_00000151812ffbd0 .part L_0000015181300b70, 10, 1;
S_000001518125db80 .scope module, "fetch" "instr_fetch" 6 78, 8 1 0, S_0000015181272690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "jmp";
    .port_info 3 /INPUT 32 "branchOffset";
    .port_info 4 /OUTPUT 32 "iaddr";
L_0000015181298bd0 .functor BUFZ 32, v00000151812fd4f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000151812fb1f0_0 .net "branchOffset", 31 0, v00000151812fd4f0_0;  alias, 1 drivers
v00000151812fb330_0 .net "clk", 0 0, v00000151813005d0_0;  alias, 1 drivers
v00000151812fb470_0 .net "iaddr", 31 0, v00000151812fb510_0;  alias, 1 drivers
v00000151812fb3d0_0 .net "jmp", 0 0, L_0000015181301a00;  alias, 1 drivers
v00000151812fb650_0 .net "offset", 31 0, L_0000015181298bd0;  1 drivers
v00000151812fb510_0 .var "pc", 31 0;
v00000151812fa430_0 .net "rst", 0 0, v00000151812ff950_0;  alias, 1 drivers
S_000001518126b320 .scope module, "register_file" "regsfile" 6 99, 9 1 0, S_0000015181272690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 5 "A1";
    .port_info 3 /INPUT 5 "A2";
    .port_info 4 /INPUT 5 "A3";
    .port_info 5 /INPUT 32 "WD3";
    .port_info 6 /OUTPUT 32 "RD1";
    .port_info 7 /OUTPUT 32 "RD2";
L_00000151812990a0 .functor BUFZ 32, L_0000015181300490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000015181298d90 .functor BUFZ 32, L_0000015181301390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000151812fb790_0 .net "A1", 4 0, L_0000015181300210;  alias, 1 drivers
v00000151812fa750_0 .net "A2", 4 0, L_0000015181300710;  alias, 1 drivers
v00000151812fbbf0_0 .net "A3", 4 0, L_0000015181301750;  alias, 1 drivers
v00000151812fb830_0 .net "RD1", 31 0, L_00000151812990a0;  alias, 1 drivers
v00000151812fb8d0_0 .net "RD2", 31 0, L_0000015181298d90;  alias, 1 drivers
v00000151812fb970_0 .net "WD3", 31 0, L_0000015181301250;  alias, 1 drivers
v00000151812fa890_0 .net *"_ivl_0", 31 0, L_0000015181300490;  1 drivers
v00000151812fba10_0 .net *"_ivl_10", 6 0, L_0000015181301430;  1 drivers
L_00000151813101f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000151812fbc90_0 .net *"_ivl_13", 1 0, L_00000151813101f0;  1 drivers
v00000151812fbd30_0 .net *"_ivl_2", 6 0, L_00000151813012f0;  1 drivers
L_00000151813101a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000151812fbe70_0 .net *"_ivl_5", 1 0, L_00000151813101a8;  1 drivers
v00000151812fa070_0 .net *"_ivl_8", 31 0, L_0000015181301390;  1 drivers
v00000151812fec10_0 .net "clk", 0 0, v00000151813005d0_0;  alias, 1 drivers
v00000151812fe710 .array "regs", 31 0, 31 0;
v00000151812fe3f0_0 .net "wr_en", 0 0, L_00000151812ffd10;  alias, 1 drivers
L_0000015181300490 .array/port v00000151812fe710, L_00000151813012f0;
L_00000151813012f0 .concat [ 5 2 0 0], L_0000015181300210, L_00000151813101a8;
L_0000015181301390 .array/port v00000151812fe710, L_0000015181301430;
L_0000015181301430 .concat [ 5 2 0 0], L_0000015181300710, L_00000151813101f0;
S_000001518126b4b0 .scope module, "sign_extension" "sign_extend" 6 90, 10 1 0, S_0000015181272690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 3 "format";
    .port_info 2 /OUTPUT 32 "imm";
v00000151812feb70_0 .net "format", 2 0, L_0000015181300350;  alias, 1 drivers
v00000151812fd4f0_0 .var "imm", 31 0;
v00000151812fead0_0 .net "instr", 31 0, L_0000015181299420;  alias, 1 drivers
E_0000015181291b00 .event anyedge, v00000151812fbb50_0, v00000151812fead0_0;
S_000001518126ec30 .scope module, "instruction_memory" "imem" 3 76, 11 1 0, S_00000151812a2c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
L_0000015181299490 .functor BUFZ 32, L_00000151813025e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000151812fe210_0 .net *"_ivl_0", 31 0, L_00000151813025e0;  1 drivers
v00000151812fe350_0 .net *"_ivl_2", 31 0, L_0000015181302a40;  1 drivers
v00000151812fe2b0_0 .net *"_ivl_4", 29 0, L_0000015181301e60;  1 drivers
L_0000015181310310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000151812fe530_0 .net *"_ivl_6", 1 0, L_0000015181310310;  1 drivers
v00000151812fe5d0_0 .net "addr", 31 0, v00000151812fb510_0;  alias, 1 drivers
v0000015181300d50_0 .net "instr", 31 0, L_0000015181299490;  alias, 1 drivers
v0000015181300df0 .array "mem", 3 0, 31 0;
L_00000151813025e0 .array/port v0000015181300df0, L_0000015181302a40;
L_0000015181301e60 .part v00000151812fb510_0, 2, 30;
L_0000015181302a40 .concat [ 30 2 0 0], L_0000015181301e60, L_0000015181310310;
    .scope S_000001518125db80;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000151812fb510_0, 0;
    %end;
    .thread T_0;
    .scope S_000001518125db80;
T_1 ;
    %wait E_0000015181290d00;
    %load/vec4 v00000151812fb3d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %load/vec4 v00000151812fb510_0;
    %load/vec4 v00000151812fb650_0;
    %add;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v00000151812fb510_0;
    %addi 4, 0, 32;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %assign/vec4 v00000151812fb510_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000001518126b4b0;
T_2 ;
    %wait E_0000015181291b00;
    %load/vec4 v00000151812feb70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000151812fd4f0_0, 0;
    %jmp T_2.6;
T_2.0 ;
    %load/vec4 v00000151812fead0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000151812fead0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000151812fead0_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000151812fead0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000151812fd4f0_0, 0;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v00000151812fead0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000151812fead0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000151812fead0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000151812fead0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000151812fd4f0_0, 0;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v00000151812fead0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000151812fead0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000151812fead0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000151812fead0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v00000151812fd4f0_0, 0;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v00000151812fead0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000151812fead0_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000151812fead0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 12;
    %assign/vec4 v00000151812fd4f0_0, 0;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v00000151812fead0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v00000151812fead0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000151812fead0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000151812fead0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000151812fead0_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v00000151812fd4f0_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001518126b320;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000151812fe710, 0, 4;
    %pushi/vec4 200, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000151812fe710, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000151812fe710, 0, 4;
    %end;
    .thread T_3;
    .scope S_000001518126b320;
T_4 ;
    %wait E_0000015181290d00;
    %load/vec4 v00000151812fe3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %vpi_call 9 26 "$display", "DEBUG: LOAD INSTRUCTION, wrote into register value: %i", v00000151812fb970_0 {0 0 0};
    %load/vec4 v00000151812fb970_0;
    %load/vec4 v00000151812fbbf0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000151812fe710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000151812fe710, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001518125d9f0;
T_5 ;
    %wait E_0000015181290f00;
    %load/vec4 v00000151812fa2f0_0;
    %assign/vec4 v00000151812fb6f0_0, 0;
    %load/vec4 v00000151812fa250_0;
    %load/vec4 v00000151812fa2f0_0;
    %sub;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %pad/s 1;
    %assign/vec4 v00000151812fa4d0_0, 0;
    %load/vec4 v00000151812fb150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000151812fbf10_0, 0, 32;
    %jmp T_5.12;
T_5.2 ;
    %load/vec4 v00000151812fa250_0;
    %load/vec4 v00000151812fa2f0_0;
    %add;
    %store/vec4 v00000151812fbf10_0, 0, 32;
    %jmp T_5.12;
T_5.3 ;
    %load/vec4 v00000151812fa250_0;
    %load/vec4 v00000151812fb6f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.14, 8;
T_5.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.14, 8;
 ; End of false expr.
    %blend;
T_5.14;
    %store/vec4 v00000151812fbf10_0, 0, 32;
    %jmp T_5.12;
T_5.4 ;
    %load/vec4 v00000151812fa250_0;
    %load/vec4 v00000151812fa2f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.16, 8;
T_5.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.16, 8;
 ; End of false expr.
    %blend;
T_5.16;
    %store/vec4 v00000151812fbf10_0, 0, 32;
    %jmp T_5.12;
T_5.5 ;
    %load/vec4 v00000151812fa250_0;
    %load/vec4 v00000151812fa2f0_0;
    %xor;
    %store/vec4 v00000151812fbf10_0, 0, 32;
    %jmp T_5.12;
T_5.6 ;
    %load/vec4 v00000151812fa250_0;
    %load/vec4 v00000151812fa2f0_0;
    %or;
    %store/vec4 v00000151812fbf10_0, 0, 32;
    %jmp T_5.12;
T_5.7 ;
    %load/vec4 v00000151812fa250_0;
    %load/vec4 v00000151812fa2f0_0;
    %and;
    %store/vec4 v00000151812fbf10_0, 0, 32;
    %jmp T_5.12;
T_5.8 ;
    %load/vec4 v00000151812fa250_0;
    %ix/getv 4, v00000151812fa570_0;
    %shiftl 4;
    %store/vec4 v00000151812fbf10_0, 0, 32;
    %jmp T_5.12;
T_5.9 ;
    %load/vec4 v00000151812faf70_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.17, 8;
    %load/vec4 v00000151812fa250_0;
    %ix/getv 4, v00000151812fa570_0;
    %shiftr 4;
    %jmp/1 T_5.18, 8;
T_5.17 ; End of true expr.
    %load/vec4 v00000151812fa250_0;
    %ix/getv 4, v00000151812fa570_0;
    %shiftr 4;
    %jmp/0 T_5.18, 8;
 ; End of false expr.
    %blend;
T_5.18;
    %store/vec4 v00000151812fbf10_0, 0, 32;
    %jmp T_5.12;
T_5.10 ;
    %load/vec4 v00000151812fa250_0;
    %load/vec4 v00000151812fa2f0_0;
    %sub;
    %store/vec4 v00000151812fbf10_0, 0, 32;
    %jmp T_5.12;
T_5.12 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000151812a2de0;
T_6 ;
    %wait E_0000015181291040;
    %load/vec4 v00000151812fa610_0;
    %parti/s 5, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000151812fbab0_0, 0, 8;
    %jmp T_6.8;
T_6.0 ;
    %pushi/vec4 133, 0, 8;
    %store/vec4 v00000151812fbab0_0, 0, 8;
    %jmp T_6.8;
T_6.1 ;
    %pushi/vec4 79, 3, 8;
    %store/vec4 v00000151812fbab0_0, 0, 8;
    %jmp T_6.8;
T_6.2 ;
    %pushi/vec4 19, 3, 8;
    %store/vec4 v00000151812fbab0_0, 0, 8;
    %jmp T_6.8;
T_6.3 ;
    %pushi/vec4 132, 0, 8;
    %store/vec4 v00000151812fbab0_0, 0, 8;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 185, 56, 8;
    %store/vec4 v00000151812fbab0_0, 0, 8;
    %jmp T_6.8;
T_6.5 ;
    %pushi/vec4 158, 4, 8;
    %store/vec4 v00000151812fbab0_0, 0, 8;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 159, 4, 8;
    %store/vec4 v00000151812fbab0_0, 0, 8;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000151812a2de0;
T_7 ;
    %wait E_00000151812919c0;
    %load/vec4 v00000151812fa610_0;
    %parti/s 5, 2, 3;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000151812fabb0_0, 0, 4;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v00000151812fa110_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_7.4, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %load/vec4 v00000151812fa110_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 9, 4;
    %jmp/0 T_7.6, 9;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_7.7, 9;
T_7.6 ; End of true expr.
    %load/vec4 v00000151812fa110_0;
    %cmpi/e 3, 0, 3;
    %flag_mov 10, 4;
    %jmp/0 T_7.8, 10;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_7.9, 10;
T_7.8 ; End of true expr.
    %load/vec4 v00000151812fa110_0;
    %cmpi/e 4, 0, 3;
    %flag_mov 11, 4;
    %jmp/0 T_7.10, 11;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_7.11, 11;
T_7.10 ; End of true expr.
    %load/vec4 v00000151812fa110_0;
    %cmpi/e 6, 0, 3;
    %flag_mov 12, 4;
    %jmp/0 T_7.12, 12;
    %pushi/vec4 4, 0, 4;
    %jmp/1 T_7.13, 12;
T_7.12 ; End of true expr.
    %load/vec4 v00000151812fa110_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 13, 4;
    %jmp/0 T_7.14, 13;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.15, 13;
T_7.14 ; End of true expr.
    %load/vec4 v00000151812fa110_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 14, 4;
    %jmp/0 T_7.16, 14;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_7.17, 14;
T_7.16 ; End of true expr.
    %pushi/vec4 7, 0, 4;
    %jmp/0 T_7.17, 14;
 ; End of false expr.
    %blend;
T_7.17;
    %jmp/0 T_7.15, 13;
 ; End of false expr.
    %blend;
T_7.15;
    %jmp/0 T_7.13, 12;
 ; End of false expr.
    %blend;
T_7.13;
    %jmp/0 T_7.11, 11;
 ; End of false expr.
    %blend;
T_7.11;
    %jmp/0 T_7.9, 10;
 ; End of false expr.
    %blend;
T_7.9;
    %jmp/0 T_7.7, 9;
 ; End of false expr.
    %blend;
T_7.7;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %store/vec4 v00000151812fabb0_0, 0, 4;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v00000151812fa110_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_7.18, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_7.19, 8;
T_7.18 ; End of true expr.
    %load/vec4 v00000151812fa110_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 9, 4;
    %jmp/0 T_7.20, 9;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_7.21, 9;
T_7.20 ; End of true expr.
    %load/vec4 v00000151812fa110_0;
    %cmpi/e 3, 0, 3;
    %flag_mov 10, 4;
    %jmp/0 T_7.22, 10;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_7.23, 10;
T_7.22 ; End of true expr.
    %load/vec4 v00000151812fa110_0;
    %cmpi/e 4, 0, 3;
    %flag_mov 11, 4;
    %jmp/0 T_7.24, 11;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_7.25, 11;
T_7.24 ; End of true expr.
    %load/vec4 v00000151812fa110_0;
    %cmpi/e 5, 0, 3;
    %flag_mov 12, 4;
    %jmp/0 T_7.26, 12;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_7.27, 12;
T_7.26 ; End of true expr.
    %load/vec4 v00000151812fa110_0;
    %cmpi/e 6, 0, 3;
    %flag_mov 13, 4;
    %jmp/0 T_7.28, 13;
    %pushi/vec4 4, 0, 4;
    %jmp/1 T_7.29, 13;
T_7.28 ; End of true expr.
    %load/vec4 v00000151812fa110_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 14, 4;
    %jmp/0 T_7.30, 14;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.31, 14;
T_7.30 ; End of true expr.
    %load/vec4 v00000151812fbdd0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 15;
    %jmp/0 T_7.32, 15;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_7.33, 15;
T_7.32 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_7.33, 15;
 ; End of false expr.
    %blend;
T_7.33;
    %jmp/0 T_7.31, 14;
 ; End of false expr.
    %blend;
T_7.31;
    %jmp/0 T_7.29, 13;
 ; End of false expr.
    %blend;
T_7.29;
    %jmp/0 T_7.27, 12;
 ; End of false expr.
    %blend;
T_7.27;
    %jmp/0 T_7.25, 11;
 ; End of false expr.
    %blend;
T_7.25;
    %jmp/0 T_7.23, 10;
 ; End of false expr.
    %blend;
T_7.23;
    %jmp/0 T_7.21, 9;
 ; End of false expr.
    %blend;
T_7.21;
    %jmp/0 T_7.19, 8;
 ; End of false expr.
    %blend;
T_7.19;
    %store/vec4 v00000151812fabb0_0, 0, 4;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001518126ec30;
T_8 ;
    %vpi_call 11 11 "$readmemh", "./rtl/code.txt", v0000015181300df0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000015181272500;
T_9 ;
    %wait E_0000015181290d00;
    %load/vec4 v00000151812fa390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v00000151812fa1b0_0;
    %ix/getv 3, v00000151812fa6b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000151812fa7f0, 0, 4;
    %vpi_call 5 15 "$display", "DEBUG: STORE INSTUCTION, wrote value: %i", v00000151812fa1b0_0 {0 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call 5 17 "$display", "DEBUG: load INSTUCTION, read value: %i", &A<v00000151812fa7f0, v00000151812fa6b0_0 > {0 0 0};
    %ix/getv 4, v00000151812fa6b0_0;
    %load/vec4a v00000151812fa7f0, 4;
    %assign/vec4 v00000151812fa9d0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000015181294cc0;
T_10 ;
    %vpi_call 2 14 "$dumpfile", "leoRV.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000015181294cc0 {0 0 0};
    %vpi_call 2 16 "$display", "Starting leoRV simulation" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000015181294cc0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000151813005d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015181301070_0, 0;
    %delay 70, 0;
    %vpi_call 2 23 "$finish", 32'sb00000000000000000000000000000010 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0000015181294cc0;
T_12 ;
    %delay 10, 0;
    %load/vec4 v00000151813005d0_0;
    %inv;
    %assign/vec4 v00000151813005d0_0, 0;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "./tb/top_level_tb.v";
    "./rtl/top_level.v";
    "./rtl/cu.v";
    "./rtl/dmem.v";
    "./rtl/datapath.v";
    "./rtl/alu.v";
    "./rtl/instr_fetch.v";
    "./rtl/regsfile.v";
    "./rtl/sign_extend.v";
    "./rtl/imem.v";
