$date
	Wed Aug 28 15:39:12 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_oneToSixteen $end
$var wire 16 ! out [15:0] $end
$var reg 1 " in $end
$var reg 4 # selector [3:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 #
1"
b10 !
$end
#10
b1000000000000000 !
b1111 #
#20
b0 !
0"
b1010 #
#30
