
NUCLEO-G431RB-MSC_Shell.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008908  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e4  08008ae8  08008ae8  00018ae8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008dcc  08008dcc  00020210  2**0
                  CONTENTS
  4 .ARM          00000008  08008dcc  08008dcc  00018dcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008dd4  08008dd4  00020210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008dd4  08008dd4  00018dd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008dd8  08008dd8  00018dd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000210  20000000  08008ddc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000218  20000210  08008fec  00020210  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000428  08008fec  00020428  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001946e  00000000  00000000  00020240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002dc0  00000000  00000000  000396ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001538  00000000  00000000  0003c470  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001420  00000000  00000000  0003d9a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000212ce  00000000  00000000  0003edc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017477  00000000  00000000  00060096  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dcd34  00000000  00000000  0007750d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00154241  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000067a0  00000000  00000000  00154294  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000210 	.word	0x20000210
 80001fc:	00000000 	.word	0x00000000
 8000200:	08008ad0 	.word	0x08008ad0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000214 	.word	0x20000214
 800021c:	08008ad0 	.word	0x08008ad0

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b974 	b.w	80005e0 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	468e      	mov	lr, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	d14d      	bne.n	80003ba <__udivmoddi4+0xaa>
 800031e:	428a      	cmp	r2, r1
 8000320:	4694      	mov	ip, r2
 8000322:	d969      	bls.n	80003f8 <__udivmoddi4+0xe8>
 8000324:	fab2 f282 	clz	r2, r2
 8000328:	b152      	cbz	r2, 8000340 <__udivmoddi4+0x30>
 800032a:	fa01 f302 	lsl.w	r3, r1, r2
 800032e:	f1c2 0120 	rsb	r1, r2, #32
 8000332:	fa20 f101 	lsr.w	r1, r0, r1
 8000336:	fa0c fc02 	lsl.w	ip, ip, r2
 800033a:	ea41 0e03 	orr.w	lr, r1, r3
 800033e:	4094      	lsls	r4, r2
 8000340:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000344:	0c21      	lsrs	r1, r4, #16
 8000346:	fbbe f6f8 	udiv	r6, lr, r8
 800034a:	fa1f f78c 	uxth.w	r7, ip
 800034e:	fb08 e316 	mls	r3, r8, r6, lr
 8000352:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000356:	fb06 f107 	mul.w	r1, r6, r7
 800035a:	4299      	cmp	r1, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x64>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f106 30ff 	add.w	r0, r6, #4294967295
 8000366:	f080 811f 	bcs.w	80005a8 <__udivmoddi4+0x298>
 800036a:	4299      	cmp	r1, r3
 800036c:	f240 811c 	bls.w	80005a8 <__udivmoddi4+0x298>
 8000370:	3e02      	subs	r6, #2
 8000372:	4463      	add	r3, ip
 8000374:	1a5b      	subs	r3, r3, r1
 8000376:	b2a4      	uxth	r4, r4
 8000378:	fbb3 f0f8 	udiv	r0, r3, r8
 800037c:	fb08 3310 	mls	r3, r8, r0, r3
 8000380:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000384:	fb00 f707 	mul.w	r7, r0, r7
 8000388:	42a7      	cmp	r7, r4
 800038a:	d90a      	bls.n	80003a2 <__udivmoddi4+0x92>
 800038c:	eb1c 0404 	adds.w	r4, ip, r4
 8000390:	f100 33ff 	add.w	r3, r0, #4294967295
 8000394:	f080 810a 	bcs.w	80005ac <__udivmoddi4+0x29c>
 8000398:	42a7      	cmp	r7, r4
 800039a:	f240 8107 	bls.w	80005ac <__udivmoddi4+0x29c>
 800039e:	4464      	add	r4, ip
 80003a0:	3802      	subs	r0, #2
 80003a2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003a6:	1be4      	subs	r4, r4, r7
 80003a8:	2600      	movs	r6, #0
 80003aa:	b11d      	cbz	r5, 80003b4 <__udivmoddi4+0xa4>
 80003ac:	40d4      	lsrs	r4, r2
 80003ae:	2300      	movs	r3, #0
 80003b0:	e9c5 4300 	strd	r4, r3, [r5]
 80003b4:	4631      	mov	r1, r6
 80003b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d909      	bls.n	80003d2 <__udivmoddi4+0xc2>
 80003be:	2d00      	cmp	r5, #0
 80003c0:	f000 80ef 	beq.w	80005a2 <__udivmoddi4+0x292>
 80003c4:	2600      	movs	r6, #0
 80003c6:	e9c5 0100 	strd	r0, r1, [r5]
 80003ca:	4630      	mov	r0, r6
 80003cc:	4631      	mov	r1, r6
 80003ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d2:	fab3 f683 	clz	r6, r3
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	d14a      	bne.n	8000470 <__udivmoddi4+0x160>
 80003da:	428b      	cmp	r3, r1
 80003dc:	d302      	bcc.n	80003e4 <__udivmoddi4+0xd4>
 80003de:	4282      	cmp	r2, r0
 80003e0:	f200 80f9 	bhi.w	80005d6 <__udivmoddi4+0x2c6>
 80003e4:	1a84      	subs	r4, r0, r2
 80003e6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ea:	2001      	movs	r0, #1
 80003ec:	469e      	mov	lr, r3
 80003ee:	2d00      	cmp	r5, #0
 80003f0:	d0e0      	beq.n	80003b4 <__udivmoddi4+0xa4>
 80003f2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003f6:	e7dd      	b.n	80003b4 <__udivmoddi4+0xa4>
 80003f8:	b902      	cbnz	r2, 80003fc <__udivmoddi4+0xec>
 80003fa:	deff      	udf	#255	; 0xff
 80003fc:	fab2 f282 	clz	r2, r2
 8000400:	2a00      	cmp	r2, #0
 8000402:	f040 8092 	bne.w	800052a <__udivmoddi4+0x21a>
 8000406:	eba1 010c 	sub.w	r1, r1, ip
 800040a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800040e:	fa1f fe8c 	uxth.w	lr, ip
 8000412:	2601      	movs	r6, #1
 8000414:	0c20      	lsrs	r0, r4, #16
 8000416:	fbb1 f3f7 	udiv	r3, r1, r7
 800041a:	fb07 1113 	mls	r1, r7, r3, r1
 800041e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000422:	fb0e f003 	mul.w	r0, lr, r3
 8000426:	4288      	cmp	r0, r1
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x12c>
 800042a:	eb1c 0101 	adds.w	r1, ip, r1
 800042e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x12a>
 8000434:	4288      	cmp	r0, r1
 8000436:	f200 80cb 	bhi.w	80005d0 <__udivmoddi4+0x2c0>
 800043a:	4643      	mov	r3, r8
 800043c:	1a09      	subs	r1, r1, r0
 800043e:	b2a4      	uxth	r4, r4
 8000440:	fbb1 f0f7 	udiv	r0, r1, r7
 8000444:	fb07 1110 	mls	r1, r7, r0, r1
 8000448:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800044c:	fb0e fe00 	mul.w	lr, lr, r0
 8000450:	45a6      	cmp	lr, r4
 8000452:	d908      	bls.n	8000466 <__udivmoddi4+0x156>
 8000454:	eb1c 0404 	adds.w	r4, ip, r4
 8000458:	f100 31ff 	add.w	r1, r0, #4294967295
 800045c:	d202      	bcs.n	8000464 <__udivmoddi4+0x154>
 800045e:	45a6      	cmp	lr, r4
 8000460:	f200 80bb 	bhi.w	80005da <__udivmoddi4+0x2ca>
 8000464:	4608      	mov	r0, r1
 8000466:	eba4 040e 	sub.w	r4, r4, lr
 800046a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800046e:	e79c      	b.n	80003aa <__udivmoddi4+0x9a>
 8000470:	f1c6 0720 	rsb	r7, r6, #32
 8000474:	40b3      	lsls	r3, r6
 8000476:	fa22 fc07 	lsr.w	ip, r2, r7
 800047a:	ea4c 0c03 	orr.w	ip, ip, r3
 800047e:	fa20 f407 	lsr.w	r4, r0, r7
 8000482:	fa01 f306 	lsl.w	r3, r1, r6
 8000486:	431c      	orrs	r4, r3
 8000488:	40f9      	lsrs	r1, r7
 800048a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800048e:	fa00 f306 	lsl.w	r3, r0, r6
 8000492:	fbb1 f8f9 	udiv	r8, r1, r9
 8000496:	0c20      	lsrs	r0, r4, #16
 8000498:	fa1f fe8c 	uxth.w	lr, ip
 800049c:	fb09 1118 	mls	r1, r9, r8, r1
 80004a0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004a4:	fb08 f00e 	mul.w	r0, r8, lr
 80004a8:	4288      	cmp	r0, r1
 80004aa:	fa02 f206 	lsl.w	r2, r2, r6
 80004ae:	d90b      	bls.n	80004c8 <__udivmoddi4+0x1b8>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f108 3aff 	add.w	sl, r8, #4294967295
 80004b8:	f080 8088 	bcs.w	80005cc <__udivmoddi4+0x2bc>
 80004bc:	4288      	cmp	r0, r1
 80004be:	f240 8085 	bls.w	80005cc <__udivmoddi4+0x2bc>
 80004c2:	f1a8 0802 	sub.w	r8, r8, #2
 80004c6:	4461      	add	r1, ip
 80004c8:	1a09      	subs	r1, r1, r0
 80004ca:	b2a4      	uxth	r4, r4
 80004cc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004d0:	fb09 1110 	mls	r1, r9, r0, r1
 80004d4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004d8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004dc:	458e      	cmp	lr, r1
 80004de:	d908      	bls.n	80004f2 <__udivmoddi4+0x1e2>
 80004e0:	eb1c 0101 	adds.w	r1, ip, r1
 80004e4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004e8:	d26c      	bcs.n	80005c4 <__udivmoddi4+0x2b4>
 80004ea:	458e      	cmp	lr, r1
 80004ec:	d96a      	bls.n	80005c4 <__udivmoddi4+0x2b4>
 80004ee:	3802      	subs	r0, #2
 80004f0:	4461      	add	r1, ip
 80004f2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004f6:	fba0 9402 	umull	r9, r4, r0, r2
 80004fa:	eba1 010e 	sub.w	r1, r1, lr
 80004fe:	42a1      	cmp	r1, r4
 8000500:	46c8      	mov	r8, r9
 8000502:	46a6      	mov	lr, r4
 8000504:	d356      	bcc.n	80005b4 <__udivmoddi4+0x2a4>
 8000506:	d053      	beq.n	80005b0 <__udivmoddi4+0x2a0>
 8000508:	b15d      	cbz	r5, 8000522 <__udivmoddi4+0x212>
 800050a:	ebb3 0208 	subs.w	r2, r3, r8
 800050e:	eb61 010e 	sbc.w	r1, r1, lr
 8000512:	fa01 f707 	lsl.w	r7, r1, r7
 8000516:	fa22 f306 	lsr.w	r3, r2, r6
 800051a:	40f1      	lsrs	r1, r6
 800051c:	431f      	orrs	r7, r3
 800051e:	e9c5 7100 	strd	r7, r1, [r5]
 8000522:	2600      	movs	r6, #0
 8000524:	4631      	mov	r1, r6
 8000526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	40d8      	lsrs	r0, r3
 8000530:	fa0c fc02 	lsl.w	ip, ip, r2
 8000534:	fa21 f303 	lsr.w	r3, r1, r3
 8000538:	4091      	lsls	r1, r2
 800053a:	4301      	orrs	r1, r0
 800053c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000540:	fa1f fe8c 	uxth.w	lr, ip
 8000544:	fbb3 f0f7 	udiv	r0, r3, r7
 8000548:	fb07 3610 	mls	r6, r7, r0, r3
 800054c:	0c0b      	lsrs	r3, r1, #16
 800054e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000552:	fb00 f60e 	mul.w	r6, r0, lr
 8000556:	429e      	cmp	r6, r3
 8000558:	fa04 f402 	lsl.w	r4, r4, r2
 800055c:	d908      	bls.n	8000570 <__udivmoddi4+0x260>
 800055e:	eb1c 0303 	adds.w	r3, ip, r3
 8000562:	f100 38ff 	add.w	r8, r0, #4294967295
 8000566:	d22f      	bcs.n	80005c8 <__udivmoddi4+0x2b8>
 8000568:	429e      	cmp	r6, r3
 800056a:	d92d      	bls.n	80005c8 <__udivmoddi4+0x2b8>
 800056c:	3802      	subs	r0, #2
 800056e:	4463      	add	r3, ip
 8000570:	1b9b      	subs	r3, r3, r6
 8000572:	b289      	uxth	r1, r1
 8000574:	fbb3 f6f7 	udiv	r6, r3, r7
 8000578:	fb07 3316 	mls	r3, r7, r6, r3
 800057c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000580:	fb06 f30e 	mul.w	r3, r6, lr
 8000584:	428b      	cmp	r3, r1
 8000586:	d908      	bls.n	800059a <__udivmoddi4+0x28a>
 8000588:	eb1c 0101 	adds.w	r1, ip, r1
 800058c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000590:	d216      	bcs.n	80005c0 <__udivmoddi4+0x2b0>
 8000592:	428b      	cmp	r3, r1
 8000594:	d914      	bls.n	80005c0 <__udivmoddi4+0x2b0>
 8000596:	3e02      	subs	r6, #2
 8000598:	4461      	add	r1, ip
 800059a:	1ac9      	subs	r1, r1, r3
 800059c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005a0:	e738      	b.n	8000414 <__udivmoddi4+0x104>
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e705      	b.n	80003b4 <__udivmoddi4+0xa4>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e3      	b.n	8000374 <__udivmoddi4+0x64>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6f8      	b.n	80003a2 <__udivmoddi4+0x92>
 80005b0:	454b      	cmp	r3, r9
 80005b2:	d2a9      	bcs.n	8000508 <__udivmoddi4+0x1f8>
 80005b4:	ebb9 0802 	subs.w	r8, r9, r2
 80005b8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005bc:	3801      	subs	r0, #1
 80005be:	e7a3      	b.n	8000508 <__udivmoddi4+0x1f8>
 80005c0:	4646      	mov	r6, r8
 80005c2:	e7ea      	b.n	800059a <__udivmoddi4+0x28a>
 80005c4:	4620      	mov	r0, r4
 80005c6:	e794      	b.n	80004f2 <__udivmoddi4+0x1e2>
 80005c8:	4640      	mov	r0, r8
 80005ca:	e7d1      	b.n	8000570 <__udivmoddi4+0x260>
 80005cc:	46d0      	mov	r8, sl
 80005ce:	e77b      	b.n	80004c8 <__udivmoddi4+0x1b8>
 80005d0:	3b02      	subs	r3, #2
 80005d2:	4461      	add	r1, ip
 80005d4:	e732      	b.n	800043c <__udivmoddi4+0x12c>
 80005d6:	4630      	mov	r0, r6
 80005d8:	e709      	b.n	80003ee <__udivmoddi4+0xde>
 80005da:	4464      	add	r4, ip
 80005dc:	3802      	subs	r0, #2
 80005de:	e742      	b.n	8000466 <__udivmoddi4+0x156>

080005e0 <__aeabi_idiv0>:
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop

080005e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b09e      	sub	sp, #120	; 0x78
 80005e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	char	 	cmdBuffer[CMD_BUFFER_SIZE];
	int 		idx_cmd;
	char* 		argv[MAX_ARGS];
	int		 	argc = 0;
 80005ea:	2300      	movs	r3, #0
 80005ec:	673b      	str	r3, [r7, #112]	; 0x70
	char*		token;
	int 		newCmdReady = 0;
 80005ee:	2300      	movs	r3, #0
 80005f0:	66bb      	str	r3, [r7, #104]	; 0x68
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005f2:	f000 ff24 	bl	800143e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005f6:	f000 f9d5 	bl	80009a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005fa:	f000 fba3 	bl	8000d44 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005fe:	f000 fb55 	bl	8000cac <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8000602:	f000 fa93 	bl	8000b2c <MX_TIM1_Init>
  MX_ADC1_Init();
 8000606:	f000 fa19 	bl	8000a3c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
	memset(argv,NULL,MAX_ARGS*sizeof(char*));
 800060a:	463b      	mov	r3, r7
 800060c:	2224      	movs	r2, #36	; 0x24
 800060e:	2100      	movs	r1, #0
 8000610:	4618      	mov	r0, r3
 8000612:	f006 ff97 	bl	8007544 <memset>
	memset(cmdBuffer,NULL,CMD_BUFFER_SIZE*sizeof(char));
 8000616:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800061a:	2240      	movs	r2, #64	; 0x40
 800061c:	2100      	movs	r1, #0
 800061e:	4618      	mov	r0, r3
 8000620:	f006 ff90 	bl	8007544 <memset>
 8000624:	4b9e      	ldr	r3, [pc, #632]	; (80008a0 <main+0x2bc>)
 8000626:	2200      	movs	r2, #0
 8000628:	701a      	strb	r2, [r3, #0]
	memset(uartRxBuffer,NULL,UART_RX_BUFFER_SIZE*sizeof(char));
	memset(uartTxBuffer,NULL,UART_TX_BUFFER_SIZE*sizeof(char));
 800062a:	2240      	movs	r2, #64	; 0x40
 800062c:	2100      	movs	r1, #0
 800062e:	489d      	ldr	r0, [pc, #628]	; (80008a4 <main+0x2c0>)
 8000630:	f006 ff88 	bl	8007544 <memset>

	HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 8000634:	2201      	movs	r2, #1
 8000636:	499a      	ldr	r1, [pc, #616]	; (80008a0 <main+0x2bc>)
 8000638:	489b      	ldr	r0, [pc, #620]	; (80008a8 <main+0x2c4>)
 800063a:	f004 fff5 	bl	8005628 <HAL_UART_Receive_IT>
	HAL_Delay(10);
 800063e:	200a      	movs	r0, #10
 8000640:	f000 ff34 	bl	80014ac <HAL_Delay>
	HAL_UART_Transmit(&huart2, started, sizeof(started), HAL_MAX_DELAY);
 8000644:	f04f 33ff 	mov.w	r3, #4294967295
 8000648:	2266      	movs	r2, #102	; 0x66
 800064a:	4998      	ldr	r1, [pc, #608]	; (80008ac <main+0x2c8>)
 800064c:	4896      	ldr	r0, [pc, #600]	; (80008a8 <main+0x2c4>)
 800064e:	f004 ff54 	bl	80054fa <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, prompt, sizeof(prompt), HAL_MAX_DELAY);
 8000652:	f04f 33ff 	mov.w	r3, #4294967295
 8000656:	2218      	movs	r2, #24
 8000658:	4995      	ldr	r1, [pc, #596]	; (80008b0 <main+0x2cc>)
 800065a:	4893      	ldr	r0, [pc, #588]	; (80008a8 <main+0x2c4>)
 800065c:	f004 ff4d 	bl	80054fa <HAL_UART_Transmit>


	//Timers start
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000660:	2100      	movs	r1, #0
 8000662:	4894      	ldr	r0, [pc, #592]	; (80008b4 <main+0x2d0>)
 8000664:	f003 fbba 	bl	8003ddc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000668:	2104      	movs	r1, #4
 800066a:	4892      	ldr	r0, [pc, #584]	; (80008b4 <main+0x2d0>)
 800066c:	f003 fbb6 	bl	8003ddc <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8000670:	2100      	movs	r1, #0
 8000672:	4890      	ldr	r0, [pc, #576]	; (80008b4 <main+0x2d0>)
 8000674:	f004 fcb0 	bl	8004fd8 <HAL_TIMEx_PWMN_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8000678:	2104      	movs	r1, #4
 800067a:	488e      	ldr	r0, [pc, #568]	; (80008b4 <main+0x2d0>)
 800067c:	f004 fcac 	bl	8004fd8 <HAL_TIMEx_PWMN_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		// uartRxReceived is set to 1 when a new character is received on uart 1
		if(uartRxReceived){
 8000680:	4b8d      	ldr	r3, [pc, #564]	; (80008b8 <main+0x2d4>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	2b00      	cmp	r3, #0
 8000686:	d06e      	beq.n	8000766 <main+0x182>
			switch(uartRxBuffer[0]){
 8000688:	4b85      	ldr	r3, [pc, #532]	; (80008a0 <main+0x2bc>)
 800068a:	781b      	ldrb	r3, [r3, #0]
 800068c:	2b0d      	cmp	r3, #13
 800068e:	d002      	beq.n	8000696 <main+0xb2>
 8000690:	2b7f      	cmp	r3, #127	; 0x7f
 8000692:	d045      	beq.n	8000720 <main+0x13c>
 8000694:	e054      	b.n	8000740 <main+0x15c>
			// Nouvelle ligne, instruction à traiter
			case ASCII_CR:
				HAL_UART_Transmit(&huart2, newline, sizeof(newline), HAL_MAX_DELAY);
 8000696:	f04f 33ff 	mov.w	r3, #4294967295
 800069a:	2203      	movs	r2, #3
 800069c:	4987      	ldr	r1, [pc, #540]	; (80008bc <main+0x2d8>)
 800069e:	4882      	ldr	r0, [pc, #520]	; (80008a8 <main+0x2c4>)
 80006a0:	f004 ff2b 	bl	80054fa <HAL_UART_Transmit>
				cmdBuffer[idx_cmd] = '\0';
 80006a4:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80006a8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80006aa:	4413      	add	r3, r2
 80006ac:	2200      	movs	r2, #0
 80006ae:	701a      	strb	r2, [r3, #0]
				argc = 0;
 80006b0:	2300      	movs	r3, #0
 80006b2:	673b      	str	r3, [r7, #112]	; 0x70
				token = strtok(cmdBuffer, " ");
 80006b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80006b8:	4981      	ldr	r1, [pc, #516]	; (80008c0 <main+0x2dc>)
 80006ba:	4618      	mov	r0, r3
 80006bc:	f006 ff6a 	bl	8007594 <strtok>
 80006c0:	4603      	mov	r3, r0
 80006c2:	66fb      	str	r3, [r7, #108]	; 0x6c
				while(token!=NULL){
 80006c4:	e00e      	b.n	80006e4 <main+0x100>
					argv[argc++] = token;
 80006c6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80006c8:	1c5a      	adds	r2, r3, #1
 80006ca:	673a      	str	r2, [r7, #112]	; 0x70
 80006cc:	009b      	lsls	r3, r3, #2
 80006ce:	3378      	adds	r3, #120	; 0x78
 80006d0:	443b      	add	r3, r7
 80006d2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80006d4:	f843 2c78 	str.w	r2, [r3, #-120]
					token = strtok(NULL, " ");
 80006d8:	4979      	ldr	r1, [pc, #484]	; (80008c0 <main+0x2dc>)
 80006da:	2000      	movs	r0, #0
 80006dc:	f006 ff5a 	bl	8007594 <strtok>
 80006e0:	4603      	mov	r3, r0
 80006e2:	66fb      	str	r3, [r7, #108]	; 0x6c
				while(token!=NULL){
 80006e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d1ed      	bne.n	80006c6 <main+0xe2>
				}

				//requested echo transmission to check characters

				HAL_UART_Transmit(&huart2, "\r\n ", sizeof("\r\n "), HAL_MAX_DELAY);
 80006ea:	f04f 33ff 	mov.w	r3, #4294967295
 80006ee:	2204      	movs	r2, #4
 80006f0:	4974      	ldr	r1, [pc, #464]	; (80008c4 <main+0x2e0>)
 80006f2:	486d      	ldr	r0, [pc, #436]	; (80008a8 <main+0x2c4>)
 80006f4:	f004 ff01 	bl	80054fa <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart2, cmdBuffer, sizeof(cmdBuffer), HAL_MAX_DELAY);
 80006f8:	f107 0124 	add.w	r1, r7, #36	; 0x24
 80006fc:	f04f 33ff 	mov.w	r3, #4294967295
 8000700:	2240      	movs	r2, #64	; 0x40
 8000702:	4869      	ldr	r0, [pc, #420]	; (80008a8 <main+0x2c4>)
 8000704:	f004 fef9 	bl	80054fa <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart2, "\r\n ", sizeof("\r\n "), HAL_MAX_DELAY);
 8000708:	f04f 33ff 	mov.w	r3, #4294967295
 800070c:	2204      	movs	r2, #4
 800070e:	496d      	ldr	r1, [pc, #436]	; (80008c4 <main+0x2e0>)
 8000710:	4865      	ldr	r0, [pc, #404]	; (80008a8 <main+0x2c4>)
 8000712:	f004 fef2 	bl	80054fa <HAL_UART_Transmit>

				idx_cmd = 0;
 8000716:	2300      	movs	r3, #0
 8000718:	677b      	str	r3, [r7, #116]	; 0x74
				newCmdReady = 1;
 800071a:	2301      	movs	r3, #1
 800071c:	66bb      	str	r3, [r7, #104]	; 0x68
				break;
 800071e:	e01f      	b.n	8000760 <main+0x17c>
				// Suppression du dernier caractère
			case ASCII_DEL:
				cmdBuffer[idx_cmd--] = '\0';
 8000720:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000722:	1e5a      	subs	r2, r3, #1
 8000724:	677a      	str	r2, [r7, #116]	; 0x74
 8000726:	3378      	adds	r3, #120	; 0x78
 8000728:	443b      	add	r3, r7
 800072a:	2200      	movs	r2, #0
 800072c:	f803 2c54 	strb.w	r2, [r3, #-84]
				HAL_UART_Transmit(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE, HAL_MAX_DELAY);
 8000730:	f04f 33ff 	mov.w	r3, #4294967295
 8000734:	2201      	movs	r2, #1
 8000736:	495a      	ldr	r1, [pc, #360]	; (80008a0 <main+0x2bc>)
 8000738:	485b      	ldr	r0, [pc, #364]	; (80008a8 <main+0x2c4>)
 800073a:	f004 fede 	bl	80054fa <HAL_UART_Transmit>
				break;
 800073e:	e00f      	b.n	8000760 <main+0x17c>
				// Nouveau caractère
			default:
				cmdBuffer[idx_cmd++] = uartRxBuffer[0];
 8000740:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000742:	1c5a      	adds	r2, r3, #1
 8000744:	677a      	str	r2, [r7, #116]	; 0x74
 8000746:	4a56      	ldr	r2, [pc, #344]	; (80008a0 <main+0x2bc>)
 8000748:	7812      	ldrb	r2, [r2, #0]
 800074a:	3378      	adds	r3, #120	; 0x78
 800074c:	443b      	add	r3, r7
 800074e:	f803 2c54 	strb.w	r2, [r3, #-84]
				HAL_UART_Transmit(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE, HAL_MAX_DELAY);
 8000752:	f04f 33ff 	mov.w	r3, #4294967295
 8000756:	2201      	movs	r2, #1
 8000758:	4951      	ldr	r1, [pc, #324]	; (80008a0 <main+0x2bc>)
 800075a:	4853      	ldr	r0, [pc, #332]	; (80008a8 <main+0x2c4>)
 800075c:	f004 fecd 	bl	80054fa <HAL_UART_Transmit>
			}
			uartRxReceived = 0;
 8000760:	4b55      	ldr	r3, [pc, #340]	; (80008b8 <main+0x2d4>)
 8000762:	2200      	movs	r2, #0
 8000764:	601a      	str	r2, [r3, #0]
		}

		if(newCmdReady){
 8000766:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000768:	2b00      	cmp	r3, #0
 800076a:	d089      	beq.n	8000680 <main+0x9c>
			if(strcmp(argv[0],"set")==0){
 800076c:	683b      	ldr	r3, [r7, #0]
 800076e:	4956      	ldr	r1, [pc, #344]	; (80008c8 <main+0x2e4>)
 8000770:	4618      	mov	r0, r3
 8000772:	f7ff fd55 	bl	8000220 <strcmp>
 8000776:	4603      	mov	r3, r0
 8000778:	2b00      	cmp	r3, #0
 800077a:	d12d      	bne.n	80007d8 <main+0x1f4>
				if(strcmp(argv[1],"PA5")==0){
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	4953      	ldr	r1, [pc, #332]	; (80008cc <main+0x2e8>)
 8000780:	4618      	mov	r0, r3
 8000782:	f7ff fd4d 	bl	8000220 <strcmp>
 8000786:	4603      	mov	r3, r0
 8000788:	2b00      	cmp	r3, #0
 800078a:	d11d      	bne.n	80007c8 <main+0x1e4>
					HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, atoi(argv[2]));
 800078c:	68bb      	ldr	r3, [r7, #8]
 800078e:	4618      	mov	r0, r3
 8000790:	f006 feaa 	bl	80074e8 <atoi>
 8000794:	4603      	mov	r3, r0
 8000796:	b2db      	uxtb	r3, r3
 8000798:	461a      	mov	r2, r3
 800079a:	2120      	movs	r1, #32
 800079c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007a0:	f002 f9e6 	bl	8002b70 <HAL_GPIO_WritePin>
					sprintf(uartTxBuffer,"Switch on/off led : %d\r\n",atoi(argv[2]));
 80007a4:	68bb      	ldr	r3, [r7, #8]
 80007a6:	4618      	mov	r0, r3
 80007a8:	f006 fe9e 	bl	80074e8 <atoi>
 80007ac:	4603      	mov	r3, r0
 80007ae:	461a      	mov	r2, r3
 80007b0:	4947      	ldr	r1, [pc, #284]	; (80008d0 <main+0x2ec>)
 80007b2:	483c      	ldr	r0, [pc, #240]	; (80008a4 <main+0x2c0>)
 80007b4:	f006 fece 	bl	8007554 <siprintf>
					HAL_UART_Transmit(&huart2, uartTxBuffer, 32, HAL_MAX_DELAY);
 80007b8:	f04f 33ff 	mov.w	r3, #4294967295
 80007bc:	2220      	movs	r2, #32
 80007be:	4939      	ldr	r1, [pc, #228]	; (80008a4 <main+0x2c0>)
 80007c0:	4839      	ldr	r0, [pc, #228]	; (80008a8 <main+0x2c4>)
 80007c2:	f004 fe9a 	bl	80054fa <HAL_UART_Transmit>
 80007c6:	e0d1      	b.n	800096c <main+0x388>
				}
				else{
					HAL_UART_Transmit(&huart2, cmdNotFound, sizeof(cmdNotFound), HAL_MAX_DELAY);
 80007c8:	f04f 33ff 	mov.w	r3, #4294967295
 80007cc:	2214      	movs	r2, #20
 80007ce:	4941      	ldr	r1, [pc, #260]	; (80008d4 <main+0x2f0>)
 80007d0:	4835      	ldr	r0, [pc, #212]	; (80008a8 <main+0x2c4>)
 80007d2:	f004 fe92 	bl	80054fa <HAL_UART_Transmit>
 80007d6:	e0c9      	b.n	800096c <main+0x388>
				}
			}
			else if(strcmp(argv[0],"get")==0)
 80007d8:	683b      	ldr	r3, [r7, #0]
 80007da:	493f      	ldr	r1, [pc, #252]	; (80008d8 <main+0x2f4>)
 80007dc:	4618      	mov	r0, r3
 80007de:	f7ff fd1f 	bl	8000220 <strcmp>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d107      	bne.n	80007f8 <main+0x214>
			{
				HAL_UART_Transmit(&huart2, cmdNotFound, sizeof(cmdNotFound), HAL_MAX_DELAY);
 80007e8:	f04f 33ff 	mov.w	r3, #4294967295
 80007ec:	2214      	movs	r2, #20
 80007ee:	4939      	ldr	r1, [pc, #228]	; (80008d4 <main+0x2f0>)
 80007f0:	482d      	ldr	r0, [pc, #180]	; (80008a8 <main+0x2c4>)
 80007f2:	f004 fe82 	bl	80054fa <HAL_UART_Transmit>
 80007f6:	e0b9      	b.n	800096c <main+0x388>
			}

			// help function prints all the available commands
			else if(strcmp(argv[0],"help")==0){
 80007f8:	683b      	ldr	r3, [r7, #0]
 80007fa:	4938      	ldr	r1, [pc, #224]	; (80008dc <main+0x2f8>)
 80007fc:	4618      	mov	r0, r3
 80007fe:	f7ff fd0f 	bl	8000220 <strcmp>
 8000802:	4603      	mov	r3, r0
 8000804:	2b00      	cmp	r3, #0
 8000806:	d107      	bne.n	8000818 <main+0x234>
				HAL_UART_Transmit(&huart2, helpContent, sizeof(helpContent), HAL_MAX_DELAY);
 8000808:	f04f 33ff 	mov.w	r3, #4294967295
 800080c:	223b      	movs	r2, #59	; 0x3b
 800080e:	4934      	ldr	r1, [pc, #208]	; (80008e0 <main+0x2fc>)
 8000810:	4825      	ldr	r0, [pc, #148]	; (80008a8 <main+0x2c4>)
 8000812:	f004 fe72 	bl	80054fa <HAL_UART_Transmit>
 8000816:	e0a9      	b.n	800096c <main+0x388>
			}
			else if(strcmp(argv[0],"pinout")==0){
 8000818:	683b      	ldr	r3, [r7, #0]
 800081a:	4932      	ldr	r1, [pc, #200]	; (80008e4 <main+0x300>)
 800081c:	4618      	mov	r0, r3
 800081e:	f7ff fcff 	bl	8000220 <strcmp>
 8000822:	4603      	mov	r3, r0
 8000824:	2b00      	cmp	r3, #0
 8000826:	d107      	bne.n	8000838 <main+0x254>
				HAL_UART_Transmit(&huart2, pinoutContent, sizeof(pinoutContent), HAL_MAX_DELAY);
 8000828:	f04f 33ff 	mov.w	r3, #4294967295
 800082c:	2289      	movs	r2, #137	; 0x89
 800082e:	492e      	ldr	r1, [pc, #184]	; (80008e8 <main+0x304>)
 8000830:	481d      	ldr	r0, [pc, #116]	; (80008a8 <main+0x2c4>)
 8000832:	f004 fe62 	bl	80054fa <HAL_UART_Transmit>
 8000836:	e099      	b.n	800096c <main+0x388>
			}
			else if(strcmp(argv[0],"start")==0){
 8000838:	683b      	ldr	r3, [r7, #0]
 800083a:	492c      	ldr	r1, [pc, #176]	; (80008ec <main+0x308>)
 800083c:	4618      	mov	r0, r3
 800083e:	f7ff fcef 	bl	8000220 <strcmp>
 8000842:	4603      	mov	r3, r0
 8000844:	2b00      	cmp	r3, #0
 8000846:	d11b      	bne.n	8000880 <main+0x29c>
				HAL_UART_Transmit(&huart2, startContent, sizeof(startContent), HAL_MAX_DELAY);
 8000848:	f04f 33ff 	mov.w	r3, #4294967295
 800084c:	220f      	movs	r2, #15
 800084e:	4928      	ldr	r1, [pc, #160]	; (80008f0 <main+0x30c>)
 8000850:	4815      	ldr	r0, [pc, #84]	; (80008a8 <main+0x2c4>)
 8000852:	f004 fe52 	bl	80054fa <HAL_UART_Transmit>
				//ISO_RESET code
				HAL_GPIO_WritePin(ISO_RESET_GPIO_Port, ISO_RESET_Pin, GPIO_PIN_SET);
 8000856:	2201      	movs	r2, #1
 8000858:	2102      	movs	r1, #2
 800085a:	4826      	ldr	r0, [pc, #152]	; (80008f4 <main+0x310>)
 800085c:	f002 f988 	bl	8002b70 <HAL_GPIO_WritePin>
				for(i=0; i<ISO_RESET_TIME; i++)
 8000860:	2300      	movs	r3, #0
 8000862:	667b      	str	r3, [r7, #100]	; 0x64
 8000864:	e002      	b.n	800086c <main+0x288>
 8000866:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000868:	3301      	adds	r3, #1
 800086a:	667b      	str	r3, [r7, #100]	; 0x64
 800086c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800086e:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 8000872:	dbf8      	blt.n	8000866 <main+0x282>
				{
					//wait for at least 2microSec
				}
				//HAL_Delay(100);
				HAL_GPIO_WritePin(ISO_RESET_GPIO_Port, ISO_RESET_Pin, GPIO_PIN_RESET);
 8000874:	2200      	movs	r2, #0
 8000876:	2102      	movs	r1, #2
 8000878:	481e      	ldr	r0, [pc, #120]	; (80008f4 <main+0x310>)
 800087a:	f002 f979 	bl	8002b70 <HAL_GPIO_WritePin>
 800087e:	e075      	b.n	800096c <main+0x388>
			}
			else if(strcmp(argv[0],"stop")==0){
 8000880:	683b      	ldr	r3, [r7, #0]
 8000882:	491d      	ldr	r1, [pc, #116]	; (80008f8 <main+0x314>)
 8000884:	4618      	mov	r0, r3
 8000886:	f7ff fccb 	bl	8000220 <strcmp>
 800088a:	4603      	mov	r3, r0
 800088c:	2b00      	cmp	r3, #0
 800088e:	d137      	bne.n	8000900 <main+0x31c>
				HAL_UART_Transmit(&huart2, stopContent, sizeof(stopContent), HAL_MAX_DELAY);
 8000890:	f04f 33ff 	mov.w	r3, #4294967295
 8000894:	2210      	movs	r2, #16
 8000896:	4919      	ldr	r1, [pc, #100]	; (80008fc <main+0x318>)
 8000898:	4803      	ldr	r0, [pc, #12]	; (80008a8 <main+0x2c4>)
 800089a:	f004 fe2e 	bl	80054fa <HAL_UART_Transmit>
 800089e:	e065      	b.n	800096c <main+0x388>
 80008a0:	20000380 	.word	0x20000380
 80008a4:	20000384 	.word	0x20000384
 80008a8:	200002e4 	.word	0x200002e4
 80008ac:	20000018 	.word	0x20000018
 80008b0:	20000000 	.word	0x20000000
 80008b4:	20000298 	.word	0x20000298
 80008b8:	2000037c 	.word	0x2000037c
 80008bc:	20000080 	.word	0x20000080
 80008c0:	08008ae8 	.word	0x08008ae8
 80008c4:	08008aec 	.word	0x08008aec
 80008c8:	08008af0 	.word	0x08008af0
 80008cc:	08008af4 	.word	0x08008af4
 80008d0:	08008af8 	.word	0x08008af8
 80008d4:	20000084 	.word	0x20000084
 80008d8:	08008b14 	.word	0x08008b14
 80008dc:	08008b18 	.word	0x08008b18
 80008e0:	20000098 	.word	0x20000098
 80008e4:	08008b20 	.word	0x08008b20
 80008e8:	200000d4 	.word	0x200000d4
 80008ec:	08008b28 	.word	0x08008b28
 80008f0:	20000160 	.word	0x20000160
 80008f4:	48000800 	.word	0x48000800
 80008f8:	08008b30 	.word	0x08008b30
 80008fc:	20000170 	.word	0x20000170
			}
			else if(strcmp(argv[0],"dutycycle")==0){
 8000900:	683b      	ldr	r3, [r7, #0]
 8000902:	491f      	ldr	r1, [pc, #124]	; (8000980 <main+0x39c>)
 8000904:	4618      	mov	r0, r3
 8000906:	f7ff fc8b 	bl	8000220 <strcmp>
 800090a:	4603      	mov	r3, r0
 800090c:	2b00      	cmp	r3, #0
 800090e:	d126      	bne.n	800095e <main+0x37a>

				HAL_UART_Transmit(&huart2, dutyCycleChoiceContent, sizeof(dutyCycleChoiceContent), HAL_MAX_DELAY);
 8000910:	f04f 33ff 	mov.w	r3, #4294967295
 8000914:	221e      	movs	r2, #30
 8000916:	491b      	ldr	r1, [pc, #108]	; (8000984 <main+0x3a0>)
 8000918:	481b      	ldr	r0, [pc, #108]	; (8000988 <main+0x3a4>)
 800091a:	f004 fdee 	bl	80054fa <HAL_UART_Transmit>

				dutycycle= atoi(argv[1]);
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	4618      	mov	r0, r3
 8000922:	f006 fde1 	bl	80074e8 <atoi>
 8000926:	4603      	mov	r3, r0
 8000928:	4a18      	ldr	r2, [pc, #96]	; (800098c <main+0x3a8>)
 800092a:	6013      	str	r3, [r2, #0]
				pulse=(dutycycle*TIM1_ARR)/100;
 800092c:	4b17      	ldr	r3, [pc, #92]	; (800098c <main+0x3a8>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	f44f 52a6 	mov.w	r2, #5312	; 0x14c0
 8000934:	fb02 f303 	mul.w	r3, r2, r3
 8000938:	4a15      	ldr	r2, [pc, #84]	; (8000990 <main+0x3ac>)
 800093a:	fb82 1203 	smull	r1, r2, r2, r3
 800093e:	1152      	asrs	r2, r2, #5
 8000940:	17db      	asrs	r3, r3, #31
 8000942:	1ad3      	subs	r3, r2, r3
 8000944:	4a13      	ldr	r2, [pc, #76]	; (8000994 <main+0x3b0>)
 8000946:	6013      	str	r3, [r2, #0]
				TIM1->CCR1=pulse;
 8000948:	4b12      	ldr	r3, [pc, #72]	; (8000994 <main+0x3b0>)
 800094a:	681a      	ldr	r2, [r3, #0]
 800094c:	4b12      	ldr	r3, [pc, #72]	; (8000998 <main+0x3b4>)
 800094e:	635a      	str	r2, [r3, #52]	; 0x34
				TIM1->CCR2=TIM1_ARR-pulse;
 8000950:	4b10      	ldr	r3, [pc, #64]	; (8000994 <main+0x3b0>)
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	f5c3 52a6 	rsb	r2, r3, #5312	; 0x14c0
 8000958:	4b0f      	ldr	r3, [pc, #60]	; (8000998 <main+0x3b4>)
 800095a:	639a      	str	r2, [r3, #56]	; 0x38
 800095c:	e006      	b.n	800096c <main+0x388>

				//HAL_UART_Transmit(&huart2, &pulse, sizeof(pulse), HAL_MAX_DELAY);
			}
			else{
				HAL_UART_Transmit(&huart2, cmdNotFound, sizeof(cmdNotFound), HAL_MAX_DELAY);
 800095e:	f04f 33ff 	mov.w	r3, #4294967295
 8000962:	2214      	movs	r2, #20
 8000964:	490d      	ldr	r1, [pc, #52]	; (800099c <main+0x3b8>)
 8000966:	4808      	ldr	r0, [pc, #32]	; (8000988 <main+0x3a4>)
 8000968:	f004 fdc7 	bl	80054fa <HAL_UART_Transmit>
			}
			HAL_UART_Transmit(&huart2, prompt, sizeof(prompt), HAL_MAX_DELAY);
 800096c:	f04f 33ff 	mov.w	r3, #4294967295
 8000970:	2218      	movs	r2, #24
 8000972:	490b      	ldr	r1, [pc, #44]	; (80009a0 <main+0x3bc>)
 8000974:	4804      	ldr	r0, [pc, #16]	; (8000988 <main+0x3a4>)
 8000976:	f004 fdc0 	bl	80054fa <HAL_UART_Transmit>
			newCmdReady = 0;
 800097a:	2300      	movs	r3, #0
 800097c:	66bb      	str	r3, [r7, #104]	; 0x68
		if(uartRxReceived){
 800097e:	e67f      	b.n	8000680 <main+0x9c>
 8000980:	08008b38 	.word	0x08008b38
 8000984:	20000180 	.word	0x20000180
 8000988:	200002e4 	.word	0x200002e4
 800098c:	20000374 	.word	0x20000374
 8000990:	51eb851f 	.word	0x51eb851f
 8000994:	20000378 	.word	0x20000378
 8000998:	40012c00 	.word	0x40012c00
 800099c:	20000084 	.word	0x20000084
 80009a0:	20000000 	.word	0x20000000

080009a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b094      	sub	sp, #80	; 0x50
 80009a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009aa:	f107 0318 	add.w	r3, r7, #24
 80009ae:	2238      	movs	r2, #56	; 0x38
 80009b0:	2100      	movs	r1, #0
 80009b2:	4618      	mov	r0, r3
 80009b4:	f006 fdc6 	bl	8007544 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009b8:	1d3b      	adds	r3, r7, #4
 80009ba:	2200      	movs	r2, #0
 80009bc:	601a      	str	r2, [r3, #0]
 80009be:	605a      	str	r2, [r3, #4]
 80009c0:	609a      	str	r2, [r3, #8]
 80009c2:	60da      	str	r2, [r3, #12]
 80009c4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80009c6:	2000      	movs	r0, #0
 80009c8:	f002 f8ea 	bl	8002ba0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80009cc:	2302      	movs	r3, #2
 80009ce:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009d0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80009d4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009d6:	2340      	movs	r3, #64	; 0x40
 80009d8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009da:	2302      	movs	r3, #2
 80009dc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80009de:	2302      	movs	r3, #2
 80009e0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80009e2:	2304      	movs	r3, #4
 80009e4:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80009e6:	2355      	movs	r3, #85	; 0x55
 80009e8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80009ea:	2302      	movs	r3, #2
 80009ec:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80009ee:	2302      	movs	r3, #2
 80009f0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80009f2:	2302      	movs	r3, #2
 80009f4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009f6:	f107 0318 	add.w	r3, r7, #24
 80009fa:	4618      	mov	r0, r3
 80009fc:	f002 f974 	bl	8002ce8 <HAL_RCC_OscConfig>
 8000a00:	4603      	mov	r3, r0
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d001      	beq.n	8000a0a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000a06:	f000 fa33 	bl	8000e70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a0a:	230f      	movs	r3, #15
 8000a0c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a0e:	2303      	movs	r3, #3
 8000a10:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a12:	2300      	movs	r3, #0
 8000a14:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a16:	2300      	movs	r3, #0
 8000a18:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000a1e:	1d3b      	adds	r3, r7, #4
 8000a20:	2104      	movs	r1, #4
 8000a22:	4618      	mov	r0, r3
 8000a24:	f002 fc78 	bl	8003318 <HAL_RCC_ClockConfig>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d001      	beq.n	8000a32 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000a2e:	f000 fa1f 	bl	8000e70 <Error_Handler>
  }
}
 8000a32:	bf00      	nop
 8000a34:	3750      	adds	r7, #80	; 0x50
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}
	...

08000a3c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b08c      	sub	sp, #48	; 0x30
 8000a40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000a42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a46:	2200      	movs	r2, #0
 8000a48:	601a      	str	r2, [r3, #0]
 8000a4a:	605a      	str	r2, [r3, #4]
 8000a4c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000a4e:	1d3b      	adds	r3, r7, #4
 8000a50:	2220      	movs	r2, #32
 8000a52:	2100      	movs	r1, #0
 8000a54:	4618      	mov	r0, r3
 8000a56:	f006 fd75 	bl	8007544 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000a5a:	4b32      	ldr	r3, [pc, #200]	; (8000b24 <MX_ADC1_Init+0xe8>)
 8000a5c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000a60:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000a62:	4b30      	ldr	r3, [pc, #192]	; (8000b24 <MX_ADC1_Init+0xe8>)
 8000a64:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000a68:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000a6a:	4b2e      	ldr	r3, [pc, #184]	; (8000b24 <MX_ADC1_Init+0xe8>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a70:	4b2c      	ldr	r3, [pc, #176]	; (8000b24 <MX_ADC1_Init+0xe8>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000a76:	4b2b      	ldr	r3, [pc, #172]	; (8000b24 <MX_ADC1_Init+0xe8>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000a7c:	4b29      	ldr	r3, [pc, #164]	; (8000b24 <MX_ADC1_Init+0xe8>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a82:	4b28      	ldr	r3, [pc, #160]	; (8000b24 <MX_ADC1_Init+0xe8>)
 8000a84:	2204      	movs	r2, #4
 8000a86:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000a88:	4b26      	ldr	r3, [pc, #152]	; (8000b24 <MX_ADC1_Init+0xe8>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000a8e:	4b25      	ldr	r3, [pc, #148]	; (8000b24 <MX_ADC1_Init+0xe8>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000a94:	4b23      	ldr	r3, [pc, #140]	; (8000b24 <MX_ADC1_Init+0xe8>)
 8000a96:	2201      	movs	r2, #1
 8000a98:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a9a:	4b22      	ldr	r3, [pc, #136]	; (8000b24 <MX_ADC1_Init+0xe8>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000aa2:	4b20      	ldr	r3, [pc, #128]	; (8000b24 <MX_ADC1_Init+0xe8>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000aa8:	4b1e      	ldr	r3, [pc, #120]	; (8000b24 <MX_ADC1_Init+0xe8>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000aae:	4b1d      	ldr	r3, [pc, #116]	; (8000b24 <MX_ADC1_Init+0xe8>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000ab6:	4b1b      	ldr	r3, [pc, #108]	; (8000b24 <MX_ADC1_Init+0xe8>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000abc:	4b19      	ldr	r3, [pc, #100]	; (8000b24 <MX_ADC1_Init+0xe8>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ac4:	4817      	ldr	r0, [pc, #92]	; (8000b24 <MX_ADC1_Init+0xe8>)
 8000ac6:	f000 feed 	bl	80018a4 <HAL_ADC_Init>
 8000aca:	4603      	mov	r3, r0
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d001      	beq.n	8000ad4 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000ad0:	f000 f9ce 	bl	8000e70 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000ad8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000adc:	4619      	mov	r1, r3
 8000ade:	4811      	ldr	r0, [pc, #68]	; (8000b24 <MX_ADC1_Init+0xe8>)
 8000ae0:	f001 fc80 	bl	80023e4 <HAL_ADCEx_MultiModeConfigChannel>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d001      	beq.n	8000aee <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000aea:	f000 f9c1 	bl	8000e70 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000aee:	4b0e      	ldr	r3, [pc, #56]	; (8000b28 <MX_ADC1_Init+0xec>)
 8000af0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000af2:	2306      	movs	r3, #6
 8000af4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000af6:	2300      	movs	r3, #0
 8000af8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000afa:	237f      	movs	r3, #127	; 0x7f
 8000afc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000afe:	2304      	movs	r3, #4
 8000b00:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000b02:	2300      	movs	r3, #0
 8000b04:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b06:	1d3b      	adds	r3, r7, #4
 8000b08:	4619      	mov	r1, r3
 8000b0a:	4806      	ldr	r0, [pc, #24]	; (8000b24 <MX_ADC1_Init+0xe8>)
 8000b0c:	f001 f854 	bl	8001bb8 <HAL_ADC_ConfigChannel>
 8000b10:	4603      	mov	r3, r0
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d001      	beq.n	8000b1a <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000b16:	f000 f9ab 	bl	8000e70 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000b1a:	bf00      	nop
 8000b1c:	3730      	adds	r7, #48	; 0x30
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	2000022c 	.word	0x2000022c
 8000b28:	04300002 	.word	0x04300002

08000b2c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b09c      	sub	sp, #112	; 0x70
 8000b30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b32:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000b36:	2200      	movs	r2, #0
 8000b38:	601a      	str	r2, [r3, #0]
 8000b3a:	605a      	str	r2, [r3, #4]
 8000b3c:	609a      	str	r2, [r3, #8]
 8000b3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b40:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000b44:	2200      	movs	r2, #0
 8000b46:	601a      	str	r2, [r3, #0]
 8000b48:	605a      	str	r2, [r3, #4]
 8000b4a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b4c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000b50:	2200      	movs	r2, #0
 8000b52:	601a      	str	r2, [r3, #0]
 8000b54:	605a      	str	r2, [r3, #4]
 8000b56:	609a      	str	r2, [r3, #8]
 8000b58:	60da      	str	r2, [r3, #12]
 8000b5a:	611a      	str	r2, [r3, #16]
 8000b5c:	615a      	str	r2, [r3, #20]
 8000b5e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000b60:	1d3b      	adds	r3, r7, #4
 8000b62:	2234      	movs	r2, #52	; 0x34
 8000b64:	2100      	movs	r1, #0
 8000b66:	4618      	mov	r0, r3
 8000b68:	f006 fcec 	bl	8007544 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000b6c:	4b4d      	ldr	r3, [pc, #308]	; (8000ca4 <MX_TIM1_Init+0x178>)
 8000b6e:	4a4e      	ldr	r2, [pc, #312]	; (8000ca8 <MX_TIM1_Init+0x17c>)
 8000b70:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000b72:	4b4c      	ldr	r3, [pc, #304]	; (8000ca4 <MX_TIM1_Init+0x178>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8000b78:	4b4a      	ldr	r3, [pc, #296]	; (8000ca4 <MX_TIM1_Init+0x178>)
 8000b7a:	2220      	movs	r2, #32
 8000b7c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 5312;
 8000b7e:	4b49      	ldr	r3, [pc, #292]	; (8000ca4 <MX_TIM1_Init+0x178>)
 8000b80:	f44f 52a6 	mov.w	r2, #5312	; 0x14c0
 8000b84:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b86:	4b47      	ldr	r3, [pc, #284]	; (8000ca4 <MX_TIM1_Init+0x178>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000b8c:	4b45      	ldr	r3, [pc, #276]	; (8000ca4 <MX_TIM1_Init+0x178>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000b92:	4b44      	ldr	r3, [pc, #272]	; (8000ca4 <MX_TIM1_Init+0x178>)
 8000b94:	2280      	movs	r2, #128	; 0x80
 8000b96:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000b98:	4842      	ldr	r0, [pc, #264]	; (8000ca4 <MX_TIM1_Init+0x178>)
 8000b9a:	f002 fffb 	bl	8003b94 <HAL_TIM_Base_Init>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d001      	beq.n	8000ba8 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000ba4:	f000 f964 	bl	8000e70 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ba8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000bac:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000bae:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000bb2:	4619      	mov	r1, r3
 8000bb4:	483b      	ldr	r0, [pc, #236]	; (8000ca4 <MX_TIM1_Init+0x178>)
 8000bb6:	f003 fca5 	bl	8004504 <HAL_TIM_ConfigClockSource>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d001      	beq.n	8000bc4 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000bc0:	f000 f956 	bl	8000e70 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000bc4:	4837      	ldr	r0, [pc, #220]	; (8000ca4 <MX_TIM1_Init+0x178>)
 8000bc6:	f003 f8a7 	bl	8003d18 <HAL_TIM_PWM_Init>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d001      	beq.n	8000bd4 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8000bd0:	f000 f94e 	bl	8000e70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000be0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000be4:	4619      	mov	r1, r3
 8000be6:	482f      	ldr	r0, [pc, #188]	; (8000ca4 <MX_TIM1_Init+0x178>)
 8000be8:	f004 faaa 	bl	8005140 <HAL_TIMEx_MasterConfigSynchronization>
 8000bec:	4603      	mov	r3, r0
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d001      	beq.n	8000bf6 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8000bf2:	f000 f93d 	bl	8000e70 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000bf6:	2360      	movs	r3, #96	; 0x60
 8000bf8:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 1328;
 8000bfa:	f44f 63a6 	mov.w	r3, #1328	; 0x530
 8000bfe:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c00:	2300      	movs	r3, #0
 8000c02:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000c04:	2300      	movs	r3, #0
 8000c06:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000c10:	2300      	movs	r3, #0
 8000c12:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000c14:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000c18:	2200      	movs	r2, #0
 8000c1a:	4619      	mov	r1, r3
 8000c1c:	4821      	ldr	r0, [pc, #132]	; (8000ca4 <MX_TIM1_Init+0x178>)
 8000c1e:	f003 fb5d 	bl	80042dc <HAL_TIM_PWM_ConfigChannel>
 8000c22:	4603      	mov	r3, r0
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d001      	beq.n	8000c2c <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8000c28:	f000 f922 	bl	8000e70 <Error_Handler>
  }
  sConfigOC.Pulse = 3986;
 8000c2c:	f640 7392 	movw	r3, #3986	; 0xf92
 8000c30:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000c32:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000c36:	2204      	movs	r2, #4
 8000c38:	4619      	mov	r1, r3
 8000c3a:	481a      	ldr	r0, [pc, #104]	; (8000ca4 <MX_TIM1_Init+0x178>)
 8000c3c:	f003 fb4e 	bl	80042dc <HAL_TIM_PWM_ConfigChannel>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d001      	beq.n	8000c4a <MX_TIM1_Init+0x11e>
  {
    Error_Handler();
 8000c46:	f000 f913 	bl	8000e70 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000c52:	2300      	movs	r3, #0
 8000c54:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 203;
 8000c56:	23cb      	movs	r3, #203	; 0xcb
 8000c58:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000c5e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c62:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000c64:	2300      	movs	r3, #0
 8000c66:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000c70:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000c74:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000c76:	2300      	movs	r3, #0
 8000c78:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000c82:	1d3b      	adds	r3, r7, #4
 8000c84:	4619      	mov	r1, r3
 8000c86:	4807      	ldr	r0, [pc, #28]	; (8000ca4 <MX_TIM1_Init+0x178>)
 8000c88:	f004 fadc 	bl	8005244 <HAL_TIMEx_ConfigBreakDeadTime>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d001      	beq.n	8000c96 <MX_TIM1_Init+0x16a>
  {
    Error_Handler();
 8000c92:	f000 f8ed 	bl	8000e70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000c96:	4803      	ldr	r0, [pc, #12]	; (8000ca4 <MX_TIM1_Init+0x178>)
 8000c98:	f000 f988 	bl	8000fac <HAL_TIM_MspPostInit>

}
 8000c9c:	bf00      	nop
 8000c9e:	3770      	adds	r7, #112	; 0x70
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	20000298 	.word	0x20000298
 8000ca8:	40012c00 	.word	0x40012c00

08000cac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000cb0:	4b22      	ldr	r3, [pc, #136]	; (8000d3c <MX_USART2_UART_Init+0x90>)
 8000cb2:	4a23      	ldr	r2, [pc, #140]	; (8000d40 <MX_USART2_UART_Init+0x94>)
 8000cb4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000cb6:	4b21      	ldr	r3, [pc, #132]	; (8000d3c <MX_USART2_UART_Init+0x90>)
 8000cb8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000cbc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000cbe:	4b1f      	ldr	r3, [pc, #124]	; (8000d3c <MX_USART2_UART_Init+0x90>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000cc4:	4b1d      	ldr	r3, [pc, #116]	; (8000d3c <MX_USART2_UART_Init+0x90>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000cca:	4b1c      	ldr	r3, [pc, #112]	; (8000d3c <MX_USART2_UART_Init+0x90>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000cd0:	4b1a      	ldr	r3, [pc, #104]	; (8000d3c <MX_USART2_UART_Init+0x90>)
 8000cd2:	220c      	movs	r2, #12
 8000cd4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cd6:	4b19      	ldr	r3, [pc, #100]	; (8000d3c <MX_USART2_UART_Init+0x90>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000cdc:	4b17      	ldr	r3, [pc, #92]	; (8000d3c <MX_USART2_UART_Init+0x90>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ce2:	4b16      	ldr	r3, [pc, #88]	; (8000d3c <MX_USART2_UART_Init+0x90>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000ce8:	4b14      	ldr	r3, [pc, #80]	; (8000d3c <MX_USART2_UART_Init+0x90>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000cee:	4b13      	ldr	r3, [pc, #76]	; (8000d3c <MX_USART2_UART_Init+0x90>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000cf4:	4811      	ldr	r0, [pc, #68]	; (8000d3c <MX_USART2_UART_Init+0x90>)
 8000cf6:	f004 fbb0 	bl	800545a <HAL_UART_Init>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d001      	beq.n	8000d04 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000d00:	f000 f8b6 	bl	8000e70 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d04:	2100      	movs	r1, #0
 8000d06:	480d      	ldr	r0, [pc, #52]	; (8000d3c <MX_USART2_UART_Init+0x90>)
 8000d08:	f006 fb23 	bl	8007352 <HAL_UARTEx_SetTxFifoThreshold>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d001      	beq.n	8000d16 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000d12:	f000 f8ad 	bl	8000e70 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d16:	2100      	movs	r1, #0
 8000d18:	4808      	ldr	r0, [pc, #32]	; (8000d3c <MX_USART2_UART_Init+0x90>)
 8000d1a:	f006 fb58 	bl	80073ce <HAL_UARTEx_SetRxFifoThreshold>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d001      	beq.n	8000d28 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000d24:	f000 f8a4 	bl	8000e70 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000d28:	4804      	ldr	r0, [pc, #16]	; (8000d3c <MX_USART2_UART_Init+0x90>)
 8000d2a:	f006 fad9 	bl	80072e0 <HAL_UARTEx_DisableFifoMode>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d001      	beq.n	8000d38 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000d34:	f000 f89c 	bl	8000e70 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000d38:	bf00      	nop
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	200002e4 	.word	0x200002e4
 8000d40:	40004400 	.word	0x40004400

08000d44 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b088      	sub	sp, #32
 8000d48:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d4a:	f107 030c 	add.w	r3, r7, #12
 8000d4e:	2200      	movs	r2, #0
 8000d50:	601a      	str	r2, [r3, #0]
 8000d52:	605a      	str	r2, [r3, #4]
 8000d54:	609a      	str	r2, [r3, #8]
 8000d56:	60da      	str	r2, [r3, #12]
 8000d58:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d5a:	4b2f      	ldr	r3, [pc, #188]	; (8000e18 <MX_GPIO_Init+0xd4>)
 8000d5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d5e:	4a2e      	ldr	r2, [pc, #184]	; (8000e18 <MX_GPIO_Init+0xd4>)
 8000d60:	f043 0304 	orr.w	r3, r3, #4
 8000d64:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d66:	4b2c      	ldr	r3, [pc, #176]	; (8000e18 <MX_GPIO_Init+0xd4>)
 8000d68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d6a:	f003 0304 	and.w	r3, r3, #4
 8000d6e:	60bb      	str	r3, [r7, #8]
 8000d70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d72:	4b29      	ldr	r3, [pc, #164]	; (8000e18 <MX_GPIO_Init+0xd4>)
 8000d74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d76:	4a28      	ldr	r2, [pc, #160]	; (8000e18 <MX_GPIO_Init+0xd4>)
 8000d78:	f043 0320 	orr.w	r3, r3, #32
 8000d7c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d7e:	4b26      	ldr	r3, [pc, #152]	; (8000e18 <MX_GPIO_Init+0xd4>)
 8000d80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d82:	f003 0320 	and.w	r3, r3, #32
 8000d86:	607b      	str	r3, [r7, #4]
 8000d88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d8a:	4b23      	ldr	r3, [pc, #140]	; (8000e18 <MX_GPIO_Init+0xd4>)
 8000d8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d8e:	4a22      	ldr	r2, [pc, #136]	; (8000e18 <MX_GPIO_Init+0xd4>)
 8000d90:	f043 0301 	orr.w	r3, r3, #1
 8000d94:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d96:	4b20      	ldr	r3, [pc, #128]	; (8000e18 <MX_GPIO_Init+0xd4>)
 8000d98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d9a:	f003 0301 	and.w	r3, r3, #1
 8000d9e:	603b      	str	r3, [r7, #0]
 8000da0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISO_RESET_GPIO_Port, ISO_RESET_Pin, GPIO_PIN_RESET);
 8000da2:	2200      	movs	r2, #0
 8000da4:	2102      	movs	r1, #2
 8000da6:	481d      	ldr	r0, [pc, #116]	; (8000e1c <MX_GPIO_Init+0xd8>)
 8000da8:	f001 fee2 	bl	8002b70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 8000dac:	2200      	movs	r2, #0
 8000dae:	2120      	movs	r1, #32
 8000db0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000db4:	f001 fedc 	bl	8002b70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BLUE_BUTTON_Pin */
  GPIO_InitStruct.Pin = BLUE_BUTTON_Pin;
 8000db8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000dbc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000dbe:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000dc2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BLUE_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000dc8:	f107 030c 	add.w	r3, r7, #12
 8000dcc:	4619      	mov	r1, r3
 8000dce:	4813      	ldr	r0, [pc, #76]	; (8000e1c <MX_GPIO_Init+0xd8>)
 8000dd0:	f001 fd4c 	bl	800286c <HAL_GPIO_Init>

  /*Configure GPIO pin : ISO_RESET_Pin */
  GPIO_InitStruct.Pin = ISO_RESET_Pin;
 8000dd4:	2302      	movs	r3, #2
 8000dd6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dd8:	2301      	movs	r3, #1
 8000dda:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de0:	2300      	movs	r3, #0
 8000de2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ISO_RESET_GPIO_Port, &GPIO_InitStruct);
 8000de4:	f107 030c 	add.w	r3, r7, #12
 8000de8:	4619      	mov	r1, r3
 8000dea:	480c      	ldr	r0, [pc, #48]	; (8000e1c <MX_GPIO_Init+0xd8>)
 8000dec:	f001 fd3e 	bl	800286c <HAL_GPIO_Init>

  /*Configure GPIO pin : GREEN_LED_Pin */
  GPIO_InitStruct.Pin = GREEN_LED_Pin;
 8000df0:	2320      	movs	r3, #32
 8000df2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000df4:	2301      	movs	r3, #1
 8000df6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GREEN_LED_GPIO_Port, &GPIO_InitStruct);
 8000e00:	f107 030c 	add.w	r3, r7, #12
 8000e04:	4619      	mov	r1, r3
 8000e06:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e0a:	f001 fd2f 	bl	800286c <HAL_GPIO_Init>

}
 8000e0e:	bf00      	nop
 8000e10:	3720      	adds	r7, #32
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	40021000 	.word	0x40021000
 8000e1c:	48000800 	.word	0x48000800

08000e20 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback (UART_HandleTypeDef * huart){
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
	uartRxReceived=1;
 8000e28:	4b05      	ldr	r3, [pc, #20]	; (8000e40 <HAL_UART_RxCpltCallback+0x20>)
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 8000e2e:	2201      	movs	r2, #1
 8000e30:	4904      	ldr	r1, [pc, #16]	; (8000e44 <HAL_UART_RxCpltCallback+0x24>)
 8000e32:	4805      	ldr	r0, [pc, #20]	; (8000e48 <HAL_UART_RxCpltCallback+0x28>)
 8000e34:	f004 fbf8 	bl	8005628 <HAL_UART_Receive_IT>

}
 8000e38:	bf00      	nop
 8000e3a:	3708      	adds	r7, #8
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	2000037c 	.word	0x2000037c
 8000e44:	20000380 	.word	0x20000380
 8000e48:	200002e4 	.word	0x200002e4

08000e4c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b082      	sub	sp, #8
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	4a04      	ldr	r2, [pc, #16]	; (8000e6c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000e5a:	4293      	cmp	r3, r2
 8000e5c:	d101      	bne.n	8000e62 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000e5e:	f000 fb07 	bl	8001470 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000e62:	bf00      	nop
 8000e64:	3708      	adds	r7, #8
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	40001000 	.word	0x40001000

08000e70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e74:	b672      	cpsid	i
}
 8000e76:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000e78:	e7fe      	b.n	8000e78 <Error_Handler+0x8>
	...

08000e7c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b083      	sub	sp, #12
 8000e80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e82:	4b0f      	ldr	r3, [pc, #60]	; (8000ec0 <HAL_MspInit+0x44>)
 8000e84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e86:	4a0e      	ldr	r2, [pc, #56]	; (8000ec0 <HAL_MspInit+0x44>)
 8000e88:	f043 0301 	orr.w	r3, r3, #1
 8000e8c:	6613      	str	r3, [r2, #96]	; 0x60
 8000e8e:	4b0c      	ldr	r3, [pc, #48]	; (8000ec0 <HAL_MspInit+0x44>)
 8000e90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e92:	f003 0301 	and.w	r3, r3, #1
 8000e96:	607b      	str	r3, [r7, #4]
 8000e98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e9a:	4b09      	ldr	r3, [pc, #36]	; (8000ec0 <HAL_MspInit+0x44>)
 8000e9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e9e:	4a08      	ldr	r2, [pc, #32]	; (8000ec0 <HAL_MspInit+0x44>)
 8000ea0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ea4:	6593      	str	r3, [r2, #88]	; 0x58
 8000ea6:	4b06      	ldr	r3, [pc, #24]	; (8000ec0 <HAL_MspInit+0x44>)
 8000ea8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000eaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000eae:	603b      	str	r3, [r7, #0]
 8000eb0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000eb2:	bf00      	nop
 8000eb4:	370c      	adds	r7, #12
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop
 8000ec0:	40021000 	.word	0x40021000

08000ec4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b09a      	sub	sp, #104	; 0x68
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ecc:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	601a      	str	r2, [r3, #0]
 8000ed4:	605a      	str	r2, [r3, #4]
 8000ed6:	609a      	str	r2, [r3, #8]
 8000ed8:	60da      	str	r2, [r3, #12]
 8000eda:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000edc:	f107 0310 	add.w	r3, r7, #16
 8000ee0:	2244      	movs	r2, #68	; 0x44
 8000ee2:	2100      	movs	r1, #0
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f006 fb2d 	bl	8007544 <memset>
  if(hadc->Instance==ADC1)
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000ef2:	d134      	bne.n	8000f5e <HAL_ADC_MspInit+0x9a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000ef4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000ef8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000efa:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8000efe:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f00:	f107 0310 	add.w	r3, r7, #16
 8000f04:	4618      	mov	r0, r3
 8000f06:	f002 fc55 	bl	80037b4 <HAL_RCCEx_PeriphCLKConfig>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d001      	beq.n	8000f14 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000f10:	f7ff ffae 	bl	8000e70 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000f14:	4b14      	ldr	r3, [pc, #80]	; (8000f68 <HAL_ADC_MspInit+0xa4>)
 8000f16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f18:	4a13      	ldr	r2, [pc, #76]	; (8000f68 <HAL_ADC_MspInit+0xa4>)
 8000f1a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000f1e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f20:	4b11      	ldr	r3, [pc, #68]	; (8000f68 <HAL_ADC_MspInit+0xa4>)
 8000f22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f24:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000f28:	60fb      	str	r3, [r7, #12]
 8000f2a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f2c:	4b0e      	ldr	r3, [pc, #56]	; (8000f68 <HAL_ADC_MspInit+0xa4>)
 8000f2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f30:	4a0d      	ldr	r2, [pc, #52]	; (8000f68 <HAL_ADC_MspInit+0xa4>)
 8000f32:	f043 0301 	orr.w	r3, r3, #1
 8000f36:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f38:	4b0b      	ldr	r3, [pc, #44]	; (8000f68 <HAL_ADC_MspInit+0xa4>)
 8000f3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f3c:	f003 0301 	and.w	r3, r3, #1
 8000f40:	60bb      	str	r3, [r7, #8]
 8000f42:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = ADC_CURRENT_Pin;
 8000f44:	2301      	movs	r3, #1
 8000f46:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f48:	2303      	movs	r3, #3
 8000f4a:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	65fb      	str	r3, [r7, #92]	; 0x5c
    HAL_GPIO_Init(ADC_CURRENT_GPIO_Port, &GPIO_InitStruct);
 8000f50:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000f54:	4619      	mov	r1, r3
 8000f56:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f5a:	f001 fc87 	bl	800286c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000f5e:	bf00      	nop
 8000f60:	3768      	adds	r7, #104	; 0x68
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	40021000 	.word	0x40021000

08000f6c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b085      	sub	sp, #20
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	4a0a      	ldr	r2, [pc, #40]	; (8000fa4 <HAL_TIM_Base_MspInit+0x38>)
 8000f7a:	4293      	cmp	r3, r2
 8000f7c:	d10b      	bne.n	8000f96 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000f7e:	4b0a      	ldr	r3, [pc, #40]	; (8000fa8 <HAL_TIM_Base_MspInit+0x3c>)
 8000f80:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f82:	4a09      	ldr	r2, [pc, #36]	; (8000fa8 <HAL_TIM_Base_MspInit+0x3c>)
 8000f84:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000f88:	6613      	str	r3, [r2, #96]	; 0x60
 8000f8a:	4b07      	ldr	r3, [pc, #28]	; (8000fa8 <HAL_TIM_Base_MspInit+0x3c>)
 8000f8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f8e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000f92:	60fb      	str	r3, [r7, #12]
 8000f94:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000f96:	bf00      	nop
 8000f98:	3714      	adds	r7, #20
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop
 8000fa4:	40012c00 	.word	0x40012c00
 8000fa8:	40021000 	.word	0x40021000

08000fac <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b088      	sub	sp, #32
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb4:	f107 030c 	add.w	r3, r7, #12
 8000fb8:	2200      	movs	r2, #0
 8000fba:	601a      	str	r2, [r3, #0]
 8000fbc:	605a      	str	r2, [r3, #4]
 8000fbe:	609a      	str	r2, [r3, #8]
 8000fc0:	60da      	str	r2, [r3, #12]
 8000fc2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	4a12      	ldr	r2, [pc, #72]	; (8001014 <HAL_TIM_MspPostInit+0x68>)
 8000fca:	4293      	cmp	r3, r2
 8000fcc:	d11d      	bne.n	800100a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fce:	4b12      	ldr	r3, [pc, #72]	; (8001018 <HAL_TIM_MspPostInit+0x6c>)
 8000fd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fd2:	4a11      	ldr	r2, [pc, #68]	; (8001018 <HAL_TIM_MspPostInit+0x6c>)
 8000fd4:	f043 0301 	orr.w	r3, r3, #1
 8000fd8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fda:	4b0f      	ldr	r3, [pc, #60]	; (8001018 <HAL_TIM_MspPostInit+0x6c>)
 8000fdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fde:	f003 0301 	and.w	r3, r3, #1
 8000fe2:	60bb      	str	r3, [r7, #8]
 8000fe4:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA11     ------> TIM1_CH1N
    PA12     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_12;
 8000fe6:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8000fea:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fec:	2302      	movs	r3, #2
 8000fee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8000ff8:	2306      	movs	r3, #6
 8000ffa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ffc:	f107 030c 	add.w	r3, r7, #12
 8001000:	4619      	mov	r1, r3
 8001002:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001006:	f001 fc31 	bl	800286c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800100a:	bf00      	nop
 800100c:	3720      	adds	r7, #32
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	40012c00 	.word	0x40012c00
 8001018:	40021000 	.word	0x40021000

0800101c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b09a      	sub	sp, #104	; 0x68
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001024:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001028:	2200      	movs	r2, #0
 800102a:	601a      	str	r2, [r3, #0]
 800102c:	605a      	str	r2, [r3, #4]
 800102e:	609a      	str	r2, [r3, #8]
 8001030:	60da      	str	r2, [r3, #12]
 8001032:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001034:	f107 0310 	add.w	r3, r7, #16
 8001038:	2244      	movs	r2, #68	; 0x44
 800103a:	2100      	movs	r1, #0
 800103c:	4618      	mov	r0, r3
 800103e:	f006 fa81 	bl	8007544 <memset>
  if(huart->Instance==USART2)
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	4a23      	ldr	r2, [pc, #140]	; (80010d4 <HAL_UART_MspInit+0xb8>)
 8001048:	4293      	cmp	r3, r2
 800104a:	d13e      	bne.n	80010ca <HAL_UART_MspInit+0xae>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800104c:	2302      	movs	r3, #2
 800104e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001050:	2300      	movs	r3, #0
 8001052:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001054:	f107 0310 	add.w	r3, r7, #16
 8001058:	4618      	mov	r0, r3
 800105a:	f002 fbab 	bl	80037b4 <HAL_RCCEx_PeriphCLKConfig>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	d001      	beq.n	8001068 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001064:	f7ff ff04 	bl	8000e70 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001068:	4b1b      	ldr	r3, [pc, #108]	; (80010d8 <HAL_UART_MspInit+0xbc>)
 800106a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800106c:	4a1a      	ldr	r2, [pc, #104]	; (80010d8 <HAL_UART_MspInit+0xbc>)
 800106e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001072:	6593      	str	r3, [r2, #88]	; 0x58
 8001074:	4b18      	ldr	r3, [pc, #96]	; (80010d8 <HAL_UART_MspInit+0xbc>)
 8001076:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001078:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800107c:	60fb      	str	r3, [r7, #12]
 800107e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001080:	4b15      	ldr	r3, [pc, #84]	; (80010d8 <HAL_UART_MspInit+0xbc>)
 8001082:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001084:	4a14      	ldr	r2, [pc, #80]	; (80010d8 <HAL_UART_MspInit+0xbc>)
 8001086:	f043 0301 	orr.w	r3, r3, #1
 800108a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800108c:	4b12      	ldr	r3, [pc, #72]	; (80010d8 <HAL_UART_MspInit+0xbc>)
 800108e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001090:	f003 0301 	and.w	r3, r3, #1
 8001094:	60bb      	str	r3, [r7, #8]
 8001096:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001098:	230c      	movs	r3, #12
 800109a:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800109c:	2302      	movs	r3, #2
 800109e:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a0:	2300      	movs	r3, #0
 80010a2:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010a4:	2300      	movs	r3, #0
 80010a6:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80010a8:	2307      	movs	r3, #7
 80010aa:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010ac:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80010b0:	4619      	mov	r1, r3
 80010b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010b6:	f001 fbd9 	bl	800286c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80010ba:	2200      	movs	r2, #0
 80010bc:	2100      	movs	r1, #0
 80010be:	2026      	movs	r0, #38	; 0x26
 80010c0:	f001 faec 	bl	800269c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80010c4:	2026      	movs	r0, #38	; 0x26
 80010c6:	f001 fb03 	bl	80026d0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80010ca:	bf00      	nop
 80010cc:	3768      	adds	r7, #104	; 0x68
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	40004400 	.word	0x40004400
 80010d8:	40021000 	.word	0x40021000

080010dc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b08c      	sub	sp, #48	; 0x30
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80010e4:	2300      	movs	r3, #0
 80010e6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              uwPrescalerValue = 0;
 80010e8:	2300      	movs	r3, #0
 80010ea:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80010ec:	2300      	movs	r3, #0
 80010ee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80010f2:	4b2d      	ldr	r3, [pc, #180]	; (80011a8 <HAL_InitTick+0xcc>)
 80010f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010f6:	4a2c      	ldr	r2, [pc, #176]	; (80011a8 <HAL_InitTick+0xcc>)
 80010f8:	f043 0310 	orr.w	r3, r3, #16
 80010fc:	6593      	str	r3, [r2, #88]	; 0x58
 80010fe:	4b2a      	ldr	r3, [pc, #168]	; (80011a8 <HAL_InitTick+0xcc>)
 8001100:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001102:	f003 0310 	and.w	r3, r3, #16
 8001106:	60bb      	str	r3, [r7, #8]
 8001108:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800110a:	f107 020c 	add.w	r2, r7, #12
 800110e:	f107 0310 	add.w	r3, r7, #16
 8001112:	4611      	mov	r1, r2
 8001114:	4618      	mov	r0, r3
 8001116:	f002 fad5 	bl	80036c4 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 800111a:	f002 faa7 	bl	800366c <HAL_RCC_GetPCLK1Freq>
 800111e:	62b8      	str	r0, [r7, #40]	; 0x28
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001120:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001122:	4a22      	ldr	r2, [pc, #136]	; (80011ac <HAL_InitTick+0xd0>)
 8001124:	fba2 2303 	umull	r2, r3, r2, r3
 8001128:	0c9b      	lsrs	r3, r3, #18
 800112a:	3b01      	subs	r3, #1
 800112c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800112e:	4b20      	ldr	r3, [pc, #128]	; (80011b0 <HAL_InitTick+0xd4>)
 8001130:	4a20      	ldr	r2, [pc, #128]	; (80011b4 <HAL_InitTick+0xd8>)
 8001132:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001134:	4b1e      	ldr	r3, [pc, #120]	; (80011b0 <HAL_InitTick+0xd4>)
 8001136:	f240 32e7 	movw	r2, #999	; 0x3e7
 800113a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800113c:	4a1c      	ldr	r2, [pc, #112]	; (80011b0 <HAL_InitTick+0xd4>)
 800113e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001140:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001142:	4b1b      	ldr	r3, [pc, #108]	; (80011b0 <HAL_InitTick+0xd4>)
 8001144:	2200      	movs	r2, #0
 8001146:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001148:	4b19      	ldr	r3, [pc, #100]	; (80011b0 <HAL_InitTick+0xd4>)
 800114a:	2200      	movs	r2, #0
 800114c:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 800114e:	4818      	ldr	r0, [pc, #96]	; (80011b0 <HAL_InitTick+0xd4>)
 8001150:	f002 fd20 	bl	8003b94 <HAL_TIM_Base_Init>
 8001154:	4603      	mov	r3, r0
 8001156:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 800115a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800115e:	2b00      	cmp	r3, #0
 8001160:	d11b      	bne.n	800119a <HAL_InitTick+0xbe>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001162:	4813      	ldr	r0, [pc, #76]	; (80011b0 <HAL_InitTick+0xd4>)
 8001164:	f002 fd6e 	bl	8003c44 <HAL_TIM_Base_Start_IT>
 8001168:	4603      	mov	r3, r0
 800116a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 800116e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001172:	2b00      	cmp	r3, #0
 8001174:	d111      	bne.n	800119a <HAL_InitTick+0xbe>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001176:	2036      	movs	r0, #54	; 0x36
 8001178:	f001 faaa 	bl	80026d0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	2b0f      	cmp	r3, #15
 8001180:	d808      	bhi.n	8001194 <HAL_InitTick+0xb8>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001182:	2200      	movs	r2, #0
 8001184:	6879      	ldr	r1, [r7, #4]
 8001186:	2036      	movs	r0, #54	; 0x36
 8001188:	f001 fa88 	bl	800269c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800118c:	4a0a      	ldr	r2, [pc, #40]	; (80011b8 <HAL_InitTick+0xdc>)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	6013      	str	r3, [r2, #0]
 8001192:	e002      	b.n	800119a <HAL_InitTick+0xbe>
      }
      else
      {
        status = HAL_ERROR;
 8001194:	2301      	movs	r3, #1
 8001196:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800119a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800119e:	4618      	mov	r0, r3
 80011a0:	3730      	adds	r7, #48	; 0x30
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	40021000 	.word	0x40021000
 80011ac:	431bde83 	.word	0x431bde83
 80011b0:	200003c4 	.word	0x200003c4
 80011b4:	40001000 	.word	0x40001000
 80011b8:	200001a4 	.word	0x200001a4

080011bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011bc:	b480      	push	{r7}
 80011be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80011c0:	e7fe      	b.n	80011c0 <NMI_Handler+0x4>

080011c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011c2:	b480      	push	{r7}
 80011c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011c6:	e7fe      	b.n	80011c6 <HardFault_Handler+0x4>

080011c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011cc:	e7fe      	b.n	80011cc <MemManage_Handler+0x4>

080011ce <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011ce:	b480      	push	{r7}
 80011d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011d2:	e7fe      	b.n	80011d2 <BusFault_Handler+0x4>

080011d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011d8:	e7fe      	b.n	80011d8 <UsageFault_Handler+0x4>

080011da <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011da:	b480      	push	{r7}
 80011dc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011de:	bf00      	nop
 80011e0:	46bd      	mov	sp, r7
 80011e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e6:	4770      	bx	lr

080011e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011ec:	bf00      	nop
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr

080011f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011f6:	b480      	push	{r7}
 80011f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011fa:	bf00      	nop
 80011fc:	46bd      	mov	sp, r7
 80011fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001202:	4770      	bx	lr

08001204 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001204:	b480      	push	{r7}
 8001206:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001208:	bf00      	nop
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr
	...

08001214 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001218:	4802      	ldr	r0, [pc, #8]	; (8001224 <USART2_IRQHandler+0x10>)
 800121a:	f004 fa5b 	bl	80056d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800121e:	bf00      	nop
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	200002e4 	.word	0x200002e4

08001228 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800122c:	4802      	ldr	r0, [pc, #8]	; (8001238 <TIM6_DAC_IRQHandler+0x10>)
 800122e:	f002 fed5 	bl	8003fdc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001232:	bf00      	nop
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	200003c4 	.word	0x200003c4

0800123c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0
	return 1;
 8001240:	2301      	movs	r3, #1
}
 8001242:	4618      	mov	r0, r3
 8001244:	46bd      	mov	sp, r7
 8001246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124a:	4770      	bx	lr

0800124c <_kill>:

int _kill(int pid, int sig)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b082      	sub	sp, #8
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
 8001254:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001256:	f006 f94b 	bl	80074f0 <__errno>
 800125a:	4603      	mov	r3, r0
 800125c:	2216      	movs	r2, #22
 800125e:	601a      	str	r2, [r3, #0]
	return -1;
 8001260:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001264:	4618      	mov	r0, r3
 8001266:	3708      	adds	r7, #8
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}

0800126c <_exit>:

void _exit (int status)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b082      	sub	sp, #8
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001274:	f04f 31ff 	mov.w	r1, #4294967295
 8001278:	6878      	ldr	r0, [r7, #4]
 800127a:	f7ff ffe7 	bl	800124c <_kill>
	while (1) {}		/* Make sure we hang here */
 800127e:	e7fe      	b.n	800127e <_exit+0x12>

08001280 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b086      	sub	sp, #24
 8001284:	af00      	add	r7, sp, #0
 8001286:	60f8      	str	r0, [r7, #12]
 8001288:	60b9      	str	r1, [r7, #8]
 800128a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800128c:	2300      	movs	r3, #0
 800128e:	617b      	str	r3, [r7, #20]
 8001290:	e00a      	b.n	80012a8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001292:	f3af 8000 	nop.w
 8001296:	4601      	mov	r1, r0
 8001298:	68bb      	ldr	r3, [r7, #8]
 800129a:	1c5a      	adds	r2, r3, #1
 800129c:	60ba      	str	r2, [r7, #8]
 800129e:	b2ca      	uxtb	r2, r1
 80012a0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	3301      	adds	r3, #1
 80012a6:	617b      	str	r3, [r7, #20]
 80012a8:	697a      	ldr	r2, [r7, #20]
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	429a      	cmp	r2, r3
 80012ae:	dbf0      	blt.n	8001292 <_read+0x12>
	}

return len;
 80012b0:	687b      	ldr	r3, [r7, #4]
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	3718      	adds	r7, #24
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}

080012ba <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80012ba:	b580      	push	{r7, lr}
 80012bc:	b086      	sub	sp, #24
 80012be:	af00      	add	r7, sp, #0
 80012c0:	60f8      	str	r0, [r7, #12]
 80012c2:	60b9      	str	r1, [r7, #8]
 80012c4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012c6:	2300      	movs	r3, #0
 80012c8:	617b      	str	r3, [r7, #20]
 80012ca:	e009      	b.n	80012e0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80012cc:	68bb      	ldr	r3, [r7, #8]
 80012ce:	1c5a      	adds	r2, r3, #1
 80012d0:	60ba      	str	r2, [r7, #8]
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	4618      	mov	r0, r3
 80012d6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012da:	697b      	ldr	r3, [r7, #20]
 80012dc:	3301      	adds	r3, #1
 80012de:	617b      	str	r3, [r7, #20]
 80012e0:	697a      	ldr	r2, [r7, #20]
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	429a      	cmp	r2, r3
 80012e6:	dbf1      	blt.n	80012cc <_write+0x12>
	}
	return len;
 80012e8:	687b      	ldr	r3, [r7, #4]
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	3718      	adds	r7, #24
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}

080012f2 <_close>:

int _close(int file)
{
 80012f2:	b480      	push	{r7}
 80012f4:	b083      	sub	sp, #12
 80012f6:	af00      	add	r7, sp, #0
 80012f8:	6078      	str	r0, [r7, #4]
	return -1;
 80012fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012fe:	4618      	mov	r0, r3
 8001300:	370c      	adds	r7, #12
 8001302:	46bd      	mov	sp, r7
 8001304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001308:	4770      	bx	lr

0800130a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800130a:	b480      	push	{r7}
 800130c:	b083      	sub	sp, #12
 800130e:	af00      	add	r7, sp, #0
 8001310:	6078      	str	r0, [r7, #4]
 8001312:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800131a:	605a      	str	r2, [r3, #4]
	return 0;
 800131c:	2300      	movs	r3, #0
}
 800131e:	4618      	mov	r0, r3
 8001320:	370c      	adds	r7, #12
 8001322:	46bd      	mov	sp, r7
 8001324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001328:	4770      	bx	lr

0800132a <_isatty>:

int _isatty(int file)
{
 800132a:	b480      	push	{r7}
 800132c:	b083      	sub	sp, #12
 800132e:	af00      	add	r7, sp, #0
 8001330:	6078      	str	r0, [r7, #4]
	return 1;
 8001332:	2301      	movs	r3, #1
}
 8001334:	4618      	mov	r0, r3
 8001336:	370c      	adds	r7, #12
 8001338:	46bd      	mov	sp, r7
 800133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133e:	4770      	bx	lr

08001340 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001340:	b480      	push	{r7}
 8001342:	b085      	sub	sp, #20
 8001344:	af00      	add	r7, sp, #0
 8001346:	60f8      	str	r0, [r7, #12]
 8001348:	60b9      	str	r1, [r7, #8]
 800134a:	607a      	str	r2, [r7, #4]
	return 0;
 800134c:	2300      	movs	r3, #0
}
 800134e:	4618      	mov	r0, r3
 8001350:	3714      	adds	r7, #20
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr
	...

0800135c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b086      	sub	sp, #24
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001364:	4a14      	ldr	r2, [pc, #80]	; (80013b8 <_sbrk+0x5c>)
 8001366:	4b15      	ldr	r3, [pc, #84]	; (80013bc <_sbrk+0x60>)
 8001368:	1ad3      	subs	r3, r2, r3
 800136a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800136c:	697b      	ldr	r3, [r7, #20]
 800136e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001370:	4b13      	ldr	r3, [pc, #76]	; (80013c0 <_sbrk+0x64>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	2b00      	cmp	r3, #0
 8001376:	d102      	bne.n	800137e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001378:	4b11      	ldr	r3, [pc, #68]	; (80013c0 <_sbrk+0x64>)
 800137a:	4a12      	ldr	r2, [pc, #72]	; (80013c4 <_sbrk+0x68>)
 800137c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800137e:	4b10      	ldr	r3, [pc, #64]	; (80013c0 <_sbrk+0x64>)
 8001380:	681a      	ldr	r2, [r3, #0]
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	4413      	add	r3, r2
 8001386:	693a      	ldr	r2, [r7, #16]
 8001388:	429a      	cmp	r2, r3
 800138a:	d207      	bcs.n	800139c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800138c:	f006 f8b0 	bl	80074f0 <__errno>
 8001390:	4603      	mov	r3, r0
 8001392:	220c      	movs	r2, #12
 8001394:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001396:	f04f 33ff 	mov.w	r3, #4294967295
 800139a:	e009      	b.n	80013b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800139c:	4b08      	ldr	r3, [pc, #32]	; (80013c0 <_sbrk+0x64>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013a2:	4b07      	ldr	r3, [pc, #28]	; (80013c0 <_sbrk+0x64>)
 80013a4:	681a      	ldr	r2, [r3, #0]
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	4413      	add	r3, r2
 80013aa:	4a05      	ldr	r2, [pc, #20]	; (80013c0 <_sbrk+0x64>)
 80013ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013ae:	68fb      	ldr	r3, [r7, #12]
}
 80013b0:	4618      	mov	r0, r3
 80013b2:	3718      	adds	r7, #24
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	20008000 	.word	0x20008000
 80013bc:	00000400 	.word	0x00000400
 80013c0:	20000410 	.word	0x20000410
 80013c4:	20000428 	.word	0x20000428

080013c8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80013c8:	b480      	push	{r7}
 80013ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80013cc:	4b06      	ldr	r3, [pc, #24]	; (80013e8 <SystemInit+0x20>)
 80013ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80013d2:	4a05      	ldr	r2, [pc, #20]	; (80013e8 <SystemInit+0x20>)
 80013d4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80013d8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013dc:	bf00      	nop
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr
 80013e6:	bf00      	nop
 80013e8:	e000ed00 	.word	0xe000ed00

080013ec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80013ec:	480d      	ldr	r0, [pc, #52]	; (8001424 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80013ee:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013f0:	480d      	ldr	r0, [pc, #52]	; (8001428 <LoopForever+0x6>)
  ldr r1, =_edata
 80013f2:	490e      	ldr	r1, [pc, #56]	; (800142c <LoopForever+0xa>)
  ldr r2, =_sidata
 80013f4:	4a0e      	ldr	r2, [pc, #56]	; (8001430 <LoopForever+0xe>)
  movs r3, #0
 80013f6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80013f8:	e002      	b.n	8001400 <LoopCopyDataInit>

080013fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013fe:	3304      	adds	r3, #4

08001400 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001400:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001402:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001404:	d3f9      	bcc.n	80013fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001406:	4a0b      	ldr	r2, [pc, #44]	; (8001434 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001408:	4c0b      	ldr	r4, [pc, #44]	; (8001438 <LoopForever+0x16>)
  movs r3, #0
 800140a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800140c:	e001      	b.n	8001412 <LoopFillZerobss>

0800140e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800140e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001410:	3204      	adds	r2, #4

08001412 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001412:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001414:	d3fb      	bcc.n	800140e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001416:	f7ff ffd7 	bl	80013c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800141a:	f006 f86f 	bl	80074fc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800141e:	f7ff f8e1 	bl	80005e4 <main>

08001422 <LoopForever>:

LoopForever:
    b LoopForever
 8001422:	e7fe      	b.n	8001422 <LoopForever>
  ldr   r0, =_estack
 8001424:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001428:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800142c:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 8001430:	08008ddc 	.word	0x08008ddc
  ldr r2, =_sbss
 8001434:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 8001438:	20000428 	.word	0x20000428

0800143c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800143c:	e7fe      	b.n	800143c <ADC1_2_IRQHandler>

0800143e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800143e:	b580      	push	{r7, lr}
 8001440:	b082      	sub	sp, #8
 8001442:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001444:	2300      	movs	r3, #0
 8001446:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001448:	2003      	movs	r0, #3
 800144a:	f001 f91c 	bl	8002686 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800144e:	200f      	movs	r0, #15
 8001450:	f7ff fe44 	bl	80010dc <HAL_InitTick>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d002      	beq.n	8001460 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800145a:	2301      	movs	r3, #1
 800145c:	71fb      	strb	r3, [r7, #7]
 800145e:	e001      	b.n	8001464 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001460:	f7ff fd0c 	bl	8000e7c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001464:	79fb      	ldrb	r3, [r7, #7]

}
 8001466:	4618      	mov	r0, r3
 8001468:	3708      	adds	r7, #8
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
	...

08001470 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001474:	4b05      	ldr	r3, [pc, #20]	; (800148c <HAL_IncTick+0x1c>)
 8001476:	681a      	ldr	r2, [r3, #0]
 8001478:	4b05      	ldr	r3, [pc, #20]	; (8001490 <HAL_IncTick+0x20>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4413      	add	r3, r2
 800147e:	4a03      	ldr	r2, [pc, #12]	; (800148c <HAL_IncTick+0x1c>)
 8001480:	6013      	str	r3, [r2, #0]
}
 8001482:	bf00      	nop
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr
 800148c:	20000414 	.word	0x20000414
 8001490:	200001a8 	.word	0x200001a8

08001494 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
  return uwTick;
 8001498:	4b03      	ldr	r3, [pc, #12]	; (80014a8 <HAL_GetTick+0x14>)
 800149a:	681b      	ldr	r3, [r3, #0]
}
 800149c:	4618      	mov	r0, r3
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	20000414 	.word	0x20000414

080014ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b084      	sub	sp, #16
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014b4:	f7ff ffee 	bl	8001494 <HAL_GetTick>
 80014b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014c4:	d004      	beq.n	80014d0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80014c6:	4b09      	ldr	r3, [pc, #36]	; (80014ec <HAL_Delay+0x40>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	68fa      	ldr	r2, [r7, #12]
 80014cc:	4413      	add	r3, r2
 80014ce:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80014d0:	bf00      	nop
 80014d2:	f7ff ffdf 	bl	8001494 <HAL_GetTick>
 80014d6:	4602      	mov	r2, r0
 80014d8:	68bb      	ldr	r3, [r7, #8]
 80014da:	1ad3      	subs	r3, r2, r3
 80014dc:	68fa      	ldr	r2, [r7, #12]
 80014de:	429a      	cmp	r2, r3
 80014e0:	d8f7      	bhi.n	80014d2 <HAL_Delay+0x26>
  {
  }
}
 80014e2:	bf00      	nop
 80014e4:	bf00      	nop
 80014e6:	3710      	adds	r7, #16
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	200001a8 	.word	0x200001a8

080014f0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b083      	sub	sp, #12
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
 80014f8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	689b      	ldr	r3, [r3, #8]
 80014fe:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	431a      	orrs	r2, r3
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	609a      	str	r2, [r3, #8]
}
 800150a:	bf00      	nop
 800150c:	370c      	adds	r7, #12
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr

08001516 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001516:	b480      	push	{r7}
 8001518:	b083      	sub	sp, #12
 800151a:	af00      	add	r7, sp, #0
 800151c:	6078      	str	r0, [r7, #4]
 800151e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	689b      	ldr	r3, [r3, #8]
 8001524:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	431a      	orrs	r2, r3
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	609a      	str	r2, [r3, #8]
}
 8001530:	bf00      	nop
 8001532:	370c      	adds	r7, #12
 8001534:	46bd      	mov	sp, r7
 8001536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153a:	4770      	bx	lr

0800153c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	689b      	ldr	r3, [r3, #8]
 8001548:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800154c:	4618      	mov	r0, r3
 800154e:	370c      	adds	r7, #12
 8001550:	46bd      	mov	sp, r7
 8001552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001556:	4770      	bx	lr

08001558 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001558:	b480      	push	{r7}
 800155a:	b087      	sub	sp, #28
 800155c:	af00      	add	r7, sp, #0
 800155e:	60f8      	str	r0, [r7, #12]
 8001560:	60b9      	str	r1, [r7, #8]
 8001562:	607a      	str	r2, [r7, #4]
 8001564:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	3360      	adds	r3, #96	; 0x60
 800156a:	461a      	mov	r2, r3
 800156c:	68bb      	ldr	r3, [r7, #8]
 800156e:	009b      	lsls	r3, r3, #2
 8001570:	4413      	add	r3, r2
 8001572:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001574:	697b      	ldr	r3, [r7, #20]
 8001576:	681a      	ldr	r2, [r3, #0]
 8001578:	4b08      	ldr	r3, [pc, #32]	; (800159c <LL_ADC_SetOffset+0x44>)
 800157a:	4013      	ands	r3, r2
 800157c:	687a      	ldr	r2, [r7, #4]
 800157e:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001582:	683a      	ldr	r2, [r7, #0]
 8001584:	430a      	orrs	r2, r1
 8001586:	4313      	orrs	r3, r2
 8001588:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800158c:	697b      	ldr	r3, [r7, #20]
 800158e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001590:	bf00      	nop
 8001592:	371c      	adds	r7, #28
 8001594:	46bd      	mov	sp, r7
 8001596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159a:	4770      	bx	lr
 800159c:	03fff000 	.word	0x03fff000

080015a0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b085      	sub	sp, #20
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
 80015a8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	3360      	adds	r3, #96	; 0x60
 80015ae:	461a      	mov	r2, r3
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	009b      	lsls	r3, r3, #2
 80015b4:	4413      	add	r3, r2
 80015b6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	3714      	adds	r7, #20
 80015c4:	46bd      	mov	sp, r7
 80015c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ca:	4770      	bx	lr

080015cc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80015cc:	b480      	push	{r7}
 80015ce:	b087      	sub	sp, #28
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	60f8      	str	r0, [r7, #12]
 80015d4:	60b9      	str	r1, [r7, #8]
 80015d6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	3360      	adds	r3, #96	; 0x60
 80015dc:	461a      	mov	r2, r3
 80015de:	68bb      	ldr	r3, [r7, #8]
 80015e0:	009b      	lsls	r3, r3, #2
 80015e2:	4413      	add	r3, r2
 80015e4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80015e6:	697b      	ldr	r3, [r7, #20]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	431a      	orrs	r2, r3
 80015f2:	697b      	ldr	r3, [r7, #20]
 80015f4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80015f6:	bf00      	nop
 80015f8:	371c      	adds	r7, #28
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr

08001602 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001602:	b480      	push	{r7}
 8001604:	b087      	sub	sp, #28
 8001606:	af00      	add	r7, sp, #0
 8001608:	60f8      	str	r0, [r7, #12]
 800160a:	60b9      	str	r1, [r7, #8]
 800160c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	3360      	adds	r3, #96	; 0x60
 8001612:	461a      	mov	r2, r3
 8001614:	68bb      	ldr	r3, [r7, #8]
 8001616:	009b      	lsls	r3, r3, #2
 8001618:	4413      	add	r3, r2
 800161a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800161c:	697b      	ldr	r3, [r7, #20]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	431a      	orrs	r2, r3
 8001628:	697b      	ldr	r3, [r7, #20]
 800162a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800162c:	bf00      	nop
 800162e:	371c      	adds	r7, #28
 8001630:	46bd      	mov	sp, r7
 8001632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001636:	4770      	bx	lr

08001638 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001638:	b480      	push	{r7}
 800163a:	b087      	sub	sp, #28
 800163c:	af00      	add	r7, sp, #0
 800163e:	60f8      	str	r0, [r7, #12]
 8001640:	60b9      	str	r1, [r7, #8]
 8001642:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	3360      	adds	r3, #96	; 0x60
 8001648:	461a      	mov	r2, r3
 800164a:	68bb      	ldr	r3, [r7, #8]
 800164c:	009b      	lsls	r3, r3, #2
 800164e:	4413      	add	r3, r2
 8001650:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001652:	697b      	ldr	r3, [r7, #20]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	431a      	orrs	r2, r3
 800165e:	697b      	ldr	r3, [r7, #20]
 8001660:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001662:	bf00      	nop
 8001664:	371c      	adds	r7, #28
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr

0800166e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800166e:	b480      	push	{r7}
 8001670:	b083      	sub	sp, #12
 8001672:	af00      	add	r7, sp, #0
 8001674:	6078      	str	r0, [r7, #4]
 8001676:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	695b      	ldr	r3, [r3, #20]
 800167c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	431a      	orrs	r2, r3
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	615a      	str	r2, [r3, #20]
}
 8001688:	bf00      	nop
 800168a:	370c      	adds	r7, #12
 800168c:	46bd      	mov	sp, r7
 800168e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001692:	4770      	bx	lr

08001694 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001694:	b480      	push	{r7}
 8001696:	b087      	sub	sp, #28
 8001698:	af00      	add	r7, sp, #0
 800169a:	60f8      	str	r0, [r7, #12]
 800169c:	60b9      	str	r1, [r7, #8]
 800169e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	3330      	adds	r3, #48	; 0x30
 80016a4:	461a      	mov	r2, r3
 80016a6:	68bb      	ldr	r3, [r7, #8]
 80016a8:	0a1b      	lsrs	r3, r3, #8
 80016aa:	009b      	lsls	r3, r3, #2
 80016ac:	f003 030c 	and.w	r3, r3, #12
 80016b0:	4413      	add	r3, r2
 80016b2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80016b4:	697b      	ldr	r3, [r7, #20]
 80016b6:	681a      	ldr	r2, [r3, #0]
 80016b8:	68bb      	ldr	r3, [r7, #8]
 80016ba:	f003 031f 	and.w	r3, r3, #31
 80016be:	211f      	movs	r1, #31
 80016c0:	fa01 f303 	lsl.w	r3, r1, r3
 80016c4:	43db      	mvns	r3, r3
 80016c6:	401a      	ands	r2, r3
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	0e9b      	lsrs	r3, r3, #26
 80016cc:	f003 011f 	and.w	r1, r3, #31
 80016d0:	68bb      	ldr	r3, [r7, #8]
 80016d2:	f003 031f 	and.w	r3, r3, #31
 80016d6:	fa01 f303 	lsl.w	r3, r1, r3
 80016da:	431a      	orrs	r2, r3
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80016e0:	bf00      	nop
 80016e2:	371c      	adds	r7, #28
 80016e4:	46bd      	mov	sp, r7
 80016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ea:	4770      	bx	lr

080016ec <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80016ec:	b480      	push	{r7}
 80016ee:	b087      	sub	sp, #28
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	60f8      	str	r0, [r7, #12]
 80016f4:	60b9      	str	r1, [r7, #8]
 80016f6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	3314      	adds	r3, #20
 80016fc:	461a      	mov	r2, r3
 80016fe:	68bb      	ldr	r3, [r7, #8]
 8001700:	0e5b      	lsrs	r3, r3, #25
 8001702:	009b      	lsls	r3, r3, #2
 8001704:	f003 0304 	and.w	r3, r3, #4
 8001708:	4413      	add	r3, r2
 800170a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800170c:	697b      	ldr	r3, [r7, #20]
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	68bb      	ldr	r3, [r7, #8]
 8001712:	0d1b      	lsrs	r3, r3, #20
 8001714:	f003 031f 	and.w	r3, r3, #31
 8001718:	2107      	movs	r1, #7
 800171a:	fa01 f303 	lsl.w	r3, r1, r3
 800171e:	43db      	mvns	r3, r3
 8001720:	401a      	ands	r2, r3
 8001722:	68bb      	ldr	r3, [r7, #8]
 8001724:	0d1b      	lsrs	r3, r3, #20
 8001726:	f003 031f 	and.w	r3, r3, #31
 800172a:	6879      	ldr	r1, [r7, #4]
 800172c:	fa01 f303 	lsl.w	r3, r1, r3
 8001730:	431a      	orrs	r2, r3
 8001732:	697b      	ldr	r3, [r7, #20]
 8001734:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001736:	bf00      	nop
 8001738:	371c      	adds	r7, #28
 800173a:	46bd      	mov	sp, r7
 800173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001740:	4770      	bx	lr
	...

08001744 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001744:	b480      	push	{r7}
 8001746:	b085      	sub	sp, #20
 8001748:	af00      	add	r7, sp, #0
 800174a:	60f8      	str	r0, [r7, #12]
 800174c:	60b9      	str	r1, [r7, #8]
 800174e:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	4a0f      	ldr	r2, [pc, #60]	; (8001790 <LL_ADC_SetChannelSingleDiff+0x4c>)
 8001754:	4293      	cmp	r3, r2
 8001756:	d10a      	bne.n	800176e <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800175e:	68bb      	ldr	r3, [r7, #8]
 8001760:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001764:	431a      	orrs	r2, r3
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 800176c:	e00a      	b.n	8001784 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001774:	68bb      	ldr	r3, [r7, #8]
 8001776:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800177a:	43db      	mvns	r3, r3
 800177c:	401a      	ands	r2, r3
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8001784:	bf00      	nop
 8001786:	3714      	adds	r7, #20
 8001788:	46bd      	mov	sp, r7
 800178a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178e:	4770      	bx	lr
 8001790:	407f0000 	.word	0x407f0000

08001794 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001794:	b480      	push	{r7}
 8001796:	b083      	sub	sp, #12
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	689b      	ldr	r3, [r3, #8]
 80017a0:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80017a4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80017a8:	687a      	ldr	r2, [r7, #4]
 80017aa:	6093      	str	r3, [r2, #8]
}
 80017ac:	bf00      	nop
 80017ae:	370c      	adds	r7, #12
 80017b0:	46bd      	mov	sp, r7
 80017b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b6:	4770      	bx	lr

080017b8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b083      	sub	sp, #12
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	689b      	ldr	r3, [r3, #8]
 80017c4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80017c8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80017cc:	d101      	bne.n	80017d2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80017ce:	2301      	movs	r3, #1
 80017d0:	e000      	b.n	80017d4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80017d2:	2300      	movs	r3, #0
}
 80017d4:	4618      	mov	r0, r3
 80017d6:	370c      	adds	r7, #12
 80017d8:	46bd      	mov	sp, r7
 80017da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017de:	4770      	bx	lr

080017e0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80017e0:	b480      	push	{r7}
 80017e2:	b083      	sub	sp, #12
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	689b      	ldr	r3, [r3, #8]
 80017ec:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80017f0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80017f4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80017fc:	bf00      	nop
 80017fe:	370c      	adds	r7, #12
 8001800:	46bd      	mov	sp, r7
 8001802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001806:	4770      	bx	lr

08001808 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001808:	b480      	push	{r7}
 800180a:	b083      	sub	sp, #12
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	689b      	ldr	r3, [r3, #8]
 8001814:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001818:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800181c:	d101      	bne.n	8001822 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800181e:	2301      	movs	r3, #1
 8001820:	e000      	b.n	8001824 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001822:	2300      	movs	r3, #0
}
 8001824:	4618      	mov	r0, r3
 8001826:	370c      	adds	r7, #12
 8001828:	46bd      	mov	sp, r7
 800182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182e:	4770      	bx	lr

08001830 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001830:	b480      	push	{r7}
 8001832:	b083      	sub	sp, #12
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	689b      	ldr	r3, [r3, #8]
 800183c:	f003 0301 	and.w	r3, r3, #1
 8001840:	2b01      	cmp	r3, #1
 8001842:	d101      	bne.n	8001848 <LL_ADC_IsEnabled+0x18>
 8001844:	2301      	movs	r3, #1
 8001846:	e000      	b.n	800184a <LL_ADC_IsEnabled+0x1a>
 8001848:	2300      	movs	r3, #0
}
 800184a:	4618      	mov	r0, r3
 800184c:	370c      	adds	r7, #12
 800184e:	46bd      	mov	sp, r7
 8001850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001854:	4770      	bx	lr

08001856 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001856:	b480      	push	{r7}
 8001858:	b083      	sub	sp, #12
 800185a:	af00      	add	r7, sp, #0
 800185c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	689b      	ldr	r3, [r3, #8]
 8001862:	f003 0304 	and.w	r3, r3, #4
 8001866:	2b04      	cmp	r3, #4
 8001868:	d101      	bne.n	800186e <LL_ADC_REG_IsConversionOngoing+0x18>
 800186a:	2301      	movs	r3, #1
 800186c:	e000      	b.n	8001870 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800186e:	2300      	movs	r3, #0
}
 8001870:	4618      	mov	r0, r3
 8001872:	370c      	adds	r7, #12
 8001874:	46bd      	mov	sp, r7
 8001876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187a:	4770      	bx	lr

0800187c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800187c:	b480      	push	{r7}
 800187e:	b083      	sub	sp, #12
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	689b      	ldr	r3, [r3, #8]
 8001888:	f003 0308 	and.w	r3, r3, #8
 800188c:	2b08      	cmp	r3, #8
 800188e:	d101      	bne.n	8001894 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001890:	2301      	movs	r3, #1
 8001892:	e000      	b.n	8001896 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001894:	2300      	movs	r3, #0
}
 8001896:	4618      	mov	r0, r3
 8001898:	370c      	adds	r7, #12
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr
	...

080018a4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80018a4:	b590      	push	{r4, r7, lr}
 80018a6:	b089      	sub	sp, #36	; 0x24
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018ac:	2300      	movs	r3, #0
 80018ae:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80018b0:	2300      	movs	r3, #0
 80018b2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d101      	bne.n	80018be <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80018ba:	2301      	movs	r3, #1
 80018bc:	e177      	b.n	8001bae <HAL_ADC_Init+0x30a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	695b      	ldr	r3, [r3, #20]
 80018c2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d109      	bne.n	80018e0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80018cc:	6878      	ldr	r0, [r7, #4]
 80018ce:	f7ff faf9 	bl	8000ec4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	2200      	movs	r2, #0
 80018d6:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	2200      	movs	r2, #0
 80018dc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4618      	mov	r0, r3
 80018e6:	f7ff ff67 	bl	80017b8 <LL_ADC_IsDeepPowerDownEnabled>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d004      	beq.n	80018fa <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4618      	mov	r0, r3
 80018f6:	f7ff ff4d 	bl	8001794 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4618      	mov	r0, r3
 8001900:	f7ff ff82 	bl	8001808 <LL_ADC_IsInternalRegulatorEnabled>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	d115      	bne.n	8001936 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4618      	mov	r0, r3
 8001910:	f7ff ff66 	bl	80017e0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001914:	4b9c      	ldr	r3, [pc, #624]	; (8001b88 <HAL_ADC_Init+0x2e4>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	099b      	lsrs	r3, r3, #6
 800191a:	4a9c      	ldr	r2, [pc, #624]	; (8001b8c <HAL_ADC_Init+0x2e8>)
 800191c:	fba2 2303 	umull	r2, r3, r2, r3
 8001920:	099b      	lsrs	r3, r3, #6
 8001922:	3301      	adds	r3, #1
 8001924:	005b      	lsls	r3, r3, #1
 8001926:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001928:	e002      	b.n	8001930 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800192a:	68bb      	ldr	r3, [r7, #8]
 800192c:	3b01      	subs	r3, #1
 800192e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001930:	68bb      	ldr	r3, [r7, #8]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d1f9      	bne.n	800192a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	4618      	mov	r0, r3
 800193c:	f7ff ff64 	bl	8001808 <LL_ADC_IsInternalRegulatorEnabled>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d10d      	bne.n	8001962 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800194a:	f043 0210 	orr.w	r2, r3, #16
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001956:	f043 0201 	orr.w	r2, r3, #1
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 800195e:	2301      	movs	r3, #1
 8001960:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4618      	mov	r0, r3
 8001968:	f7ff ff75 	bl	8001856 <LL_ADC_REG_IsConversionOngoing>
 800196c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001972:	f003 0310 	and.w	r3, r3, #16
 8001976:	2b00      	cmp	r3, #0
 8001978:	f040 8110 	bne.w	8001b9c <HAL_ADC_Init+0x2f8>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	2b00      	cmp	r3, #0
 8001980:	f040 810c 	bne.w	8001b9c <HAL_ADC_Init+0x2f8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001988:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800198c:	f043 0202 	orr.w	r2, r3, #2
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4618      	mov	r0, r3
 800199a:	f7ff ff49 	bl	8001830 <LL_ADC_IsEnabled>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d111      	bne.n	80019c8 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80019a4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80019a8:	f7ff ff42 	bl	8001830 <LL_ADC_IsEnabled>
 80019ac:	4604      	mov	r4, r0
 80019ae:	4878      	ldr	r0, [pc, #480]	; (8001b90 <HAL_ADC_Init+0x2ec>)
 80019b0:	f7ff ff3e 	bl	8001830 <LL_ADC_IsEnabled>
 80019b4:	4603      	mov	r3, r0
 80019b6:	4323      	orrs	r3, r4
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d105      	bne.n	80019c8 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	4619      	mov	r1, r3
 80019c2:	4874      	ldr	r0, [pc, #464]	; (8001b94 <HAL_ADC_Init+0x2f0>)
 80019c4:	f7ff fd94 	bl	80014f0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	7f5b      	ldrb	r3, [r3, #29]
 80019cc:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80019d2:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80019d8:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80019de:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80019e6:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80019e8:	4313      	orrs	r3, r2
 80019ea:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80019f2:	2b01      	cmp	r3, #1
 80019f4:	d106      	bne.n	8001a04 <HAL_ADC_Init+0x160>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019fa:	3b01      	subs	r3, #1
 80019fc:	045b      	lsls	r3, r3, #17
 80019fe:	69ba      	ldr	r2, [r7, #24]
 8001a00:	4313      	orrs	r3, r2
 8001a02:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d009      	beq.n	8001a20 <HAL_ADC_Init+0x17c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a10:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a18:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001a1a:	69ba      	ldr	r2, [r7, #24]
 8001a1c:	4313      	orrs	r3, r2
 8001a1e:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	68da      	ldr	r2, [r3, #12]
 8001a26:	4b5c      	ldr	r3, [pc, #368]	; (8001b98 <HAL_ADC_Init+0x2f4>)
 8001a28:	4013      	ands	r3, r2
 8001a2a:	687a      	ldr	r2, [r7, #4]
 8001a2c:	6812      	ldr	r2, [r2, #0]
 8001a2e:	69b9      	ldr	r1, [r7, #24]
 8001a30:	430b      	orrs	r3, r1
 8001a32:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	691b      	ldr	r3, [r3, #16]
 8001a3a:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	430a      	orrs	r2, r1
 8001a48:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f7ff ff01 	bl	8001856 <LL_ADC_REG_IsConversionOngoing>
 8001a54:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f7ff ff0e 	bl	800187c <LL_ADC_INJ_IsConversionOngoing>
 8001a60:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001a62:	693b      	ldr	r3, [r7, #16]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d16d      	bne.n	8001b44 <HAL_ADC_Init+0x2a0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d16a      	bne.n	8001b44 <HAL_ADC_Init+0x2a0>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001a72:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001a7a:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	68db      	ldr	r3, [r3, #12]
 8001a86:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001a8a:	f023 0302 	bic.w	r3, r3, #2
 8001a8e:	687a      	ldr	r2, [r7, #4]
 8001a90:	6812      	ldr	r2, [r2, #0]
 8001a92:	69b9      	ldr	r1, [r7, #24]
 8001a94:	430b      	orrs	r3, r1
 8001a96:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	691b      	ldr	r3, [r3, #16]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d017      	beq.n	8001ad0 <HAL_ADC_Init+0x22c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	691a      	ldr	r2, [r3, #16]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001aae:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001ab8:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001abc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001ac0:	687a      	ldr	r2, [r7, #4]
 8001ac2:	6911      	ldr	r1, [r2, #16]
 8001ac4:	687a      	ldr	r2, [r7, #4]
 8001ac6:	6812      	ldr	r2, [r2, #0]
 8001ac8:	430b      	orrs	r3, r1
 8001aca:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8001ace:	e013      	b.n	8001af8 <HAL_ADC_Init+0x254>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	691a      	ldr	r2, [r3, #16]
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001ade:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001ae8:	687a      	ldr	r2, [r7, #4]
 8001aea:	6812      	ldr	r2, [r2, #0]
 8001aec:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001af0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001af4:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001afe:	2b01      	cmp	r3, #1
 8001b00:	d118      	bne.n	8001b34 <HAL_ADC_Init+0x290>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	691b      	ldr	r3, [r3, #16]
 8001b08:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001b0c:	f023 0304 	bic.w	r3, r3, #4
 8001b10:	687a      	ldr	r2, [r7, #4]
 8001b12:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8001b14:	687a      	ldr	r2, [r7, #4]
 8001b16:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001b18:	4311      	orrs	r1, r2
 8001b1a:	687a      	ldr	r2, [r7, #4]
 8001b1c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001b1e:	4311      	orrs	r1, r2
 8001b20:	687a      	ldr	r2, [r7, #4]
 8001b22:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001b24:	430a      	orrs	r2, r1
 8001b26:	431a      	orrs	r2, r3
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f042 0201 	orr.w	r2, r2, #1
 8001b30:	611a      	str	r2, [r3, #16]
 8001b32:	e007      	b.n	8001b44 <HAL_ADC_Init+0x2a0>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	691a      	ldr	r2, [r3, #16]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f022 0201 	bic.w	r2, r2, #1
 8001b42:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	695b      	ldr	r3, [r3, #20]
 8001b48:	2b01      	cmp	r3, #1
 8001b4a:	d10c      	bne.n	8001b66 <HAL_ADC_Init+0x2c2>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b52:	f023 010f 	bic.w	r1, r3, #15
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6a1b      	ldr	r3, [r3, #32]
 8001b5a:	1e5a      	subs	r2, r3, #1
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	430a      	orrs	r2, r1
 8001b62:	631a      	str	r2, [r3, #48]	; 0x30
 8001b64:	e007      	b.n	8001b76 <HAL_ADC_Init+0x2d2>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f022 020f 	bic.w	r2, r2, #15
 8001b74:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b7a:	f023 0303 	bic.w	r3, r3, #3
 8001b7e:	f043 0201 	orr.w	r2, r3, #1
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	65da      	str	r2, [r3, #92]	; 0x5c
 8001b86:	e011      	b.n	8001bac <HAL_ADC_Init+0x308>
 8001b88:	200001a0 	.word	0x200001a0
 8001b8c:	053e2d63 	.word	0x053e2d63
 8001b90:	50000100 	.word	0x50000100
 8001b94:	50000300 	.word	0x50000300
 8001b98:	fff04007 	.word	0xfff04007
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ba0:	f043 0210 	orr.w	r2, r3, #16
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8001ba8:	2301      	movs	r3, #1
 8001baa:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001bac:	7ffb      	ldrb	r3, [r7, #31]
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	3724      	adds	r7, #36	; 0x24
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd90      	pop	{r4, r7, pc}
 8001bb6:	bf00      	nop

08001bb8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b0b6      	sub	sp, #216	; 0xd8
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
 8001bc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8001bd2:	2b01      	cmp	r3, #1
 8001bd4:	d101      	bne.n	8001bda <HAL_ADC_ConfigChannel+0x22>
 8001bd6:	2302      	movs	r3, #2
 8001bd8:	e3c8      	b.n	800236c <HAL_ADC_ConfigChannel+0x7b4>
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2201      	movs	r2, #1
 8001bde:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4618      	mov	r0, r3
 8001be8:	f7ff fe35 	bl	8001856 <LL_ADC_REG_IsConversionOngoing>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	f040 83ad 	bne.w	800234e <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6818      	ldr	r0, [r3, #0]
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	6859      	ldr	r1, [r3, #4]
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	461a      	mov	r2, r3
 8001c02:	f7ff fd47 	bl	8001694 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f7ff fe23 	bl	8001856 <LL_ADC_REG_IsConversionOngoing>
 8001c10:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f7ff fe2f 	bl	800187c <LL_ADC_INJ_IsConversionOngoing>
 8001c1e:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001c22:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	f040 81d9 	bne.w	8001fde <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001c2c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	f040 81d4 	bne.w	8001fde <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	689b      	ldr	r3, [r3, #8]
 8001c3a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001c3e:	d10f      	bne.n	8001c60 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	6818      	ldr	r0, [r3, #0]
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	2200      	movs	r2, #0
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	f7ff fd4e 	bl	80016ec <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f7ff fd08 	bl	800166e <LL_ADC_SetSamplingTimeCommonConfig>
 8001c5e:	e00e      	b.n	8001c7e <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6818      	ldr	r0, [r3, #0]
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	6819      	ldr	r1, [r3, #0]
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	689b      	ldr	r3, [r3, #8]
 8001c6c:	461a      	mov	r2, r3
 8001c6e:	f7ff fd3d 	bl	80016ec <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	2100      	movs	r1, #0
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f7ff fcf8 	bl	800166e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	695a      	ldr	r2, [r3, #20]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	68db      	ldr	r3, [r3, #12]
 8001c88:	08db      	lsrs	r3, r3, #3
 8001c8a:	f003 0303 	and.w	r3, r3, #3
 8001c8e:	005b      	lsls	r3, r3, #1
 8001c90:	fa02 f303 	lsl.w	r3, r2, r3
 8001c94:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	691b      	ldr	r3, [r3, #16]
 8001c9c:	2b04      	cmp	r3, #4
 8001c9e:	d022      	beq.n	8001ce6 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6818      	ldr	r0, [r3, #0]
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	6919      	ldr	r1, [r3, #16]
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001cb0:	f7ff fc52 	bl	8001558 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6818      	ldr	r0, [r3, #0]
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	6919      	ldr	r1, [r3, #16]
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	699b      	ldr	r3, [r3, #24]
 8001cc0:	461a      	mov	r2, r3
 8001cc2:	f7ff fc9e 	bl	8001602 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6818      	ldr	r0, [r3, #0]
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	6919      	ldr	r1, [r3, #16]
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	7f1b      	ldrb	r3, [r3, #28]
 8001cd2:	2b01      	cmp	r3, #1
 8001cd4:	d102      	bne.n	8001cdc <HAL_ADC_ConfigChannel+0x124>
 8001cd6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001cda:	e000      	b.n	8001cde <HAL_ADC_ConfigChannel+0x126>
 8001cdc:	2300      	movs	r3, #0
 8001cde:	461a      	mov	r2, r3
 8001ce0:	f7ff fcaa 	bl	8001638 <LL_ADC_SetOffsetSaturation>
 8001ce4:	e17b      	b.n	8001fde <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	2100      	movs	r1, #0
 8001cec:	4618      	mov	r0, r3
 8001cee:	f7ff fc57 	bl	80015a0 <LL_ADC_GetOffsetChannel>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d10a      	bne.n	8001d12 <HAL_ADC_ConfigChannel+0x15a>
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	2100      	movs	r1, #0
 8001d02:	4618      	mov	r0, r3
 8001d04:	f7ff fc4c 	bl	80015a0 <LL_ADC_GetOffsetChannel>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	0e9b      	lsrs	r3, r3, #26
 8001d0c:	f003 021f 	and.w	r2, r3, #31
 8001d10:	e01e      	b.n	8001d50 <HAL_ADC_ConfigChannel+0x198>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	2100      	movs	r1, #0
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f7ff fc41 	bl	80015a0 <LL_ADC_GetOffsetChannel>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d24:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001d28:	fa93 f3a3 	rbit	r3, r3
 8001d2c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001d30:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001d34:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001d38:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d101      	bne.n	8001d44 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8001d40:	2320      	movs	r3, #32
 8001d42:	e004      	b.n	8001d4e <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8001d44:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001d48:	fab3 f383 	clz	r3, r3
 8001d4c:	b2db      	uxtb	r3, r3
 8001d4e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d105      	bne.n	8001d68 <HAL_ADC_ConfigChannel+0x1b0>
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	0e9b      	lsrs	r3, r3, #26
 8001d62:	f003 031f 	and.w	r3, r3, #31
 8001d66:	e018      	b.n	8001d9a <HAL_ADC_ConfigChannel+0x1e2>
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d70:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001d74:	fa93 f3a3 	rbit	r3, r3
 8001d78:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8001d7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001d80:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8001d84:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d101      	bne.n	8001d90 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8001d8c:	2320      	movs	r3, #32
 8001d8e:	e004      	b.n	8001d9a <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8001d90:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001d94:	fab3 f383 	clz	r3, r3
 8001d98:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001d9a:	429a      	cmp	r2, r3
 8001d9c:	d106      	bne.n	8001dac <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	2200      	movs	r2, #0
 8001da4:	2100      	movs	r1, #0
 8001da6:	4618      	mov	r0, r3
 8001da8:	f7ff fc10 	bl	80015cc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	2101      	movs	r1, #1
 8001db2:	4618      	mov	r0, r3
 8001db4:	f7ff fbf4 	bl	80015a0 <LL_ADC_GetOffsetChannel>
 8001db8:	4603      	mov	r3, r0
 8001dba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d10a      	bne.n	8001dd8 <HAL_ADC_ConfigChannel+0x220>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	2101      	movs	r1, #1
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f7ff fbe9 	bl	80015a0 <LL_ADC_GetOffsetChannel>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	0e9b      	lsrs	r3, r3, #26
 8001dd2:	f003 021f 	and.w	r2, r3, #31
 8001dd6:	e01e      	b.n	8001e16 <HAL_ADC_ConfigChannel+0x25e>
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	2101      	movs	r1, #1
 8001dde:	4618      	mov	r0, r3
 8001de0:	f7ff fbde 	bl	80015a0 <LL_ADC_GetOffsetChannel>
 8001de4:	4603      	mov	r3, r0
 8001de6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001dee:	fa93 f3a3 	rbit	r3, r3
 8001df2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8001df6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001dfa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8001dfe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d101      	bne.n	8001e0a <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8001e06:	2320      	movs	r3, #32
 8001e08:	e004      	b.n	8001e14 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8001e0a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001e0e:	fab3 f383 	clz	r3, r3
 8001e12:	b2db      	uxtb	r3, r3
 8001e14:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d105      	bne.n	8001e2e <HAL_ADC_ConfigChannel+0x276>
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	0e9b      	lsrs	r3, r3, #26
 8001e28:	f003 031f 	and.w	r3, r3, #31
 8001e2c:	e018      	b.n	8001e60 <HAL_ADC_ConfigChannel+0x2a8>
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e36:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001e3a:	fa93 f3a3 	rbit	r3, r3
 8001e3e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8001e42:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001e46:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8001e4a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d101      	bne.n	8001e56 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8001e52:	2320      	movs	r3, #32
 8001e54:	e004      	b.n	8001e60 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8001e56:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001e5a:	fab3 f383 	clz	r3, r3
 8001e5e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001e60:	429a      	cmp	r2, r3
 8001e62:	d106      	bne.n	8001e72 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	2200      	movs	r2, #0
 8001e6a:	2101      	movs	r1, #1
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f7ff fbad 	bl	80015cc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	2102      	movs	r1, #2
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f7ff fb91 	bl	80015a0 <LL_ADC_GetOffsetChannel>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d10a      	bne.n	8001e9e <HAL_ADC_ConfigChannel+0x2e6>
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	2102      	movs	r1, #2
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f7ff fb86 	bl	80015a0 <LL_ADC_GetOffsetChannel>
 8001e94:	4603      	mov	r3, r0
 8001e96:	0e9b      	lsrs	r3, r3, #26
 8001e98:	f003 021f 	and.w	r2, r3, #31
 8001e9c:	e01e      	b.n	8001edc <HAL_ADC_ConfigChannel+0x324>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	2102      	movs	r1, #2
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f7ff fb7b 	bl	80015a0 <LL_ADC_GetOffsetChannel>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eb0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001eb4:	fa93 f3a3 	rbit	r3, r3
 8001eb8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8001ebc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001ec0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8001ec4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d101      	bne.n	8001ed0 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8001ecc:	2320      	movs	r3, #32
 8001ece:	e004      	b.n	8001eda <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8001ed0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001ed4:	fab3 f383 	clz	r3, r3
 8001ed8:	b2db      	uxtb	r3, r3
 8001eda:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d105      	bne.n	8001ef4 <HAL_ADC_ConfigChannel+0x33c>
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	0e9b      	lsrs	r3, r3, #26
 8001eee:	f003 031f 	and.w	r3, r3, #31
 8001ef2:	e016      	b.n	8001f22 <HAL_ADC_ConfigChannel+0x36a>
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001efc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001f00:	fa93 f3a3 	rbit	r3, r3
 8001f04:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8001f06:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001f08:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8001f0c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d101      	bne.n	8001f18 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8001f14:	2320      	movs	r3, #32
 8001f16:	e004      	b.n	8001f22 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8001f18:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001f1c:	fab3 f383 	clz	r3, r3
 8001f20:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001f22:	429a      	cmp	r2, r3
 8001f24:	d106      	bne.n	8001f34 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	2102      	movs	r1, #2
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f7ff fb4c 	bl	80015cc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	2103      	movs	r1, #3
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f7ff fb30 	bl	80015a0 <LL_ADC_GetOffsetChannel>
 8001f40:	4603      	mov	r3, r0
 8001f42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d10a      	bne.n	8001f60 <HAL_ADC_ConfigChannel+0x3a8>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	2103      	movs	r1, #3
 8001f50:	4618      	mov	r0, r3
 8001f52:	f7ff fb25 	bl	80015a0 <LL_ADC_GetOffsetChannel>
 8001f56:	4603      	mov	r3, r0
 8001f58:	0e9b      	lsrs	r3, r3, #26
 8001f5a:	f003 021f 	and.w	r2, r3, #31
 8001f5e:	e017      	b.n	8001f90 <HAL_ADC_ConfigChannel+0x3d8>
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	2103      	movs	r1, #3
 8001f66:	4618      	mov	r0, r3
 8001f68:	f7ff fb1a 	bl	80015a0 <LL_ADC_GetOffsetChannel>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f70:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001f72:	fa93 f3a3 	rbit	r3, r3
 8001f76:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8001f78:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001f7a:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8001f7c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d101      	bne.n	8001f86 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8001f82:	2320      	movs	r3, #32
 8001f84:	e003      	b.n	8001f8e <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8001f86:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001f88:	fab3 f383 	clz	r3, r3
 8001f8c:	b2db      	uxtb	r3, r3
 8001f8e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d105      	bne.n	8001fa8 <HAL_ADC_ConfigChannel+0x3f0>
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	0e9b      	lsrs	r3, r3, #26
 8001fa2:	f003 031f 	and.w	r3, r3, #31
 8001fa6:	e011      	b.n	8001fcc <HAL_ADC_ConfigChannel+0x414>
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fae:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001fb0:	fa93 f3a3 	rbit	r3, r3
 8001fb4:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8001fb6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001fb8:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8001fba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d101      	bne.n	8001fc4 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8001fc0:	2320      	movs	r3, #32
 8001fc2:	e003      	b.n	8001fcc <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8001fc4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001fc6:	fab3 f383 	clz	r3, r3
 8001fca:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	d106      	bne.n	8001fde <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	2103      	movs	r1, #3
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f7ff faf7 	bl	80015cc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f7ff fc24 	bl	8001830 <LL_ADC_IsEnabled>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	f040 8140 	bne.w	8002270 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6818      	ldr	r0, [r3, #0]
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	6819      	ldr	r1, [r3, #0]
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	68db      	ldr	r3, [r3, #12]
 8001ffc:	461a      	mov	r2, r3
 8001ffe:	f7ff fba1 	bl	8001744 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	68db      	ldr	r3, [r3, #12]
 8002006:	4a8f      	ldr	r2, [pc, #572]	; (8002244 <HAL_ADC_ConfigChannel+0x68c>)
 8002008:	4293      	cmp	r3, r2
 800200a:	f040 8131 	bne.w	8002270 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800201a:	2b00      	cmp	r3, #0
 800201c:	d10b      	bne.n	8002036 <HAL_ADC_ConfigChannel+0x47e>
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	0e9b      	lsrs	r3, r3, #26
 8002024:	3301      	adds	r3, #1
 8002026:	f003 031f 	and.w	r3, r3, #31
 800202a:	2b09      	cmp	r3, #9
 800202c:	bf94      	ite	ls
 800202e:	2301      	movls	r3, #1
 8002030:	2300      	movhi	r3, #0
 8002032:	b2db      	uxtb	r3, r3
 8002034:	e019      	b.n	800206a <HAL_ADC_ConfigChannel+0x4b2>
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800203c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800203e:	fa93 f3a3 	rbit	r3, r3
 8002042:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002044:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002046:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002048:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800204a:	2b00      	cmp	r3, #0
 800204c:	d101      	bne.n	8002052 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 800204e:	2320      	movs	r3, #32
 8002050:	e003      	b.n	800205a <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8002052:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002054:	fab3 f383 	clz	r3, r3
 8002058:	b2db      	uxtb	r3, r3
 800205a:	3301      	adds	r3, #1
 800205c:	f003 031f 	and.w	r3, r3, #31
 8002060:	2b09      	cmp	r3, #9
 8002062:	bf94      	ite	ls
 8002064:	2301      	movls	r3, #1
 8002066:	2300      	movhi	r3, #0
 8002068:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800206a:	2b00      	cmp	r3, #0
 800206c:	d079      	beq.n	8002162 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002076:	2b00      	cmp	r3, #0
 8002078:	d107      	bne.n	800208a <HAL_ADC_ConfigChannel+0x4d2>
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	0e9b      	lsrs	r3, r3, #26
 8002080:	3301      	adds	r3, #1
 8002082:	069b      	lsls	r3, r3, #26
 8002084:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002088:	e015      	b.n	80020b6 <HAL_ADC_ConfigChannel+0x4fe>
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002090:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002092:	fa93 f3a3 	rbit	r3, r3
 8002096:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002098:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800209a:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 800209c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d101      	bne.n	80020a6 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 80020a2:	2320      	movs	r3, #32
 80020a4:	e003      	b.n	80020ae <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 80020a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80020a8:	fab3 f383 	clz	r3, r3
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	3301      	adds	r3, #1
 80020b0:	069b      	lsls	r3, r3, #26
 80020b2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d109      	bne.n	80020d6 <HAL_ADC_ConfigChannel+0x51e>
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	0e9b      	lsrs	r3, r3, #26
 80020c8:	3301      	adds	r3, #1
 80020ca:	f003 031f 	and.w	r3, r3, #31
 80020ce:	2101      	movs	r1, #1
 80020d0:	fa01 f303 	lsl.w	r3, r1, r3
 80020d4:	e017      	b.n	8002106 <HAL_ADC_ConfigChannel+0x54e>
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80020de:	fa93 f3a3 	rbit	r3, r3
 80020e2:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80020e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80020e6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80020e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d101      	bne.n	80020f2 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 80020ee:	2320      	movs	r3, #32
 80020f0:	e003      	b.n	80020fa <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 80020f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80020f4:	fab3 f383 	clz	r3, r3
 80020f8:	b2db      	uxtb	r3, r3
 80020fa:	3301      	adds	r3, #1
 80020fc:	f003 031f 	and.w	r3, r3, #31
 8002100:	2101      	movs	r1, #1
 8002102:	fa01 f303 	lsl.w	r3, r1, r3
 8002106:	ea42 0103 	orr.w	r1, r2, r3
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002112:	2b00      	cmp	r3, #0
 8002114:	d10a      	bne.n	800212c <HAL_ADC_ConfigChannel+0x574>
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	0e9b      	lsrs	r3, r3, #26
 800211c:	3301      	adds	r3, #1
 800211e:	f003 021f 	and.w	r2, r3, #31
 8002122:	4613      	mov	r3, r2
 8002124:	005b      	lsls	r3, r3, #1
 8002126:	4413      	add	r3, r2
 8002128:	051b      	lsls	r3, r3, #20
 800212a:	e018      	b.n	800215e <HAL_ADC_ConfigChannel+0x5a6>
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002132:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002134:	fa93 f3a3 	rbit	r3, r3
 8002138:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800213a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800213c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 800213e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002140:	2b00      	cmp	r3, #0
 8002142:	d101      	bne.n	8002148 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8002144:	2320      	movs	r3, #32
 8002146:	e003      	b.n	8002150 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8002148:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800214a:	fab3 f383 	clz	r3, r3
 800214e:	b2db      	uxtb	r3, r3
 8002150:	3301      	adds	r3, #1
 8002152:	f003 021f 	and.w	r2, r3, #31
 8002156:	4613      	mov	r3, r2
 8002158:	005b      	lsls	r3, r3, #1
 800215a:	4413      	add	r3, r2
 800215c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800215e:	430b      	orrs	r3, r1
 8002160:	e081      	b.n	8002266 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800216a:	2b00      	cmp	r3, #0
 800216c:	d107      	bne.n	800217e <HAL_ADC_ConfigChannel+0x5c6>
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	0e9b      	lsrs	r3, r3, #26
 8002174:	3301      	adds	r3, #1
 8002176:	069b      	lsls	r3, r3, #26
 8002178:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800217c:	e015      	b.n	80021aa <HAL_ADC_ConfigChannel+0x5f2>
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002184:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002186:	fa93 f3a3 	rbit	r3, r3
 800218a:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 800218c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800218e:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8002190:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002192:	2b00      	cmp	r3, #0
 8002194:	d101      	bne.n	800219a <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8002196:	2320      	movs	r3, #32
 8002198:	e003      	b.n	80021a2 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 800219a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800219c:	fab3 f383 	clz	r3, r3
 80021a0:	b2db      	uxtb	r3, r3
 80021a2:	3301      	adds	r3, #1
 80021a4:	069b      	lsls	r3, r3, #26
 80021a6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d109      	bne.n	80021ca <HAL_ADC_ConfigChannel+0x612>
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	0e9b      	lsrs	r3, r3, #26
 80021bc:	3301      	adds	r3, #1
 80021be:	f003 031f 	and.w	r3, r3, #31
 80021c2:	2101      	movs	r1, #1
 80021c4:	fa01 f303 	lsl.w	r3, r1, r3
 80021c8:	e017      	b.n	80021fa <HAL_ADC_ConfigChannel+0x642>
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021d0:	6a3b      	ldr	r3, [r7, #32]
 80021d2:	fa93 f3a3 	rbit	r3, r3
 80021d6:	61fb      	str	r3, [r7, #28]
  return result;
 80021d8:	69fb      	ldr	r3, [r7, #28]
 80021da:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80021dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d101      	bne.n	80021e6 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 80021e2:	2320      	movs	r3, #32
 80021e4:	e003      	b.n	80021ee <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 80021e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021e8:	fab3 f383 	clz	r3, r3
 80021ec:	b2db      	uxtb	r3, r3
 80021ee:	3301      	adds	r3, #1
 80021f0:	f003 031f 	and.w	r3, r3, #31
 80021f4:	2101      	movs	r1, #1
 80021f6:	fa01 f303 	lsl.w	r3, r1, r3
 80021fa:	ea42 0103 	orr.w	r1, r2, r3
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002206:	2b00      	cmp	r3, #0
 8002208:	d10d      	bne.n	8002226 <HAL_ADC_ConfigChannel+0x66e>
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	0e9b      	lsrs	r3, r3, #26
 8002210:	3301      	adds	r3, #1
 8002212:	f003 021f 	and.w	r2, r3, #31
 8002216:	4613      	mov	r3, r2
 8002218:	005b      	lsls	r3, r3, #1
 800221a:	4413      	add	r3, r2
 800221c:	3b1e      	subs	r3, #30
 800221e:	051b      	lsls	r3, r3, #20
 8002220:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002224:	e01e      	b.n	8002264 <HAL_ADC_ConfigChannel+0x6ac>
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800222c:	697b      	ldr	r3, [r7, #20]
 800222e:	fa93 f3a3 	rbit	r3, r3
 8002232:	613b      	str	r3, [r7, #16]
  return result;
 8002234:	693b      	ldr	r3, [r7, #16]
 8002236:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002238:	69bb      	ldr	r3, [r7, #24]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d104      	bne.n	8002248 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 800223e:	2320      	movs	r3, #32
 8002240:	e006      	b.n	8002250 <HAL_ADC_ConfigChannel+0x698>
 8002242:	bf00      	nop
 8002244:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002248:	69bb      	ldr	r3, [r7, #24]
 800224a:	fab3 f383 	clz	r3, r3
 800224e:	b2db      	uxtb	r3, r3
 8002250:	3301      	adds	r3, #1
 8002252:	f003 021f 	and.w	r2, r3, #31
 8002256:	4613      	mov	r3, r2
 8002258:	005b      	lsls	r3, r3, #1
 800225a:	4413      	add	r3, r2
 800225c:	3b1e      	subs	r3, #30
 800225e:	051b      	lsls	r3, r3, #20
 8002260:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002264:	430b      	orrs	r3, r1
 8002266:	683a      	ldr	r2, [r7, #0]
 8002268:	6892      	ldr	r2, [r2, #8]
 800226a:	4619      	mov	r1, r3
 800226c:	f7ff fa3e 	bl	80016ec <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	681a      	ldr	r2, [r3, #0]
 8002274:	4b3f      	ldr	r3, [pc, #252]	; (8002374 <HAL_ADC_ConfigChannel+0x7bc>)
 8002276:	4013      	ands	r3, r2
 8002278:	2b00      	cmp	r3, #0
 800227a:	d071      	beq.n	8002360 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800227c:	483e      	ldr	r0, [pc, #248]	; (8002378 <HAL_ADC_ConfigChannel+0x7c0>)
 800227e:	f7ff f95d 	bl	800153c <LL_ADC_GetCommonPathInternalCh>
 8002282:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4a3c      	ldr	r2, [pc, #240]	; (800237c <HAL_ADC_ConfigChannel+0x7c4>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d004      	beq.n	800229a <HAL_ADC_ConfigChannel+0x6e2>
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a3a      	ldr	r2, [pc, #232]	; (8002380 <HAL_ADC_ConfigChannel+0x7c8>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d127      	bne.n	80022ea <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800229a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800229e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d121      	bne.n	80022ea <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80022ae:	d157      	bne.n	8002360 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80022b0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80022b4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80022b8:	4619      	mov	r1, r3
 80022ba:	482f      	ldr	r0, [pc, #188]	; (8002378 <HAL_ADC_ConfigChannel+0x7c0>)
 80022bc:	f7ff f92b 	bl	8001516 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80022c0:	4b30      	ldr	r3, [pc, #192]	; (8002384 <HAL_ADC_ConfigChannel+0x7cc>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	099b      	lsrs	r3, r3, #6
 80022c6:	4a30      	ldr	r2, [pc, #192]	; (8002388 <HAL_ADC_ConfigChannel+0x7d0>)
 80022c8:	fba2 2303 	umull	r2, r3, r2, r3
 80022cc:	099b      	lsrs	r3, r3, #6
 80022ce:	1c5a      	adds	r2, r3, #1
 80022d0:	4613      	mov	r3, r2
 80022d2:	005b      	lsls	r3, r3, #1
 80022d4:	4413      	add	r3, r2
 80022d6:	009b      	lsls	r3, r3, #2
 80022d8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80022da:	e002      	b.n	80022e2 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	3b01      	subs	r3, #1
 80022e0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d1f9      	bne.n	80022dc <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80022e8:	e03a      	b.n	8002360 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4a27      	ldr	r2, [pc, #156]	; (800238c <HAL_ADC_ConfigChannel+0x7d4>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d113      	bne.n	800231c <HAL_ADC_ConfigChannel+0x764>
 80022f4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80022f8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d10d      	bne.n	800231c <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a22      	ldr	r2, [pc, #136]	; (8002390 <HAL_ADC_ConfigChannel+0x7d8>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d02a      	beq.n	8002360 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800230a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800230e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002312:	4619      	mov	r1, r3
 8002314:	4818      	ldr	r0, [pc, #96]	; (8002378 <HAL_ADC_ConfigChannel+0x7c0>)
 8002316:	f7ff f8fe 	bl	8001516 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800231a:	e021      	b.n	8002360 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a1c      	ldr	r2, [pc, #112]	; (8002394 <HAL_ADC_ConfigChannel+0x7dc>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d11c      	bne.n	8002360 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002326:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800232a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800232e:	2b00      	cmp	r3, #0
 8002330:	d116      	bne.n	8002360 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4a16      	ldr	r2, [pc, #88]	; (8002390 <HAL_ADC_ConfigChannel+0x7d8>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d011      	beq.n	8002360 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800233c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002340:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002344:	4619      	mov	r1, r3
 8002346:	480c      	ldr	r0, [pc, #48]	; (8002378 <HAL_ADC_ConfigChannel+0x7c0>)
 8002348:	f7ff f8e5 	bl	8001516 <LL_ADC_SetCommonPathInternalCh>
 800234c:	e008      	b.n	8002360 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002352:	f043 0220 	orr.w	r2, r3, #32
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800235a:	2301      	movs	r3, #1
 800235c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2200      	movs	r2, #0
 8002364:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8002368:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800236c:	4618      	mov	r0, r3
 800236e:	37d8      	adds	r7, #216	; 0xd8
 8002370:	46bd      	mov	sp, r7
 8002372:	bd80      	pop	{r7, pc}
 8002374:	80080000 	.word	0x80080000
 8002378:	50000300 	.word	0x50000300
 800237c:	c3210000 	.word	0xc3210000
 8002380:	90c00010 	.word	0x90c00010
 8002384:	200001a0 	.word	0x200001a0
 8002388:	053e2d63 	.word	0x053e2d63
 800238c:	c7520000 	.word	0xc7520000
 8002390:	50000100 	.word	0x50000100
 8002394:	cb840000 	.word	0xcb840000

08002398 <LL_ADC_IsEnabled>:
{
 8002398:	b480      	push	{r7}
 800239a:	b083      	sub	sp, #12
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	689b      	ldr	r3, [r3, #8]
 80023a4:	f003 0301 	and.w	r3, r3, #1
 80023a8:	2b01      	cmp	r3, #1
 80023aa:	d101      	bne.n	80023b0 <LL_ADC_IsEnabled+0x18>
 80023ac:	2301      	movs	r3, #1
 80023ae:	e000      	b.n	80023b2 <LL_ADC_IsEnabled+0x1a>
 80023b0:	2300      	movs	r3, #0
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	370c      	adds	r7, #12
 80023b6:	46bd      	mov	sp, r7
 80023b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023bc:	4770      	bx	lr

080023be <LL_ADC_REG_IsConversionOngoing>:
{
 80023be:	b480      	push	{r7}
 80023c0:	b083      	sub	sp, #12
 80023c2:	af00      	add	r7, sp, #0
 80023c4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	689b      	ldr	r3, [r3, #8]
 80023ca:	f003 0304 	and.w	r3, r3, #4
 80023ce:	2b04      	cmp	r3, #4
 80023d0:	d101      	bne.n	80023d6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80023d2:	2301      	movs	r3, #1
 80023d4:	e000      	b.n	80023d8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80023d6:	2300      	movs	r3, #0
}
 80023d8:	4618      	mov	r0, r3
 80023da:	370c      	adds	r7, #12
 80023dc:	46bd      	mov	sp, r7
 80023de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e2:	4770      	bx	lr

080023e4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80023e4:	b590      	push	{r4, r7, lr}
 80023e6:	b0a1      	sub	sp, #132	; 0x84
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
 80023ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023ee:	2300      	movs	r3, #0
 80023f0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80023fa:	2b01      	cmp	r3, #1
 80023fc:	d101      	bne.n	8002402 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80023fe:	2302      	movs	r3, #2
 8002400:	e08b      	b.n	800251a <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2201      	movs	r2, #1
 8002406:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 800240a:	2300      	movs	r3, #0
 800240c:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 800240e:	2300      	movs	r3, #0
 8002410:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800241a:	d102      	bne.n	8002422 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800241c:	4b41      	ldr	r3, [pc, #260]	; (8002524 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800241e:	60bb      	str	r3, [r7, #8]
 8002420:	e001      	b.n	8002426 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002422:	2300      	movs	r3, #0
 8002424:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8002426:	68bb      	ldr	r3, [r7, #8]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d10b      	bne.n	8002444 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002430:	f043 0220 	orr.w	r2, r3, #32
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2200      	movs	r2, #0
 800243c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8002440:	2301      	movs	r3, #1
 8002442:	e06a      	b.n	800251a <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	4618      	mov	r0, r3
 8002448:	f7ff ffb9 	bl	80023be <LL_ADC_REG_IsConversionOngoing>
 800244c:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4618      	mov	r0, r3
 8002454:	f7ff ffb3 	bl	80023be <LL_ADC_REG_IsConversionOngoing>
 8002458:	4603      	mov	r3, r0
 800245a:	2b00      	cmp	r3, #0
 800245c:	d14c      	bne.n	80024f8 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800245e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002460:	2b00      	cmp	r3, #0
 8002462:	d149      	bne.n	80024f8 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002464:	4b30      	ldr	r3, [pc, #192]	; (8002528 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8002466:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d028      	beq.n	80024c2 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002470:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	6859      	ldr	r1, [r3, #4]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002482:	035b      	lsls	r3, r3, #13
 8002484:	430b      	orrs	r3, r1
 8002486:	431a      	orrs	r2, r3
 8002488:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800248a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800248c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002490:	f7ff ff82 	bl	8002398 <LL_ADC_IsEnabled>
 8002494:	4604      	mov	r4, r0
 8002496:	4823      	ldr	r0, [pc, #140]	; (8002524 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002498:	f7ff ff7e 	bl	8002398 <LL_ADC_IsEnabled>
 800249c:	4603      	mov	r3, r0
 800249e:	4323      	orrs	r3, r4
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d133      	bne.n	800250c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80024a4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80024a6:	689b      	ldr	r3, [r3, #8]
 80024a8:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80024ac:	f023 030f 	bic.w	r3, r3, #15
 80024b0:	683a      	ldr	r2, [r7, #0]
 80024b2:	6811      	ldr	r1, [r2, #0]
 80024b4:	683a      	ldr	r2, [r7, #0]
 80024b6:	6892      	ldr	r2, [r2, #8]
 80024b8:	430a      	orrs	r2, r1
 80024ba:	431a      	orrs	r2, r3
 80024bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80024be:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80024c0:	e024      	b.n	800250c <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80024c2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80024c4:	689b      	ldr	r3, [r3, #8]
 80024c6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80024ca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80024cc:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80024ce:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80024d2:	f7ff ff61 	bl	8002398 <LL_ADC_IsEnabled>
 80024d6:	4604      	mov	r4, r0
 80024d8:	4812      	ldr	r0, [pc, #72]	; (8002524 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80024da:	f7ff ff5d 	bl	8002398 <LL_ADC_IsEnabled>
 80024de:	4603      	mov	r3, r0
 80024e0:	4323      	orrs	r3, r4
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d112      	bne.n	800250c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80024e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80024e8:	689b      	ldr	r3, [r3, #8]
 80024ea:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80024ee:	f023 030f 	bic.w	r3, r3, #15
 80024f2:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80024f4:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80024f6:	e009      	b.n	800250c <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024fc:	f043 0220 	orr.w	r2, r3, #32
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002504:	2301      	movs	r3, #1
 8002506:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800250a:	e000      	b.n	800250e <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800250c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2200      	movs	r2, #0
 8002512:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8002516:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800251a:	4618      	mov	r0, r3
 800251c:	3784      	adds	r7, #132	; 0x84
 800251e:	46bd      	mov	sp, r7
 8002520:	bd90      	pop	{r4, r7, pc}
 8002522:	bf00      	nop
 8002524:	50000100 	.word	0x50000100
 8002528:	50000300 	.word	0x50000300

0800252c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800252c:	b480      	push	{r7}
 800252e:	b085      	sub	sp, #20
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	f003 0307 	and.w	r3, r3, #7
 800253a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800253c:	4b0c      	ldr	r3, [pc, #48]	; (8002570 <__NVIC_SetPriorityGrouping+0x44>)
 800253e:	68db      	ldr	r3, [r3, #12]
 8002540:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002542:	68ba      	ldr	r2, [r7, #8]
 8002544:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002548:	4013      	ands	r3, r2
 800254a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002550:	68bb      	ldr	r3, [r7, #8]
 8002552:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002554:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002558:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800255c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800255e:	4a04      	ldr	r2, [pc, #16]	; (8002570 <__NVIC_SetPriorityGrouping+0x44>)
 8002560:	68bb      	ldr	r3, [r7, #8]
 8002562:	60d3      	str	r3, [r2, #12]
}
 8002564:	bf00      	nop
 8002566:	3714      	adds	r7, #20
 8002568:	46bd      	mov	sp, r7
 800256a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256e:	4770      	bx	lr
 8002570:	e000ed00 	.word	0xe000ed00

08002574 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002574:	b480      	push	{r7}
 8002576:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002578:	4b04      	ldr	r3, [pc, #16]	; (800258c <__NVIC_GetPriorityGrouping+0x18>)
 800257a:	68db      	ldr	r3, [r3, #12]
 800257c:	0a1b      	lsrs	r3, r3, #8
 800257e:	f003 0307 	and.w	r3, r3, #7
}
 8002582:	4618      	mov	r0, r3
 8002584:	46bd      	mov	sp, r7
 8002586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258a:	4770      	bx	lr
 800258c:	e000ed00 	.word	0xe000ed00

08002590 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002590:	b480      	push	{r7}
 8002592:	b083      	sub	sp, #12
 8002594:	af00      	add	r7, sp, #0
 8002596:	4603      	mov	r3, r0
 8002598:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800259a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	db0b      	blt.n	80025ba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025a2:	79fb      	ldrb	r3, [r7, #7]
 80025a4:	f003 021f 	and.w	r2, r3, #31
 80025a8:	4907      	ldr	r1, [pc, #28]	; (80025c8 <__NVIC_EnableIRQ+0x38>)
 80025aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ae:	095b      	lsrs	r3, r3, #5
 80025b0:	2001      	movs	r0, #1
 80025b2:	fa00 f202 	lsl.w	r2, r0, r2
 80025b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80025ba:	bf00      	nop
 80025bc:	370c      	adds	r7, #12
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	e000e100 	.word	0xe000e100

080025cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b083      	sub	sp, #12
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	4603      	mov	r3, r0
 80025d4:	6039      	str	r1, [r7, #0]
 80025d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	db0a      	blt.n	80025f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	b2da      	uxtb	r2, r3
 80025e4:	490c      	ldr	r1, [pc, #48]	; (8002618 <__NVIC_SetPriority+0x4c>)
 80025e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ea:	0112      	lsls	r2, r2, #4
 80025ec:	b2d2      	uxtb	r2, r2
 80025ee:	440b      	add	r3, r1
 80025f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025f4:	e00a      	b.n	800260c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	b2da      	uxtb	r2, r3
 80025fa:	4908      	ldr	r1, [pc, #32]	; (800261c <__NVIC_SetPriority+0x50>)
 80025fc:	79fb      	ldrb	r3, [r7, #7]
 80025fe:	f003 030f 	and.w	r3, r3, #15
 8002602:	3b04      	subs	r3, #4
 8002604:	0112      	lsls	r2, r2, #4
 8002606:	b2d2      	uxtb	r2, r2
 8002608:	440b      	add	r3, r1
 800260a:	761a      	strb	r2, [r3, #24]
}
 800260c:	bf00      	nop
 800260e:	370c      	adds	r7, #12
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr
 8002618:	e000e100 	.word	0xe000e100
 800261c:	e000ed00 	.word	0xe000ed00

08002620 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002620:	b480      	push	{r7}
 8002622:	b089      	sub	sp, #36	; 0x24
 8002624:	af00      	add	r7, sp, #0
 8002626:	60f8      	str	r0, [r7, #12]
 8002628:	60b9      	str	r1, [r7, #8]
 800262a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	f003 0307 	and.w	r3, r3, #7
 8002632:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002634:	69fb      	ldr	r3, [r7, #28]
 8002636:	f1c3 0307 	rsb	r3, r3, #7
 800263a:	2b04      	cmp	r3, #4
 800263c:	bf28      	it	cs
 800263e:	2304      	movcs	r3, #4
 8002640:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002642:	69fb      	ldr	r3, [r7, #28]
 8002644:	3304      	adds	r3, #4
 8002646:	2b06      	cmp	r3, #6
 8002648:	d902      	bls.n	8002650 <NVIC_EncodePriority+0x30>
 800264a:	69fb      	ldr	r3, [r7, #28]
 800264c:	3b03      	subs	r3, #3
 800264e:	e000      	b.n	8002652 <NVIC_EncodePriority+0x32>
 8002650:	2300      	movs	r3, #0
 8002652:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002654:	f04f 32ff 	mov.w	r2, #4294967295
 8002658:	69bb      	ldr	r3, [r7, #24]
 800265a:	fa02 f303 	lsl.w	r3, r2, r3
 800265e:	43da      	mvns	r2, r3
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	401a      	ands	r2, r3
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002668:	f04f 31ff 	mov.w	r1, #4294967295
 800266c:	697b      	ldr	r3, [r7, #20]
 800266e:	fa01 f303 	lsl.w	r3, r1, r3
 8002672:	43d9      	mvns	r1, r3
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002678:	4313      	orrs	r3, r2
         );
}
 800267a:	4618      	mov	r0, r3
 800267c:	3724      	adds	r7, #36	; 0x24
 800267e:	46bd      	mov	sp, r7
 8002680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002684:	4770      	bx	lr

08002686 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002686:	b580      	push	{r7, lr}
 8002688:	b082      	sub	sp, #8
 800268a:	af00      	add	r7, sp, #0
 800268c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800268e:	6878      	ldr	r0, [r7, #4]
 8002690:	f7ff ff4c 	bl	800252c <__NVIC_SetPriorityGrouping>
}
 8002694:	bf00      	nop
 8002696:	3708      	adds	r7, #8
 8002698:	46bd      	mov	sp, r7
 800269a:	bd80      	pop	{r7, pc}

0800269c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b086      	sub	sp, #24
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	4603      	mov	r3, r0
 80026a4:	60b9      	str	r1, [r7, #8]
 80026a6:	607a      	str	r2, [r7, #4]
 80026a8:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80026aa:	f7ff ff63 	bl	8002574 <__NVIC_GetPriorityGrouping>
 80026ae:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026b0:	687a      	ldr	r2, [r7, #4]
 80026b2:	68b9      	ldr	r1, [r7, #8]
 80026b4:	6978      	ldr	r0, [r7, #20]
 80026b6:	f7ff ffb3 	bl	8002620 <NVIC_EncodePriority>
 80026ba:	4602      	mov	r2, r0
 80026bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026c0:	4611      	mov	r1, r2
 80026c2:	4618      	mov	r0, r3
 80026c4:	f7ff ff82 	bl	80025cc <__NVIC_SetPriority>
}
 80026c8:	bf00      	nop
 80026ca:	3718      	adds	r7, #24
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}

080026d0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b082      	sub	sp, #8
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	4603      	mov	r3, r0
 80026d8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026de:	4618      	mov	r0, r3
 80026e0:	f7ff ff56 	bl	8002590 <__NVIC_EnableIRQ>
}
 80026e4:	bf00      	nop
 80026e6:	3708      	adds	r7, #8
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd80      	pop	{r7, pc}

080026ec <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b085      	sub	sp, #20
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026f4:	2300      	movs	r3, #0
 80026f6:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80026fe:	b2db      	uxtb	r3, r3
 8002700:	2b02      	cmp	r3, #2
 8002702:	d005      	beq.n	8002710 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2204      	movs	r2, #4
 8002708:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800270a:	2301      	movs	r3, #1
 800270c:	73fb      	strb	r3, [r7, #15]
 800270e:	e037      	b.n	8002780 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	681a      	ldr	r2, [r3, #0]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f022 020e 	bic.w	r2, r2, #14
 800271e:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800272a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800272e:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	681a      	ldr	r2, [r3, #0]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f022 0201 	bic.w	r2, r2, #1
 800273e:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002744:	f003 021f 	and.w	r2, r3, #31
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800274c:	2101      	movs	r1, #1
 800274e:	fa01 f202 	lsl.w	r2, r1, r2
 8002752:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002758:	687a      	ldr	r2, [r7, #4]
 800275a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800275c:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002762:	2b00      	cmp	r3, #0
 8002764:	d00c      	beq.n	8002780 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002770:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002774:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800277a:	687a      	ldr	r2, [r7, #4]
 800277c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800277e:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2201      	movs	r2, #1
 8002784:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2200      	movs	r2, #0
 800278c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8002790:	7bfb      	ldrb	r3, [r7, #15]
}
 8002792:	4618      	mov	r0, r3
 8002794:	3714      	adds	r7, #20
 8002796:	46bd      	mov	sp, r7
 8002798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279c:	4770      	bx	lr

0800279e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800279e:	b580      	push	{r7, lr}
 80027a0:	b084      	sub	sp, #16
 80027a2:	af00      	add	r7, sp, #0
 80027a4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80027a6:	2300      	movs	r3, #0
 80027a8:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80027b0:	b2db      	uxtb	r3, r3
 80027b2:	2b02      	cmp	r3, #2
 80027b4:	d00d      	beq.n	80027d2 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2204      	movs	r2, #4
 80027ba:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2201      	movs	r2, #1
 80027c0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2200      	movs	r2, #0
 80027c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	73fb      	strb	r3, [r7, #15]
 80027d0:	e047      	b.n	8002862 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	681a      	ldr	r2, [r3, #0]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f022 020e 	bic.w	r2, r2, #14
 80027e0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	681a      	ldr	r2, [r3, #0]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f022 0201 	bic.w	r2, r2, #1
 80027f0:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80027f6:	681a      	ldr	r2, [r3, #0]
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80027fc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002800:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002806:	f003 021f 	and.w	r2, r3, #31
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800280e:	2101      	movs	r1, #1
 8002810:	fa01 f202 	lsl.w	r2, r1, r2
 8002814:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800281a:	687a      	ldr	r2, [r7, #4]
 800281c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800281e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002824:	2b00      	cmp	r3, #0
 8002826:	d00c      	beq.n	8002842 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800282c:	681a      	ldr	r2, [r3, #0]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002832:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002836:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800283c:	687a      	ldr	r2, [r7, #4]
 800283e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002840:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2201      	movs	r2, #1
 8002846:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2200      	movs	r2, #0
 800284e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002856:	2b00      	cmp	r3, #0
 8002858:	d003      	beq.n	8002862 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800285e:	6878      	ldr	r0, [r7, #4]
 8002860:	4798      	blx	r3
    }
  }
  return status;
 8002862:	7bfb      	ldrb	r3, [r7, #15]
}
 8002864:	4618      	mov	r0, r3
 8002866:	3710      	adds	r7, #16
 8002868:	46bd      	mov	sp, r7
 800286a:	bd80      	pop	{r7, pc}

0800286c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800286c:	b480      	push	{r7}
 800286e:	b087      	sub	sp, #28
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
 8002874:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002876:	2300      	movs	r3, #0
 8002878:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800287a:	e15a      	b.n	8002b32 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	681a      	ldr	r2, [r3, #0]
 8002880:	2101      	movs	r1, #1
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	fa01 f303 	lsl.w	r3, r1, r3
 8002888:	4013      	ands	r3, r2
 800288a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	2b00      	cmp	r3, #0
 8002890:	f000 814c 	beq.w	8002b2c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	f003 0303 	and.w	r3, r3, #3
 800289c:	2b01      	cmp	r3, #1
 800289e:	d005      	beq.n	80028ac <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80028a8:	2b02      	cmp	r3, #2
 80028aa:	d130      	bne.n	800290e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80028b2:	697b      	ldr	r3, [r7, #20]
 80028b4:	005b      	lsls	r3, r3, #1
 80028b6:	2203      	movs	r2, #3
 80028b8:	fa02 f303 	lsl.w	r3, r2, r3
 80028bc:	43db      	mvns	r3, r3
 80028be:	693a      	ldr	r2, [r7, #16]
 80028c0:	4013      	ands	r3, r2
 80028c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	68da      	ldr	r2, [r3, #12]
 80028c8:	697b      	ldr	r3, [r7, #20]
 80028ca:	005b      	lsls	r3, r3, #1
 80028cc:	fa02 f303 	lsl.w	r3, r2, r3
 80028d0:	693a      	ldr	r2, [r7, #16]
 80028d2:	4313      	orrs	r3, r2
 80028d4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	693a      	ldr	r2, [r7, #16]
 80028da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80028e2:	2201      	movs	r2, #1
 80028e4:	697b      	ldr	r3, [r7, #20]
 80028e6:	fa02 f303 	lsl.w	r3, r2, r3
 80028ea:	43db      	mvns	r3, r3
 80028ec:	693a      	ldr	r2, [r7, #16]
 80028ee:	4013      	ands	r3, r2
 80028f0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	091b      	lsrs	r3, r3, #4
 80028f8:	f003 0201 	and.w	r2, r3, #1
 80028fc:	697b      	ldr	r3, [r7, #20]
 80028fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002902:	693a      	ldr	r2, [r7, #16]
 8002904:	4313      	orrs	r3, r2
 8002906:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	693a      	ldr	r2, [r7, #16]
 800290c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	f003 0303 	and.w	r3, r3, #3
 8002916:	2b03      	cmp	r3, #3
 8002918:	d017      	beq.n	800294a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	68db      	ldr	r3, [r3, #12]
 800291e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	005b      	lsls	r3, r3, #1
 8002924:	2203      	movs	r2, #3
 8002926:	fa02 f303 	lsl.w	r3, r2, r3
 800292a:	43db      	mvns	r3, r3
 800292c:	693a      	ldr	r2, [r7, #16]
 800292e:	4013      	ands	r3, r2
 8002930:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	689a      	ldr	r2, [r3, #8]
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	005b      	lsls	r3, r3, #1
 800293a:	fa02 f303 	lsl.w	r3, r2, r3
 800293e:	693a      	ldr	r2, [r7, #16]
 8002940:	4313      	orrs	r3, r2
 8002942:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	693a      	ldr	r2, [r7, #16]
 8002948:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	f003 0303 	and.w	r3, r3, #3
 8002952:	2b02      	cmp	r3, #2
 8002954:	d123      	bne.n	800299e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002956:	697b      	ldr	r3, [r7, #20]
 8002958:	08da      	lsrs	r2, r3, #3
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	3208      	adds	r2, #8
 800295e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002962:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002964:	697b      	ldr	r3, [r7, #20]
 8002966:	f003 0307 	and.w	r3, r3, #7
 800296a:	009b      	lsls	r3, r3, #2
 800296c:	220f      	movs	r2, #15
 800296e:	fa02 f303 	lsl.w	r3, r2, r3
 8002972:	43db      	mvns	r3, r3
 8002974:	693a      	ldr	r2, [r7, #16]
 8002976:	4013      	ands	r3, r2
 8002978:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	691a      	ldr	r2, [r3, #16]
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	f003 0307 	and.w	r3, r3, #7
 8002984:	009b      	lsls	r3, r3, #2
 8002986:	fa02 f303 	lsl.w	r3, r2, r3
 800298a:	693a      	ldr	r2, [r7, #16]
 800298c:	4313      	orrs	r3, r2
 800298e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002990:	697b      	ldr	r3, [r7, #20]
 8002992:	08da      	lsrs	r2, r3, #3
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	3208      	adds	r2, #8
 8002998:	6939      	ldr	r1, [r7, #16]
 800299a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	005b      	lsls	r3, r3, #1
 80029a8:	2203      	movs	r2, #3
 80029aa:	fa02 f303 	lsl.w	r3, r2, r3
 80029ae:	43db      	mvns	r3, r3
 80029b0:	693a      	ldr	r2, [r7, #16]
 80029b2:	4013      	ands	r3, r2
 80029b4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	f003 0203 	and.w	r2, r3, #3
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	005b      	lsls	r3, r3, #1
 80029c2:	fa02 f303 	lsl.w	r3, r2, r3
 80029c6:	693a      	ldr	r2, [r7, #16]
 80029c8:	4313      	orrs	r3, r2
 80029ca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	693a      	ldr	r2, [r7, #16]
 80029d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80029da:	2b00      	cmp	r3, #0
 80029dc:	f000 80a6 	beq.w	8002b2c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029e0:	4b5b      	ldr	r3, [pc, #364]	; (8002b50 <HAL_GPIO_Init+0x2e4>)
 80029e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80029e4:	4a5a      	ldr	r2, [pc, #360]	; (8002b50 <HAL_GPIO_Init+0x2e4>)
 80029e6:	f043 0301 	orr.w	r3, r3, #1
 80029ea:	6613      	str	r3, [r2, #96]	; 0x60
 80029ec:	4b58      	ldr	r3, [pc, #352]	; (8002b50 <HAL_GPIO_Init+0x2e4>)
 80029ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80029f0:	f003 0301 	and.w	r3, r3, #1
 80029f4:	60bb      	str	r3, [r7, #8]
 80029f6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80029f8:	4a56      	ldr	r2, [pc, #344]	; (8002b54 <HAL_GPIO_Init+0x2e8>)
 80029fa:	697b      	ldr	r3, [r7, #20]
 80029fc:	089b      	lsrs	r3, r3, #2
 80029fe:	3302      	adds	r3, #2
 8002a00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a04:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002a06:	697b      	ldr	r3, [r7, #20]
 8002a08:	f003 0303 	and.w	r3, r3, #3
 8002a0c:	009b      	lsls	r3, r3, #2
 8002a0e:	220f      	movs	r2, #15
 8002a10:	fa02 f303 	lsl.w	r3, r2, r3
 8002a14:	43db      	mvns	r3, r3
 8002a16:	693a      	ldr	r2, [r7, #16]
 8002a18:	4013      	ands	r3, r2
 8002a1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002a22:	d01f      	beq.n	8002a64 <HAL_GPIO_Init+0x1f8>
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	4a4c      	ldr	r2, [pc, #304]	; (8002b58 <HAL_GPIO_Init+0x2ec>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d019      	beq.n	8002a60 <HAL_GPIO_Init+0x1f4>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	4a4b      	ldr	r2, [pc, #300]	; (8002b5c <HAL_GPIO_Init+0x2f0>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d013      	beq.n	8002a5c <HAL_GPIO_Init+0x1f0>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	4a4a      	ldr	r2, [pc, #296]	; (8002b60 <HAL_GPIO_Init+0x2f4>)
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d00d      	beq.n	8002a58 <HAL_GPIO_Init+0x1ec>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	4a49      	ldr	r2, [pc, #292]	; (8002b64 <HAL_GPIO_Init+0x2f8>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d007      	beq.n	8002a54 <HAL_GPIO_Init+0x1e8>
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	4a48      	ldr	r2, [pc, #288]	; (8002b68 <HAL_GPIO_Init+0x2fc>)
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d101      	bne.n	8002a50 <HAL_GPIO_Init+0x1e4>
 8002a4c:	2305      	movs	r3, #5
 8002a4e:	e00a      	b.n	8002a66 <HAL_GPIO_Init+0x1fa>
 8002a50:	2306      	movs	r3, #6
 8002a52:	e008      	b.n	8002a66 <HAL_GPIO_Init+0x1fa>
 8002a54:	2304      	movs	r3, #4
 8002a56:	e006      	b.n	8002a66 <HAL_GPIO_Init+0x1fa>
 8002a58:	2303      	movs	r3, #3
 8002a5a:	e004      	b.n	8002a66 <HAL_GPIO_Init+0x1fa>
 8002a5c:	2302      	movs	r3, #2
 8002a5e:	e002      	b.n	8002a66 <HAL_GPIO_Init+0x1fa>
 8002a60:	2301      	movs	r3, #1
 8002a62:	e000      	b.n	8002a66 <HAL_GPIO_Init+0x1fa>
 8002a64:	2300      	movs	r3, #0
 8002a66:	697a      	ldr	r2, [r7, #20]
 8002a68:	f002 0203 	and.w	r2, r2, #3
 8002a6c:	0092      	lsls	r2, r2, #2
 8002a6e:	4093      	lsls	r3, r2
 8002a70:	693a      	ldr	r2, [r7, #16]
 8002a72:	4313      	orrs	r3, r2
 8002a74:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a76:	4937      	ldr	r1, [pc, #220]	; (8002b54 <HAL_GPIO_Init+0x2e8>)
 8002a78:	697b      	ldr	r3, [r7, #20]
 8002a7a:	089b      	lsrs	r3, r3, #2
 8002a7c:	3302      	adds	r3, #2
 8002a7e:	693a      	ldr	r2, [r7, #16]
 8002a80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002a84:	4b39      	ldr	r3, [pc, #228]	; (8002b6c <HAL_GPIO_Init+0x300>)
 8002a86:	689b      	ldr	r3, [r3, #8]
 8002a88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	43db      	mvns	r3, r3
 8002a8e:	693a      	ldr	r2, [r7, #16]
 8002a90:	4013      	ands	r3, r2
 8002a92:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d003      	beq.n	8002aa8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002aa0:	693a      	ldr	r2, [r7, #16]
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002aa8:	4a30      	ldr	r2, [pc, #192]	; (8002b6c <HAL_GPIO_Init+0x300>)
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002aae:	4b2f      	ldr	r3, [pc, #188]	; (8002b6c <HAL_GPIO_Init+0x300>)
 8002ab0:	68db      	ldr	r3, [r3, #12]
 8002ab2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	43db      	mvns	r3, r3
 8002ab8:	693a      	ldr	r2, [r7, #16]
 8002aba:	4013      	ands	r3, r2
 8002abc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d003      	beq.n	8002ad2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002aca:	693a      	ldr	r2, [r7, #16]
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002ad2:	4a26      	ldr	r2, [pc, #152]	; (8002b6c <HAL_GPIO_Init+0x300>)
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002ad8:	4b24      	ldr	r3, [pc, #144]	; (8002b6c <HAL_GPIO_Init+0x300>)
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	43db      	mvns	r3, r3
 8002ae2:	693a      	ldr	r2, [r7, #16]
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d003      	beq.n	8002afc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002af4:	693a      	ldr	r2, [r7, #16]
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	4313      	orrs	r3, r2
 8002afa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002afc:	4a1b      	ldr	r2, [pc, #108]	; (8002b6c <HAL_GPIO_Init+0x300>)
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002b02:	4b1a      	ldr	r3, [pc, #104]	; (8002b6c <HAL_GPIO_Init+0x300>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	43db      	mvns	r3, r3
 8002b0c:	693a      	ldr	r2, [r7, #16]
 8002b0e:	4013      	ands	r3, r2
 8002b10:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d003      	beq.n	8002b26 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002b1e:	693a      	ldr	r2, [r7, #16]
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	4313      	orrs	r3, r2
 8002b24:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002b26:	4a11      	ldr	r2, [pc, #68]	; (8002b6c <HAL_GPIO_Init+0x300>)
 8002b28:	693b      	ldr	r3, [r7, #16]
 8002b2a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002b2c:	697b      	ldr	r3, [r7, #20]
 8002b2e:	3301      	adds	r3, #1
 8002b30:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	681a      	ldr	r2, [r3, #0]
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	fa22 f303 	lsr.w	r3, r2, r3
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	f47f ae9d 	bne.w	800287c <HAL_GPIO_Init+0x10>
  }
}
 8002b42:	bf00      	nop
 8002b44:	bf00      	nop
 8002b46:	371c      	adds	r7, #28
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4e:	4770      	bx	lr
 8002b50:	40021000 	.word	0x40021000
 8002b54:	40010000 	.word	0x40010000
 8002b58:	48000400 	.word	0x48000400
 8002b5c:	48000800 	.word	0x48000800
 8002b60:	48000c00 	.word	0x48000c00
 8002b64:	48001000 	.word	0x48001000
 8002b68:	48001400 	.word	0x48001400
 8002b6c:	40010400 	.word	0x40010400

08002b70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b70:	b480      	push	{r7}
 8002b72:	b083      	sub	sp, #12
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
 8002b78:	460b      	mov	r3, r1
 8002b7a:	807b      	strh	r3, [r7, #2]
 8002b7c:	4613      	mov	r3, r2
 8002b7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002b80:	787b      	ldrb	r3, [r7, #1]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d003      	beq.n	8002b8e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002b86:	887a      	ldrh	r2, [r7, #2]
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002b8c:	e002      	b.n	8002b94 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002b8e:	887a      	ldrh	r2, [r7, #2]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002b94:	bf00      	nop
 8002b96:	370c      	adds	r7, #12
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9e:	4770      	bx	lr

08002ba0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	b085      	sub	sp, #20
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d141      	bne.n	8002c32 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002bae:	4b4b      	ldr	r3, [pc, #300]	; (8002cdc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002bb6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bba:	d131      	bne.n	8002c20 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002bbc:	4b47      	ldr	r3, [pc, #284]	; (8002cdc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002bc2:	4a46      	ldr	r2, [pc, #280]	; (8002cdc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bc4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002bc8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002bcc:	4b43      	ldr	r3, [pc, #268]	; (8002cdc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002bd4:	4a41      	ldr	r2, [pc, #260]	; (8002cdc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bd6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002bda:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002bdc:	4b40      	ldr	r3, [pc, #256]	; (8002ce0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	2232      	movs	r2, #50	; 0x32
 8002be2:	fb02 f303 	mul.w	r3, r2, r3
 8002be6:	4a3f      	ldr	r2, [pc, #252]	; (8002ce4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002be8:	fba2 2303 	umull	r2, r3, r2, r3
 8002bec:	0c9b      	lsrs	r3, r3, #18
 8002bee:	3301      	adds	r3, #1
 8002bf0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002bf2:	e002      	b.n	8002bfa <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	3b01      	subs	r3, #1
 8002bf8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002bfa:	4b38      	ldr	r3, [pc, #224]	; (8002cdc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bfc:	695b      	ldr	r3, [r3, #20]
 8002bfe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c02:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c06:	d102      	bne.n	8002c0e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d1f2      	bne.n	8002bf4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002c0e:	4b33      	ldr	r3, [pc, #204]	; (8002cdc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c10:	695b      	ldr	r3, [r3, #20]
 8002c12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c16:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c1a:	d158      	bne.n	8002cce <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002c1c:	2303      	movs	r3, #3
 8002c1e:	e057      	b.n	8002cd0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002c20:	4b2e      	ldr	r3, [pc, #184]	; (8002cdc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c22:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002c26:	4a2d      	ldr	r2, [pc, #180]	; (8002cdc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002c2c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002c30:	e04d      	b.n	8002cce <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002c38:	d141      	bne.n	8002cbe <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002c3a:	4b28      	ldr	r3, [pc, #160]	; (8002cdc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002c42:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c46:	d131      	bne.n	8002cac <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002c48:	4b24      	ldr	r3, [pc, #144]	; (8002cdc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002c4e:	4a23      	ldr	r2, [pc, #140]	; (8002cdc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c54:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c58:	4b20      	ldr	r3, [pc, #128]	; (8002cdc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002c60:	4a1e      	ldr	r2, [pc, #120]	; (8002cdc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c62:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002c66:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002c68:	4b1d      	ldr	r3, [pc, #116]	; (8002ce0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	2232      	movs	r2, #50	; 0x32
 8002c6e:	fb02 f303 	mul.w	r3, r2, r3
 8002c72:	4a1c      	ldr	r2, [pc, #112]	; (8002ce4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002c74:	fba2 2303 	umull	r2, r3, r2, r3
 8002c78:	0c9b      	lsrs	r3, r3, #18
 8002c7a:	3301      	adds	r3, #1
 8002c7c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002c7e:	e002      	b.n	8002c86 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	3b01      	subs	r3, #1
 8002c84:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002c86:	4b15      	ldr	r3, [pc, #84]	; (8002cdc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c88:	695b      	ldr	r3, [r3, #20]
 8002c8a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c92:	d102      	bne.n	8002c9a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d1f2      	bne.n	8002c80 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002c9a:	4b10      	ldr	r3, [pc, #64]	; (8002cdc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c9c:	695b      	ldr	r3, [r3, #20]
 8002c9e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ca2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ca6:	d112      	bne.n	8002cce <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002ca8:	2303      	movs	r3, #3
 8002caa:	e011      	b.n	8002cd0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002cac:	4b0b      	ldr	r3, [pc, #44]	; (8002cdc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002cae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002cb2:	4a0a      	ldr	r2, [pc, #40]	; (8002cdc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002cb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cb8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002cbc:	e007      	b.n	8002cce <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002cbe:	4b07      	ldr	r3, [pc, #28]	; (8002cdc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002cc6:	4a05      	ldr	r2, [pc, #20]	; (8002cdc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002cc8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002ccc:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002cce:	2300      	movs	r3, #0
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	3714      	adds	r7, #20
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cda:	4770      	bx	lr
 8002cdc:	40007000 	.word	0x40007000
 8002ce0:	200001a0 	.word	0x200001a0
 8002ce4:	431bde83 	.word	0x431bde83

08002ce8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b088      	sub	sp, #32
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d101      	bne.n	8002cfa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e306      	b.n	8003308 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f003 0301 	and.w	r3, r3, #1
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d075      	beq.n	8002df2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d06:	4b97      	ldr	r3, [pc, #604]	; (8002f64 <HAL_RCC_OscConfig+0x27c>)
 8002d08:	689b      	ldr	r3, [r3, #8]
 8002d0a:	f003 030c 	and.w	r3, r3, #12
 8002d0e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002d10:	4b94      	ldr	r3, [pc, #592]	; (8002f64 <HAL_RCC_OscConfig+0x27c>)
 8002d12:	68db      	ldr	r3, [r3, #12]
 8002d14:	f003 0303 	and.w	r3, r3, #3
 8002d18:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002d1a:	69bb      	ldr	r3, [r7, #24]
 8002d1c:	2b0c      	cmp	r3, #12
 8002d1e:	d102      	bne.n	8002d26 <HAL_RCC_OscConfig+0x3e>
 8002d20:	697b      	ldr	r3, [r7, #20]
 8002d22:	2b03      	cmp	r3, #3
 8002d24:	d002      	beq.n	8002d2c <HAL_RCC_OscConfig+0x44>
 8002d26:	69bb      	ldr	r3, [r7, #24]
 8002d28:	2b08      	cmp	r3, #8
 8002d2a:	d10b      	bne.n	8002d44 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d2c:	4b8d      	ldr	r3, [pc, #564]	; (8002f64 <HAL_RCC_OscConfig+0x27c>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d05b      	beq.n	8002df0 <HAL_RCC_OscConfig+0x108>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d157      	bne.n	8002df0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002d40:	2301      	movs	r3, #1
 8002d42:	e2e1      	b.n	8003308 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d4c:	d106      	bne.n	8002d5c <HAL_RCC_OscConfig+0x74>
 8002d4e:	4b85      	ldr	r3, [pc, #532]	; (8002f64 <HAL_RCC_OscConfig+0x27c>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a84      	ldr	r2, [pc, #528]	; (8002f64 <HAL_RCC_OscConfig+0x27c>)
 8002d54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d58:	6013      	str	r3, [r2, #0]
 8002d5a:	e01d      	b.n	8002d98 <HAL_RCC_OscConfig+0xb0>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d64:	d10c      	bne.n	8002d80 <HAL_RCC_OscConfig+0x98>
 8002d66:	4b7f      	ldr	r3, [pc, #508]	; (8002f64 <HAL_RCC_OscConfig+0x27c>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4a7e      	ldr	r2, [pc, #504]	; (8002f64 <HAL_RCC_OscConfig+0x27c>)
 8002d6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d70:	6013      	str	r3, [r2, #0]
 8002d72:	4b7c      	ldr	r3, [pc, #496]	; (8002f64 <HAL_RCC_OscConfig+0x27c>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a7b      	ldr	r2, [pc, #492]	; (8002f64 <HAL_RCC_OscConfig+0x27c>)
 8002d78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d7c:	6013      	str	r3, [r2, #0]
 8002d7e:	e00b      	b.n	8002d98 <HAL_RCC_OscConfig+0xb0>
 8002d80:	4b78      	ldr	r3, [pc, #480]	; (8002f64 <HAL_RCC_OscConfig+0x27c>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a77      	ldr	r2, [pc, #476]	; (8002f64 <HAL_RCC_OscConfig+0x27c>)
 8002d86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d8a:	6013      	str	r3, [r2, #0]
 8002d8c:	4b75      	ldr	r3, [pc, #468]	; (8002f64 <HAL_RCC_OscConfig+0x27c>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a74      	ldr	r2, [pc, #464]	; (8002f64 <HAL_RCC_OscConfig+0x27c>)
 8002d92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d013      	beq.n	8002dc8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002da0:	f7fe fb78 	bl	8001494 <HAL_GetTick>
 8002da4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002da6:	e008      	b.n	8002dba <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002da8:	f7fe fb74 	bl	8001494 <HAL_GetTick>
 8002dac:	4602      	mov	r2, r0
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	1ad3      	subs	r3, r2, r3
 8002db2:	2b64      	cmp	r3, #100	; 0x64
 8002db4:	d901      	bls.n	8002dba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002db6:	2303      	movs	r3, #3
 8002db8:	e2a6      	b.n	8003308 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002dba:	4b6a      	ldr	r3, [pc, #424]	; (8002f64 <HAL_RCC_OscConfig+0x27c>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d0f0      	beq.n	8002da8 <HAL_RCC_OscConfig+0xc0>
 8002dc6:	e014      	b.n	8002df2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dc8:	f7fe fb64 	bl	8001494 <HAL_GetTick>
 8002dcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002dce:	e008      	b.n	8002de2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002dd0:	f7fe fb60 	bl	8001494 <HAL_GetTick>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	1ad3      	subs	r3, r2, r3
 8002dda:	2b64      	cmp	r3, #100	; 0x64
 8002ddc:	d901      	bls.n	8002de2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002dde:	2303      	movs	r3, #3
 8002de0:	e292      	b.n	8003308 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002de2:	4b60      	ldr	r3, [pc, #384]	; (8002f64 <HAL_RCC_OscConfig+0x27c>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d1f0      	bne.n	8002dd0 <HAL_RCC_OscConfig+0xe8>
 8002dee:	e000      	b.n	8002df2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002df0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f003 0302 	and.w	r3, r3, #2
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d075      	beq.n	8002eea <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002dfe:	4b59      	ldr	r3, [pc, #356]	; (8002f64 <HAL_RCC_OscConfig+0x27c>)
 8002e00:	689b      	ldr	r3, [r3, #8]
 8002e02:	f003 030c 	and.w	r3, r3, #12
 8002e06:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e08:	4b56      	ldr	r3, [pc, #344]	; (8002f64 <HAL_RCC_OscConfig+0x27c>)
 8002e0a:	68db      	ldr	r3, [r3, #12]
 8002e0c:	f003 0303 	and.w	r3, r3, #3
 8002e10:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002e12:	69bb      	ldr	r3, [r7, #24]
 8002e14:	2b0c      	cmp	r3, #12
 8002e16:	d102      	bne.n	8002e1e <HAL_RCC_OscConfig+0x136>
 8002e18:	697b      	ldr	r3, [r7, #20]
 8002e1a:	2b02      	cmp	r3, #2
 8002e1c:	d002      	beq.n	8002e24 <HAL_RCC_OscConfig+0x13c>
 8002e1e:	69bb      	ldr	r3, [r7, #24]
 8002e20:	2b04      	cmp	r3, #4
 8002e22:	d11f      	bne.n	8002e64 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e24:	4b4f      	ldr	r3, [pc, #316]	; (8002f64 <HAL_RCC_OscConfig+0x27c>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d005      	beq.n	8002e3c <HAL_RCC_OscConfig+0x154>
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	68db      	ldr	r3, [r3, #12]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d101      	bne.n	8002e3c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	e265      	b.n	8003308 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e3c:	4b49      	ldr	r3, [pc, #292]	; (8002f64 <HAL_RCC_OscConfig+0x27c>)
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	691b      	ldr	r3, [r3, #16]
 8002e48:	061b      	lsls	r3, r3, #24
 8002e4a:	4946      	ldr	r1, [pc, #280]	; (8002f64 <HAL_RCC_OscConfig+0x27c>)
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002e50:	4b45      	ldr	r3, [pc, #276]	; (8002f68 <HAL_RCC_OscConfig+0x280>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4618      	mov	r0, r3
 8002e56:	f7fe f941 	bl	80010dc <HAL_InitTick>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d043      	beq.n	8002ee8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002e60:	2301      	movs	r3, #1
 8002e62:	e251      	b.n	8003308 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	68db      	ldr	r3, [r3, #12]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d023      	beq.n	8002eb4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e6c:	4b3d      	ldr	r3, [pc, #244]	; (8002f64 <HAL_RCC_OscConfig+0x27c>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	4a3c      	ldr	r2, [pc, #240]	; (8002f64 <HAL_RCC_OscConfig+0x27c>)
 8002e72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e78:	f7fe fb0c 	bl	8001494 <HAL_GetTick>
 8002e7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e7e:	e008      	b.n	8002e92 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e80:	f7fe fb08 	bl	8001494 <HAL_GetTick>
 8002e84:	4602      	mov	r2, r0
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	1ad3      	subs	r3, r2, r3
 8002e8a:	2b02      	cmp	r3, #2
 8002e8c:	d901      	bls.n	8002e92 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002e8e:	2303      	movs	r3, #3
 8002e90:	e23a      	b.n	8003308 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e92:	4b34      	ldr	r3, [pc, #208]	; (8002f64 <HAL_RCC_OscConfig+0x27c>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d0f0      	beq.n	8002e80 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e9e:	4b31      	ldr	r3, [pc, #196]	; (8002f64 <HAL_RCC_OscConfig+0x27c>)
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	691b      	ldr	r3, [r3, #16]
 8002eaa:	061b      	lsls	r3, r3, #24
 8002eac:	492d      	ldr	r1, [pc, #180]	; (8002f64 <HAL_RCC_OscConfig+0x27c>)
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	604b      	str	r3, [r1, #4]
 8002eb2:	e01a      	b.n	8002eea <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002eb4:	4b2b      	ldr	r3, [pc, #172]	; (8002f64 <HAL_RCC_OscConfig+0x27c>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4a2a      	ldr	r2, [pc, #168]	; (8002f64 <HAL_RCC_OscConfig+0x27c>)
 8002eba:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002ebe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ec0:	f7fe fae8 	bl	8001494 <HAL_GetTick>
 8002ec4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ec6:	e008      	b.n	8002eda <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ec8:	f7fe fae4 	bl	8001494 <HAL_GetTick>
 8002ecc:	4602      	mov	r2, r0
 8002ece:	693b      	ldr	r3, [r7, #16]
 8002ed0:	1ad3      	subs	r3, r2, r3
 8002ed2:	2b02      	cmp	r3, #2
 8002ed4:	d901      	bls.n	8002eda <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002ed6:	2303      	movs	r3, #3
 8002ed8:	e216      	b.n	8003308 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002eda:	4b22      	ldr	r3, [pc, #136]	; (8002f64 <HAL_RCC_OscConfig+0x27c>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d1f0      	bne.n	8002ec8 <HAL_RCC_OscConfig+0x1e0>
 8002ee6:	e000      	b.n	8002eea <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ee8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f003 0308 	and.w	r3, r3, #8
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d041      	beq.n	8002f7a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	695b      	ldr	r3, [r3, #20]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d01c      	beq.n	8002f38 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002efe:	4b19      	ldr	r3, [pc, #100]	; (8002f64 <HAL_RCC_OscConfig+0x27c>)
 8002f00:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f04:	4a17      	ldr	r2, [pc, #92]	; (8002f64 <HAL_RCC_OscConfig+0x27c>)
 8002f06:	f043 0301 	orr.w	r3, r3, #1
 8002f0a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f0e:	f7fe fac1 	bl	8001494 <HAL_GetTick>
 8002f12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002f14:	e008      	b.n	8002f28 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f16:	f7fe fabd 	bl	8001494 <HAL_GetTick>
 8002f1a:	4602      	mov	r2, r0
 8002f1c:	693b      	ldr	r3, [r7, #16]
 8002f1e:	1ad3      	subs	r3, r2, r3
 8002f20:	2b02      	cmp	r3, #2
 8002f22:	d901      	bls.n	8002f28 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002f24:	2303      	movs	r3, #3
 8002f26:	e1ef      	b.n	8003308 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002f28:	4b0e      	ldr	r3, [pc, #56]	; (8002f64 <HAL_RCC_OscConfig+0x27c>)
 8002f2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f2e:	f003 0302 	and.w	r3, r3, #2
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d0ef      	beq.n	8002f16 <HAL_RCC_OscConfig+0x22e>
 8002f36:	e020      	b.n	8002f7a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f38:	4b0a      	ldr	r3, [pc, #40]	; (8002f64 <HAL_RCC_OscConfig+0x27c>)
 8002f3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f3e:	4a09      	ldr	r2, [pc, #36]	; (8002f64 <HAL_RCC_OscConfig+0x27c>)
 8002f40:	f023 0301 	bic.w	r3, r3, #1
 8002f44:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f48:	f7fe faa4 	bl	8001494 <HAL_GetTick>
 8002f4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002f4e:	e00d      	b.n	8002f6c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f50:	f7fe faa0 	bl	8001494 <HAL_GetTick>
 8002f54:	4602      	mov	r2, r0
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	1ad3      	subs	r3, r2, r3
 8002f5a:	2b02      	cmp	r3, #2
 8002f5c:	d906      	bls.n	8002f6c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002f5e:	2303      	movs	r3, #3
 8002f60:	e1d2      	b.n	8003308 <HAL_RCC_OscConfig+0x620>
 8002f62:	bf00      	nop
 8002f64:	40021000 	.word	0x40021000
 8002f68:	200001a4 	.word	0x200001a4
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002f6c:	4b8c      	ldr	r3, [pc, #560]	; (80031a0 <HAL_RCC_OscConfig+0x4b8>)
 8002f6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f72:	f003 0302 	and.w	r3, r3, #2
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d1ea      	bne.n	8002f50 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f003 0304 	and.w	r3, r3, #4
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	f000 80a6 	beq.w	80030d4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f88:	2300      	movs	r3, #0
 8002f8a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002f8c:	4b84      	ldr	r3, [pc, #528]	; (80031a0 <HAL_RCC_OscConfig+0x4b8>)
 8002f8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d101      	bne.n	8002f9c <HAL_RCC_OscConfig+0x2b4>
 8002f98:	2301      	movs	r3, #1
 8002f9a:	e000      	b.n	8002f9e <HAL_RCC_OscConfig+0x2b6>
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d00d      	beq.n	8002fbe <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fa2:	4b7f      	ldr	r3, [pc, #508]	; (80031a0 <HAL_RCC_OscConfig+0x4b8>)
 8002fa4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fa6:	4a7e      	ldr	r2, [pc, #504]	; (80031a0 <HAL_RCC_OscConfig+0x4b8>)
 8002fa8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fac:	6593      	str	r3, [r2, #88]	; 0x58
 8002fae:	4b7c      	ldr	r3, [pc, #496]	; (80031a0 <HAL_RCC_OscConfig+0x4b8>)
 8002fb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fb6:	60fb      	str	r3, [r7, #12]
 8002fb8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002fbe:	4b79      	ldr	r3, [pc, #484]	; (80031a4 <HAL_RCC_OscConfig+0x4bc>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d118      	bne.n	8002ffc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002fca:	4b76      	ldr	r3, [pc, #472]	; (80031a4 <HAL_RCC_OscConfig+0x4bc>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4a75      	ldr	r2, [pc, #468]	; (80031a4 <HAL_RCC_OscConfig+0x4bc>)
 8002fd0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fd4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002fd6:	f7fe fa5d 	bl	8001494 <HAL_GetTick>
 8002fda:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002fdc:	e008      	b.n	8002ff0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fde:	f7fe fa59 	bl	8001494 <HAL_GetTick>
 8002fe2:	4602      	mov	r2, r0
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	1ad3      	subs	r3, r2, r3
 8002fe8:	2b02      	cmp	r3, #2
 8002fea:	d901      	bls.n	8002ff0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002fec:	2303      	movs	r3, #3
 8002fee:	e18b      	b.n	8003308 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ff0:	4b6c      	ldr	r3, [pc, #432]	; (80031a4 <HAL_RCC_OscConfig+0x4bc>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d0f0      	beq.n	8002fde <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	689b      	ldr	r3, [r3, #8]
 8003000:	2b01      	cmp	r3, #1
 8003002:	d108      	bne.n	8003016 <HAL_RCC_OscConfig+0x32e>
 8003004:	4b66      	ldr	r3, [pc, #408]	; (80031a0 <HAL_RCC_OscConfig+0x4b8>)
 8003006:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800300a:	4a65      	ldr	r2, [pc, #404]	; (80031a0 <HAL_RCC_OscConfig+0x4b8>)
 800300c:	f043 0301 	orr.w	r3, r3, #1
 8003010:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003014:	e024      	b.n	8003060 <HAL_RCC_OscConfig+0x378>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	689b      	ldr	r3, [r3, #8]
 800301a:	2b05      	cmp	r3, #5
 800301c:	d110      	bne.n	8003040 <HAL_RCC_OscConfig+0x358>
 800301e:	4b60      	ldr	r3, [pc, #384]	; (80031a0 <HAL_RCC_OscConfig+0x4b8>)
 8003020:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003024:	4a5e      	ldr	r2, [pc, #376]	; (80031a0 <HAL_RCC_OscConfig+0x4b8>)
 8003026:	f043 0304 	orr.w	r3, r3, #4
 800302a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800302e:	4b5c      	ldr	r3, [pc, #368]	; (80031a0 <HAL_RCC_OscConfig+0x4b8>)
 8003030:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003034:	4a5a      	ldr	r2, [pc, #360]	; (80031a0 <HAL_RCC_OscConfig+0x4b8>)
 8003036:	f043 0301 	orr.w	r3, r3, #1
 800303a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800303e:	e00f      	b.n	8003060 <HAL_RCC_OscConfig+0x378>
 8003040:	4b57      	ldr	r3, [pc, #348]	; (80031a0 <HAL_RCC_OscConfig+0x4b8>)
 8003042:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003046:	4a56      	ldr	r2, [pc, #344]	; (80031a0 <HAL_RCC_OscConfig+0x4b8>)
 8003048:	f023 0301 	bic.w	r3, r3, #1
 800304c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003050:	4b53      	ldr	r3, [pc, #332]	; (80031a0 <HAL_RCC_OscConfig+0x4b8>)
 8003052:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003056:	4a52      	ldr	r2, [pc, #328]	; (80031a0 <HAL_RCC_OscConfig+0x4b8>)
 8003058:	f023 0304 	bic.w	r3, r3, #4
 800305c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	689b      	ldr	r3, [r3, #8]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d016      	beq.n	8003096 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003068:	f7fe fa14 	bl	8001494 <HAL_GetTick>
 800306c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800306e:	e00a      	b.n	8003086 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003070:	f7fe fa10 	bl	8001494 <HAL_GetTick>
 8003074:	4602      	mov	r2, r0
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	1ad3      	subs	r3, r2, r3
 800307a:	f241 3288 	movw	r2, #5000	; 0x1388
 800307e:	4293      	cmp	r3, r2
 8003080:	d901      	bls.n	8003086 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003082:	2303      	movs	r3, #3
 8003084:	e140      	b.n	8003308 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003086:	4b46      	ldr	r3, [pc, #280]	; (80031a0 <HAL_RCC_OscConfig+0x4b8>)
 8003088:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800308c:	f003 0302 	and.w	r3, r3, #2
 8003090:	2b00      	cmp	r3, #0
 8003092:	d0ed      	beq.n	8003070 <HAL_RCC_OscConfig+0x388>
 8003094:	e015      	b.n	80030c2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003096:	f7fe f9fd 	bl	8001494 <HAL_GetTick>
 800309a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800309c:	e00a      	b.n	80030b4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800309e:	f7fe f9f9 	bl	8001494 <HAL_GetTick>
 80030a2:	4602      	mov	r2, r0
 80030a4:	693b      	ldr	r3, [r7, #16]
 80030a6:	1ad3      	subs	r3, r2, r3
 80030a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d901      	bls.n	80030b4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80030b0:	2303      	movs	r3, #3
 80030b2:	e129      	b.n	8003308 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80030b4:	4b3a      	ldr	r3, [pc, #232]	; (80031a0 <HAL_RCC_OscConfig+0x4b8>)
 80030b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030ba:	f003 0302 	and.w	r3, r3, #2
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d1ed      	bne.n	800309e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80030c2:	7ffb      	ldrb	r3, [r7, #31]
 80030c4:	2b01      	cmp	r3, #1
 80030c6:	d105      	bne.n	80030d4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030c8:	4b35      	ldr	r3, [pc, #212]	; (80031a0 <HAL_RCC_OscConfig+0x4b8>)
 80030ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030cc:	4a34      	ldr	r2, [pc, #208]	; (80031a0 <HAL_RCC_OscConfig+0x4b8>)
 80030ce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80030d2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f003 0320 	and.w	r3, r3, #32
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d03c      	beq.n	800315a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	699b      	ldr	r3, [r3, #24]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d01c      	beq.n	8003122 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80030e8:	4b2d      	ldr	r3, [pc, #180]	; (80031a0 <HAL_RCC_OscConfig+0x4b8>)
 80030ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80030ee:	4a2c      	ldr	r2, [pc, #176]	; (80031a0 <HAL_RCC_OscConfig+0x4b8>)
 80030f0:	f043 0301 	orr.w	r3, r3, #1
 80030f4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030f8:	f7fe f9cc 	bl	8001494 <HAL_GetTick>
 80030fc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80030fe:	e008      	b.n	8003112 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003100:	f7fe f9c8 	bl	8001494 <HAL_GetTick>
 8003104:	4602      	mov	r2, r0
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	1ad3      	subs	r3, r2, r3
 800310a:	2b02      	cmp	r3, #2
 800310c:	d901      	bls.n	8003112 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800310e:	2303      	movs	r3, #3
 8003110:	e0fa      	b.n	8003308 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003112:	4b23      	ldr	r3, [pc, #140]	; (80031a0 <HAL_RCC_OscConfig+0x4b8>)
 8003114:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003118:	f003 0302 	and.w	r3, r3, #2
 800311c:	2b00      	cmp	r3, #0
 800311e:	d0ef      	beq.n	8003100 <HAL_RCC_OscConfig+0x418>
 8003120:	e01b      	b.n	800315a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003122:	4b1f      	ldr	r3, [pc, #124]	; (80031a0 <HAL_RCC_OscConfig+0x4b8>)
 8003124:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003128:	4a1d      	ldr	r2, [pc, #116]	; (80031a0 <HAL_RCC_OscConfig+0x4b8>)
 800312a:	f023 0301 	bic.w	r3, r3, #1
 800312e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003132:	f7fe f9af 	bl	8001494 <HAL_GetTick>
 8003136:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003138:	e008      	b.n	800314c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800313a:	f7fe f9ab 	bl	8001494 <HAL_GetTick>
 800313e:	4602      	mov	r2, r0
 8003140:	693b      	ldr	r3, [r7, #16]
 8003142:	1ad3      	subs	r3, r2, r3
 8003144:	2b02      	cmp	r3, #2
 8003146:	d901      	bls.n	800314c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003148:	2303      	movs	r3, #3
 800314a:	e0dd      	b.n	8003308 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800314c:	4b14      	ldr	r3, [pc, #80]	; (80031a0 <HAL_RCC_OscConfig+0x4b8>)
 800314e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003152:	f003 0302 	and.w	r3, r3, #2
 8003156:	2b00      	cmp	r3, #0
 8003158:	d1ef      	bne.n	800313a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	69db      	ldr	r3, [r3, #28]
 800315e:	2b00      	cmp	r3, #0
 8003160:	f000 80d1 	beq.w	8003306 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003164:	4b0e      	ldr	r3, [pc, #56]	; (80031a0 <HAL_RCC_OscConfig+0x4b8>)
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	f003 030c 	and.w	r3, r3, #12
 800316c:	2b0c      	cmp	r3, #12
 800316e:	f000 808b 	beq.w	8003288 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	69db      	ldr	r3, [r3, #28]
 8003176:	2b02      	cmp	r3, #2
 8003178:	d15e      	bne.n	8003238 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800317a:	4b09      	ldr	r3, [pc, #36]	; (80031a0 <HAL_RCC_OscConfig+0x4b8>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a08      	ldr	r2, [pc, #32]	; (80031a0 <HAL_RCC_OscConfig+0x4b8>)
 8003180:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003184:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003186:	f7fe f985 	bl	8001494 <HAL_GetTick>
 800318a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800318c:	e00c      	b.n	80031a8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800318e:	f7fe f981 	bl	8001494 <HAL_GetTick>
 8003192:	4602      	mov	r2, r0
 8003194:	693b      	ldr	r3, [r7, #16]
 8003196:	1ad3      	subs	r3, r2, r3
 8003198:	2b02      	cmp	r3, #2
 800319a:	d905      	bls.n	80031a8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800319c:	2303      	movs	r3, #3
 800319e:	e0b3      	b.n	8003308 <HAL_RCC_OscConfig+0x620>
 80031a0:	40021000 	.word	0x40021000
 80031a4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031a8:	4b59      	ldr	r3, [pc, #356]	; (8003310 <HAL_RCC_OscConfig+0x628>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d1ec      	bne.n	800318e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80031b4:	4b56      	ldr	r3, [pc, #344]	; (8003310 <HAL_RCC_OscConfig+0x628>)
 80031b6:	68da      	ldr	r2, [r3, #12]
 80031b8:	4b56      	ldr	r3, [pc, #344]	; (8003314 <HAL_RCC_OscConfig+0x62c>)
 80031ba:	4013      	ands	r3, r2
 80031bc:	687a      	ldr	r2, [r7, #4]
 80031be:	6a11      	ldr	r1, [r2, #32]
 80031c0:	687a      	ldr	r2, [r7, #4]
 80031c2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80031c4:	3a01      	subs	r2, #1
 80031c6:	0112      	lsls	r2, r2, #4
 80031c8:	4311      	orrs	r1, r2
 80031ca:	687a      	ldr	r2, [r7, #4]
 80031cc:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80031ce:	0212      	lsls	r2, r2, #8
 80031d0:	4311      	orrs	r1, r2
 80031d2:	687a      	ldr	r2, [r7, #4]
 80031d4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80031d6:	0852      	lsrs	r2, r2, #1
 80031d8:	3a01      	subs	r2, #1
 80031da:	0552      	lsls	r2, r2, #21
 80031dc:	4311      	orrs	r1, r2
 80031de:	687a      	ldr	r2, [r7, #4]
 80031e0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80031e2:	0852      	lsrs	r2, r2, #1
 80031e4:	3a01      	subs	r2, #1
 80031e6:	0652      	lsls	r2, r2, #25
 80031e8:	4311      	orrs	r1, r2
 80031ea:	687a      	ldr	r2, [r7, #4]
 80031ec:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80031ee:	06d2      	lsls	r2, r2, #27
 80031f0:	430a      	orrs	r2, r1
 80031f2:	4947      	ldr	r1, [pc, #284]	; (8003310 <HAL_RCC_OscConfig+0x628>)
 80031f4:	4313      	orrs	r3, r2
 80031f6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80031f8:	4b45      	ldr	r3, [pc, #276]	; (8003310 <HAL_RCC_OscConfig+0x628>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a44      	ldr	r2, [pc, #272]	; (8003310 <HAL_RCC_OscConfig+0x628>)
 80031fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003202:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003204:	4b42      	ldr	r3, [pc, #264]	; (8003310 <HAL_RCC_OscConfig+0x628>)
 8003206:	68db      	ldr	r3, [r3, #12]
 8003208:	4a41      	ldr	r2, [pc, #260]	; (8003310 <HAL_RCC_OscConfig+0x628>)
 800320a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800320e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003210:	f7fe f940 	bl	8001494 <HAL_GetTick>
 8003214:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003216:	e008      	b.n	800322a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003218:	f7fe f93c 	bl	8001494 <HAL_GetTick>
 800321c:	4602      	mov	r2, r0
 800321e:	693b      	ldr	r3, [r7, #16]
 8003220:	1ad3      	subs	r3, r2, r3
 8003222:	2b02      	cmp	r3, #2
 8003224:	d901      	bls.n	800322a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003226:	2303      	movs	r3, #3
 8003228:	e06e      	b.n	8003308 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800322a:	4b39      	ldr	r3, [pc, #228]	; (8003310 <HAL_RCC_OscConfig+0x628>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003232:	2b00      	cmp	r3, #0
 8003234:	d0f0      	beq.n	8003218 <HAL_RCC_OscConfig+0x530>
 8003236:	e066      	b.n	8003306 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003238:	4b35      	ldr	r3, [pc, #212]	; (8003310 <HAL_RCC_OscConfig+0x628>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a34      	ldr	r2, [pc, #208]	; (8003310 <HAL_RCC_OscConfig+0x628>)
 800323e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003242:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003244:	4b32      	ldr	r3, [pc, #200]	; (8003310 <HAL_RCC_OscConfig+0x628>)
 8003246:	68db      	ldr	r3, [r3, #12]
 8003248:	4a31      	ldr	r2, [pc, #196]	; (8003310 <HAL_RCC_OscConfig+0x628>)
 800324a:	f023 0303 	bic.w	r3, r3, #3
 800324e:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003250:	4b2f      	ldr	r3, [pc, #188]	; (8003310 <HAL_RCC_OscConfig+0x628>)
 8003252:	68db      	ldr	r3, [r3, #12]
 8003254:	4a2e      	ldr	r2, [pc, #184]	; (8003310 <HAL_RCC_OscConfig+0x628>)
 8003256:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800325a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800325e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003260:	f7fe f918 	bl	8001494 <HAL_GetTick>
 8003264:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003266:	e008      	b.n	800327a <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003268:	f7fe f914 	bl	8001494 <HAL_GetTick>
 800326c:	4602      	mov	r2, r0
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	1ad3      	subs	r3, r2, r3
 8003272:	2b02      	cmp	r3, #2
 8003274:	d901      	bls.n	800327a <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8003276:	2303      	movs	r3, #3
 8003278:	e046      	b.n	8003308 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800327a:	4b25      	ldr	r3, [pc, #148]	; (8003310 <HAL_RCC_OscConfig+0x628>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003282:	2b00      	cmp	r3, #0
 8003284:	d1f0      	bne.n	8003268 <HAL_RCC_OscConfig+0x580>
 8003286:	e03e      	b.n	8003306 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	69db      	ldr	r3, [r3, #28]
 800328c:	2b01      	cmp	r3, #1
 800328e:	d101      	bne.n	8003294 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8003290:	2301      	movs	r3, #1
 8003292:	e039      	b.n	8003308 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003294:	4b1e      	ldr	r3, [pc, #120]	; (8003310 <HAL_RCC_OscConfig+0x628>)
 8003296:	68db      	ldr	r3, [r3, #12]
 8003298:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	f003 0203 	and.w	r2, r3, #3
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6a1b      	ldr	r3, [r3, #32]
 80032a4:	429a      	cmp	r2, r3
 80032a6:	d12c      	bne.n	8003302 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80032a8:	697b      	ldr	r3, [r7, #20]
 80032aa:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032b2:	3b01      	subs	r3, #1
 80032b4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032b6:	429a      	cmp	r2, r3
 80032b8:	d123      	bne.n	8003302 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032c4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80032c6:	429a      	cmp	r2, r3
 80032c8:	d11b      	bne.n	8003302 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032d4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80032d6:	429a      	cmp	r2, r3
 80032d8:	d113      	bne.n	8003302 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80032da:	697b      	ldr	r3, [r7, #20]
 80032dc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032e4:	085b      	lsrs	r3, r3, #1
 80032e6:	3b01      	subs	r3, #1
 80032e8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80032ea:	429a      	cmp	r2, r3
 80032ec:	d109      	bne.n	8003302 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032f8:	085b      	lsrs	r3, r3, #1
 80032fa:	3b01      	subs	r3, #1
 80032fc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80032fe:	429a      	cmp	r2, r3
 8003300:	d001      	beq.n	8003306 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8003302:	2301      	movs	r3, #1
 8003304:	e000      	b.n	8003308 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8003306:	2300      	movs	r3, #0
}
 8003308:	4618      	mov	r0, r3
 800330a:	3720      	adds	r7, #32
 800330c:	46bd      	mov	sp, r7
 800330e:	bd80      	pop	{r7, pc}
 8003310:	40021000 	.word	0x40021000
 8003314:	019f800c 	.word	0x019f800c

08003318 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b086      	sub	sp, #24
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
 8003320:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003322:	2300      	movs	r3, #0
 8003324:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d101      	bne.n	8003330 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800332c:	2301      	movs	r3, #1
 800332e:	e11e      	b.n	800356e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003330:	4b91      	ldr	r3, [pc, #580]	; (8003578 <HAL_RCC_ClockConfig+0x260>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f003 030f 	and.w	r3, r3, #15
 8003338:	683a      	ldr	r2, [r7, #0]
 800333a:	429a      	cmp	r2, r3
 800333c:	d910      	bls.n	8003360 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800333e:	4b8e      	ldr	r3, [pc, #568]	; (8003578 <HAL_RCC_ClockConfig+0x260>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f023 020f 	bic.w	r2, r3, #15
 8003346:	498c      	ldr	r1, [pc, #560]	; (8003578 <HAL_RCC_ClockConfig+0x260>)
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	4313      	orrs	r3, r2
 800334c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800334e:	4b8a      	ldr	r3, [pc, #552]	; (8003578 <HAL_RCC_ClockConfig+0x260>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f003 030f 	and.w	r3, r3, #15
 8003356:	683a      	ldr	r2, [r7, #0]
 8003358:	429a      	cmp	r2, r3
 800335a:	d001      	beq.n	8003360 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800335c:	2301      	movs	r3, #1
 800335e:	e106      	b.n	800356e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f003 0301 	and.w	r3, r3, #1
 8003368:	2b00      	cmp	r3, #0
 800336a:	d073      	beq.n	8003454 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	2b03      	cmp	r3, #3
 8003372:	d129      	bne.n	80033c8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003374:	4b81      	ldr	r3, [pc, #516]	; (800357c <HAL_RCC_ClockConfig+0x264>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800337c:	2b00      	cmp	r3, #0
 800337e:	d101      	bne.n	8003384 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003380:	2301      	movs	r3, #1
 8003382:	e0f4      	b.n	800356e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003384:	f000 f9d0 	bl	8003728 <RCC_GetSysClockFreqFromPLLSource>
 8003388:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800338a:	693b      	ldr	r3, [r7, #16]
 800338c:	4a7c      	ldr	r2, [pc, #496]	; (8003580 <HAL_RCC_ClockConfig+0x268>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d93f      	bls.n	8003412 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003392:	4b7a      	ldr	r3, [pc, #488]	; (800357c <HAL_RCC_ClockConfig+0x264>)
 8003394:	689b      	ldr	r3, [r3, #8]
 8003396:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800339a:	2b00      	cmp	r3, #0
 800339c:	d009      	beq.n	80033b2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d033      	beq.n	8003412 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d12f      	bne.n	8003412 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80033b2:	4b72      	ldr	r3, [pc, #456]	; (800357c <HAL_RCC_ClockConfig+0x264>)
 80033b4:	689b      	ldr	r3, [r3, #8]
 80033b6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80033ba:	4a70      	ldr	r2, [pc, #448]	; (800357c <HAL_RCC_ClockConfig+0x264>)
 80033bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80033c0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80033c2:	2380      	movs	r3, #128	; 0x80
 80033c4:	617b      	str	r3, [r7, #20]
 80033c6:	e024      	b.n	8003412 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	2b02      	cmp	r3, #2
 80033ce:	d107      	bne.n	80033e0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80033d0:	4b6a      	ldr	r3, [pc, #424]	; (800357c <HAL_RCC_ClockConfig+0x264>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d109      	bne.n	80033f0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	e0c6      	b.n	800356e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033e0:	4b66      	ldr	r3, [pc, #408]	; (800357c <HAL_RCC_ClockConfig+0x264>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d101      	bne.n	80033f0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80033ec:	2301      	movs	r3, #1
 80033ee:	e0be      	b.n	800356e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80033f0:	f000 f8ce 	bl	8003590 <HAL_RCC_GetSysClockFreq>
 80033f4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80033f6:	693b      	ldr	r3, [r7, #16]
 80033f8:	4a61      	ldr	r2, [pc, #388]	; (8003580 <HAL_RCC_ClockConfig+0x268>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d909      	bls.n	8003412 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80033fe:	4b5f      	ldr	r3, [pc, #380]	; (800357c <HAL_RCC_ClockConfig+0x264>)
 8003400:	689b      	ldr	r3, [r3, #8]
 8003402:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003406:	4a5d      	ldr	r2, [pc, #372]	; (800357c <HAL_RCC_ClockConfig+0x264>)
 8003408:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800340c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800340e:	2380      	movs	r3, #128	; 0x80
 8003410:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003412:	4b5a      	ldr	r3, [pc, #360]	; (800357c <HAL_RCC_ClockConfig+0x264>)
 8003414:	689b      	ldr	r3, [r3, #8]
 8003416:	f023 0203 	bic.w	r2, r3, #3
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	4957      	ldr	r1, [pc, #348]	; (800357c <HAL_RCC_ClockConfig+0x264>)
 8003420:	4313      	orrs	r3, r2
 8003422:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003424:	f7fe f836 	bl	8001494 <HAL_GetTick>
 8003428:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800342a:	e00a      	b.n	8003442 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800342c:	f7fe f832 	bl	8001494 <HAL_GetTick>
 8003430:	4602      	mov	r2, r0
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	1ad3      	subs	r3, r2, r3
 8003436:	f241 3288 	movw	r2, #5000	; 0x1388
 800343a:	4293      	cmp	r3, r2
 800343c:	d901      	bls.n	8003442 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800343e:	2303      	movs	r3, #3
 8003440:	e095      	b.n	800356e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003442:	4b4e      	ldr	r3, [pc, #312]	; (800357c <HAL_RCC_ClockConfig+0x264>)
 8003444:	689b      	ldr	r3, [r3, #8]
 8003446:	f003 020c 	and.w	r2, r3, #12
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	685b      	ldr	r3, [r3, #4]
 800344e:	009b      	lsls	r3, r3, #2
 8003450:	429a      	cmp	r2, r3
 8003452:	d1eb      	bne.n	800342c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f003 0302 	and.w	r3, r3, #2
 800345c:	2b00      	cmp	r3, #0
 800345e:	d023      	beq.n	80034a8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f003 0304 	and.w	r3, r3, #4
 8003468:	2b00      	cmp	r3, #0
 800346a:	d005      	beq.n	8003478 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800346c:	4b43      	ldr	r3, [pc, #268]	; (800357c <HAL_RCC_ClockConfig+0x264>)
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	4a42      	ldr	r2, [pc, #264]	; (800357c <HAL_RCC_ClockConfig+0x264>)
 8003472:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003476:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f003 0308 	and.w	r3, r3, #8
 8003480:	2b00      	cmp	r3, #0
 8003482:	d007      	beq.n	8003494 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003484:	4b3d      	ldr	r3, [pc, #244]	; (800357c <HAL_RCC_ClockConfig+0x264>)
 8003486:	689b      	ldr	r3, [r3, #8]
 8003488:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800348c:	4a3b      	ldr	r2, [pc, #236]	; (800357c <HAL_RCC_ClockConfig+0x264>)
 800348e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003492:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003494:	4b39      	ldr	r3, [pc, #228]	; (800357c <HAL_RCC_ClockConfig+0x264>)
 8003496:	689b      	ldr	r3, [r3, #8]
 8003498:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	689b      	ldr	r3, [r3, #8]
 80034a0:	4936      	ldr	r1, [pc, #216]	; (800357c <HAL_RCC_ClockConfig+0x264>)
 80034a2:	4313      	orrs	r3, r2
 80034a4:	608b      	str	r3, [r1, #8]
 80034a6:	e008      	b.n	80034ba <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80034a8:	697b      	ldr	r3, [r7, #20]
 80034aa:	2b80      	cmp	r3, #128	; 0x80
 80034ac:	d105      	bne.n	80034ba <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80034ae:	4b33      	ldr	r3, [pc, #204]	; (800357c <HAL_RCC_ClockConfig+0x264>)
 80034b0:	689b      	ldr	r3, [r3, #8]
 80034b2:	4a32      	ldr	r2, [pc, #200]	; (800357c <HAL_RCC_ClockConfig+0x264>)
 80034b4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80034b8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80034ba:	4b2f      	ldr	r3, [pc, #188]	; (8003578 <HAL_RCC_ClockConfig+0x260>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f003 030f 	and.w	r3, r3, #15
 80034c2:	683a      	ldr	r2, [r7, #0]
 80034c4:	429a      	cmp	r2, r3
 80034c6:	d21d      	bcs.n	8003504 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034c8:	4b2b      	ldr	r3, [pc, #172]	; (8003578 <HAL_RCC_ClockConfig+0x260>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f023 020f 	bic.w	r2, r3, #15
 80034d0:	4929      	ldr	r1, [pc, #164]	; (8003578 <HAL_RCC_ClockConfig+0x260>)
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	4313      	orrs	r3, r2
 80034d6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80034d8:	f7fd ffdc 	bl	8001494 <HAL_GetTick>
 80034dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034de:	e00a      	b.n	80034f6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034e0:	f7fd ffd8 	bl	8001494 <HAL_GetTick>
 80034e4:	4602      	mov	r2, r0
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	1ad3      	subs	r3, r2, r3
 80034ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d901      	bls.n	80034f6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80034f2:	2303      	movs	r3, #3
 80034f4:	e03b      	b.n	800356e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034f6:	4b20      	ldr	r3, [pc, #128]	; (8003578 <HAL_RCC_ClockConfig+0x260>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f003 030f 	and.w	r3, r3, #15
 80034fe:	683a      	ldr	r2, [r7, #0]
 8003500:	429a      	cmp	r2, r3
 8003502:	d1ed      	bne.n	80034e0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f003 0304 	and.w	r3, r3, #4
 800350c:	2b00      	cmp	r3, #0
 800350e:	d008      	beq.n	8003522 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003510:	4b1a      	ldr	r3, [pc, #104]	; (800357c <HAL_RCC_ClockConfig+0x264>)
 8003512:	689b      	ldr	r3, [r3, #8]
 8003514:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	68db      	ldr	r3, [r3, #12]
 800351c:	4917      	ldr	r1, [pc, #92]	; (800357c <HAL_RCC_ClockConfig+0x264>)
 800351e:	4313      	orrs	r3, r2
 8003520:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f003 0308 	and.w	r3, r3, #8
 800352a:	2b00      	cmp	r3, #0
 800352c:	d009      	beq.n	8003542 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800352e:	4b13      	ldr	r3, [pc, #76]	; (800357c <HAL_RCC_ClockConfig+0x264>)
 8003530:	689b      	ldr	r3, [r3, #8]
 8003532:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	691b      	ldr	r3, [r3, #16]
 800353a:	00db      	lsls	r3, r3, #3
 800353c:	490f      	ldr	r1, [pc, #60]	; (800357c <HAL_RCC_ClockConfig+0x264>)
 800353e:	4313      	orrs	r3, r2
 8003540:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003542:	f000 f825 	bl	8003590 <HAL_RCC_GetSysClockFreq>
 8003546:	4602      	mov	r2, r0
 8003548:	4b0c      	ldr	r3, [pc, #48]	; (800357c <HAL_RCC_ClockConfig+0x264>)
 800354a:	689b      	ldr	r3, [r3, #8]
 800354c:	091b      	lsrs	r3, r3, #4
 800354e:	f003 030f 	and.w	r3, r3, #15
 8003552:	490c      	ldr	r1, [pc, #48]	; (8003584 <HAL_RCC_ClockConfig+0x26c>)
 8003554:	5ccb      	ldrb	r3, [r1, r3]
 8003556:	f003 031f 	and.w	r3, r3, #31
 800355a:	fa22 f303 	lsr.w	r3, r2, r3
 800355e:	4a0a      	ldr	r2, [pc, #40]	; (8003588 <HAL_RCC_ClockConfig+0x270>)
 8003560:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003562:	4b0a      	ldr	r3, [pc, #40]	; (800358c <HAL_RCC_ClockConfig+0x274>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4618      	mov	r0, r3
 8003568:	f7fd fdb8 	bl	80010dc <HAL_InitTick>
 800356c:	4603      	mov	r3, r0
}
 800356e:	4618      	mov	r0, r3
 8003570:	3718      	adds	r7, #24
 8003572:	46bd      	mov	sp, r7
 8003574:	bd80      	pop	{r7, pc}
 8003576:	bf00      	nop
 8003578:	40022000 	.word	0x40022000
 800357c:	40021000 	.word	0x40021000
 8003580:	04c4b400 	.word	0x04c4b400
 8003584:	08008b44 	.word	0x08008b44
 8003588:	200001a0 	.word	0x200001a0
 800358c:	200001a4 	.word	0x200001a4

08003590 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003590:	b480      	push	{r7}
 8003592:	b087      	sub	sp, #28
 8003594:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003596:	4b2c      	ldr	r3, [pc, #176]	; (8003648 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003598:	689b      	ldr	r3, [r3, #8]
 800359a:	f003 030c 	and.w	r3, r3, #12
 800359e:	2b04      	cmp	r3, #4
 80035a0:	d102      	bne.n	80035a8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80035a2:	4b2a      	ldr	r3, [pc, #168]	; (800364c <HAL_RCC_GetSysClockFreq+0xbc>)
 80035a4:	613b      	str	r3, [r7, #16]
 80035a6:	e047      	b.n	8003638 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80035a8:	4b27      	ldr	r3, [pc, #156]	; (8003648 <HAL_RCC_GetSysClockFreq+0xb8>)
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	f003 030c 	and.w	r3, r3, #12
 80035b0:	2b08      	cmp	r3, #8
 80035b2:	d102      	bne.n	80035ba <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80035b4:	4b26      	ldr	r3, [pc, #152]	; (8003650 <HAL_RCC_GetSysClockFreq+0xc0>)
 80035b6:	613b      	str	r3, [r7, #16]
 80035b8:	e03e      	b.n	8003638 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80035ba:	4b23      	ldr	r3, [pc, #140]	; (8003648 <HAL_RCC_GetSysClockFreq+0xb8>)
 80035bc:	689b      	ldr	r3, [r3, #8]
 80035be:	f003 030c 	and.w	r3, r3, #12
 80035c2:	2b0c      	cmp	r3, #12
 80035c4:	d136      	bne.n	8003634 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80035c6:	4b20      	ldr	r3, [pc, #128]	; (8003648 <HAL_RCC_GetSysClockFreq+0xb8>)
 80035c8:	68db      	ldr	r3, [r3, #12]
 80035ca:	f003 0303 	and.w	r3, r3, #3
 80035ce:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80035d0:	4b1d      	ldr	r3, [pc, #116]	; (8003648 <HAL_RCC_GetSysClockFreq+0xb8>)
 80035d2:	68db      	ldr	r3, [r3, #12]
 80035d4:	091b      	lsrs	r3, r3, #4
 80035d6:	f003 030f 	and.w	r3, r3, #15
 80035da:	3301      	adds	r3, #1
 80035dc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	2b03      	cmp	r3, #3
 80035e2:	d10c      	bne.n	80035fe <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80035e4:	4a1a      	ldr	r2, [pc, #104]	; (8003650 <HAL_RCC_GetSysClockFreq+0xc0>)
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80035ec:	4a16      	ldr	r2, [pc, #88]	; (8003648 <HAL_RCC_GetSysClockFreq+0xb8>)
 80035ee:	68d2      	ldr	r2, [r2, #12]
 80035f0:	0a12      	lsrs	r2, r2, #8
 80035f2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80035f6:	fb02 f303 	mul.w	r3, r2, r3
 80035fa:	617b      	str	r3, [r7, #20]
      break;
 80035fc:	e00c      	b.n	8003618 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80035fe:	4a13      	ldr	r2, [pc, #76]	; (800364c <HAL_RCC_GetSysClockFreq+0xbc>)
 8003600:	68bb      	ldr	r3, [r7, #8]
 8003602:	fbb2 f3f3 	udiv	r3, r2, r3
 8003606:	4a10      	ldr	r2, [pc, #64]	; (8003648 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003608:	68d2      	ldr	r2, [r2, #12]
 800360a:	0a12      	lsrs	r2, r2, #8
 800360c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003610:	fb02 f303 	mul.w	r3, r2, r3
 8003614:	617b      	str	r3, [r7, #20]
      break;
 8003616:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003618:	4b0b      	ldr	r3, [pc, #44]	; (8003648 <HAL_RCC_GetSysClockFreq+0xb8>)
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	0e5b      	lsrs	r3, r3, #25
 800361e:	f003 0303 	and.w	r3, r3, #3
 8003622:	3301      	adds	r3, #1
 8003624:	005b      	lsls	r3, r3, #1
 8003626:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003628:	697a      	ldr	r2, [r7, #20]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003630:	613b      	str	r3, [r7, #16]
 8003632:	e001      	b.n	8003638 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003634:	2300      	movs	r3, #0
 8003636:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003638:	693b      	ldr	r3, [r7, #16]
}
 800363a:	4618      	mov	r0, r3
 800363c:	371c      	adds	r7, #28
 800363e:	46bd      	mov	sp, r7
 8003640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003644:	4770      	bx	lr
 8003646:	bf00      	nop
 8003648:	40021000 	.word	0x40021000
 800364c:	00f42400 	.word	0x00f42400
 8003650:	016e3600 	.word	0x016e3600

08003654 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003654:	b480      	push	{r7}
 8003656:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003658:	4b03      	ldr	r3, [pc, #12]	; (8003668 <HAL_RCC_GetHCLKFreq+0x14>)
 800365a:	681b      	ldr	r3, [r3, #0]
}
 800365c:	4618      	mov	r0, r3
 800365e:	46bd      	mov	sp, r7
 8003660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003664:	4770      	bx	lr
 8003666:	bf00      	nop
 8003668:	200001a0 	.word	0x200001a0

0800366c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003670:	f7ff fff0 	bl	8003654 <HAL_RCC_GetHCLKFreq>
 8003674:	4602      	mov	r2, r0
 8003676:	4b06      	ldr	r3, [pc, #24]	; (8003690 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003678:	689b      	ldr	r3, [r3, #8]
 800367a:	0a1b      	lsrs	r3, r3, #8
 800367c:	f003 0307 	and.w	r3, r3, #7
 8003680:	4904      	ldr	r1, [pc, #16]	; (8003694 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003682:	5ccb      	ldrb	r3, [r1, r3]
 8003684:	f003 031f 	and.w	r3, r3, #31
 8003688:	fa22 f303 	lsr.w	r3, r2, r3
}
 800368c:	4618      	mov	r0, r3
 800368e:	bd80      	pop	{r7, pc}
 8003690:	40021000 	.word	0x40021000
 8003694:	08008b54 	.word	0x08008b54

08003698 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800369c:	f7ff ffda 	bl	8003654 <HAL_RCC_GetHCLKFreq>
 80036a0:	4602      	mov	r2, r0
 80036a2:	4b06      	ldr	r3, [pc, #24]	; (80036bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80036a4:	689b      	ldr	r3, [r3, #8]
 80036a6:	0adb      	lsrs	r3, r3, #11
 80036a8:	f003 0307 	and.w	r3, r3, #7
 80036ac:	4904      	ldr	r1, [pc, #16]	; (80036c0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80036ae:	5ccb      	ldrb	r3, [r1, r3]
 80036b0:	f003 031f 	and.w	r3, r3, #31
 80036b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036b8:	4618      	mov	r0, r3
 80036ba:	bd80      	pop	{r7, pc}
 80036bc:	40021000 	.word	0x40021000
 80036c0:	08008b54 	.word	0x08008b54

080036c4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80036c4:	b480      	push	{r7}
 80036c6:	b083      	sub	sp, #12
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
 80036cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	220f      	movs	r2, #15
 80036d2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80036d4:	4b12      	ldr	r3, [pc, #72]	; (8003720 <HAL_RCC_GetClockConfig+0x5c>)
 80036d6:	689b      	ldr	r3, [r3, #8]
 80036d8:	f003 0203 	and.w	r2, r3, #3
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80036e0:	4b0f      	ldr	r3, [pc, #60]	; (8003720 <HAL_RCC_GetClockConfig+0x5c>)
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80036ec:	4b0c      	ldr	r3, [pc, #48]	; (8003720 <HAL_RCC_GetClockConfig+0x5c>)
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80036f8:	4b09      	ldr	r3, [pc, #36]	; (8003720 <HAL_RCC_GetClockConfig+0x5c>)
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	08db      	lsrs	r3, r3, #3
 80036fe:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003706:	4b07      	ldr	r3, [pc, #28]	; (8003724 <HAL_RCC_GetClockConfig+0x60>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f003 020f 	and.w	r2, r3, #15
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	601a      	str	r2, [r3, #0]
}
 8003712:	bf00      	nop
 8003714:	370c      	adds	r7, #12
 8003716:	46bd      	mov	sp, r7
 8003718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371c:	4770      	bx	lr
 800371e:	bf00      	nop
 8003720:	40021000 	.word	0x40021000
 8003724:	40022000 	.word	0x40022000

08003728 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003728:	b480      	push	{r7}
 800372a:	b087      	sub	sp, #28
 800372c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800372e:	4b1e      	ldr	r3, [pc, #120]	; (80037a8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003730:	68db      	ldr	r3, [r3, #12]
 8003732:	f003 0303 	and.w	r3, r3, #3
 8003736:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003738:	4b1b      	ldr	r3, [pc, #108]	; (80037a8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800373a:	68db      	ldr	r3, [r3, #12]
 800373c:	091b      	lsrs	r3, r3, #4
 800373e:	f003 030f 	and.w	r3, r3, #15
 8003742:	3301      	adds	r3, #1
 8003744:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	2b03      	cmp	r3, #3
 800374a:	d10c      	bne.n	8003766 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800374c:	4a17      	ldr	r2, [pc, #92]	; (80037ac <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	fbb2 f3f3 	udiv	r3, r2, r3
 8003754:	4a14      	ldr	r2, [pc, #80]	; (80037a8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003756:	68d2      	ldr	r2, [r2, #12]
 8003758:	0a12      	lsrs	r2, r2, #8
 800375a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800375e:	fb02 f303 	mul.w	r3, r2, r3
 8003762:	617b      	str	r3, [r7, #20]
    break;
 8003764:	e00c      	b.n	8003780 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003766:	4a12      	ldr	r2, [pc, #72]	; (80037b0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	fbb2 f3f3 	udiv	r3, r2, r3
 800376e:	4a0e      	ldr	r2, [pc, #56]	; (80037a8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003770:	68d2      	ldr	r2, [r2, #12]
 8003772:	0a12      	lsrs	r2, r2, #8
 8003774:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003778:	fb02 f303 	mul.w	r3, r2, r3
 800377c:	617b      	str	r3, [r7, #20]
    break;
 800377e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003780:	4b09      	ldr	r3, [pc, #36]	; (80037a8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003782:	68db      	ldr	r3, [r3, #12]
 8003784:	0e5b      	lsrs	r3, r3, #25
 8003786:	f003 0303 	and.w	r3, r3, #3
 800378a:	3301      	adds	r3, #1
 800378c:	005b      	lsls	r3, r3, #1
 800378e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003790:	697a      	ldr	r2, [r7, #20]
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	fbb2 f3f3 	udiv	r3, r2, r3
 8003798:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800379a:	687b      	ldr	r3, [r7, #4]
}
 800379c:	4618      	mov	r0, r3
 800379e:	371c      	adds	r7, #28
 80037a0:	46bd      	mov	sp, r7
 80037a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a6:	4770      	bx	lr
 80037a8:	40021000 	.word	0x40021000
 80037ac:	016e3600 	.word	0x016e3600
 80037b0:	00f42400 	.word	0x00f42400

080037b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b086      	sub	sp, #24
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80037bc:	2300      	movs	r3, #0
 80037be:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80037c0:	2300      	movs	r3, #0
 80037c2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	f000 8098 	beq.w	8003902 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037d2:	2300      	movs	r3, #0
 80037d4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037d6:	4b43      	ldr	r3, [pc, #268]	; (80038e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80037d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d10d      	bne.n	80037fe <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037e2:	4b40      	ldr	r3, [pc, #256]	; (80038e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80037e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037e6:	4a3f      	ldr	r2, [pc, #252]	; (80038e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80037e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037ec:	6593      	str	r3, [r2, #88]	; 0x58
 80037ee:	4b3d      	ldr	r3, [pc, #244]	; (80038e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80037f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037f6:	60bb      	str	r3, [r7, #8]
 80037f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037fa:	2301      	movs	r3, #1
 80037fc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80037fe:	4b3a      	ldr	r3, [pc, #232]	; (80038e8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a39      	ldr	r2, [pc, #228]	; (80038e8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003804:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003808:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800380a:	f7fd fe43 	bl	8001494 <HAL_GetTick>
 800380e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003810:	e009      	b.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003812:	f7fd fe3f 	bl	8001494 <HAL_GetTick>
 8003816:	4602      	mov	r2, r0
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	1ad3      	subs	r3, r2, r3
 800381c:	2b02      	cmp	r3, #2
 800381e:	d902      	bls.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003820:	2303      	movs	r3, #3
 8003822:	74fb      	strb	r3, [r7, #19]
        break;
 8003824:	e005      	b.n	8003832 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003826:	4b30      	ldr	r3, [pc, #192]	; (80038e8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800382e:	2b00      	cmp	r3, #0
 8003830:	d0ef      	beq.n	8003812 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003832:	7cfb      	ldrb	r3, [r7, #19]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d159      	bne.n	80038ec <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003838:	4b2a      	ldr	r3, [pc, #168]	; (80038e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800383a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800383e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003842:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003844:	697b      	ldr	r3, [r7, #20]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d01e      	beq.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800384e:	697a      	ldr	r2, [r7, #20]
 8003850:	429a      	cmp	r2, r3
 8003852:	d019      	beq.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003854:	4b23      	ldr	r3, [pc, #140]	; (80038e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003856:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800385a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800385e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003860:	4b20      	ldr	r3, [pc, #128]	; (80038e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003862:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003866:	4a1f      	ldr	r2, [pc, #124]	; (80038e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003868:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800386c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003870:	4b1c      	ldr	r3, [pc, #112]	; (80038e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003872:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003876:	4a1b      	ldr	r2, [pc, #108]	; (80038e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003878:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800387c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003880:	4a18      	ldr	r2, [pc, #96]	; (80038e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	f003 0301 	and.w	r3, r3, #1
 800388e:	2b00      	cmp	r3, #0
 8003890:	d016      	beq.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003892:	f7fd fdff 	bl	8001494 <HAL_GetTick>
 8003896:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003898:	e00b      	b.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800389a:	f7fd fdfb 	bl	8001494 <HAL_GetTick>
 800389e:	4602      	mov	r2, r0
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	1ad3      	subs	r3, r2, r3
 80038a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d902      	bls.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80038ac:	2303      	movs	r3, #3
 80038ae:	74fb      	strb	r3, [r7, #19]
            break;
 80038b0:	e006      	b.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038b2:	4b0c      	ldr	r3, [pc, #48]	; (80038e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80038b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038b8:	f003 0302 	and.w	r3, r3, #2
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d0ec      	beq.n	800389a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80038c0:	7cfb      	ldrb	r3, [r7, #19]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d10b      	bne.n	80038de <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80038c6:	4b07      	ldr	r3, [pc, #28]	; (80038e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80038c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038cc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038d4:	4903      	ldr	r1, [pc, #12]	; (80038e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80038d6:	4313      	orrs	r3, r2
 80038d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80038dc:	e008      	b.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80038de:	7cfb      	ldrb	r3, [r7, #19]
 80038e0:	74bb      	strb	r3, [r7, #18]
 80038e2:	e005      	b.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80038e4:	40021000 	.word	0x40021000
 80038e8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038ec:	7cfb      	ldrb	r3, [r7, #19]
 80038ee:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80038f0:	7c7b      	ldrb	r3, [r7, #17]
 80038f2:	2b01      	cmp	r3, #1
 80038f4:	d105      	bne.n	8003902 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038f6:	4ba6      	ldr	r3, [pc, #664]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80038f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038fa:	4aa5      	ldr	r2, [pc, #660]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80038fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003900:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f003 0301 	and.w	r3, r3, #1
 800390a:	2b00      	cmp	r3, #0
 800390c:	d00a      	beq.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800390e:	4ba0      	ldr	r3, [pc, #640]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003910:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003914:	f023 0203 	bic.w	r2, r3, #3
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	499c      	ldr	r1, [pc, #624]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800391e:	4313      	orrs	r3, r2
 8003920:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f003 0302 	and.w	r3, r3, #2
 800392c:	2b00      	cmp	r3, #0
 800392e:	d00a      	beq.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003930:	4b97      	ldr	r3, [pc, #604]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003932:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003936:	f023 020c 	bic.w	r2, r3, #12
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	689b      	ldr	r3, [r3, #8]
 800393e:	4994      	ldr	r1, [pc, #592]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003940:	4313      	orrs	r3, r2
 8003942:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f003 0304 	and.w	r3, r3, #4
 800394e:	2b00      	cmp	r3, #0
 8003950:	d00a      	beq.n	8003968 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003952:	4b8f      	ldr	r3, [pc, #572]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003954:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003958:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	68db      	ldr	r3, [r3, #12]
 8003960:	498b      	ldr	r1, [pc, #556]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003962:	4313      	orrs	r3, r2
 8003964:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f003 0308 	and.w	r3, r3, #8
 8003970:	2b00      	cmp	r3, #0
 8003972:	d00a      	beq.n	800398a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003974:	4b86      	ldr	r3, [pc, #536]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003976:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800397a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	691b      	ldr	r3, [r3, #16]
 8003982:	4983      	ldr	r1, [pc, #524]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003984:	4313      	orrs	r3, r2
 8003986:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f003 0320 	and.w	r3, r3, #32
 8003992:	2b00      	cmp	r3, #0
 8003994:	d00a      	beq.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003996:	4b7e      	ldr	r3, [pc, #504]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003998:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800399c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	695b      	ldr	r3, [r3, #20]
 80039a4:	497a      	ldr	r1, [pc, #488]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80039a6:	4313      	orrs	r3, r2
 80039a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d00a      	beq.n	80039ce <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80039b8:	4b75      	ldr	r3, [pc, #468]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80039ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039be:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	699b      	ldr	r3, [r3, #24]
 80039c6:	4972      	ldr	r1, [pc, #456]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80039c8:	4313      	orrs	r3, r2
 80039ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d00a      	beq.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80039da:	4b6d      	ldr	r3, [pc, #436]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80039dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039e0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	69db      	ldr	r3, [r3, #28]
 80039e8:	4969      	ldr	r1, [pc, #420]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80039ea:	4313      	orrs	r3, r2
 80039ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d00a      	beq.n	8003a12 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80039fc:	4b64      	ldr	r3, [pc, #400]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80039fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a02:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6a1b      	ldr	r3, [r3, #32]
 8003a0a:	4961      	ldr	r1, [pc, #388]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d00a      	beq.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003a1e:	4b5c      	ldr	r3, [pc, #368]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a24:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a2c:	4958      	ldr	r1, [pc, #352]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d015      	beq.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003a40:	4b53      	ldr	r3, [pc, #332]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a46:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a4e:	4950      	ldr	r1, [pc, #320]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a50:	4313      	orrs	r3, r2
 8003a52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a5a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003a5e:	d105      	bne.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a60:	4b4b      	ldr	r3, [pc, #300]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a62:	68db      	ldr	r3, [r3, #12]
 8003a64:	4a4a      	ldr	r2, [pc, #296]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a66:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003a6a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d015      	beq.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003a78:	4b45      	ldr	r3, [pc, #276]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a7e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a86:	4942      	ldr	r1, [pc, #264]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a92:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a96:	d105      	bne.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a98:	4b3d      	ldr	r3, [pc, #244]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a9a:	68db      	ldr	r3, [r3, #12]
 8003a9c:	4a3c      	ldr	r2, [pc, #240]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a9e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003aa2:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d015      	beq.n	8003adc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003ab0:	4b37      	ldr	r3, [pc, #220]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ab2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ab6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003abe:	4934      	ldr	r1, [pc, #208]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aca:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003ace:	d105      	bne.n	8003adc <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ad0:	4b2f      	ldr	r3, [pc, #188]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ad2:	68db      	ldr	r3, [r3, #12]
 8003ad4:	4a2e      	ldr	r2, [pc, #184]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ad6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003ada:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d015      	beq.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003ae8:	4b29      	ldr	r3, [pc, #164]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003aea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003aee:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003af6:	4926      	ldr	r1, [pc, #152]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003af8:	4313      	orrs	r3, r2
 8003afa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b02:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003b06:	d105      	bne.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b08:	4b21      	ldr	r3, [pc, #132]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b0a:	68db      	ldr	r3, [r3, #12]
 8003b0c:	4a20      	ldr	r2, [pc, #128]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b0e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b12:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d015      	beq.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003b20:	4b1b      	ldr	r3, [pc, #108]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b26:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b2e:	4918      	ldr	r1, [pc, #96]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b30:	4313      	orrs	r3, r2
 8003b32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b3a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003b3e:	d105      	bne.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b40:	4b13      	ldr	r3, [pc, #76]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b42:	68db      	ldr	r3, [r3, #12]
 8003b44:	4a12      	ldr	r2, [pc, #72]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b46:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b4a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d015      	beq.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003b58:	4b0d      	ldr	r3, [pc, #52]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b5e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b66:	490a      	ldr	r1, [pc, #40]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b72:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003b76:	d105      	bne.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003b78:	4b05      	ldr	r3, [pc, #20]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b7a:	68db      	ldr	r3, [r3, #12]
 8003b7c:	4a04      	ldr	r2, [pc, #16]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b82:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003b84:	7cbb      	ldrb	r3, [r7, #18]
}
 8003b86:	4618      	mov	r0, r3
 8003b88:	3718      	adds	r7, #24
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}
 8003b8e:	bf00      	nop
 8003b90:	40021000 	.word	0x40021000

08003b94 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b082      	sub	sp, #8
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d101      	bne.n	8003ba6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	e049      	b.n	8003c3a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bac:	b2db      	uxtb	r3, r3
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d106      	bne.n	8003bc0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003bba:	6878      	ldr	r0, [r7, #4]
 8003bbc:	f7fd f9d6 	bl	8000f6c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2202      	movs	r2, #2
 8003bc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681a      	ldr	r2, [r3, #0]
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	3304      	adds	r3, #4
 8003bd0:	4619      	mov	r1, r3
 8003bd2:	4610      	mov	r0, r2
 8003bd4:	f000 fdb8 	bl	8004748 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2201      	movs	r2, #1
 8003bdc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2201      	movs	r2, #1
 8003be4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2201      	movs	r2, #1
 8003bec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2201      	movs	r2, #1
 8003bf4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2201      	movs	r2, #1
 8003c04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2201      	movs	r2, #1
 8003c14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2201      	movs	r2, #1
 8003c1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2201      	movs	r2, #1
 8003c24:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2201      	movs	r2, #1
 8003c2c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2201      	movs	r2, #1
 8003c34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003c38:	2300      	movs	r3, #0
}
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	3708      	adds	r7, #8
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd80      	pop	{r7, pc}
	...

08003c44 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003c44:	b480      	push	{r7}
 8003c46:	b085      	sub	sp, #20
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c52:	b2db      	uxtb	r3, r3
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	d001      	beq.n	8003c5c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003c58:	2301      	movs	r3, #1
 8003c5a:	e04a      	b.n	8003cf2 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2202      	movs	r2, #2
 8003c60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	68da      	ldr	r2, [r3, #12]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f042 0201 	orr.w	r2, r2, #1
 8003c72:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a21      	ldr	r2, [pc, #132]	; (8003d00 <HAL_TIM_Base_Start_IT+0xbc>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d018      	beq.n	8003cb0 <HAL_TIM_Base_Start_IT+0x6c>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c86:	d013      	beq.n	8003cb0 <HAL_TIM_Base_Start_IT+0x6c>
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	4a1d      	ldr	r2, [pc, #116]	; (8003d04 <HAL_TIM_Base_Start_IT+0xc0>)
 8003c8e:	4293      	cmp	r3, r2
 8003c90:	d00e      	beq.n	8003cb0 <HAL_TIM_Base_Start_IT+0x6c>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	4a1c      	ldr	r2, [pc, #112]	; (8003d08 <HAL_TIM_Base_Start_IT+0xc4>)
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d009      	beq.n	8003cb0 <HAL_TIM_Base_Start_IT+0x6c>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4a1a      	ldr	r2, [pc, #104]	; (8003d0c <HAL_TIM_Base_Start_IT+0xc8>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d004      	beq.n	8003cb0 <HAL_TIM_Base_Start_IT+0x6c>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	4a19      	ldr	r2, [pc, #100]	; (8003d10 <HAL_TIM_Base_Start_IT+0xcc>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d115      	bne.n	8003cdc <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	689a      	ldr	r2, [r3, #8]
 8003cb6:	4b17      	ldr	r3, [pc, #92]	; (8003d14 <HAL_TIM_Base_Start_IT+0xd0>)
 8003cb8:	4013      	ands	r3, r2
 8003cba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	2b06      	cmp	r3, #6
 8003cc0:	d015      	beq.n	8003cee <HAL_TIM_Base_Start_IT+0xaa>
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cc8:	d011      	beq.n	8003cee <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	681a      	ldr	r2, [r3, #0]
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f042 0201 	orr.w	r2, r2, #1
 8003cd8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cda:	e008      	b.n	8003cee <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	681a      	ldr	r2, [r3, #0]
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f042 0201 	orr.w	r2, r2, #1
 8003cea:	601a      	str	r2, [r3, #0]
 8003cec:	e000      	b.n	8003cf0 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cee:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003cf0:	2300      	movs	r3, #0
}
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	3714      	adds	r7, #20
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfc:	4770      	bx	lr
 8003cfe:	bf00      	nop
 8003d00:	40012c00 	.word	0x40012c00
 8003d04:	40000400 	.word	0x40000400
 8003d08:	40000800 	.word	0x40000800
 8003d0c:	40013400 	.word	0x40013400
 8003d10:	40014000 	.word	0x40014000
 8003d14:	00010007 	.word	0x00010007

08003d18 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b082      	sub	sp, #8
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d101      	bne.n	8003d2a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
 8003d28:	e049      	b.n	8003dbe <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d30:	b2db      	uxtb	r3, r3
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d106      	bne.n	8003d44 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	f000 f841 	bl	8003dc6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2202      	movs	r2, #2
 8003d48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	3304      	adds	r3, #4
 8003d54:	4619      	mov	r1, r3
 8003d56:	4610      	mov	r0, r2
 8003d58:	f000 fcf6 	bl	8004748 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2201      	movs	r2, #1
 8003d60:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2201      	movs	r2, #1
 8003d68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2201      	movs	r2, #1
 8003d70:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2201      	movs	r2, #1
 8003d78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2201      	movs	r2, #1
 8003d80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2201      	movs	r2, #1
 8003d88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2201      	movs	r2, #1
 8003d90:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2201      	movs	r2, #1
 8003d98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2201      	movs	r2, #1
 8003da0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2201      	movs	r2, #1
 8003da8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2201      	movs	r2, #1
 8003db0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2201      	movs	r2, #1
 8003db8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003dbc:	2300      	movs	r3, #0
}
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	3708      	adds	r7, #8
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}

08003dc6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003dc6:	b480      	push	{r7}
 8003dc8:	b083      	sub	sp, #12
 8003dca:	af00      	add	r7, sp, #0
 8003dcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003dce:	bf00      	nop
 8003dd0:	370c      	adds	r7, #12
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd8:	4770      	bx	lr
	...

08003ddc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b084      	sub	sp, #16
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
 8003de4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d109      	bne.n	8003e00 <HAL_TIM_PWM_Start+0x24>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003df2:	b2db      	uxtb	r3, r3
 8003df4:	2b01      	cmp	r3, #1
 8003df6:	bf14      	ite	ne
 8003df8:	2301      	movne	r3, #1
 8003dfa:	2300      	moveq	r3, #0
 8003dfc:	b2db      	uxtb	r3, r3
 8003dfe:	e03c      	b.n	8003e7a <HAL_TIM_PWM_Start+0x9e>
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	2b04      	cmp	r3, #4
 8003e04:	d109      	bne.n	8003e1a <HAL_TIM_PWM_Start+0x3e>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003e0c:	b2db      	uxtb	r3, r3
 8003e0e:	2b01      	cmp	r3, #1
 8003e10:	bf14      	ite	ne
 8003e12:	2301      	movne	r3, #1
 8003e14:	2300      	moveq	r3, #0
 8003e16:	b2db      	uxtb	r3, r3
 8003e18:	e02f      	b.n	8003e7a <HAL_TIM_PWM_Start+0x9e>
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	2b08      	cmp	r3, #8
 8003e1e:	d109      	bne.n	8003e34 <HAL_TIM_PWM_Start+0x58>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003e26:	b2db      	uxtb	r3, r3
 8003e28:	2b01      	cmp	r3, #1
 8003e2a:	bf14      	ite	ne
 8003e2c:	2301      	movne	r3, #1
 8003e2e:	2300      	moveq	r3, #0
 8003e30:	b2db      	uxtb	r3, r3
 8003e32:	e022      	b.n	8003e7a <HAL_TIM_PWM_Start+0x9e>
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	2b0c      	cmp	r3, #12
 8003e38:	d109      	bne.n	8003e4e <HAL_TIM_PWM_Start+0x72>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e40:	b2db      	uxtb	r3, r3
 8003e42:	2b01      	cmp	r3, #1
 8003e44:	bf14      	ite	ne
 8003e46:	2301      	movne	r3, #1
 8003e48:	2300      	moveq	r3, #0
 8003e4a:	b2db      	uxtb	r3, r3
 8003e4c:	e015      	b.n	8003e7a <HAL_TIM_PWM_Start+0x9e>
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	2b10      	cmp	r3, #16
 8003e52:	d109      	bne.n	8003e68 <HAL_TIM_PWM_Start+0x8c>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003e5a:	b2db      	uxtb	r3, r3
 8003e5c:	2b01      	cmp	r3, #1
 8003e5e:	bf14      	ite	ne
 8003e60:	2301      	movne	r3, #1
 8003e62:	2300      	moveq	r3, #0
 8003e64:	b2db      	uxtb	r3, r3
 8003e66:	e008      	b.n	8003e7a <HAL_TIM_PWM_Start+0x9e>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003e6e:	b2db      	uxtb	r3, r3
 8003e70:	2b01      	cmp	r3, #1
 8003e72:	bf14      	ite	ne
 8003e74:	2301      	movne	r3, #1
 8003e76:	2300      	moveq	r3, #0
 8003e78:	b2db      	uxtb	r3, r3
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d001      	beq.n	8003e82 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	e097      	b.n	8003fb2 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d104      	bne.n	8003e92 <HAL_TIM_PWM_Start+0xb6>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2202      	movs	r2, #2
 8003e8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003e90:	e023      	b.n	8003eda <HAL_TIM_PWM_Start+0xfe>
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	2b04      	cmp	r3, #4
 8003e96:	d104      	bne.n	8003ea2 <HAL_TIM_PWM_Start+0xc6>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2202      	movs	r2, #2
 8003e9c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003ea0:	e01b      	b.n	8003eda <HAL_TIM_PWM_Start+0xfe>
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	2b08      	cmp	r3, #8
 8003ea6:	d104      	bne.n	8003eb2 <HAL_TIM_PWM_Start+0xd6>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2202      	movs	r2, #2
 8003eac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003eb0:	e013      	b.n	8003eda <HAL_TIM_PWM_Start+0xfe>
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	2b0c      	cmp	r3, #12
 8003eb6:	d104      	bne.n	8003ec2 <HAL_TIM_PWM_Start+0xe6>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2202      	movs	r2, #2
 8003ebc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003ec0:	e00b      	b.n	8003eda <HAL_TIM_PWM_Start+0xfe>
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	2b10      	cmp	r3, #16
 8003ec6:	d104      	bne.n	8003ed2 <HAL_TIM_PWM_Start+0xf6>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2202      	movs	r2, #2
 8003ecc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ed0:	e003      	b.n	8003eda <HAL_TIM_PWM_Start+0xfe>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2202      	movs	r2, #2
 8003ed6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	2201      	movs	r2, #1
 8003ee0:	6839      	ldr	r1, [r7, #0]
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	f001 f852 	bl	8004f8c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a33      	ldr	r2, [pc, #204]	; (8003fbc <HAL_TIM_PWM_Start+0x1e0>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d013      	beq.n	8003f1a <HAL_TIM_PWM_Start+0x13e>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4a32      	ldr	r2, [pc, #200]	; (8003fc0 <HAL_TIM_PWM_Start+0x1e4>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d00e      	beq.n	8003f1a <HAL_TIM_PWM_Start+0x13e>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	4a30      	ldr	r2, [pc, #192]	; (8003fc4 <HAL_TIM_PWM_Start+0x1e8>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d009      	beq.n	8003f1a <HAL_TIM_PWM_Start+0x13e>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4a2f      	ldr	r2, [pc, #188]	; (8003fc8 <HAL_TIM_PWM_Start+0x1ec>)
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d004      	beq.n	8003f1a <HAL_TIM_PWM_Start+0x13e>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4a2d      	ldr	r2, [pc, #180]	; (8003fcc <HAL_TIM_PWM_Start+0x1f0>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d101      	bne.n	8003f1e <HAL_TIM_PWM_Start+0x142>
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	e000      	b.n	8003f20 <HAL_TIM_PWM_Start+0x144>
 8003f1e:	2300      	movs	r3, #0
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d007      	beq.n	8003f34 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003f32:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a20      	ldr	r2, [pc, #128]	; (8003fbc <HAL_TIM_PWM_Start+0x1e0>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d018      	beq.n	8003f70 <HAL_TIM_PWM_Start+0x194>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f46:	d013      	beq.n	8003f70 <HAL_TIM_PWM_Start+0x194>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a20      	ldr	r2, [pc, #128]	; (8003fd0 <HAL_TIM_PWM_Start+0x1f4>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d00e      	beq.n	8003f70 <HAL_TIM_PWM_Start+0x194>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4a1f      	ldr	r2, [pc, #124]	; (8003fd4 <HAL_TIM_PWM_Start+0x1f8>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d009      	beq.n	8003f70 <HAL_TIM_PWM_Start+0x194>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a17      	ldr	r2, [pc, #92]	; (8003fc0 <HAL_TIM_PWM_Start+0x1e4>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d004      	beq.n	8003f70 <HAL_TIM_PWM_Start+0x194>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a16      	ldr	r2, [pc, #88]	; (8003fc4 <HAL_TIM_PWM_Start+0x1e8>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d115      	bne.n	8003f9c <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	689a      	ldr	r2, [r3, #8]
 8003f76:	4b18      	ldr	r3, [pc, #96]	; (8003fd8 <HAL_TIM_PWM_Start+0x1fc>)
 8003f78:	4013      	ands	r3, r2
 8003f7a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	2b06      	cmp	r3, #6
 8003f80:	d015      	beq.n	8003fae <HAL_TIM_PWM_Start+0x1d2>
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f88:	d011      	beq.n	8003fae <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	681a      	ldr	r2, [r3, #0]
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f042 0201 	orr.w	r2, r2, #1
 8003f98:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f9a:	e008      	b.n	8003fae <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	681a      	ldr	r2, [r3, #0]
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f042 0201 	orr.w	r2, r2, #1
 8003faa:	601a      	str	r2, [r3, #0]
 8003fac:	e000      	b.n	8003fb0 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fae:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003fb0:	2300      	movs	r3, #0
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3710      	adds	r7, #16
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}
 8003fba:	bf00      	nop
 8003fbc:	40012c00 	.word	0x40012c00
 8003fc0:	40013400 	.word	0x40013400
 8003fc4:	40014000 	.word	0x40014000
 8003fc8:	40014400 	.word	0x40014400
 8003fcc:	40014800 	.word	0x40014800
 8003fd0:	40000400 	.word	0x40000400
 8003fd4:	40000800 	.word	0x40000800
 8003fd8:	00010007 	.word	0x00010007

08003fdc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b082      	sub	sp, #8
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	691b      	ldr	r3, [r3, #16]
 8003fea:	f003 0302 	and.w	r3, r3, #2
 8003fee:	2b02      	cmp	r3, #2
 8003ff0:	d122      	bne.n	8004038 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	68db      	ldr	r3, [r3, #12]
 8003ff8:	f003 0302 	and.w	r3, r3, #2
 8003ffc:	2b02      	cmp	r3, #2
 8003ffe:	d11b      	bne.n	8004038 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f06f 0202 	mvn.w	r2, #2
 8004008:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2201      	movs	r2, #1
 800400e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	699b      	ldr	r3, [r3, #24]
 8004016:	f003 0303 	and.w	r3, r3, #3
 800401a:	2b00      	cmp	r3, #0
 800401c:	d003      	beq.n	8004026 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800401e:	6878      	ldr	r0, [r7, #4]
 8004020:	f000 fb74 	bl	800470c <HAL_TIM_IC_CaptureCallback>
 8004024:	e005      	b.n	8004032 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004026:	6878      	ldr	r0, [r7, #4]
 8004028:	f000 fb66 	bl	80046f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800402c:	6878      	ldr	r0, [r7, #4]
 800402e:	f000 fb77 	bl	8004720 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2200      	movs	r2, #0
 8004036:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	691b      	ldr	r3, [r3, #16]
 800403e:	f003 0304 	and.w	r3, r3, #4
 8004042:	2b04      	cmp	r3, #4
 8004044:	d122      	bne.n	800408c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	68db      	ldr	r3, [r3, #12]
 800404c:	f003 0304 	and.w	r3, r3, #4
 8004050:	2b04      	cmp	r3, #4
 8004052:	d11b      	bne.n	800408c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f06f 0204 	mvn.w	r2, #4
 800405c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2202      	movs	r2, #2
 8004062:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	699b      	ldr	r3, [r3, #24]
 800406a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800406e:	2b00      	cmp	r3, #0
 8004070:	d003      	beq.n	800407a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004072:	6878      	ldr	r0, [r7, #4]
 8004074:	f000 fb4a 	bl	800470c <HAL_TIM_IC_CaptureCallback>
 8004078:	e005      	b.n	8004086 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	f000 fb3c 	bl	80046f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004080:	6878      	ldr	r0, [r7, #4]
 8004082:	f000 fb4d 	bl	8004720 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2200      	movs	r2, #0
 800408a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	691b      	ldr	r3, [r3, #16]
 8004092:	f003 0308 	and.w	r3, r3, #8
 8004096:	2b08      	cmp	r3, #8
 8004098:	d122      	bne.n	80040e0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	68db      	ldr	r3, [r3, #12]
 80040a0:	f003 0308 	and.w	r3, r3, #8
 80040a4:	2b08      	cmp	r3, #8
 80040a6:	d11b      	bne.n	80040e0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f06f 0208 	mvn.w	r2, #8
 80040b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2204      	movs	r2, #4
 80040b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	69db      	ldr	r3, [r3, #28]
 80040be:	f003 0303 	and.w	r3, r3, #3
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d003      	beq.n	80040ce <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040c6:	6878      	ldr	r0, [r7, #4]
 80040c8:	f000 fb20 	bl	800470c <HAL_TIM_IC_CaptureCallback>
 80040cc:	e005      	b.n	80040da <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040ce:	6878      	ldr	r0, [r7, #4]
 80040d0:	f000 fb12 	bl	80046f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040d4:	6878      	ldr	r0, [r7, #4]
 80040d6:	f000 fb23 	bl	8004720 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2200      	movs	r2, #0
 80040de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	691b      	ldr	r3, [r3, #16]
 80040e6:	f003 0310 	and.w	r3, r3, #16
 80040ea:	2b10      	cmp	r3, #16
 80040ec:	d122      	bne.n	8004134 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	68db      	ldr	r3, [r3, #12]
 80040f4:	f003 0310 	and.w	r3, r3, #16
 80040f8:	2b10      	cmp	r3, #16
 80040fa:	d11b      	bne.n	8004134 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f06f 0210 	mvn.w	r2, #16
 8004104:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2208      	movs	r2, #8
 800410a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	69db      	ldr	r3, [r3, #28]
 8004112:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004116:	2b00      	cmp	r3, #0
 8004118:	d003      	beq.n	8004122 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	f000 faf6 	bl	800470c <HAL_TIM_IC_CaptureCallback>
 8004120:	e005      	b.n	800412e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004122:	6878      	ldr	r0, [r7, #4]
 8004124:	f000 fae8 	bl	80046f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004128:	6878      	ldr	r0, [r7, #4]
 800412a:	f000 faf9 	bl	8004720 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2200      	movs	r2, #0
 8004132:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	691b      	ldr	r3, [r3, #16]
 800413a:	f003 0301 	and.w	r3, r3, #1
 800413e:	2b01      	cmp	r3, #1
 8004140:	d10e      	bne.n	8004160 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	68db      	ldr	r3, [r3, #12]
 8004148:	f003 0301 	and.w	r3, r3, #1
 800414c:	2b01      	cmp	r3, #1
 800414e:	d107      	bne.n	8004160 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f06f 0201 	mvn.w	r2, #1
 8004158:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800415a:	6878      	ldr	r0, [r7, #4]
 800415c:	f7fc fe76 	bl	8000e4c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	691b      	ldr	r3, [r3, #16]
 8004166:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800416a:	2b80      	cmp	r3, #128	; 0x80
 800416c:	d10e      	bne.n	800418c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	68db      	ldr	r3, [r3, #12]
 8004174:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004178:	2b80      	cmp	r3, #128	; 0x80
 800417a:	d107      	bne.n	800418c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004184:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004186:	6878      	ldr	r0, [r7, #4]
 8004188:	f001 f906 	bl	8005398 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	691b      	ldr	r3, [r3, #16]
 8004192:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004196:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800419a:	d10e      	bne.n	80041ba <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	68db      	ldr	r3, [r3, #12]
 80041a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041a6:	2b80      	cmp	r3, #128	; 0x80
 80041a8:	d107      	bne.n	80041ba <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80041b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80041b4:	6878      	ldr	r0, [r7, #4]
 80041b6:	f001 f8f9 	bl	80053ac <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	691b      	ldr	r3, [r3, #16]
 80041c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041c4:	2b40      	cmp	r3, #64	; 0x40
 80041c6:	d10e      	bne.n	80041e6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	68db      	ldr	r3, [r3, #12]
 80041ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041d2:	2b40      	cmp	r3, #64	; 0x40
 80041d4:	d107      	bne.n	80041e6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80041de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80041e0:	6878      	ldr	r0, [r7, #4]
 80041e2:	f000 faa7 	bl	8004734 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	691b      	ldr	r3, [r3, #16]
 80041ec:	f003 0320 	and.w	r3, r3, #32
 80041f0:	2b20      	cmp	r3, #32
 80041f2:	d10e      	bne.n	8004212 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	68db      	ldr	r3, [r3, #12]
 80041fa:	f003 0320 	and.w	r3, r3, #32
 80041fe:	2b20      	cmp	r3, #32
 8004200:	d107      	bne.n	8004212 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f06f 0220 	mvn.w	r2, #32
 800420a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800420c:	6878      	ldr	r0, [r7, #4]
 800420e:	f001 f8b9 	bl	8005384 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	691b      	ldr	r3, [r3, #16]
 8004218:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800421c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004220:	d10f      	bne.n	8004242 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	68db      	ldr	r3, [r3, #12]
 8004228:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800422c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004230:	d107      	bne.n	8004242 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800423a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800423c:	6878      	ldr	r0, [r7, #4]
 800423e:	f001 f8bf 	bl	80053c0 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	691b      	ldr	r3, [r3, #16]
 8004248:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800424c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004250:	d10f      	bne.n	8004272 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	68db      	ldr	r3, [r3, #12]
 8004258:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800425c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004260:	d107      	bne.n	8004272 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800426a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800426c:	6878      	ldr	r0, [r7, #4]
 800426e:	f001 f8b1 	bl	80053d4 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	691b      	ldr	r3, [r3, #16]
 8004278:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800427c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004280:	d10f      	bne.n	80042a2 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	68db      	ldr	r3, [r3, #12]
 8004288:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800428c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004290:	d107      	bne.n	80042a2 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800429a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800429c:	6878      	ldr	r0, [r7, #4]
 800429e:	f001 f8a3 	bl	80053e8 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	691b      	ldr	r3, [r3, #16]
 80042a8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80042ac:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80042b0:	d10f      	bne.n	80042d2 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	68db      	ldr	r3, [r3, #12]
 80042b8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80042bc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80042c0:	d107      	bne.n	80042d2 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 80042ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80042cc:	6878      	ldr	r0, [r7, #4]
 80042ce:	f001 f895 	bl	80053fc <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80042d2:	bf00      	nop
 80042d4:	3708      	adds	r7, #8
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}
	...

080042dc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b086      	sub	sp, #24
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	60f8      	str	r0, [r7, #12]
 80042e4:	60b9      	str	r1, [r7, #8]
 80042e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80042e8:	2300      	movs	r3, #0
 80042ea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042f2:	2b01      	cmp	r3, #1
 80042f4:	d101      	bne.n	80042fa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80042f6:	2302      	movs	r3, #2
 80042f8:	e0ff      	b.n	80044fa <HAL_TIM_PWM_ConfigChannel+0x21e>
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	2201      	movs	r2, #1
 80042fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2b14      	cmp	r3, #20
 8004306:	f200 80f0 	bhi.w	80044ea <HAL_TIM_PWM_ConfigChannel+0x20e>
 800430a:	a201      	add	r2, pc, #4	; (adr r2, 8004310 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800430c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004310:	08004365 	.word	0x08004365
 8004314:	080044eb 	.word	0x080044eb
 8004318:	080044eb 	.word	0x080044eb
 800431c:	080044eb 	.word	0x080044eb
 8004320:	080043a5 	.word	0x080043a5
 8004324:	080044eb 	.word	0x080044eb
 8004328:	080044eb 	.word	0x080044eb
 800432c:	080044eb 	.word	0x080044eb
 8004330:	080043e7 	.word	0x080043e7
 8004334:	080044eb 	.word	0x080044eb
 8004338:	080044eb 	.word	0x080044eb
 800433c:	080044eb 	.word	0x080044eb
 8004340:	08004427 	.word	0x08004427
 8004344:	080044eb 	.word	0x080044eb
 8004348:	080044eb 	.word	0x080044eb
 800434c:	080044eb 	.word	0x080044eb
 8004350:	08004469 	.word	0x08004469
 8004354:	080044eb 	.word	0x080044eb
 8004358:	080044eb 	.word	0x080044eb
 800435c:	080044eb 	.word	0x080044eb
 8004360:	080044a9 	.word	0x080044a9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	68b9      	ldr	r1, [r7, #8]
 800436a:	4618      	mov	r0, r3
 800436c:	f000 fa7c 	bl	8004868 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	699a      	ldr	r2, [r3, #24]
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f042 0208 	orr.w	r2, r2, #8
 800437e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	699a      	ldr	r2, [r3, #24]
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f022 0204 	bic.w	r2, r2, #4
 800438e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	6999      	ldr	r1, [r3, #24]
 8004396:	68bb      	ldr	r3, [r7, #8]
 8004398:	691a      	ldr	r2, [r3, #16]
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	430a      	orrs	r2, r1
 80043a0:	619a      	str	r2, [r3, #24]
      break;
 80043a2:	e0a5      	b.n	80044f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	68b9      	ldr	r1, [r7, #8]
 80043aa:	4618      	mov	r0, r3
 80043ac:	f000 faec 	bl	8004988 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	699a      	ldr	r2, [r3, #24]
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80043be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	699a      	ldr	r2, [r3, #24]
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	6999      	ldr	r1, [r3, #24]
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	691b      	ldr	r3, [r3, #16]
 80043da:	021a      	lsls	r2, r3, #8
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	430a      	orrs	r2, r1
 80043e2:	619a      	str	r2, [r3, #24]
      break;
 80043e4:	e084      	b.n	80044f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	68b9      	ldr	r1, [r7, #8]
 80043ec:	4618      	mov	r0, r3
 80043ee:	f000 fb55 	bl	8004a9c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	69da      	ldr	r2, [r3, #28]
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f042 0208 	orr.w	r2, r2, #8
 8004400:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	69da      	ldr	r2, [r3, #28]
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f022 0204 	bic.w	r2, r2, #4
 8004410:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	69d9      	ldr	r1, [r3, #28]
 8004418:	68bb      	ldr	r3, [r7, #8]
 800441a:	691a      	ldr	r2, [r3, #16]
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	430a      	orrs	r2, r1
 8004422:	61da      	str	r2, [r3, #28]
      break;
 8004424:	e064      	b.n	80044f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	68b9      	ldr	r1, [r7, #8]
 800442c:	4618      	mov	r0, r3
 800442e:	f000 fbbd 	bl	8004bac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	69da      	ldr	r2, [r3, #28]
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004440:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	69da      	ldr	r2, [r3, #28]
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004450:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	69d9      	ldr	r1, [r3, #28]
 8004458:	68bb      	ldr	r3, [r7, #8]
 800445a:	691b      	ldr	r3, [r3, #16]
 800445c:	021a      	lsls	r2, r3, #8
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	430a      	orrs	r2, r1
 8004464:	61da      	str	r2, [r3, #28]
      break;
 8004466:	e043      	b.n	80044f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	68b9      	ldr	r1, [r7, #8]
 800446e:	4618      	mov	r0, r3
 8004470:	f000 fc26 	bl	8004cc0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f042 0208 	orr.w	r2, r2, #8
 8004482:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f022 0204 	bic.w	r2, r2, #4
 8004492:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	691a      	ldr	r2, [r3, #16]
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	430a      	orrs	r2, r1
 80044a4:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 80044a6:	e023      	b.n	80044f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	68b9      	ldr	r1, [r7, #8]
 80044ae:	4618      	mov	r0, r3
 80044b0:	f000 fc6a 	bl	8004d88 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80044c2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044d2:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80044da:	68bb      	ldr	r3, [r7, #8]
 80044dc:	691b      	ldr	r3, [r3, #16]
 80044de:	021a      	lsls	r2, r3, #8
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	430a      	orrs	r2, r1
 80044e6:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 80044e8:	e002      	b.n	80044f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80044ea:	2301      	movs	r3, #1
 80044ec:	75fb      	strb	r3, [r7, #23]
      break;
 80044ee:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	2200      	movs	r2, #0
 80044f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80044f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80044fa:	4618      	mov	r0, r3
 80044fc:	3718      	adds	r7, #24
 80044fe:	46bd      	mov	sp, r7
 8004500:	bd80      	pop	{r7, pc}
 8004502:	bf00      	nop

08004504 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b084      	sub	sp, #16
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
 800450c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800450e:	2300      	movs	r3, #0
 8004510:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004518:	2b01      	cmp	r3, #1
 800451a:	d101      	bne.n	8004520 <HAL_TIM_ConfigClockSource+0x1c>
 800451c:	2302      	movs	r3, #2
 800451e:	e0de      	b.n	80046de <HAL_TIM_ConfigClockSource+0x1da>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2201      	movs	r2, #1
 8004524:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2202      	movs	r2, #2
 800452c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	689b      	ldr	r3, [r3, #8]
 8004536:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004538:	68bb      	ldr	r3, [r7, #8]
 800453a:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800453e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004542:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800454a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	68ba      	ldr	r2, [r7, #8]
 8004552:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	4a63      	ldr	r2, [pc, #396]	; (80046e8 <HAL_TIM_ConfigClockSource+0x1e4>)
 800455a:	4293      	cmp	r3, r2
 800455c:	f000 80a9 	beq.w	80046b2 <HAL_TIM_ConfigClockSource+0x1ae>
 8004560:	4a61      	ldr	r2, [pc, #388]	; (80046e8 <HAL_TIM_ConfigClockSource+0x1e4>)
 8004562:	4293      	cmp	r3, r2
 8004564:	f200 80ae 	bhi.w	80046c4 <HAL_TIM_ConfigClockSource+0x1c0>
 8004568:	4a60      	ldr	r2, [pc, #384]	; (80046ec <HAL_TIM_ConfigClockSource+0x1e8>)
 800456a:	4293      	cmp	r3, r2
 800456c:	f000 80a1 	beq.w	80046b2 <HAL_TIM_ConfigClockSource+0x1ae>
 8004570:	4a5e      	ldr	r2, [pc, #376]	; (80046ec <HAL_TIM_ConfigClockSource+0x1e8>)
 8004572:	4293      	cmp	r3, r2
 8004574:	f200 80a6 	bhi.w	80046c4 <HAL_TIM_ConfigClockSource+0x1c0>
 8004578:	4a5d      	ldr	r2, [pc, #372]	; (80046f0 <HAL_TIM_ConfigClockSource+0x1ec>)
 800457a:	4293      	cmp	r3, r2
 800457c:	f000 8099 	beq.w	80046b2 <HAL_TIM_ConfigClockSource+0x1ae>
 8004580:	4a5b      	ldr	r2, [pc, #364]	; (80046f0 <HAL_TIM_ConfigClockSource+0x1ec>)
 8004582:	4293      	cmp	r3, r2
 8004584:	f200 809e 	bhi.w	80046c4 <HAL_TIM_ConfigClockSource+0x1c0>
 8004588:	4a5a      	ldr	r2, [pc, #360]	; (80046f4 <HAL_TIM_ConfigClockSource+0x1f0>)
 800458a:	4293      	cmp	r3, r2
 800458c:	f000 8091 	beq.w	80046b2 <HAL_TIM_ConfigClockSource+0x1ae>
 8004590:	4a58      	ldr	r2, [pc, #352]	; (80046f4 <HAL_TIM_ConfigClockSource+0x1f0>)
 8004592:	4293      	cmp	r3, r2
 8004594:	f200 8096 	bhi.w	80046c4 <HAL_TIM_ConfigClockSource+0x1c0>
 8004598:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800459c:	f000 8089 	beq.w	80046b2 <HAL_TIM_ConfigClockSource+0x1ae>
 80045a0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80045a4:	f200 808e 	bhi.w	80046c4 <HAL_TIM_ConfigClockSource+0x1c0>
 80045a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80045ac:	d03e      	beq.n	800462c <HAL_TIM_ConfigClockSource+0x128>
 80045ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80045b2:	f200 8087 	bhi.w	80046c4 <HAL_TIM_ConfigClockSource+0x1c0>
 80045b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045ba:	f000 8086 	beq.w	80046ca <HAL_TIM_ConfigClockSource+0x1c6>
 80045be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045c2:	d87f      	bhi.n	80046c4 <HAL_TIM_ConfigClockSource+0x1c0>
 80045c4:	2b70      	cmp	r3, #112	; 0x70
 80045c6:	d01a      	beq.n	80045fe <HAL_TIM_ConfigClockSource+0xfa>
 80045c8:	2b70      	cmp	r3, #112	; 0x70
 80045ca:	d87b      	bhi.n	80046c4 <HAL_TIM_ConfigClockSource+0x1c0>
 80045cc:	2b60      	cmp	r3, #96	; 0x60
 80045ce:	d050      	beq.n	8004672 <HAL_TIM_ConfigClockSource+0x16e>
 80045d0:	2b60      	cmp	r3, #96	; 0x60
 80045d2:	d877      	bhi.n	80046c4 <HAL_TIM_ConfigClockSource+0x1c0>
 80045d4:	2b50      	cmp	r3, #80	; 0x50
 80045d6:	d03c      	beq.n	8004652 <HAL_TIM_ConfigClockSource+0x14e>
 80045d8:	2b50      	cmp	r3, #80	; 0x50
 80045da:	d873      	bhi.n	80046c4 <HAL_TIM_ConfigClockSource+0x1c0>
 80045dc:	2b40      	cmp	r3, #64	; 0x40
 80045de:	d058      	beq.n	8004692 <HAL_TIM_ConfigClockSource+0x18e>
 80045e0:	2b40      	cmp	r3, #64	; 0x40
 80045e2:	d86f      	bhi.n	80046c4 <HAL_TIM_ConfigClockSource+0x1c0>
 80045e4:	2b30      	cmp	r3, #48	; 0x30
 80045e6:	d064      	beq.n	80046b2 <HAL_TIM_ConfigClockSource+0x1ae>
 80045e8:	2b30      	cmp	r3, #48	; 0x30
 80045ea:	d86b      	bhi.n	80046c4 <HAL_TIM_ConfigClockSource+0x1c0>
 80045ec:	2b20      	cmp	r3, #32
 80045ee:	d060      	beq.n	80046b2 <HAL_TIM_ConfigClockSource+0x1ae>
 80045f0:	2b20      	cmp	r3, #32
 80045f2:	d867      	bhi.n	80046c4 <HAL_TIM_ConfigClockSource+0x1c0>
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d05c      	beq.n	80046b2 <HAL_TIM_ConfigClockSource+0x1ae>
 80045f8:	2b10      	cmp	r3, #16
 80045fa:	d05a      	beq.n	80046b2 <HAL_TIM_ConfigClockSource+0x1ae>
 80045fc:	e062      	b.n	80046c4 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6818      	ldr	r0, [r3, #0]
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	6899      	ldr	r1, [r3, #8]
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	685a      	ldr	r2, [r3, #4]
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	68db      	ldr	r3, [r3, #12]
 800460e:	f000 fc9d 	bl	8004f4c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	689b      	ldr	r3, [r3, #8]
 8004618:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800461a:	68bb      	ldr	r3, [r7, #8]
 800461c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004620:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	68ba      	ldr	r2, [r7, #8]
 8004628:	609a      	str	r2, [r3, #8]
      break;
 800462a:	e04f      	b.n	80046cc <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6818      	ldr	r0, [r3, #0]
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	6899      	ldr	r1, [r3, #8]
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	685a      	ldr	r2, [r3, #4]
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	68db      	ldr	r3, [r3, #12]
 800463c:	f000 fc86 	bl	8004f4c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	689a      	ldr	r2, [r3, #8]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800464e:	609a      	str	r2, [r3, #8]
      break;
 8004650:	e03c      	b.n	80046cc <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6818      	ldr	r0, [r3, #0]
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	6859      	ldr	r1, [r3, #4]
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	68db      	ldr	r3, [r3, #12]
 800465e:	461a      	mov	r2, r3
 8004660:	f000 fbf8 	bl	8004e54 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	2150      	movs	r1, #80	; 0x50
 800466a:	4618      	mov	r0, r3
 800466c:	f000 fc51 	bl	8004f12 <TIM_ITRx_SetConfig>
      break;
 8004670:	e02c      	b.n	80046cc <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6818      	ldr	r0, [r3, #0]
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	6859      	ldr	r1, [r3, #4]
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	68db      	ldr	r3, [r3, #12]
 800467e:	461a      	mov	r2, r3
 8004680:	f000 fc17 	bl	8004eb2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	2160      	movs	r1, #96	; 0x60
 800468a:	4618      	mov	r0, r3
 800468c:	f000 fc41 	bl	8004f12 <TIM_ITRx_SetConfig>
      break;
 8004690:	e01c      	b.n	80046cc <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6818      	ldr	r0, [r3, #0]
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	6859      	ldr	r1, [r3, #4]
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	68db      	ldr	r3, [r3, #12]
 800469e:	461a      	mov	r2, r3
 80046a0:	f000 fbd8 	bl	8004e54 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	2140      	movs	r1, #64	; 0x40
 80046aa:	4618      	mov	r0, r3
 80046ac:	f000 fc31 	bl	8004f12 <TIM_ITRx_SetConfig>
      break;
 80046b0:	e00c      	b.n	80046cc <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681a      	ldr	r2, [r3, #0]
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	4619      	mov	r1, r3
 80046bc:	4610      	mov	r0, r2
 80046be:	f000 fc28 	bl	8004f12 <TIM_ITRx_SetConfig>
      break;
 80046c2:	e003      	b.n	80046cc <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 80046c4:	2301      	movs	r3, #1
 80046c6:	73fb      	strb	r3, [r7, #15]
      break;
 80046c8:	e000      	b.n	80046cc <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 80046ca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2201      	movs	r2, #1
 80046d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2200      	movs	r2, #0
 80046d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80046dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80046de:	4618      	mov	r0, r3
 80046e0:	3710      	adds	r7, #16
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bd80      	pop	{r7, pc}
 80046e6:	bf00      	nop
 80046e8:	00100070 	.word	0x00100070
 80046ec:	00100040 	.word	0x00100040
 80046f0:	00100030 	.word	0x00100030
 80046f4:	00100020 	.word	0x00100020

080046f8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80046f8:	b480      	push	{r7}
 80046fa:	b083      	sub	sp, #12
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004700:	bf00      	nop
 8004702:	370c      	adds	r7, #12
 8004704:	46bd      	mov	sp, r7
 8004706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470a:	4770      	bx	lr

0800470c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800470c:	b480      	push	{r7}
 800470e:	b083      	sub	sp, #12
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004714:	bf00      	nop
 8004716:	370c      	adds	r7, #12
 8004718:	46bd      	mov	sp, r7
 800471a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471e:	4770      	bx	lr

08004720 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004720:	b480      	push	{r7}
 8004722:	b083      	sub	sp, #12
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004728:	bf00      	nop
 800472a:	370c      	adds	r7, #12
 800472c:	46bd      	mov	sp, r7
 800472e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004732:	4770      	bx	lr

08004734 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004734:	b480      	push	{r7}
 8004736:	b083      	sub	sp, #12
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800473c:	bf00      	nop
 800473e:	370c      	adds	r7, #12
 8004740:	46bd      	mov	sp, r7
 8004742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004746:	4770      	bx	lr

08004748 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004748:	b480      	push	{r7}
 800474a:	b085      	sub	sp, #20
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
 8004750:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	4a3c      	ldr	r2, [pc, #240]	; (800484c <TIM_Base_SetConfig+0x104>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d00f      	beq.n	8004780 <TIM_Base_SetConfig+0x38>
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004766:	d00b      	beq.n	8004780 <TIM_Base_SetConfig+0x38>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	4a39      	ldr	r2, [pc, #228]	; (8004850 <TIM_Base_SetConfig+0x108>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d007      	beq.n	8004780 <TIM_Base_SetConfig+0x38>
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	4a38      	ldr	r2, [pc, #224]	; (8004854 <TIM_Base_SetConfig+0x10c>)
 8004774:	4293      	cmp	r3, r2
 8004776:	d003      	beq.n	8004780 <TIM_Base_SetConfig+0x38>
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	4a37      	ldr	r2, [pc, #220]	; (8004858 <TIM_Base_SetConfig+0x110>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d108      	bne.n	8004792 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004786:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	685b      	ldr	r3, [r3, #4]
 800478c:	68fa      	ldr	r2, [r7, #12]
 800478e:	4313      	orrs	r3, r2
 8004790:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	4a2d      	ldr	r2, [pc, #180]	; (800484c <TIM_Base_SetConfig+0x104>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d01b      	beq.n	80047d2 <TIM_Base_SetConfig+0x8a>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047a0:	d017      	beq.n	80047d2 <TIM_Base_SetConfig+0x8a>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	4a2a      	ldr	r2, [pc, #168]	; (8004850 <TIM_Base_SetConfig+0x108>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d013      	beq.n	80047d2 <TIM_Base_SetConfig+0x8a>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	4a29      	ldr	r2, [pc, #164]	; (8004854 <TIM_Base_SetConfig+0x10c>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d00f      	beq.n	80047d2 <TIM_Base_SetConfig+0x8a>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	4a28      	ldr	r2, [pc, #160]	; (8004858 <TIM_Base_SetConfig+0x110>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d00b      	beq.n	80047d2 <TIM_Base_SetConfig+0x8a>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	4a27      	ldr	r2, [pc, #156]	; (800485c <TIM_Base_SetConfig+0x114>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d007      	beq.n	80047d2 <TIM_Base_SetConfig+0x8a>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	4a26      	ldr	r2, [pc, #152]	; (8004860 <TIM_Base_SetConfig+0x118>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d003      	beq.n	80047d2 <TIM_Base_SetConfig+0x8a>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	4a25      	ldr	r2, [pc, #148]	; (8004864 <TIM_Base_SetConfig+0x11c>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d108      	bne.n	80047e4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	68db      	ldr	r3, [r3, #12]
 80047de:	68fa      	ldr	r2, [r7, #12]
 80047e0:	4313      	orrs	r3, r2
 80047e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	695b      	ldr	r3, [r3, #20]
 80047ee:	4313      	orrs	r3, r2
 80047f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	68fa      	ldr	r2, [r7, #12]
 80047f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	689a      	ldr	r2, [r3, #8]
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	4a10      	ldr	r2, [pc, #64]	; (800484c <TIM_Base_SetConfig+0x104>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d00f      	beq.n	8004830 <TIM_Base_SetConfig+0xe8>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	4a11      	ldr	r2, [pc, #68]	; (8004858 <TIM_Base_SetConfig+0x110>)
 8004814:	4293      	cmp	r3, r2
 8004816:	d00b      	beq.n	8004830 <TIM_Base_SetConfig+0xe8>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	4a10      	ldr	r2, [pc, #64]	; (800485c <TIM_Base_SetConfig+0x114>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d007      	beq.n	8004830 <TIM_Base_SetConfig+0xe8>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	4a0f      	ldr	r2, [pc, #60]	; (8004860 <TIM_Base_SetConfig+0x118>)
 8004824:	4293      	cmp	r3, r2
 8004826:	d003      	beq.n	8004830 <TIM_Base_SetConfig+0xe8>
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	4a0e      	ldr	r2, [pc, #56]	; (8004864 <TIM_Base_SetConfig+0x11c>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d103      	bne.n	8004838 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	691a      	ldr	r2, [r3, #16]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2201      	movs	r2, #1
 800483c:	615a      	str	r2, [r3, #20]
}
 800483e:	bf00      	nop
 8004840:	3714      	adds	r7, #20
 8004842:	46bd      	mov	sp, r7
 8004844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004848:	4770      	bx	lr
 800484a:	bf00      	nop
 800484c:	40012c00 	.word	0x40012c00
 8004850:	40000400 	.word	0x40000400
 8004854:	40000800 	.word	0x40000800
 8004858:	40013400 	.word	0x40013400
 800485c:	40014000 	.word	0x40014000
 8004860:	40014400 	.word	0x40014400
 8004864:	40014800 	.word	0x40014800

08004868 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004868:	b480      	push	{r7}
 800486a:	b087      	sub	sp, #28
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
 8004870:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6a1b      	ldr	r3, [r3, #32]
 8004876:	f023 0201 	bic.w	r2, r3, #1
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6a1b      	ldr	r3, [r3, #32]
 8004882:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	699b      	ldr	r3, [r3, #24]
 800488e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004896:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800489a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	f023 0303 	bic.w	r3, r3, #3
 80048a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	68fa      	ldr	r2, [r7, #12]
 80048aa:	4313      	orrs	r3, r2
 80048ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80048ae:	697b      	ldr	r3, [r7, #20]
 80048b0:	f023 0302 	bic.w	r3, r3, #2
 80048b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	689b      	ldr	r3, [r3, #8]
 80048ba:	697a      	ldr	r2, [r7, #20]
 80048bc:	4313      	orrs	r3, r2
 80048be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	4a2c      	ldr	r2, [pc, #176]	; (8004974 <TIM_OC1_SetConfig+0x10c>)
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d00f      	beq.n	80048e8 <TIM_OC1_SetConfig+0x80>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	4a2b      	ldr	r2, [pc, #172]	; (8004978 <TIM_OC1_SetConfig+0x110>)
 80048cc:	4293      	cmp	r3, r2
 80048ce:	d00b      	beq.n	80048e8 <TIM_OC1_SetConfig+0x80>
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	4a2a      	ldr	r2, [pc, #168]	; (800497c <TIM_OC1_SetConfig+0x114>)
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d007      	beq.n	80048e8 <TIM_OC1_SetConfig+0x80>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	4a29      	ldr	r2, [pc, #164]	; (8004980 <TIM_OC1_SetConfig+0x118>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d003      	beq.n	80048e8 <TIM_OC1_SetConfig+0x80>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	4a28      	ldr	r2, [pc, #160]	; (8004984 <TIM_OC1_SetConfig+0x11c>)
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d10c      	bne.n	8004902 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80048e8:	697b      	ldr	r3, [r7, #20]
 80048ea:	f023 0308 	bic.w	r3, r3, #8
 80048ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	68db      	ldr	r3, [r3, #12]
 80048f4:	697a      	ldr	r2, [r7, #20]
 80048f6:	4313      	orrs	r3, r2
 80048f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80048fa:	697b      	ldr	r3, [r7, #20]
 80048fc:	f023 0304 	bic.w	r3, r3, #4
 8004900:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	4a1b      	ldr	r2, [pc, #108]	; (8004974 <TIM_OC1_SetConfig+0x10c>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d00f      	beq.n	800492a <TIM_OC1_SetConfig+0xc2>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	4a1a      	ldr	r2, [pc, #104]	; (8004978 <TIM_OC1_SetConfig+0x110>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d00b      	beq.n	800492a <TIM_OC1_SetConfig+0xc2>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	4a19      	ldr	r2, [pc, #100]	; (800497c <TIM_OC1_SetConfig+0x114>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d007      	beq.n	800492a <TIM_OC1_SetConfig+0xc2>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	4a18      	ldr	r2, [pc, #96]	; (8004980 <TIM_OC1_SetConfig+0x118>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d003      	beq.n	800492a <TIM_OC1_SetConfig+0xc2>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	4a17      	ldr	r2, [pc, #92]	; (8004984 <TIM_OC1_SetConfig+0x11c>)
 8004926:	4293      	cmp	r3, r2
 8004928:	d111      	bne.n	800494e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800492a:	693b      	ldr	r3, [r7, #16]
 800492c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004930:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004932:	693b      	ldr	r3, [r7, #16]
 8004934:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004938:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	695b      	ldr	r3, [r3, #20]
 800493e:	693a      	ldr	r2, [r7, #16]
 8004940:	4313      	orrs	r3, r2
 8004942:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	699b      	ldr	r3, [r3, #24]
 8004948:	693a      	ldr	r2, [r7, #16]
 800494a:	4313      	orrs	r3, r2
 800494c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	693a      	ldr	r2, [r7, #16]
 8004952:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	68fa      	ldr	r2, [r7, #12]
 8004958:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	685a      	ldr	r2, [r3, #4]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	697a      	ldr	r2, [r7, #20]
 8004966:	621a      	str	r2, [r3, #32]
}
 8004968:	bf00      	nop
 800496a:	371c      	adds	r7, #28
 800496c:	46bd      	mov	sp, r7
 800496e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004972:	4770      	bx	lr
 8004974:	40012c00 	.word	0x40012c00
 8004978:	40013400 	.word	0x40013400
 800497c:	40014000 	.word	0x40014000
 8004980:	40014400 	.word	0x40014400
 8004984:	40014800 	.word	0x40014800

08004988 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004988:	b480      	push	{r7}
 800498a:	b087      	sub	sp, #28
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
 8004990:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6a1b      	ldr	r3, [r3, #32]
 8004996:	f023 0210 	bic.w	r2, r3, #16
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6a1b      	ldr	r3, [r3, #32]
 80049a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	699b      	ldr	r3, [r3, #24]
 80049ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80049b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80049ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	021b      	lsls	r3, r3, #8
 80049ca:	68fa      	ldr	r2, [r7, #12]
 80049cc:	4313      	orrs	r3, r2
 80049ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80049d0:	697b      	ldr	r3, [r7, #20]
 80049d2:	f023 0320 	bic.w	r3, r3, #32
 80049d6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	689b      	ldr	r3, [r3, #8]
 80049dc:	011b      	lsls	r3, r3, #4
 80049de:	697a      	ldr	r2, [r7, #20]
 80049e0:	4313      	orrs	r3, r2
 80049e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	4a28      	ldr	r2, [pc, #160]	; (8004a88 <TIM_OC2_SetConfig+0x100>)
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d003      	beq.n	80049f4 <TIM_OC2_SetConfig+0x6c>
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	4a27      	ldr	r2, [pc, #156]	; (8004a8c <TIM_OC2_SetConfig+0x104>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d10d      	bne.n	8004a10 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80049f4:	697b      	ldr	r3, [r7, #20]
 80049f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80049fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	68db      	ldr	r3, [r3, #12]
 8004a00:	011b      	lsls	r3, r3, #4
 8004a02:	697a      	ldr	r2, [r7, #20]
 8004a04:	4313      	orrs	r3, r2
 8004a06:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004a08:	697b      	ldr	r3, [r7, #20]
 8004a0a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004a0e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	4a1d      	ldr	r2, [pc, #116]	; (8004a88 <TIM_OC2_SetConfig+0x100>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d00f      	beq.n	8004a38 <TIM_OC2_SetConfig+0xb0>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	4a1c      	ldr	r2, [pc, #112]	; (8004a8c <TIM_OC2_SetConfig+0x104>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d00b      	beq.n	8004a38 <TIM_OC2_SetConfig+0xb0>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	4a1b      	ldr	r2, [pc, #108]	; (8004a90 <TIM_OC2_SetConfig+0x108>)
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d007      	beq.n	8004a38 <TIM_OC2_SetConfig+0xb0>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	4a1a      	ldr	r2, [pc, #104]	; (8004a94 <TIM_OC2_SetConfig+0x10c>)
 8004a2c:	4293      	cmp	r3, r2
 8004a2e:	d003      	beq.n	8004a38 <TIM_OC2_SetConfig+0xb0>
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	4a19      	ldr	r2, [pc, #100]	; (8004a98 <TIM_OC2_SetConfig+0x110>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d113      	bne.n	8004a60 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004a38:	693b      	ldr	r3, [r7, #16]
 8004a3a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004a3e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004a40:	693b      	ldr	r3, [r7, #16]
 8004a42:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004a46:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	695b      	ldr	r3, [r3, #20]
 8004a4c:	009b      	lsls	r3, r3, #2
 8004a4e:	693a      	ldr	r2, [r7, #16]
 8004a50:	4313      	orrs	r3, r2
 8004a52:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	699b      	ldr	r3, [r3, #24]
 8004a58:	009b      	lsls	r3, r3, #2
 8004a5a:	693a      	ldr	r2, [r7, #16]
 8004a5c:	4313      	orrs	r3, r2
 8004a5e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	693a      	ldr	r2, [r7, #16]
 8004a64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	68fa      	ldr	r2, [r7, #12]
 8004a6a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	685a      	ldr	r2, [r3, #4]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	697a      	ldr	r2, [r7, #20]
 8004a78:	621a      	str	r2, [r3, #32]
}
 8004a7a:	bf00      	nop
 8004a7c:	371c      	adds	r7, #28
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a84:	4770      	bx	lr
 8004a86:	bf00      	nop
 8004a88:	40012c00 	.word	0x40012c00
 8004a8c:	40013400 	.word	0x40013400
 8004a90:	40014000 	.word	0x40014000
 8004a94:	40014400 	.word	0x40014400
 8004a98:	40014800 	.word	0x40014800

08004a9c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	b087      	sub	sp, #28
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
 8004aa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6a1b      	ldr	r3, [r3, #32]
 8004aaa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6a1b      	ldr	r3, [r3, #32]
 8004ab6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	69db      	ldr	r3, [r3, #28]
 8004ac2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004aca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ace:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	f023 0303 	bic.w	r3, r3, #3
 8004ad6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	68fa      	ldr	r2, [r7, #12]
 8004ade:	4313      	orrs	r3, r2
 8004ae0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004ae2:	697b      	ldr	r3, [r7, #20]
 8004ae4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004ae8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	689b      	ldr	r3, [r3, #8]
 8004aee:	021b      	lsls	r3, r3, #8
 8004af0:	697a      	ldr	r2, [r7, #20]
 8004af2:	4313      	orrs	r3, r2
 8004af4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	4a27      	ldr	r2, [pc, #156]	; (8004b98 <TIM_OC3_SetConfig+0xfc>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d003      	beq.n	8004b06 <TIM_OC3_SetConfig+0x6a>
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	4a26      	ldr	r2, [pc, #152]	; (8004b9c <TIM_OC3_SetConfig+0x100>)
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d10d      	bne.n	8004b22 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004b06:	697b      	ldr	r3, [r7, #20]
 8004b08:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004b0c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	68db      	ldr	r3, [r3, #12]
 8004b12:	021b      	lsls	r3, r3, #8
 8004b14:	697a      	ldr	r2, [r7, #20]
 8004b16:	4313      	orrs	r3, r2
 8004b18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004b1a:	697b      	ldr	r3, [r7, #20]
 8004b1c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004b20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	4a1c      	ldr	r2, [pc, #112]	; (8004b98 <TIM_OC3_SetConfig+0xfc>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d00f      	beq.n	8004b4a <TIM_OC3_SetConfig+0xae>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	4a1b      	ldr	r2, [pc, #108]	; (8004b9c <TIM_OC3_SetConfig+0x100>)
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	d00b      	beq.n	8004b4a <TIM_OC3_SetConfig+0xae>
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	4a1a      	ldr	r2, [pc, #104]	; (8004ba0 <TIM_OC3_SetConfig+0x104>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d007      	beq.n	8004b4a <TIM_OC3_SetConfig+0xae>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	4a19      	ldr	r2, [pc, #100]	; (8004ba4 <TIM_OC3_SetConfig+0x108>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d003      	beq.n	8004b4a <TIM_OC3_SetConfig+0xae>
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	4a18      	ldr	r2, [pc, #96]	; (8004ba8 <TIM_OC3_SetConfig+0x10c>)
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d113      	bne.n	8004b72 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004b4a:	693b      	ldr	r3, [r7, #16]
 8004b4c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004b50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004b52:	693b      	ldr	r3, [r7, #16]
 8004b54:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004b58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	695b      	ldr	r3, [r3, #20]
 8004b5e:	011b      	lsls	r3, r3, #4
 8004b60:	693a      	ldr	r2, [r7, #16]
 8004b62:	4313      	orrs	r3, r2
 8004b64:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	699b      	ldr	r3, [r3, #24]
 8004b6a:	011b      	lsls	r3, r3, #4
 8004b6c:	693a      	ldr	r2, [r7, #16]
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	693a      	ldr	r2, [r7, #16]
 8004b76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	68fa      	ldr	r2, [r7, #12]
 8004b7c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	685a      	ldr	r2, [r3, #4]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	697a      	ldr	r2, [r7, #20]
 8004b8a:	621a      	str	r2, [r3, #32]
}
 8004b8c:	bf00      	nop
 8004b8e:	371c      	adds	r7, #28
 8004b90:	46bd      	mov	sp, r7
 8004b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b96:	4770      	bx	lr
 8004b98:	40012c00 	.word	0x40012c00
 8004b9c:	40013400 	.word	0x40013400
 8004ba0:	40014000 	.word	0x40014000
 8004ba4:	40014400 	.word	0x40014400
 8004ba8:	40014800 	.word	0x40014800

08004bac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004bac:	b480      	push	{r7}
 8004bae:	b087      	sub	sp, #28
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
 8004bb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6a1b      	ldr	r3, [r3, #32]
 8004bba:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6a1b      	ldr	r3, [r3, #32]
 8004bc6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	685b      	ldr	r3, [r3, #4]
 8004bcc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	69db      	ldr	r3, [r3, #28]
 8004bd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004bda:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004bde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004be6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	021b      	lsls	r3, r3, #8
 8004bee:	68fa      	ldr	r2, [r7, #12]
 8004bf0:	4313      	orrs	r3, r2
 8004bf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004bf4:	697b      	ldr	r3, [r7, #20]
 8004bf6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004bfa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	689b      	ldr	r3, [r3, #8]
 8004c00:	031b      	lsls	r3, r3, #12
 8004c02:	697a      	ldr	r2, [r7, #20]
 8004c04:	4313      	orrs	r3, r2
 8004c06:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	4a28      	ldr	r2, [pc, #160]	; (8004cac <TIM_OC4_SetConfig+0x100>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d003      	beq.n	8004c18 <TIM_OC4_SetConfig+0x6c>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	4a27      	ldr	r2, [pc, #156]	; (8004cb0 <TIM_OC4_SetConfig+0x104>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d10d      	bne.n	8004c34 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8004c18:	697b      	ldr	r3, [r7, #20]
 8004c1a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004c1e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	68db      	ldr	r3, [r3, #12]
 8004c24:	031b      	lsls	r3, r3, #12
 8004c26:	697a      	ldr	r2, [r7, #20]
 8004c28:	4313      	orrs	r3, r2
 8004c2a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8004c2c:	697b      	ldr	r3, [r7, #20]
 8004c2e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004c32:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	4a1d      	ldr	r2, [pc, #116]	; (8004cac <TIM_OC4_SetConfig+0x100>)
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d00f      	beq.n	8004c5c <TIM_OC4_SetConfig+0xb0>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	4a1c      	ldr	r2, [pc, #112]	; (8004cb0 <TIM_OC4_SetConfig+0x104>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d00b      	beq.n	8004c5c <TIM_OC4_SetConfig+0xb0>
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	4a1b      	ldr	r2, [pc, #108]	; (8004cb4 <TIM_OC4_SetConfig+0x108>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d007      	beq.n	8004c5c <TIM_OC4_SetConfig+0xb0>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	4a1a      	ldr	r2, [pc, #104]	; (8004cb8 <TIM_OC4_SetConfig+0x10c>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d003      	beq.n	8004c5c <TIM_OC4_SetConfig+0xb0>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	4a19      	ldr	r2, [pc, #100]	; (8004cbc <TIM_OC4_SetConfig+0x110>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d113      	bne.n	8004c84 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004c5c:	693b      	ldr	r3, [r7, #16]
 8004c5e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004c62:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8004c64:	693b      	ldr	r3, [r7, #16]
 8004c66:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004c6a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	695b      	ldr	r3, [r3, #20]
 8004c70:	019b      	lsls	r3, r3, #6
 8004c72:	693a      	ldr	r2, [r7, #16]
 8004c74:	4313      	orrs	r3, r2
 8004c76:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	699b      	ldr	r3, [r3, #24]
 8004c7c:	019b      	lsls	r3, r3, #6
 8004c7e:	693a      	ldr	r2, [r7, #16]
 8004c80:	4313      	orrs	r3, r2
 8004c82:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	693a      	ldr	r2, [r7, #16]
 8004c88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	68fa      	ldr	r2, [r7, #12]
 8004c8e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	685a      	ldr	r2, [r3, #4]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	697a      	ldr	r2, [r7, #20]
 8004c9c:	621a      	str	r2, [r3, #32]
}
 8004c9e:	bf00      	nop
 8004ca0:	371c      	adds	r7, #28
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca8:	4770      	bx	lr
 8004caa:	bf00      	nop
 8004cac:	40012c00 	.word	0x40012c00
 8004cb0:	40013400 	.word	0x40013400
 8004cb4:	40014000 	.word	0x40014000
 8004cb8:	40014400 	.word	0x40014400
 8004cbc:	40014800 	.word	0x40014800

08004cc0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b087      	sub	sp, #28
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
 8004cc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6a1b      	ldr	r3, [r3, #32]
 8004cce:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6a1b      	ldr	r3, [r3, #32]
 8004cda:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ce6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004cee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cf2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	68fa      	ldr	r2, [r7, #12]
 8004cfa:	4313      	orrs	r3, r2
 8004cfc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004cfe:	693b      	ldr	r3, [r7, #16]
 8004d00:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004d04:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	689b      	ldr	r3, [r3, #8]
 8004d0a:	041b      	lsls	r3, r3, #16
 8004d0c:	693a      	ldr	r2, [r7, #16]
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	4a17      	ldr	r2, [pc, #92]	; (8004d74 <TIM_OC5_SetConfig+0xb4>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d00f      	beq.n	8004d3a <TIM_OC5_SetConfig+0x7a>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	4a16      	ldr	r2, [pc, #88]	; (8004d78 <TIM_OC5_SetConfig+0xb8>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d00b      	beq.n	8004d3a <TIM_OC5_SetConfig+0x7a>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	4a15      	ldr	r2, [pc, #84]	; (8004d7c <TIM_OC5_SetConfig+0xbc>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d007      	beq.n	8004d3a <TIM_OC5_SetConfig+0x7a>
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	4a14      	ldr	r2, [pc, #80]	; (8004d80 <TIM_OC5_SetConfig+0xc0>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d003      	beq.n	8004d3a <TIM_OC5_SetConfig+0x7a>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	4a13      	ldr	r2, [pc, #76]	; (8004d84 <TIM_OC5_SetConfig+0xc4>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d109      	bne.n	8004d4e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004d3a:	697b      	ldr	r3, [r7, #20]
 8004d3c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d40:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	695b      	ldr	r3, [r3, #20]
 8004d46:	021b      	lsls	r3, r3, #8
 8004d48:	697a      	ldr	r2, [r7, #20]
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	697a      	ldr	r2, [r7, #20]
 8004d52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	68fa      	ldr	r2, [r7, #12]
 8004d58:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	685a      	ldr	r2, [r3, #4]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	693a      	ldr	r2, [r7, #16]
 8004d66:	621a      	str	r2, [r3, #32]
}
 8004d68:	bf00      	nop
 8004d6a:	371c      	adds	r7, #28
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d72:	4770      	bx	lr
 8004d74:	40012c00 	.word	0x40012c00
 8004d78:	40013400 	.word	0x40013400
 8004d7c:	40014000 	.word	0x40014000
 8004d80:	40014400 	.word	0x40014400
 8004d84:	40014800 	.word	0x40014800

08004d88 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	b087      	sub	sp, #28
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
 8004d90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6a1b      	ldr	r3, [r3, #32]
 8004d96:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6a1b      	ldr	r3, [r3, #32]
 8004da2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004dae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004db6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004dba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	021b      	lsls	r3, r3, #8
 8004dc2:	68fa      	ldr	r2, [r7, #12]
 8004dc4:	4313      	orrs	r3, r2
 8004dc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004dc8:	693b      	ldr	r3, [r7, #16]
 8004dca:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004dce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	689b      	ldr	r3, [r3, #8]
 8004dd4:	051b      	lsls	r3, r3, #20
 8004dd6:	693a      	ldr	r2, [r7, #16]
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	4a18      	ldr	r2, [pc, #96]	; (8004e40 <TIM_OC6_SetConfig+0xb8>)
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d00f      	beq.n	8004e04 <TIM_OC6_SetConfig+0x7c>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	4a17      	ldr	r2, [pc, #92]	; (8004e44 <TIM_OC6_SetConfig+0xbc>)
 8004de8:	4293      	cmp	r3, r2
 8004dea:	d00b      	beq.n	8004e04 <TIM_OC6_SetConfig+0x7c>
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	4a16      	ldr	r2, [pc, #88]	; (8004e48 <TIM_OC6_SetConfig+0xc0>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d007      	beq.n	8004e04 <TIM_OC6_SetConfig+0x7c>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	4a15      	ldr	r2, [pc, #84]	; (8004e4c <TIM_OC6_SetConfig+0xc4>)
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	d003      	beq.n	8004e04 <TIM_OC6_SetConfig+0x7c>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	4a14      	ldr	r2, [pc, #80]	; (8004e50 <TIM_OC6_SetConfig+0xc8>)
 8004e00:	4293      	cmp	r3, r2
 8004e02:	d109      	bne.n	8004e18 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004e04:	697b      	ldr	r3, [r7, #20]
 8004e06:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004e0a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	695b      	ldr	r3, [r3, #20]
 8004e10:	029b      	lsls	r3, r3, #10
 8004e12:	697a      	ldr	r2, [r7, #20]
 8004e14:	4313      	orrs	r3, r2
 8004e16:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	697a      	ldr	r2, [r7, #20]
 8004e1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	68fa      	ldr	r2, [r7, #12]
 8004e22:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	685a      	ldr	r2, [r3, #4]
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	693a      	ldr	r2, [r7, #16]
 8004e30:	621a      	str	r2, [r3, #32]
}
 8004e32:	bf00      	nop
 8004e34:	371c      	adds	r7, #28
 8004e36:	46bd      	mov	sp, r7
 8004e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3c:	4770      	bx	lr
 8004e3e:	bf00      	nop
 8004e40:	40012c00 	.word	0x40012c00
 8004e44:	40013400 	.word	0x40013400
 8004e48:	40014000 	.word	0x40014000
 8004e4c:	40014400 	.word	0x40014400
 8004e50:	40014800 	.word	0x40014800

08004e54 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e54:	b480      	push	{r7}
 8004e56:	b087      	sub	sp, #28
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	60f8      	str	r0, [r7, #12]
 8004e5c:	60b9      	str	r1, [r7, #8]
 8004e5e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	6a1b      	ldr	r3, [r3, #32]
 8004e64:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	6a1b      	ldr	r3, [r3, #32]
 8004e6a:	f023 0201 	bic.w	r2, r3, #1
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	699b      	ldr	r3, [r3, #24]
 8004e76:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e78:	693b      	ldr	r3, [r7, #16]
 8004e7a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004e7e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	011b      	lsls	r3, r3, #4
 8004e84:	693a      	ldr	r2, [r7, #16]
 8004e86:	4313      	orrs	r3, r2
 8004e88:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e8a:	697b      	ldr	r3, [r7, #20]
 8004e8c:	f023 030a 	bic.w	r3, r3, #10
 8004e90:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004e92:	697a      	ldr	r2, [r7, #20]
 8004e94:	68bb      	ldr	r3, [r7, #8]
 8004e96:	4313      	orrs	r3, r2
 8004e98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	693a      	ldr	r2, [r7, #16]
 8004e9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	697a      	ldr	r2, [r7, #20]
 8004ea4:	621a      	str	r2, [r3, #32]
}
 8004ea6:	bf00      	nop
 8004ea8:	371c      	adds	r7, #28
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb0:	4770      	bx	lr

08004eb2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004eb2:	b480      	push	{r7}
 8004eb4:	b087      	sub	sp, #28
 8004eb6:	af00      	add	r7, sp, #0
 8004eb8:	60f8      	str	r0, [r7, #12]
 8004eba:	60b9      	str	r1, [r7, #8]
 8004ebc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	6a1b      	ldr	r3, [r3, #32]
 8004ec2:	f023 0210 	bic.w	r2, r3, #16
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	699b      	ldr	r3, [r3, #24]
 8004ece:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	6a1b      	ldr	r3, [r3, #32]
 8004ed4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004ed6:	697b      	ldr	r3, [r7, #20]
 8004ed8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004edc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	031b      	lsls	r3, r3, #12
 8004ee2:	697a      	ldr	r2, [r7, #20]
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ee8:	693b      	ldr	r3, [r7, #16]
 8004eea:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004eee:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ef0:	68bb      	ldr	r3, [r7, #8]
 8004ef2:	011b      	lsls	r3, r3, #4
 8004ef4:	693a      	ldr	r2, [r7, #16]
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	697a      	ldr	r2, [r7, #20]
 8004efe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	693a      	ldr	r2, [r7, #16]
 8004f04:	621a      	str	r2, [r3, #32]
}
 8004f06:	bf00      	nop
 8004f08:	371c      	adds	r7, #28
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f10:	4770      	bx	lr

08004f12 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004f12:	b480      	push	{r7}
 8004f14:	b085      	sub	sp, #20
 8004f16:	af00      	add	r7, sp, #0
 8004f18:	6078      	str	r0, [r7, #4]
 8004f1a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	689b      	ldr	r3, [r3, #8]
 8004f20:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8004f28:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f2c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004f2e:	683a      	ldr	r2, [r7, #0]
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	4313      	orrs	r3, r2
 8004f34:	f043 0307 	orr.w	r3, r3, #7
 8004f38:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	68fa      	ldr	r2, [r7, #12]
 8004f3e:	609a      	str	r2, [r3, #8]
}
 8004f40:	bf00      	nop
 8004f42:	3714      	adds	r7, #20
 8004f44:	46bd      	mov	sp, r7
 8004f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4a:	4770      	bx	lr

08004f4c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	b087      	sub	sp, #28
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	60f8      	str	r0, [r7, #12]
 8004f54:	60b9      	str	r1, [r7, #8]
 8004f56:	607a      	str	r2, [r7, #4]
 8004f58:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	689b      	ldr	r3, [r3, #8]
 8004f5e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f60:	697b      	ldr	r3, [r7, #20]
 8004f62:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004f66:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	021a      	lsls	r2, r3, #8
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	431a      	orrs	r2, r3
 8004f70:	68bb      	ldr	r3, [r7, #8]
 8004f72:	4313      	orrs	r3, r2
 8004f74:	697a      	ldr	r2, [r7, #20]
 8004f76:	4313      	orrs	r3, r2
 8004f78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	697a      	ldr	r2, [r7, #20]
 8004f7e:	609a      	str	r2, [r3, #8]
}
 8004f80:	bf00      	nop
 8004f82:	371c      	adds	r7, #28
 8004f84:	46bd      	mov	sp, r7
 8004f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8a:	4770      	bx	lr

08004f8c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004f8c:	b480      	push	{r7}
 8004f8e:	b087      	sub	sp, #28
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	60f8      	str	r0, [r7, #12]
 8004f94:	60b9      	str	r1, [r7, #8]
 8004f96:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004f98:	68bb      	ldr	r3, [r7, #8]
 8004f9a:	f003 031f 	and.w	r3, r3, #31
 8004f9e:	2201      	movs	r2, #1
 8004fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8004fa4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	6a1a      	ldr	r2, [r3, #32]
 8004faa:	697b      	ldr	r3, [r7, #20]
 8004fac:	43db      	mvns	r3, r3
 8004fae:	401a      	ands	r2, r3
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	6a1a      	ldr	r2, [r3, #32]
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	f003 031f 	and.w	r3, r3, #31
 8004fbe:	6879      	ldr	r1, [r7, #4]
 8004fc0:	fa01 f303 	lsl.w	r3, r1, r3
 8004fc4:	431a      	orrs	r2, r3
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	621a      	str	r2, [r3, #32]
}
 8004fca:	bf00      	nop
 8004fcc:	371c      	adds	r7, #28
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd4:	4770      	bx	lr
	...

08004fd8 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b084      	sub	sp, #16
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
 8004fe0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d109      	bne.n	8004ffc <HAL_TIMEx_PWMN_Start+0x24>
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004fee:	b2db      	uxtb	r3, r3
 8004ff0:	2b01      	cmp	r3, #1
 8004ff2:	bf14      	ite	ne
 8004ff4:	2301      	movne	r3, #1
 8004ff6:	2300      	moveq	r3, #0
 8004ff8:	b2db      	uxtb	r3, r3
 8004ffa:	e022      	b.n	8005042 <HAL_TIMEx_PWMN_Start+0x6a>
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	2b04      	cmp	r3, #4
 8005000:	d109      	bne.n	8005016 <HAL_TIMEx_PWMN_Start+0x3e>
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005008:	b2db      	uxtb	r3, r3
 800500a:	2b01      	cmp	r3, #1
 800500c:	bf14      	ite	ne
 800500e:	2301      	movne	r3, #1
 8005010:	2300      	moveq	r3, #0
 8005012:	b2db      	uxtb	r3, r3
 8005014:	e015      	b.n	8005042 <HAL_TIMEx_PWMN_Start+0x6a>
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	2b08      	cmp	r3, #8
 800501a:	d109      	bne.n	8005030 <HAL_TIMEx_PWMN_Start+0x58>
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8005022:	b2db      	uxtb	r3, r3
 8005024:	2b01      	cmp	r3, #1
 8005026:	bf14      	ite	ne
 8005028:	2301      	movne	r3, #1
 800502a:	2300      	moveq	r3, #0
 800502c:	b2db      	uxtb	r3, r3
 800502e:	e008      	b.n	8005042 <HAL_TIMEx_PWMN_Start+0x6a>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8005036:	b2db      	uxtb	r3, r3
 8005038:	2b01      	cmp	r3, #1
 800503a:	bf14      	ite	ne
 800503c:	2301      	movne	r3, #1
 800503e:	2300      	moveq	r3, #0
 8005040:	b2db      	uxtb	r3, r3
 8005042:	2b00      	cmp	r3, #0
 8005044:	d001      	beq.n	800504a <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8005046:	2301      	movs	r3, #1
 8005048:	e069      	b.n	800511e <HAL_TIMEx_PWMN_Start+0x146>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d104      	bne.n	800505a <HAL_TIMEx_PWMN_Start+0x82>
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2202      	movs	r2, #2
 8005054:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005058:	e013      	b.n	8005082 <HAL_TIMEx_PWMN_Start+0xaa>
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	2b04      	cmp	r3, #4
 800505e:	d104      	bne.n	800506a <HAL_TIMEx_PWMN_Start+0x92>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2202      	movs	r2, #2
 8005064:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005068:	e00b      	b.n	8005082 <HAL_TIMEx_PWMN_Start+0xaa>
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	2b08      	cmp	r3, #8
 800506e:	d104      	bne.n	800507a <HAL_TIMEx_PWMN_Start+0xa2>
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2202      	movs	r2, #2
 8005074:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005078:	e003      	b.n	8005082 <HAL_TIMEx_PWMN_Start+0xaa>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2202      	movs	r2, #2
 800507e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	2204      	movs	r2, #4
 8005088:	6839      	ldr	r1, [r7, #0]
 800508a:	4618      	mov	r0, r3
 800508c:	f000 f9c0 	bl	8005410 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800509e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	4a20      	ldr	r2, [pc, #128]	; (8005128 <HAL_TIMEx_PWMN_Start+0x150>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d018      	beq.n	80050dc <HAL_TIMEx_PWMN_Start+0x104>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050b2:	d013      	beq.n	80050dc <HAL_TIMEx_PWMN_Start+0x104>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	4a1c      	ldr	r2, [pc, #112]	; (800512c <HAL_TIMEx_PWMN_Start+0x154>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d00e      	beq.n	80050dc <HAL_TIMEx_PWMN_Start+0x104>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	4a1b      	ldr	r2, [pc, #108]	; (8005130 <HAL_TIMEx_PWMN_Start+0x158>)
 80050c4:	4293      	cmp	r3, r2
 80050c6:	d009      	beq.n	80050dc <HAL_TIMEx_PWMN_Start+0x104>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	4a19      	ldr	r2, [pc, #100]	; (8005134 <HAL_TIMEx_PWMN_Start+0x15c>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d004      	beq.n	80050dc <HAL_TIMEx_PWMN_Start+0x104>
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	4a18      	ldr	r2, [pc, #96]	; (8005138 <HAL_TIMEx_PWMN_Start+0x160>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d115      	bne.n	8005108 <HAL_TIMEx_PWMN_Start+0x130>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	689a      	ldr	r2, [r3, #8]
 80050e2:	4b16      	ldr	r3, [pc, #88]	; (800513c <HAL_TIMEx_PWMN_Start+0x164>)
 80050e4:	4013      	ands	r3, r2
 80050e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	2b06      	cmp	r3, #6
 80050ec:	d015      	beq.n	800511a <HAL_TIMEx_PWMN_Start+0x142>
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80050f4:	d011      	beq.n	800511a <HAL_TIMEx_PWMN_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	681a      	ldr	r2, [r3, #0]
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f042 0201 	orr.w	r2, r2, #1
 8005104:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005106:	e008      	b.n	800511a <HAL_TIMEx_PWMN_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	681a      	ldr	r2, [r3, #0]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f042 0201 	orr.w	r2, r2, #1
 8005116:	601a      	str	r2, [r3, #0]
 8005118:	e000      	b.n	800511c <HAL_TIMEx_PWMN_Start+0x144>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800511a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800511c:	2300      	movs	r3, #0
}
 800511e:	4618      	mov	r0, r3
 8005120:	3710      	adds	r7, #16
 8005122:	46bd      	mov	sp, r7
 8005124:	bd80      	pop	{r7, pc}
 8005126:	bf00      	nop
 8005128:	40012c00 	.word	0x40012c00
 800512c:	40000400 	.word	0x40000400
 8005130:	40000800 	.word	0x40000800
 8005134:	40013400 	.word	0x40013400
 8005138:	40014000 	.word	0x40014000
 800513c:	00010007 	.word	0x00010007

08005140 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005140:	b480      	push	{r7}
 8005142:	b085      	sub	sp, #20
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
 8005148:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005150:	2b01      	cmp	r3, #1
 8005152:	d101      	bne.n	8005158 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005154:	2302      	movs	r3, #2
 8005156:	e065      	b.n	8005224 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2201      	movs	r2, #1
 800515c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2202      	movs	r2, #2
 8005164:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	685b      	ldr	r3, [r3, #4]
 800516e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	689b      	ldr	r3, [r3, #8]
 8005176:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	4a2c      	ldr	r2, [pc, #176]	; (8005230 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d004      	beq.n	800518c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4a2b      	ldr	r2, [pc, #172]	; (8005234 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005188:	4293      	cmp	r3, r2
 800518a:	d108      	bne.n	800519e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005192:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	685b      	ldr	r3, [r3, #4]
 8005198:	68fa      	ldr	r2, [r7, #12]
 800519a:	4313      	orrs	r3, r2
 800519c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80051a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051a8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	68fa      	ldr	r2, [r7, #12]
 80051b0:	4313      	orrs	r3, r2
 80051b2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	68fa      	ldr	r2, [r7, #12]
 80051ba:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a1b      	ldr	r2, [pc, #108]	; (8005230 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d018      	beq.n	80051f8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051ce:	d013      	beq.n	80051f8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4a18      	ldr	r2, [pc, #96]	; (8005238 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d00e      	beq.n	80051f8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	4a17      	ldr	r2, [pc, #92]	; (800523c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80051e0:	4293      	cmp	r3, r2
 80051e2:	d009      	beq.n	80051f8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	4a12      	ldr	r2, [pc, #72]	; (8005234 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d004      	beq.n	80051f8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	4a13      	ldr	r2, [pc, #76]	; (8005240 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80051f4:	4293      	cmp	r3, r2
 80051f6:	d10c      	bne.n	8005212 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80051f8:	68bb      	ldr	r3, [r7, #8]
 80051fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80051fe:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	689b      	ldr	r3, [r3, #8]
 8005204:	68ba      	ldr	r2, [r7, #8]
 8005206:	4313      	orrs	r3, r2
 8005208:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	68ba      	ldr	r2, [r7, #8]
 8005210:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2201      	movs	r2, #1
 8005216:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2200      	movs	r2, #0
 800521e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005222:	2300      	movs	r3, #0
}
 8005224:	4618      	mov	r0, r3
 8005226:	3714      	adds	r7, #20
 8005228:	46bd      	mov	sp, r7
 800522a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522e:	4770      	bx	lr
 8005230:	40012c00 	.word	0x40012c00
 8005234:	40013400 	.word	0x40013400
 8005238:	40000400 	.word	0x40000400
 800523c:	40000800 	.word	0x40000800
 8005240:	40014000 	.word	0x40014000

08005244 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005244:	b480      	push	{r7}
 8005246:	b085      	sub	sp, #20
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
 800524c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800524e:	2300      	movs	r3, #0
 8005250:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005258:	2b01      	cmp	r3, #1
 800525a:	d101      	bne.n	8005260 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800525c:	2302      	movs	r3, #2
 800525e:	e087      	b.n	8005370 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2201      	movs	r2, #1
 8005264:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	68db      	ldr	r3, [r3, #12]
 8005272:	4313      	orrs	r3, r2
 8005274:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	689b      	ldr	r3, [r3, #8]
 8005280:	4313      	orrs	r3, r2
 8005282:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	4313      	orrs	r3, r2
 8005290:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	4313      	orrs	r3, r2
 800529e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	691b      	ldr	r3, [r3, #16]
 80052aa:	4313      	orrs	r3, r2
 80052ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	695b      	ldr	r3, [r3, #20]
 80052b8:	4313      	orrs	r3, r2
 80052ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052c6:	4313      	orrs	r3, r2
 80052c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	699b      	ldr	r3, [r3, #24]
 80052d4:	041b      	lsls	r3, r3, #16
 80052d6:	4313      	orrs	r3, r2
 80052d8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	4a27      	ldr	r2, [pc, #156]	; (800537c <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d004      	beq.n	80052ee <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	4a25      	ldr	r2, [pc, #148]	; (8005380 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d106      	bne.n	80052fc <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	69db      	ldr	r3, [r3, #28]
 80052f8:	4313      	orrs	r3, r2
 80052fa:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4a1e      	ldr	r2, [pc, #120]	; (800537c <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d004      	beq.n	8005310 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4a1d      	ldr	r2, [pc, #116]	; (8005380 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800530c:	4293      	cmp	r3, r2
 800530e:	d126      	bne.n	800535e <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800531a:	051b      	lsls	r3, r3, #20
 800531c:	4313      	orrs	r3, r2
 800531e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	6a1b      	ldr	r3, [r3, #32]
 800532a:	4313      	orrs	r3, r2
 800532c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005338:	4313      	orrs	r3, r2
 800533a:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a0e      	ldr	r2, [pc, #56]	; (800537c <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d004      	beq.n	8005350 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	4a0d      	ldr	r2, [pc, #52]	; (8005380 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d106      	bne.n	800535e <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8005356:	683b      	ldr	r3, [r7, #0]
 8005358:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800535a:	4313      	orrs	r3, r2
 800535c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	68fa      	ldr	r2, [r7, #12]
 8005364:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2200      	movs	r2, #0
 800536a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800536e:	2300      	movs	r3, #0
}
 8005370:	4618      	mov	r0, r3
 8005372:	3714      	adds	r7, #20
 8005374:	46bd      	mov	sp, r7
 8005376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537a:	4770      	bx	lr
 800537c:	40012c00 	.word	0x40012c00
 8005380:	40013400 	.word	0x40013400

08005384 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005384:	b480      	push	{r7}
 8005386:	b083      	sub	sp, #12
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800538c:	bf00      	nop
 800538e:	370c      	adds	r7, #12
 8005390:	46bd      	mov	sp, r7
 8005392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005396:	4770      	bx	lr

08005398 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005398:	b480      	push	{r7}
 800539a:	b083      	sub	sp, #12
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80053a0:	bf00      	nop
 80053a2:	370c      	adds	r7, #12
 80053a4:	46bd      	mov	sp, r7
 80053a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053aa:	4770      	bx	lr

080053ac <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80053ac:	b480      	push	{r7}
 80053ae:	b083      	sub	sp, #12
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80053b4:	bf00      	nop
 80053b6:	370c      	adds	r7, #12
 80053b8:	46bd      	mov	sp, r7
 80053ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053be:	4770      	bx	lr

080053c0 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80053c0:	b480      	push	{r7}
 80053c2:	b083      	sub	sp, #12
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80053c8:	bf00      	nop
 80053ca:	370c      	adds	r7, #12
 80053cc:	46bd      	mov	sp, r7
 80053ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d2:	4770      	bx	lr

080053d4 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80053d4:	b480      	push	{r7}
 80053d6:	b083      	sub	sp, #12
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80053dc:	bf00      	nop
 80053de:	370c      	adds	r7, #12
 80053e0:	46bd      	mov	sp, r7
 80053e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e6:	4770      	bx	lr

080053e8 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80053e8:	b480      	push	{r7}
 80053ea:	b083      	sub	sp, #12
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80053f0:	bf00      	nop
 80053f2:	370c      	adds	r7, #12
 80053f4:	46bd      	mov	sp, r7
 80053f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fa:	4770      	bx	lr

080053fc <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80053fc:	b480      	push	{r7}
 80053fe:	b083      	sub	sp, #12
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8005404:	bf00      	nop
 8005406:	370c      	adds	r7, #12
 8005408:	46bd      	mov	sp, r7
 800540a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540e:	4770      	bx	lr

08005410 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8005410:	b480      	push	{r7}
 8005412:	b087      	sub	sp, #28
 8005414:	af00      	add	r7, sp, #0
 8005416:	60f8      	str	r0, [r7, #12]
 8005418:	60b9      	str	r1, [r7, #8]
 800541a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800541c:	68bb      	ldr	r3, [r7, #8]
 800541e:	f003 031f 	and.w	r3, r3, #31
 8005422:	2204      	movs	r2, #4
 8005424:	fa02 f303 	lsl.w	r3, r2, r3
 8005428:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	6a1a      	ldr	r2, [r3, #32]
 800542e:	697b      	ldr	r3, [r7, #20]
 8005430:	43db      	mvns	r3, r3
 8005432:	401a      	ands	r2, r3
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	6a1a      	ldr	r2, [r3, #32]
 800543c:	68bb      	ldr	r3, [r7, #8]
 800543e:	f003 031f 	and.w	r3, r3, #31
 8005442:	6879      	ldr	r1, [r7, #4]
 8005444:	fa01 f303 	lsl.w	r3, r1, r3
 8005448:	431a      	orrs	r2, r3
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	621a      	str	r2, [r3, #32]
}
 800544e:	bf00      	nop
 8005450:	371c      	adds	r7, #28
 8005452:	46bd      	mov	sp, r7
 8005454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005458:	4770      	bx	lr

0800545a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800545a:	b580      	push	{r7, lr}
 800545c:	b082      	sub	sp, #8
 800545e:	af00      	add	r7, sp, #0
 8005460:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2b00      	cmp	r3, #0
 8005466:	d101      	bne.n	800546c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005468:	2301      	movs	r3, #1
 800546a:	e042      	b.n	80054f2 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005472:	2b00      	cmp	r3, #0
 8005474:	d106      	bne.n	8005484 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2200      	movs	r2, #0
 800547a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800547e:	6878      	ldr	r0, [r7, #4]
 8005480:	f7fb fdcc 	bl	800101c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2224      	movs	r2, #36	; 0x24
 8005488:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	681a      	ldr	r2, [r3, #0]
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f022 0201 	bic.w	r2, r2, #1
 800549a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800549c:	6878      	ldr	r0, [r7, #4]
 800549e:	f000 fc51 	bl	8005d44 <UART_SetConfig>
 80054a2:	4603      	mov	r3, r0
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	d101      	bne.n	80054ac <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80054a8:	2301      	movs	r3, #1
 80054aa:	e022      	b.n	80054f2 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d002      	beq.n	80054ba <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80054b4:	6878      	ldr	r0, [r7, #4]
 80054b6:	f000 ff11 	bl	80062dc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	685a      	ldr	r2, [r3, #4]
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80054c8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	689a      	ldr	r2, [r3, #8]
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80054d8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	681a      	ldr	r2, [r3, #0]
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f042 0201 	orr.w	r2, r2, #1
 80054e8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80054ea:	6878      	ldr	r0, [r7, #4]
 80054ec:	f000 ff98 	bl	8006420 <UART_CheckIdleState>
 80054f0:	4603      	mov	r3, r0
}
 80054f2:	4618      	mov	r0, r3
 80054f4:	3708      	adds	r7, #8
 80054f6:	46bd      	mov	sp, r7
 80054f8:	bd80      	pop	{r7, pc}

080054fa <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054fa:	b580      	push	{r7, lr}
 80054fc:	b08a      	sub	sp, #40	; 0x28
 80054fe:	af02      	add	r7, sp, #8
 8005500:	60f8      	str	r0, [r7, #12]
 8005502:	60b9      	str	r1, [r7, #8]
 8005504:	603b      	str	r3, [r7, #0]
 8005506:	4613      	mov	r3, r2
 8005508:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005510:	2b20      	cmp	r3, #32
 8005512:	f040 8083 	bne.w	800561c <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8005516:	68bb      	ldr	r3, [r7, #8]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d002      	beq.n	8005522 <HAL_UART_Transmit+0x28>
 800551c:	88fb      	ldrh	r3, [r7, #6]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d101      	bne.n	8005526 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005522:	2301      	movs	r3, #1
 8005524:	e07b      	b.n	800561e <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800552c:	2b01      	cmp	r3, #1
 800552e:	d101      	bne.n	8005534 <HAL_UART_Transmit+0x3a>
 8005530:	2302      	movs	r3, #2
 8005532:	e074      	b.n	800561e <HAL_UART_Transmit+0x124>
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	2201      	movs	r2, #1
 8005538:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	2200      	movs	r2, #0
 8005540:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	2221      	movs	r2, #33	; 0x21
 8005548:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800554c:	f7fb ffa2 	bl	8001494 <HAL_GetTick>
 8005550:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	88fa      	ldrh	r2, [r7, #6]
 8005556:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	88fa      	ldrh	r2, [r7, #6]
 800555e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	689b      	ldr	r3, [r3, #8]
 8005566:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800556a:	d108      	bne.n	800557e <HAL_UART_Transmit+0x84>
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	691b      	ldr	r3, [r3, #16]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d104      	bne.n	800557e <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8005574:	2300      	movs	r3, #0
 8005576:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005578:	68bb      	ldr	r3, [r7, #8]
 800557a:	61bb      	str	r3, [r7, #24]
 800557c:	e003      	b.n	8005586 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800557e:	68bb      	ldr	r3, [r7, #8]
 8005580:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005582:	2300      	movs	r3, #0
 8005584:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	2200      	movs	r2, #0
 800558a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800558e:	e02c      	b.n	80055ea <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	9300      	str	r3, [sp, #0]
 8005594:	697b      	ldr	r3, [r7, #20]
 8005596:	2200      	movs	r2, #0
 8005598:	2180      	movs	r1, #128	; 0x80
 800559a:	68f8      	ldr	r0, [r7, #12]
 800559c:	f000 ff8b 	bl	80064b6 <UART_WaitOnFlagUntilTimeout>
 80055a0:	4603      	mov	r3, r0
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d001      	beq.n	80055aa <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 80055a6:	2303      	movs	r3, #3
 80055a8:	e039      	b.n	800561e <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 80055aa:	69fb      	ldr	r3, [r7, #28]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d10b      	bne.n	80055c8 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80055b0:	69bb      	ldr	r3, [r7, #24]
 80055b2:	881b      	ldrh	r3, [r3, #0]
 80055b4:	461a      	mov	r2, r3
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80055be:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80055c0:	69bb      	ldr	r3, [r7, #24]
 80055c2:	3302      	adds	r3, #2
 80055c4:	61bb      	str	r3, [r7, #24]
 80055c6:	e007      	b.n	80055d8 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80055c8:	69fb      	ldr	r3, [r7, #28]
 80055ca:	781a      	ldrb	r2, [r3, #0]
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80055d2:	69fb      	ldr	r3, [r7, #28]
 80055d4:	3301      	adds	r3, #1
 80055d6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80055de:	b29b      	uxth	r3, r3
 80055e0:	3b01      	subs	r3, #1
 80055e2:	b29a      	uxth	r2, r3
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80055f0:	b29b      	uxth	r3, r3
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d1cc      	bne.n	8005590 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	9300      	str	r3, [sp, #0]
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	2200      	movs	r2, #0
 80055fe:	2140      	movs	r1, #64	; 0x40
 8005600:	68f8      	ldr	r0, [r7, #12]
 8005602:	f000 ff58 	bl	80064b6 <UART_WaitOnFlagUntilTimeout>
 8005606:	4603      	mov	r3, r0
 8005608:	2b00      	cmp	r3, #0
 800560a:	d001      	beq.n	8005610 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800560c:	2303      	movs	r3, #3
 800560e:	e006      	b.n	800561e <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	2220      	movs	r2, #32
 8005614:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8005618:	2300      	movs	r3, #0
 800561a:	e000      	b.n	800561e <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800561c:	2302      	movs	r3, #2
  }
}
 800561e:	4618      	mov	r0, r3
 8005620:	3720      	adds	r7, #32
 8005622:	46bd      	mov	sp, r7
 8005624:	bd80      	pop	{r7, pc}
	...

08005628 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b08a      	sub	sp, #40	; 0x28
 800562c:	af00      	add	r7, sp, #0
 800562e:	60f8      	str	r0, [r7, #12]
 8005630:	60b9      	str	r1, [r7, #8]
 8005632:	4613      	mov	r3, r2
 8005634:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800563c:	2b20      	cmp	r3, #32
 800563e:	d142      	bne.n	80056c6 <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d002      	beq.n	800564c <HAL_UART_Receive_IT+0x24>
 8005646:	88fb      	ldrh	r3, [r7, #6]
 8005648:	2b00      	cmp	r3, #0
 800564a:	d101      	bne.n	8005650 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800564c:	2301      	movs	r3, #1
 800564e:	e03b      	b.n	80056c8 <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005656:	2b01      	cmp	r3, #1
 8005658:	d101      	bne.n	800565e <HAL_UART_Receive_IT+0x36>
 800565a:	2302      	movs	r3, #2
 800565c:	e034      	b.n	80056c8 <HAL_UART_Receive_IT+0xa0>
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	2201      	movs	r2, #1
 8005662:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	2200      	movs	r2, #0
 800566a:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	4a17      	ldr	r2, [pc, #92]	; (80056d0 <HAL_UART_Receive_IT+0xa8>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d01f      	beq.n	80056b6 <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	685b      	ldr	r3, [r3, #4]
 800567c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005680:	2b00      	cmp	r3, #0
 8005682:	d018      	beq.n	80056b6 <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	e853 3f00 	ldrex	r3, [r3]
 8005690:	613b      	str	r3, [r7, #16]
   return(result);
 8005692:	693b      	ldr	r3, [r7, #16]
 8005694:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005698:	627b      	str	r3, [r7, #36]	; 0x24
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	461a      	mov	r2, r3
 80056a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056a2:	623b      	str	r3, [r7, #32]
 80056a4:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056a6:	69f9      	ldr	r1, [r7, #28]
 80056a8:	6a3a      	ldr	r2, [r7, #32]
 80056aa:	e841 2300 	strex	r3, r2, [r1]
 80056ae:	61bb      	str	r3, [r7, #24]
   return(result);
 80056b0:	69bb      	ldr	r3, [r7, #24]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d1e6      	bne.n	8005684 <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80056b6:	88fb      	ldrh	r3, [r7, #6]
 80056b8:	461a      	mov	r2, r3
 80056ba:	68b9      	ldr	r1, [r7, #8]
 80056bc:	68f8      	ldr	r0, [r7, #12]
 80056be:	f000 ffc3 	bl	8006648 <UART_Start_Receive_IT>
 80056c2:	4603      	mov	r3, r0
 80056c4:	e000      	b.n	80056c8 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80056c6:	2302      	movs	r3, #2
  }
}
 80056c8:	4618      	mov	r0, r3
 80056ca:	3728      	adds	r7, #40	; 0x28
 80056cc:	46bd      	mov	sp, r7
 80056ce:	bd80      	pop	{r7, pc}
 80056d0:	40008000 	.word	0x40008000

080056d4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b0ba      	sub	sp, #232	; 0xe8
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	69db      	ldr	r3, [r3, #28]
 80056e2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	689b      	ldr	r3, [r3, #8]
 80056f6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80056fa:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80056fe:	f640 030f 	movw	r3, #2063	; 0x80f
 8005702:	4013      	ands	r3, r2
 8005704:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8005708:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800570c:	2b00      	cmp	r3, #0
 800570e:	d11b      	bne.n	8005748 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005710:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005714:	f003 0320 	and.w	r3, r3, #32
 8005718:	2b00      	cmp	r3, #0
 800571a:	d015      	beq.n	8005748 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800571c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005720:	f003 0320 	and.w	r3, r3, #32
 8005724:	2b00      	cmp	r3, #0
 8005726:	d105      	bne.n	8005734 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005728:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800572c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005730:	2b00      	cmp	r3, #0
 8005732:	d009      	beq.n	8005748 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005738:	2b00      	cmp	r3, #0
 800573a:	f000 82d6 	beq.w	8005cea <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005742:	6878      	ldr	r0, [r7, #4]
 8005744:	4798      	blx	r3
      }
      return;
 8005746:	e2d0      	b.n	8005cea <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005748:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800574c:	2b00      	cmp	r3, #0
 800574e:	f000 811f 	beq.w	8005990 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8005752:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8005756:	4b8b      	ldr	r3, [pc, #556]	; (8005984 <HAL_UART_IRQHandler+0x2b0>)
 8005758:	4013      	ands	r3, r2
 800575a:	2b00      	cmp	r3, #0
 800575c:	d106      	bne.n	800576c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800575e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8005762:	4b89      	ldr	r3, [pc, #548]	; (8005988 <HAL_UART_IRQHandler+0x2b4>)
 8005764:	4013      	ands	r3, r2
 8005766:	2b00      	cmp	r3, #0
 8005768:	f000 8112 	beq.w	8005990 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800576c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005770:	f003 0301 	and.w	r3, r3, #1
 8005774:	2b00      	cmp	r3, #0
 8005776:	d011      	beq.n	800579c <HAL_UART_IRQHandler+0xc8>
 8005778:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800577c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005780:	2b00      	cmp	r3, #0
 8005782:	d00b      	beq.n	800579c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	2201      	movs	r2, #1
 800578a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005792:	f043 0201 	orr.w	r2, r3, #1
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800579c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057a0:	f003 0302 	and.w	r3, r3, #2
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d011      	beq.n	80057cc <HAL_UART_IRQHandler+0xf8>
 80057a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80057ac:	f003 0301 	and.w	r3, r3, #1
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d00b      	beq.n	80057cc <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	2202      	movs	r2, #2
 80057ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80057c2:	f043 0204 	orr.w	r2, r3, #4
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80057cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057d0:	f003 0304 	and.w	r3, r3, #4
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d011      	beq.n	80057fc <HAL_UART_IRQHandler+0x128>
 80057d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80057dc:	f003 0301 	and.w	r3, r3, #1
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d00b      	beq.n	80057fc <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	2204      	movs	r2, #4
 80057ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80057f2:	f043 0202 	orr.w	r2, r3, #2
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80057fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005800:	f003 0308 	and.w	r3, r3, #8
 8005804:	2b00      	cmp	r3, #0
 8005806:	d017      	beq.n	8005838 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005808:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800580c:	f003 0320 	and.w	r3, r3, #32
 8005810:	2b00      	cmp	r3, #0
 8005812:	d105      	bne.n	8005820 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005814:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8005818:	4b5a      	ldr	r3, [pc, #360]	; (8005984 <HAL_UART_IRQHandler+0x2b0>)
 800581a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800581c:	2b00      	cmp	r3, #0
 800581e:	d00b      	beq.n	8005838 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	2208      	movs	r2, #8
 8005826:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800582e:	f043 0208 	orr.w	r2, r3, #8
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005838:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800583c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005840:	2b00      	cmp	r3, #0
 8005842:	d012      	beq.n	800586a <HAL_UART_IRQHandler+0x196>
 8005844:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005848:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800584c:	2b00      	cmp	r3, #0
 800584e:	d00c      	beq.n	800586a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005858:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005860:	f043 0220 	orr.w	r2, r3, #32
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005870:	2b00      	cmp	r3, #0
 8005872:	f000 823c 	beq.w	8005cee <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005876:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800587a:	f003 0320 	and.w	r3, r3, #32
 800587e:	2b00      	cmp	r3, #0
 8005880:	d013      	beq.n	80058aa <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005882:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005886:	f003 0320 	and.w	r3, r3, #32
 800588a:	2b00      	cmp	r3, #0
 800588c:	d105      	bne.n	800589a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800588e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005892:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005896:	2b00      	cmp	r3, #0
 8005898:	d007      	beq.n	80058aa <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d003      	beq.n	80058aa <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058a6:	6878      	ldr	r0, [r7, #4]
 80058a8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80058b0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	689b      	ldr	r3, [r3, #8]
 80058ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058be:	2b40      	cmp	r3, #64	; 0x40
 80058c0:	d005      	beq.n	80058ce <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80058c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80058c6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d04f      	beq.n	800596e <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80058ce:	6878      	ldr	r0, [r7, #4]
 80058d0:	f000 ffe4 	bl	800689c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	689b      	ldr	r3, [r3, #8]
 80058da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058de:	2b40      	cmp	r3, #64	; 0x40
 80058e0:	d141      	bne.n	8005966 <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	3308      	adds	r3, #8
 80058e8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80058f0:	e853 3f00 	ldrex	r3, [r3]
 80058f4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80058f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80058fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005900:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	3308      	adds	r3, #8
 800590a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800590e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005912:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005916:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800591a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800591e:	e841 2300 	strex	r3, r2, [r1]
 8005922:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005926:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800592a:	2b00      	cmp	r3, #0
 800592c:	d1d9      	bne.n	80058e2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005932:	2b00      	cmp	r3, #0
 8005934:	d013      	beq.n	800595e <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800593a:	4a14      	ldr	r2, [pc, #80]	; (800598c <HAL_UART_IRQHandler+0x2b8>)
 800593c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005942:	4618      	mov	r0, r3
 8005944:	f7fc ff2b 	bl	800279e <HAL_DMA_Abort_IT>
 8005948:	4603      	mov	r3, r0
 800594a:	2b00      	cmp	r3, #0
 800594c:	d017      	beq.n	800597e <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005952:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005954:	687a      	ldr	r2, [r7, #4]
 8005956:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8005958:	4610      	mov	r0, r2
 800595a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800595c:	e00f      	b.n	800597e <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800595e:	6878      	ldr	r0, [r7, #4]
 8005960:	f000 f9da 	bl	8005d18 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005964:	e00b      	b.n	800597e <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005966:	6878      	ldr	r0, [r7, #4]
 8005968:	f000 f9d6 	bl	8005d18 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800596c:	e007      	b.n	800597e <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800596e:	6878      	ldr	r0, [r7, #4]
 8005970:	f000 f9d2 	bl	8005d18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2200      	movs	r2, #0
 8005978:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800597c:	e1b7      	b.n	8005cee <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800597e:	bf00      	nop
    return;
 8005980:	e1b5      	b.n	8005cee <HAL_UART_IRQHandler+0x61a>
 8005982:	bf00      	nop
 8005984:	10000001 	.word	0x10000001
 8005988:	04000120 	.word	0x04000120
 800598c:	08006969 	.word	0x08006969

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005994:	2b01      	cmp	r3, #1
 8005996:	f040 814a 	bne.w	8005c2e <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800599a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800599e:	f003 0310 	and.w	r3, r3, #16
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	f000 8143 	beq.w	8005c2e <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80059a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80059ac:	f003 0310 	and.w	r3, r3, #16
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	f000 813c 	beq.w	8005c2e <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	2210      	movs	r2, #16
 80059bc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	689b      	ldr	r3, [r3, #8]
 80059c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059c8:	2b40      	cmp	r3, #64	; 0x40
 80059ca:	f040 80b5 	bne.w	8005b38 <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	685b      	ldr	r3, [r3, #4]
 80059d6:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80059da:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80059de:	2b00      	cmp	r3, #0
 80059e0:	f000 8187 	beq.w	8005cf2 <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80059ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80059ee:	429a      	cmp	r2, r3
 80059f0:	f080 817f 	bcs.w	8005cf2 <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80059fa:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f003 0320 	and.w	r3, r3, #32
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	f040 8086 	bne.w	8005b1c <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a18:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005a1c:	e853 3f00 	ldrex	r3, [r3]
 8005a20:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005a24:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005a28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a2c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	461a      	mov	r2, r3
 8005a36:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005a3a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005a3e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a42:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005a46:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005a4a:	e841 2300 	strex	r3, r2, [r1]
 8005a4e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005a52:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d1da      	bne.n	8005a10 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	3308      	adds	r3, #8
 8005a60:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a62:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005a64:	e853 3f00 	ldrex	r3, [r3]
 8005a68:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005a6a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005a6c:	f023 0301 	bic.w	r3, r3, #1
 8005a70:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	3308      	adds	r3, #8
 8005a7a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005a7e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005a82:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a84:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005a86:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005a8a:	e841 2300 	strex	r3, r2, [r1]
 8005a8e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005a90:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d1e1      	bne.n	8005a5a <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	3308      	adds	r3, #8
 8005a9c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a9e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005aa0:	e853 3f00 	ldrex	r3, [r3]
 8005aa4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005aa6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005aa8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005aac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	3308      	adds	r3, #8
 8005ab6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005aba:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005abc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005abe:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005ac0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005ac2:	e841 2300 	strex	r3, r2, [r1]
 8005ac6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005ac8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d1e3      	bne.n	8005a96 <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2220      	movs	r2, #32
 8005ad2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2200      	movs	r2, #0
 8005ada:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ae2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ae4:	e853 3f00 	ldrex	r3, [r3]
 8005ae8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005aea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005aec:	f023 0310 	bic.w	r3, r3, #16
 8005af0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	461a      	mov	r2, r3
 8005afa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005afe:	65bb      	str	r3, [r7, #88]	; 0x58
 8005b00:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b02:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005b04:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005b06:	e841 2300 	strex	r3, r2, [r1]
 8005b0a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005b0c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d1e4      	bne.n	8005adc <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005b16:	4618      	mov	r0, r3
 8005b18:	f7fc fde8 	bl	80026ec <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005b28:	b29b      	uxth	r3, r3
 8005b2a:	1ad3      	subs	r3, r2, r3
 8005b2c:	b29b      	uxth	r3, r3
 8005b2e:	4619      	mov	r1, r3
 8005b30:	6878      	ldr	r0, [r7, #4]
 8005b32:	f000 f8fb 	bl	8005d2c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005b36:	e0dc      	b.n	8005cf2 <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005b44:	b29b      	uxth	r3, r3
 8005b46:	1ad3      	subs	r3, r2, r3
 8005b48:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005b52:	b29b      	uxth	r3, r3
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	f000 80ce 	beq.w	8005cf6 <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 8005b5a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	f000 80c9 	beq.w	8005cf6 <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b6c:	e853 3f00 	ldrex	r3, [r3]
 8005b70:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005b72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b74:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005b78:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	461a      	mov	r2, r3
 8005b82:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005b86:	647b      	str	r3, [r7, #68]	; 0x44
 8005b88:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b8a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005b8c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005b8e:	e841 2300 	strex	r3, r2, [r1]
 8005b92:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005b94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d1e4      	bne.n	8005b64 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	3308      	adds	r3, #8
 8005ba0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ba4:	e853 3f00 	ldrex	r3, [r3]
 8005ba8:	623b      	str	r3, [r7, #32]
   return(result);
 8005baa:	6a3b      	ldr	r3, [r7, #32]
 8005bac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005bb0:	f023 0301 	bic.w	r3, r3, #1
 8005bb4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	3308      	adds	r3, #8
 8005bbe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005bc2:	633a      	str	r2, [r7, #48]	; 0x30
 8005bc4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bc6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005bc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005bca:	e841 2300 	strex	r3, r2, [r1]
 8005bce:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005bd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d1e1      	bne.n	8005b9a <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2220      	movs	r2, #32
 8005bda:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2200      	movs	r2, #0
 8005be2:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2200      	movs	r2, #0
 8005be8:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bf0:	693b      	ldr	r3, [r7, #16]
 8005bf2:	e853 3f00 	ldrex	r3, [r3]
 8005bf6:	60fb      	str	r3, [r7, #12]
   return(result);
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	f023 0310 	bic.w	r3, r3, #16
 8005bfe:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	461a      	mov	r2, r3
 8005c08:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005c0c:	61fb      	str	r3, [r7, #28]
 8005c0e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c10:	69b9      	ldr	r1, [r7, #24]
 8005c12:	69fa      	ldr	r2, [r7, #28]
 8005c14:	e841 2300 	strex	r3, r2, [r1]
 8005c18:	617b      	str	r3, [r7, #20]
   return(result);
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d1e4      	bne.n	8005bea <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005c20:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005c24:	4619      	mov	r1, r3
 8005c26:	6878      	ldr	r0, [r7, #4]
 8005c28:	f000 f880 	bl	8005d2c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005c2c:	e063      	b.n	8005cf6 <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005c2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c32:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d00e      	beq.n	8005c58 <HAL_UART_IRQHandler+0x584>
 8005c3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005c3e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d008      	beq.n	8005c58 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005c4e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005c50:	6878      	ldr	r0, [r7, #4]
 8005c52:	f001 fb27 	bl	80072a4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005c56:	e051      	b.n	8005cfc <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005c58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d014      	beq.n	8005c8e <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005c64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d105      	bne.n	8005c7c <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005c70:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005c74:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d008      	beq.n	8005c8e <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d03a      	beq.n	8005cfa <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c88:	6878      	ldr	r0, [r7, #4]
 8005c8a:	4798      	blx	r3
    }
    return;
 8005c8c:	e035      	b.n	8005cfa <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005c8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d009      	beq.n	8005cae <HAL_UART_IRQHandler+0x5da>
 8005c9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d003      	beq.n	8005cae <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 8005ca6:	6878      	ldr	r0, [r7, #4]
 8005ca8:	f000 fe74 	bl	8006994 <UART_EndTransmit_IT>
    return;
 8005cac:	e026      	b.n	8005cfc <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005cae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005cb2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d009      	beq.n	8005cce <HAL_UART_IRQHandler+0x5fa>
 8005cba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005cbe:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d003      	beq.n	8005cce <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005cc6:	6878      	ldr	r0, [r7, #4]
 8005cc8:	f001 fb00 	bl	80072cc <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005ccc:	e016      	b.n	8005cfc <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005cce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005cd2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d010      	beq.n	8005cfc <HAL_UART_IRQHandler+0x628>
 8005cda:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	da0c      	bge.n	8005cfc <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005ce2:	6878      	ldr	r0, [r7, #4]
 8005ce4:	f001 fae8 	bl	80072b8 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005ce8:	e008      	b.n	8005cfc <HAL_UART_IRQHandler+0x628>
      return;
 8005cea:	bf00      	nop
 8005cec:	e006      	b.n	8005cfc <HAL_UART_IRQHandler+0x628>
    return;
 8005cee:	bf00      	nop
 8005cf0:	e004      	b.n	8005cfc <HAL_UART_IRQHandler+0x628>
      return;
 8005cf2:	bf00      	nop
 8005cf4:	e002      	b.n	8005cfc <HAL_UART_IRQHandler+0x628>
      return;
 8005cf6:	bf00      	nop
 8005cf8:	e000      	b.n	8005cfc <HAL_UART_IRQHandler+0x628>
    return;
 8005cfa:	bf00      	nop
  }
}
 8005cfc:	37e8      	adds	r7, #232	; 0xe8
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	bd80      	pop	{r7, pc}
 8005d02:	bf00      	nop

08005d04 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005d04:	b480      	push	{r7}
 8005d06:	b083      	sub	sp, #12
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005d0c:	bf00      	nop
 8005d0e:	370c      	adds	r7, #12
 8005d10:	46bd      	mov	sp, r7
 8005d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d16:	4770      	bx	lr

08005d18 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b083      	sub	sp, #12
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005d20:	bf00      	nop
 8005d22:	370c      	adds	r7, #12
 8005d24:	46bd      	mov	sp, r7
 8005d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2a:	4770      	bx	lr

08005d2c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b083      	sub	sp, #12
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
 8005d34:	460b      	mov	r3, r1
 8005d36:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005d38:	bf00      	nop
 8005d3a:	370c      	adds	r7, #12
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d42:	4770      	bx	lr

08005d44 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d48:	b08c      	sub	sp, #48	; 0x30
 8005d4a:	af00      	add	r7, sp, #0
 8005d4c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005d4e:	2300      	movs	r3, #0
 8005d50:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005d54:	697b      	ldr	r3, [r7, #20]
 8005d56:	689a      	ldr	r2, [r3, #8]
 8005d58:	697b      	ldr	r3, [r7, #20]
 8005d5a:	691b      	ldr	r3, [r3, #16]
 8005d5c:	431a      	orrs	r2, r3
 8005d5e:	697b      	ldr	r3, [r7, #20]
 8005d60:	695b      	ldr	r3, [r3, #20]
 8005d62:	431a      	orrs	r2, r3
 8005d64:	697b      	ldr	r3, [r7, #20]
 8005d66:	69db      	ldr	r3, [r3, #28]
 8005d68:	4313      	orrs	r3, r2
 8005d6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005d6c:	697b      	ldr	r3, [r7, #20]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	681a      	ldr	r2, [r3, #0]
 8005d72:	4bab      	ldr	r3, [pc, #684]	; (8006020 <UART_SetConfig+0x2dc>)
 8005d74:	4013      	ands	r3, r2
 8005d76:	697a      	ldr	r2, [r7, #20]
 8005d78:	6812      	ldr	r2, [r2, #0]
 8005d7a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005d7c:	430b      	orrs	r3, r1
 8005d7e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d80:	697b      	ldr	r3, [r7, #20]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	685b      	ldr	r3, [r3, #4]
 8005d86:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005d8a:	697b      	ldr	r3, [r7, #20]
 8005d8c:	68da      	ldr	r2, [r3, #12]
 8005d8e:	697b      	ldr	r3, [r7, #20]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	430a      	orrs	r2, r1
 8005d94:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005d96:	697b      	ldr	r3, [r7, #20]
 8005d98:	699b      	ldr	r3, [r3, #24]
 8005d9a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005d9c:	697b      	ldr	r3, [r7, #20]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	4aa0      	ldr	r2, [pc, #640]	; (8006024 <UART_SetConfig+0x2e0>)
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d004      	beq.n	8005db0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005da6:	697b      	ldr	r3, [r7, #20]
 8005da8:	6a1b      	ldr	r3, [r3, #32]
 8005daa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005dac:	4313      	orrs	r3, r2
 8005dae:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005db0:	697b      	ldr	r3, [r7, #20]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	689b      	ldr	r3, [r3, #8]
 8005db6:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8005dba:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8005dbe:	697a      	ldr	r2, [r7, #20]
 8005dc0:	6812      	ldr	r2, [r2, #0]
 8005dc2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005dc4:	430b      	orrs	r3, r1
 8005dc6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005dc8:	697b      	ldr	r3, [r7, #20]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dce:	f023 010f 	bic.w	r1, r3, #15
 8005dd2:	697b      	ldr	r3, [r7, #20]
 8005dd4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005dd6:	697b      	ldr	r3, [r7, #20]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	430a      	orrs	r2, r1
 8005ddc:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005dde:	697b      	ldr	r3, [r7, #20]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	4a91      	ldr	r2, [pc, #580]	; (8006028 <UART_SetConfig+0x2e4>)
 8005de4:	4293      	cmp	r3, r2
 8005de6:	d125      	bne.n	8005e34 <UART_SetConfig+0xf0>
 8005de8:	4b90      	ldr	r3, [pc, #576]	; (800602c <UART_SetConfig+0x2e8>)
 8005dea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005dee:	f003 0303 	and.w	r3, r3, #3
 8005df2:	2b03      	cmp	r3, #3
 8005df4:	d81a      	bhi.n	8005e2c <UART_SetConfig+0xe8>
 8005df6:	a201      	add	r2, pc, #4	; (adr r2, 8005dfc <UART_SetConfig+0xb8>)
 8005df8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dfc:	08005e0d 	.word	0x08005e0d
 8005e00:	08005e1d 	.word	0x08005e1d
 8005e04:	08005e15 	.word	0x08005e15
 8005e08:	08005e25 	.word	0x08005e25
 8005e0c:	2301      	movs	r3, #1
 8005e0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e12:	e0d6      	b.n	8005fc2 <UART_SetConfig+0x27e>
 8005e14:	2302      	movs	r3, #2
 8005e16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e1a:	e0d2      	b.n	8005fc2 <UART_SetConfig+0x27e>
 8005e1c:	2304      	movs	r3, #4
 8005e1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e22:	e0ce      	b.n	8005fc2 <UART_SetConfig+0x27e>
 8005e24:	2308      	movs	r3, #8
 8005e26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e2a:	e0ca      	b.n	8005fc2 <UART_SetConfig+0x27e>
 8005e2c:	2310      	movs	r3, #16
 8005e2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e32:	e0c6      	b.n	8005fc2 <UART_SetConfig+0x27e>
 8005e34:	697b      	ldr	r3, [r7, #20]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	4a7d      	ldr	r2, [pc, #500]	; (8006030 <UART_SetConfig+0x2ec>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d138      	bne.n	8005eb0 <UART_SetConfig+0x16c>
 8005e3e:	4b7b      	ldr	r3, [pc, #492]	; (800602c <UART_SetConfig+0x2e8>)
 8005e40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e44:	f003 030c 	and.w	r3, r3, #12
 8005e48:	2b0c      	cmp	r3, #12
 8005e4a:	d82d      	bhi.n	8005ea8 <UART_SetConfig+0x164>
 8005e4c:	a201      	add	r2, pc, #4	; (adr r2, 8005e54 <UART_SetConfig+0x110>)
 8005e4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e52:	bf00      	nop
 8005e54:	08005e89 	.word	0x08005e89
 8005e58:	08005ea9 	.word	0x08005ea9
 8005e5c:	08005ea9 	.word	0x08005ea9
 8005e60:	08005ea9 	.word	0x08005ea9
 8005e64:	08005e99 	.word	0x08005e99
 8005e68:	08005ea9 	.word	0x08005ea9
 8005e6c:	08005ea9 	.word	0x08005ea9
 8005e70:	08005ea9 	.word	0x08005ea9
 8005e74:	08005e91 	.word	0x08005e91
 8005e78:	08005ea9 	.word	0x08005ea9
 8005e7c:	08005ea9 	.word	0x08005ea9
 8005e80:	08005ea9 	.word	0x08005ea9
 8005e84:	08005ea1 	.word	0x08005ea1
 8005e88:	2300      	movs	r3, #0
 8005e8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e8e:	e098      	b.n	8005fc2 <UART_SetConfig+0x27e>
 8005e90:	2302      	movs	r3, #2
 8005e92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e96:	e094      	b.n	8005fc2 <UART_SetConfig+0x27e>
 8005e98:	2304      	movs	r3, #4
 8005e9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e9e:	e090      	b.n	8005fc2 <UART_SetConfig+0x27e>
 8005ea0:	2308      	movs	r3, #8
 8005ea2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005ea6:	e08c      	b.n	8005fc2 <UART_SetConfig+0x27e>
 8005ea8:	2310      	movs	r3, #16
 8005eaa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005eae:	e088      	b.n	8005fc2 <UART_SetConfig+0x27e>
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	4a5f      	ldr	r2, [pc, #380]	; (8006034 <UART_SetConfig+0x2f0>)
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	d125      	bne.n	8005f06 <UART_SetConfig+0x1c2>
 8005eba:	4b5c      	ldr	r3, [pc, #368]	; (800602c <UART_SetConfig+0x2e8>)
 8005ebc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ec0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005ec4:	2b30      	cmp	r3, #48	; 0x30
 8005ec6:	d016      	beq.n	8005ef6 <UART_SetConfig+0x1b2>
 8005ec8:	2b30      	cmp	r3, #48	; 0x30
 8005eca:	d818      	bhi.n	8005efe <UART_SetConfig+0x1ba>
 8005ecc:	2b20      	cmp	r3, #32
 8005ece:	d00a      	beq.n	8005ee6 <UART_SetConfig+0x1a2>
 8005ed0:	2b20      	cmp	r3, #32
 8005ed2:	d814      	bhi.n	8005efe <UART_SetConfig+0x1ba>
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d002      	beq.n	8005ede <UART_SetConfig+0x19a>
 8005ed8:	2b10      	cmp	r3, #16
 8005eda:	d008      	beq.n	8005eee <UART_SetConfig+0x1aa>
 8005edc:	e00f      	b.n	8005efe <UART_SetConfig+0x1ba>
 8005ede:	2300      	movs	r3, #0
 8005ee0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005ee4:	e06d      	b.n	8005fc2 <UART_SetConfig+0x27e>
 8005ee6:	2302      	movs	r3, #2
 8005ee8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005eec:	e069      	b.n	8005fc2 <UART_SetConfig+0x27e>
 8005eee:	2304      	movs	r3, #4
 8005ef0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005ef4:	e065      	b.n	8005fc2 <UART_SetConfig+0x27e>
 8005ef6:	2308      	movs	r3, #8
 8005ef8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005efc:	e061      	b.n	8005fc2 <UART_SetConfig+0x27e>
 8005efe:	2310      	movs	r3, #16
 8005f00:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f04:	e05d      	b.n	8005fc2 <UART_SetConfig+0x27e>
 8005f06:	697b      	ldr	r3, [r7, #20]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4a4b      	ldr	r2, [pc, #300]	; (8006038 <UART_SetConfig+0x2f4>)
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d125      	bne.n	8005f5c <UART_SetConfig+0x218>
 8005f10:	4b46      	ldr	r3, [pc, #280]	; (800602c <UART_SetConfig+0x2e8>)
 8005f12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f16:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005f1a:	2bc0      	cmp	r3, #192	; 0xc0
 8005f1c:	d016      	beq.n	8005f4c <UART_SetConfig+0x208>
 8005f1e:	2bc0      	cmp	r3, #192	; 0xc0
 8005f20:	d818      	bhi.n	8005f54 <UART_SetConfig+0x210>
 8005f22:	2b80      	cmp	r3, #128	; 0x80
 8005f24:	d00a      	beq.n	8005f3c <UART_SetConfig+0x1f8>
 8005f26:	2b80      	cmp	r3, #128	; 0x80
 8005f28:	d814      	bhi.n	8005f54 <UART_SetConfig+0x210>
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d002      	beq.n	8005f34 <UART_SetConfig+0x1f0>
 8005f2e:	2b40      	cmp	r3, #64	; 0x40
 8005f30:	d008      	beq.n	8005f44 <UART_SetConfig+0x200>
 8005f32:	e00f      	b.n	8005f54 <UART_SetConfig+0x210>
 8005f34:	2300      	movs	r3, #0
 8005f36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f3a:	e042      	b.n	8005fc2 <UART_SetConfig+0x27e>
 8005f3c:	2302      	movs	r3, #2
 8005f3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f42:	e03e      	b.n	8005fc2 <UART_SetConfig+0x27e>
 8005f44:	2304      	movs	r3, #4
 8005f46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f4a:	e03a      	b.n	8005fc2 <UART_SetConfig+0x27e>
 8005f4c:	2308      	movs	r3, #8
 8005f4e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f52:	e036      	b.n	8005fc2 <UART_SetConfig+0x27e>
 8005f54:	2310      	movs	r3, #16
 8005f56:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f5a:	e032      	b.n	8005fc2 <UART_SetConfig+0x27e>
 8005f5c:	697b      	ldr	r3, [r7, #20]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	4a30      	ldr	r2, [pc, #192]	; (8006024 <UART_SetConfig+0x2e0>)
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d12a      	bne.n	8005fbc <UART_SetConfig+0x278>
 8005f66:	4b31      	ldr	r3, [pc, #196]	; (800602c <UART_SetConfig+0x2e8>)
 8005f68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f6c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005f70:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005f74:	d01a      	beq.n	8005fac <UART_SetConfig+0x268>
 8005f76:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005f7a:	d81b      	bhi.n	8005fb4 <UART_SetConfig+0x270>
 8005f7c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005f80:	d00c      	beq.n	8005f9c <UART_SetConfig+0x258>
 8005f82:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005f86:	d815      	bhi.n	8005fb4 <UART_SetConfig+0x270>
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d003      	beq.n	8005f94 <UART_SetConfig+0x250>
 8005f8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f90:	d008      	beq.n	8005fa4 <UART_SetConfig+0x260>
 8005f92:	e00f      	b.n	8005fb4 <UART_SetConfig+0x270>
 8005f94:	2300      	movs	r3, #0
 8005f96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f9a:	e012      	b.n	8005fc2 <UART_SetConfig+0x27e>
 8005f9c:	2302      	movs	r3, #2
 8005f9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005fa2:	e00e      	b.n	8005fc2 <UART_SetConfig+0x27e>
 8005fa4:	2304      	movs	r3, #4
 8005fa6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005faa:	e00a      	b.n	8005fc2 <UART_SetConfig+0x27e>
 8005fac:	2308      	movs	r3, #8
 8005fae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005fb2:	e006      	b.n	8005fc2 <UART_SetConfig+0x27e>
 8005fb4:	2310      	movs	r3, #16
 8005fb6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005fba:	e002      	b.n	8005fc2 <UART_SetConfig+0x27e>
 8005fbc:	2310      	movs	r3, #16
 8005fbe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005fc2:	697b      	ldr	r3, [r7, #20]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4a17      	ldr	r2, [pc, #92]	; (8006024 <UART_SetConfig+0x2e0>)
 8005fc8:	4293      	cmp	r3, r2
 8005fca:	f040 80a8 	bne.w	800611e <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005fce:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005fd2:	2b08      	cmp	r3, #8
 8005fd4:	d834      	bhi.n	8006040 <UART_SetConfig+0x2fc>
 8005fd6:	a201      	add	r2, pc, #4	; (adr r2, 8005fdc <UART_SetConfig+0x298>)
 8005fd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fdc:	08006001 	.word	0x08006001
 8005fe0:	08006041 	.word	0x08006041
 8005fe4:	08006009 	.word	0x08006009
 8005fe8:	08006041 	.word	0x08006041
 8005fec:	0800600f 	.word	0x0800600f
 8005ff0:	08006041 	.word	0x08006041
 8005ff4:	08006041 	.word	0x08006041
 8005ff8:	08006041 	.word	0x08006041
 8005ffc:	08006017 	.word	0x08006017
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006000:	f7fd fb34 	bl	800366c <HAL_RCC_GetPCLK1Freq>
 8006004:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006006:	e021      	b.n	800604c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006008:	4b0c      	ldr	r3, [pc, #48]	; (800603c <UART_SetConfig+0x2f8>)
 800600a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800600c:	e01e      	b.n	800604c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800600e:	f7fd fabf 	bl	8003590 <HAL_RCC_GetSysClockFreq>
 8006012:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006014:	e01a      	b.n	800604c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006016:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800601a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800601c:	e016      	b.n	800604c <UART_SetConfig+0x308>
 800601e:	bf00      	nop
 8006020:	cfff69f3 	.word	0xcfff69f3
 8006024:	40008000 	.word	0x40008000
 8006028:	40013800 	.word	0x40013800
 800602c:	40021000 	.word	0x40021000
 8006030:	40004400 	.word	0x40004400
 8006034:	40004800 	.word	0x40004800
 8006038:	40004c00 	.word	0x40004c00
 800603c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8006040:	2300      	movs	r3, #0
 8006042:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8006044:	2301      	movs	r3, #1
 8006046:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800604a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800604c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800604e:	2b00      	cmp	r3, #0
 8006050:	f000 812a 	beq.w	80062a8 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006054:	697b      	ldr	r3, [r7, #20]
 8006056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006058:	4a9e      	ldr	r2, [pc, #632]	; (80062d4 <UART_SetConfig+0x590>)
 800605a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800605e:	461a      	mov	r2, r3
 8006060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006062:	fbb3 f3f2 	udiv	r3, r3, r2
 8006066:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006068:	697b      	ldr	r3, [r7, #20]
 800606a:	685a      	ldr	r2, [r3, #4]
 800606c:	4613      	mov	r3, r2
 800606e:	005b      	lsls	r3, r3, #1
 8006070:	4413      	add	r3, r2
 8006072:	69ba      	ldr	r2, [r7, #24]
 8006074:	429a      	cmp	r2, r3
 8006076:	d305      	bcc.n	8006084 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006078:	697b      	ldr	r3, [r7, #20]
 800607a:	685b      	ldr	r3, [r3, #4]
 800607c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800607e:	69ba      	ldr	r2, [r7, #24]
 8006080:	429a      	cmp	r2, r3
 8006082:	d903      	bls.n	800608c <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8006084:	2301      	movs	r3, #1
 8006086:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800608a:	e10d      	b.n	80062a8 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800608c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800608e:	2200      	movs	r2, #0
 8006090:	60bb      	str	r3, [r7, #8]
 8006092:	60fa      	str	r2, [r7, #12]
 8006094:	697b      	ldr	r3, [r7, #20]
 8006096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006098:	4a8e      	ldr	r2, [pc, #568]	; (80062d4 <UART_SetConfig+0x590>)
 800609a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800609e:	b29b      	uxth	r3, r3
 80060a0:	2200      	movs	r2, #0
 80060a2:	603b      	str	r3, [r7, #0]
 80060a4:	607a      	str	r2, [r7, #4]
 80060a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80060aa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80060ae:	f7fa f917 	bl	80002e0 <__aeabi_uldivmod>
 80060b2:	4602      	mov	r2, r0
 80060b4:	460b      	mov	r3, r1
 80060b6:	4610      	mov	r0, r2
 80060b8:	4619      	mov	r1, r3
 80060ba:	f04f 0200 	mov.w	r2, #0
 80060be:	f04f 0300 	mov.w	r3, #0
 80060c2:	020b      	lsls	r3, r1, #8
 80060c4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80060c8:	0202      	lsls	r2, r0, #8
 80060ca:	6979      	ldr	r1, [r7, #20]
 80060cc:	6849      	ldr	r1, [r1, #4]
 80060ce:	0849      	lsrs	r1, r1, #1
 80060d0:	2000      	movs	r0, #0
 80060d2:	460c      	mov	r4, r1
 80060d4:	4605      	mov	r5, r0
 80060d6:	eb12 0804 	adds.w	r8, r2, r4
 80060da:	eb43 0905 	adc.w	r9, r3, r5
 80060de:	697b      	ldr	r3, [r7, #20]
 80060e0:	685b      	ldr	r3, [r3, #4]
 80060e2:	2200      	movs	r2, #0
 80060e4:	469a      	mov	sl, r3
 80060e6:	4693      	mov	fp, r2
 80060e8:	4652      	mov	r2, sl
 80060ea:	465b      	mov	r3, fp
 80060ec:	4640      	mov	r0, r8
 80060ee:	4649      	mov	r1, r9
 80060f0:	f7fa f8f6 	bl	80002e0 <__aeabi_uldivmod>
 80060f4:	4602      	mov	r2, r0
 80060f6:	460b      	mov	r3, r1
 80060f8:	4613      	mov	r3, r2
 80060fa:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80060fc:	6a3b      	ldr	r3, [r7, #32]
 80060fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006102:	d308      	bcc.n	8006116 <UART_SetConfig+0x3d2>
 8006104:	6a3b      	ldr	r3, [r7, #32]
 8006106:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800610a:	d204      	bcs.n	8006116 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800610c:	697b      	ldr	r3, [r7, #20]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	6a3a      	ldr	r2, [r7, #32]
 8006112:	60da      	str	r2, [r3, #12]
 8006114:	e0c8      	b.n	80062a8 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8006116:	2301      	movs	r3, #1
 8006118:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800611c:	e0c4      	b.n	80062a8 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800611e:	697b      	ldr	r3, [r7, #20]
 8006120:	69db      	ldr	r3, [r3, #28]
 8006122:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006126:	d167      	bne.n	80061f8 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8006128:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800612c:	2b08      	cmp	r3, #8
 800612e:	d828      	bhi.n	8006182 <UART_SetConfig+0x43e>
 8006130:	a201      	add	r2, pc, #4	; (adr r2, 8006138 <UART_SetConfig+0x3f4>)
 8006132:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006136:	bf00      	nop
 8006138:	0800615d 	.word	0x0800615d
 800613c:	08006165 	.word	0x08006165
 8006140:	0800616d 	.word	0x0800616d
 8006144:	08006183 	.word	0x08006183
 8006148:	08006173 	.word	0x08006173
 800614c:	08006183 	.word	0x08006183
 8006150:	08006183 	.word	0x08006183
 8006154:	08006183 	.word	0x08006183
 8006158:	0800617b 	.word	0x0800617b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800615c:	f7fd fa86 	bl	800366c <HAL_RCC_GetPCLK1Freq>
 8006160:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006162:	e014      	b.n	800618e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006164:	f7fd fa98 	bl	8003698 <HAL_RCC_GetPCLK2Freq>
 8006168:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800616a:	e010      	b.n	800618e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800616c:	4b5a      	ldr	r3, [pc, #360]	; (80062d8 <UART_SetConfig+0x594>)
 800616e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006170:	e00d      	b.n	800618e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006172:	f7fd fa0d 	bl	8003590 <HAL_RCC_GetSysClockFreq>
 8006176:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006178:	e009      	b.n	800618e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800617a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800617e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006180:	e005      	b.n	800618e <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8006182:	2300      	movs	r3, #0
 8006184:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8006186:	2301      	movs	r3, #1
 8006188:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800618c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800618e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006190:	2b00      	cmp	r3, #0
 8006192:	f000 8089 	beq.w	80062a8 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006196:	697b      	ldr	r3, [r7, #20]
 8006198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800619a:	4a4e      	ldr	r2, [pc, #312]	; (80062d4 <UART_SetConfig+0x590>)
 800619c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80061a0:	461a      	mov	r2, r3
 80061a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061a4:	fbb3 f3f2 	udiv	r3, r3, r2
 80061a8:	005a      	lsls	r2, r3, #1
 80061aa:	697b      	ldr	r3, [r7, #20]
 80061ac:	685b      	ldr	r3, [r3, #4]
 80061ae:	085b      	lsrs	r3, r3, #1
 80061b0:	441a      	add	r2, r3
 80061b2:	697b      	ldr	r3, [r7, #20]
 80061b4:	685b      	ldr	r3, [r3, #4]
 80061b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80061ba:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80061bc:	6a3b      	ldr	r3, [r7, #32]
 80061be:	2b0f      	cmp	r3, #15
 80061c0:	d916      	bls.n	80061f0 <UART_SetConfig+0x4ac>
 80061c2:	6a3b      	ldr	r3, [r7, #32]
 80061c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80061c8:	d212      	bcs.n	80061f0 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80061ca:	6a3b      	ldr	r3, [r7, #32]
 80061cc:	b29b      	uxth	r3, r3
 80061ce:	f023 030f 	bic.w	r3, r3, #15
 80061d2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80061d4:	6a3b      	ldr	r3, [r7, #32]
 80061d6:	085b      	lsrs	r3, r3, #1
 80061d8:	b29b      	uxth	r3, r3
 80061da:	f003 0307 	and.w	r3, r3, #7
 80061de:	b29a      	uxth	r2, r3
 80061e0:	8bfb      	ldrh	r3, [r7, #30]
 80061e2:	4313      	orrs	r3, r2
 80061e4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80061e6:	697b      	ldr	r3, [r7, #20]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	8bfa      	ldrh	r2, [r7, #30]
 80061ec:	60da      	str	r2, [r3, #12]
 80061ee:	e05b      	b.n	80062a8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80061f0:	2301      	movs	r3, #1
 80061f2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80061f6:	e057      	b.n	80062a8 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 80061f8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80061fc:	2b08      	cmp	r3, #8
 80061fe:	d828      	bhi.n	8006252 <UART_SetConfig+0x50e>
 8006200:	a201      	add	r2, pc, #4	; (adr r2, 8006208 <UART_SetConfig+0x4c4>)
 8006202:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006206:	bf00      	nop
 8006208:	0800622d 	.word	0x0800622d
 800620c:	08006235 	.word	0x08006235
 8006210:	0800623d 	.word	0x0800623d
 8006214:	08006253 	.word	0x08006253
 8006218:	08006243 	.word	0x08006243
 800621c:	08006253 	.word	0x08006253
 8006220:	08006253 	.word	0x08006253
 8006224:	08006253 	.word	0x08006253
 8006228:	0800624b 	.word	0x0800624b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800622c:	f7fd fa1e 	bl	800366c <HAL_RCC_GetPCLK1Freq>
 8006230:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006232:	e014      	b.n	800625e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006234:	f7fd fa30 	bl	8003698 <HAL_RCC_GetPCLK2Freq>
 8006238:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800623a:	e010      	b.n	800625e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800623c:	4b26      	ldr	r3, [pc, #152]	; (80062d8 <UART_SetConfig+0x594>)
 800623e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006240:	e00d      	b.n	800625e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006242:	f7fd f9a5 	bl	8003590 <HAL_RCC_GetSysClockFreq>
 8006246:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006248:	e009      	b.n	800625e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800624a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800624e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006250:	e005      	b.n	800625e <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8006252:	2300      	movs	r3, #0
 8006254:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8006256:	2301      	movs	r3, #1
 8006258:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800625c:	bf00      	nop
    }

    if (pclk != 0U)
 800625e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006260:	2b00      	cmp	r3, #0
 8006262:	d021      	beq.n	80062a8 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006264:	697b      	ldr	r3, [r7, #20]
 8006266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006268:	4a1a      	ldr	r2, [pc, #104]	; (80062d4 <UART_SetConfig+0x590>)
 800626a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800626e:	461a      	mov	r2, r3
 8006270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006272:	fbb3 f2f2 	udiv	r2, r3, r2
 8006276:	697b      	ldr	r3, [r7, #20]
 8006278:	685b      	ldr	r3, [r3, #4]
 800627a:	085b      	lsrs	r3, r3, #1
 800627c:	441a      	add	r2, r3
 800627e:	697b      	ldr	r3, [r7, #20]
 8006280:	685b      	ldr	r3, [r3, #4]
 8006282:	fbb2 f3f3 	udiv	r3, r2, r3
 8006286:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006288:	6a3b      	ldr	r3, [r7, #32]
 800628a:	2b0f      	cmp	r3, #15
 800628c:	d909      	bls.n	80062a2 <UART_SetConfig+0x55e>
 800628e:	6a3b      	ldr	r3, [r7, #32]
 8006290:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006294:	d205      	bcs.n	80062a2 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006296:	6a3b      	ldr	r3, [r7, #32]
 8006298:	b29a      	uxth	r2, r3
 800629a:	697b      	ldr	r3, [r7, #20]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	60da      	str	r2, [r3, #12]
 80062a0:	e002      	b.n	80062a8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80062a2:	2301      	movs	r3, #1
 80062a4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80062a8:	697b      	ldr	r3, [r7, #20]
 80062aa:	2201      	movs	r2, #1
 80062ac:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80062b0:	697b      	ldr	r3, [r7, #20]
 80062b2:	2201      	movs	r2, #1
 80062b4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80062b8:	697b      	ldr	r3, [r7, #20]
 80062ba:	2200      	movs	r2, #0
 80062bc:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80062be:	697b      	ldr	r3, [r7, #20]
 80062c0:	2200      	movs	r2, #0
 80062c2:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80062c4:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 80062c8:	4618      	mov	r0, r3
 80062ca:	3730      	adds	r7, #48	; 0x30
 80062cc:	46bd      	mov	sp, r7
 80062ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80062d2:	bf00      	nop
 80062d4:	08008b5c 	.word	0x08008b5c
 80062d8:	00f42400 	.word	0x00f42400

080062dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80062dc:	b480      	push	{r7}
 80062de:	b083      	sub	sp, #12
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062e8:	f003 0301 	and.w	r3, r3, #1
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d00a      	beq.n	8006306 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	685b      	ldr	r3, [r3, #4]
 80062f6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	430a      	orrs	r2, r1
 8006304:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800630a:	f003 0302 	and.w	r3, r3, #2
 800630e:	2b00      	cmp	r3, #0
 8006310:	d00a      	beq.n	8006328 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	685b      	ldr	r3, [r3, #4]
 8006318:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	430a      	orrs	r2, r1
 8006326:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800632c:	f003 0304 	and.w	r3, r3, #4
 8006330:	2b00      	cmp	r3, #0
 8006332:	d00a      	beq.n	800634a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	685b      	ldr	r3, [r3, #4]
 800633a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	430a      	orrs	r2, r1
 8006348:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800634e:	f003 0308 	and.w	r3, r3, #8
 8006352:	2b00      	cmp	r3, #0
 8006354:	d00a      	beq.n	800636c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	685b      	ldr	r3, [r3, #4]
 800635c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	430a      	orrs	r2, r1
 800636a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006370:	f003 0310 	and.w	r3, r3, #16
 8006374:	2b00      	cmp	r3, #0
 8006376:	d00a      	beq.n	800638e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	689b      	ldr	r3, [r3, #8]
 800637e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	430a      	orrs	r2, r1
 800638c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006392:	f003 0320 	and.w	r3, r3, #32
 8006396:	2b00      	cmp	r3, #0
 8006398:	d00a      	beq.n	80063b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	689b      	ldr	r3, [r3, #8]
 80063a0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	430a      	orrs	r2, r1
 80063ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d01a      	beq.n	80063f2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	685b      	ldr	r3, [r3, #4]
 80063c2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	430a      	orrs	r2, r1
 80063d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063d6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80063da:	d10a      	bne.n	80063f2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	685b      	ldr	r3, [r3, #4]
 80063e2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	430a      	orrs	r2, r1
 80063f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d00a      	beq.n	8006414 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	685b      	ldr	r3, [r3, #4]
 8006404:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	430a      	orrs	r2, r1
 8006412:	605a      	str	r2, [r3, #4]
  }
}
 8006414:	bf00      	nop
 8006416:	370c      	adds	r7, #12
 8006418:	46bd      	mov	sp, r7
 800641a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641e:	4770      	bx	lr

08006420 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006420:	b580      	push	{r7, lr}
 8006422:	b086      	sub	sp, #24
 8006424:	af02      	add	r7, sp, #8
 8006426:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2200      	movs	r2, #0
 800642c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006430:	f7fb f830 	bl	8001494 <HAL_GetTick>
 8006434:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f003 0308 	and.w	r3, r3, #8
 8006440:	2b08      	cmp	r3, #8
 8006442:	d10e      	bne.n	8006462 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006444:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006448:	9300      	str	r3, [sp, #0]
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	2200      	movs	r2, #0
 800644e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006452:	6878      	ldr	r0, [r7, #4]
 8006454:	f000 f82f 	bl	80064b6 <UART_WaitOnFlagUntilTimeout>
 8006458:	4603      	mov	r3, r0
 800645a:	2b00      	cmp	r3, #0
 800645c:	d001      	beq.n	8006462 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800645e:	2303      	movs	r3, #3
 8006460:	e025      	b.n	80064ae <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f003 0304 	and.w	r3, r3, #4
 800646c:	2b04      	cmp	r3, #4
 800646e:	d10e      	bne.n	800648e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006470:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006474:	9300      	str	r3, [sp, #0]
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	2200      	movs	r2, #0
 800647a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800647e:	6878      	ldr	r0, [r7, #4]
 8006480:	f000 f819 	bl	80064b6 <UART_WaitOnFlagUntilTimeout>
 8006484:	4603      	mov	r3, r0
 8006486:	2b00      	cmp	r3, #0
 8006488:	d001      	beq.n	800648e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800648a:	2303      	movs	r3, #3
 800648c:	e00f      	b.n	80064ae <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	2220      	movs	r2, #32
 8006492:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2220      	movs	r2, #32
 800649a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2200      	movs	r2, #0
 80064a2:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2200      	movs	r2, #0
 80064a8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80064ac:	2300      	movs	r3, #0
}
 80064ae:	4618      	mov	r0, r3
 80064b0:	3710      	adds	r7, #16
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bd80      	pop	{r7, pc}

080064b6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80064b6:	b580      	push	{r7, lr}
 80064b8:	b09c      	sub	sp, #112	; 0x70
 80064ba:	af00      	add	r7, sp, #0
 80064bc:	60f8      	str	r0, [r7, #12]
 80064be:	60b9      	str	r1, [r7, #8]
 80064c0:	603b      	str	r3, [r7, #0]
 80064c2:	4613      	mov	r3, r2
 80064c4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80064c6:	e0a9      	b.n	800661c <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80064c8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80064ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064ce:	f000 80a5 	beq.w	800661c <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064d2:	f7fa ffdf 	bl	8001494 <HAL_GetTick>
 80064d6:	4602      	mov	r2, r0
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	1ad3      	subs	r3, r2, r3
 80064dc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80064de:	429a      	cmp	r2, r3
 80064e0:	d302      	bcc.n	80064e8 <UART_WaitOnFlagUntilTimeout+0x32>
 80064e2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d140      	bne.n	800656a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80064f0:	e853 3f00 	ldrex	r3, [r3]
 80064f4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80064f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80064f8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80064fc:	667b      	str	r3, [r7, #100]	; 0x64
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	461a      	mov	r2, r3
 8006504:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006506:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006508:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800650a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800650c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800650e:	e841 2300 	strex	r3, r2, [r1]
 8006512:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006514:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006516:	2b00      	cmp	r3, #0
 8006518:	d1e6      	bne.n	80064e8 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	3308      	adds	r3, #8
 8006520:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006522:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006524:	e853 3f00 	ldrex	r3, [r3]
 8006528:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800652a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800652c:	f023 0301 	bic.w	r3, r3, #1
 8006530:	663b      	str	r3, [r7, #96]	; 0x60
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	3308      	adds	r3, #8
 8006538:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800653a:	64ba      	str	r2, [r7, #72]	; 0x48
 800653c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800653e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006540:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006542:	e841 2300 	strex	r3, r2, [r1]
 8006546:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006548:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800654a:	2b00      	cmp	r3, #0
 800654c:	d1e5      	bne.n	800651a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	2220      	movs	r2, #32
 8006552:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	2220      	movs	r2, #32
 800655a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	2200      	movs	r2, #0
 8006562:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8006566:	2303      	movs	r3, #3
 8006568:	e069      	b.n	800663e <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f003 0304 	and.w	r3, r3, #4
 8006574:	2b00      	cmp	r3, #0
 8006576:	d051      	beq.n	800661c <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	69db      	ldr	r3, [r3, #28]
 800657e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006582:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006586:	d149      	bne.n	800661c <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006590:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006598:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800659a:	e853 3f00 	ldrex	r3, [r3]
 800659e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80065a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065a2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80065a6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	461a      	mov	r2, r3
 80065ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80065b0:	637b      	str	r3, [r7, #52]	; 0x34
 80065b2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065b4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80065b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80065b8:	e841 2300 	strex	r3, r2, [r1]
 80065bc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80065be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d1e6      	bne.n	8006592 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	3308      	adds	r3, #8
 80065ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065cc:	697b      	ldr	r3, [r7, #20]
 80065ce:	e853 3f00 	ldrex	r3, [r3]
 80065d2:	613b      	str	r3, [r7, #16]
   return(result);
 80065d4:	693b      	ldr	r3, [r7, #16]
 80065d6:	f023 0301 	bic.w	r3, r3, #1
 80065da:	66bb      	str	r3, [r7, #104]	; 0x68
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	3308      	adds	r3, #8
 80065e2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80065e4:	623a      	str	r2, [r7, #32]
 80065e6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065e8:	69f9      	ldr	r1, [r7, #28]
 80065ea:	6a3a      	ldr	r2, [r7, #32]
 80065ec:	e841 2300 	strex	r3, r2, [r1]
 80065f0:	61bb      	str	r3, [r7, #24]
   return(result);
 80065f2:	69bb      	ldr	r3, [r7, #24]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d1e5      	bne.n	80065c4 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	2220      	movs	r2, #32
 80065fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	2220      	movs	r2, #32
 8006604:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	2220      	movs	r2, #32
 800660c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	2200      	movs	r2, #0
 8006614:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8006618:	2303      	movs	r3, #3
 800661a:	e010      	b.n	800663e <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	69da      	ldr	r2, [r3, #28]
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	4013      	ands	r3, r2
 8006626:	68ba      	ldr	r2, [r7, #8]
 8006628:	429a      	cmp	r2, r3
 800662a:	bf0c      	ite	eq
 800662c:	2301      	moveq	r3, #1
 800662e:	2300      	movne	r3, #0
 8006630:	b2db      	uxtb	r3, r3
 8006632:	461a      	mov	r2, r3
 8006634:	79fb      	ldrb	r3, [r7, #7]
 8006636:	429a      	cmp	r2, r3
 8006638:	f43f af46 	beq.w	80064c8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800663c:	2300      	movs	r3, #0
}
 800663e:	4618      	mov	r0, r3
 8006640:	3770      	adds	r7, #112	; 0x70
 8006642:	46bd      	mov	sp, r7
 8006644:	bd80      	pop	{r7, pc}
	...

08006648 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006648:	b480      	push	{r7}
 800664a:	b0a3      	sub	sp, #140	; 0x8c
 800664c:	af00      	add	r7, sp, #0
 800664e:	60f8      	str	r0, [r7, #12]
 8006650:	60b9      	str	r1, [r7, #8]
 8006652:	4613      	mov	r3, r2
 8006654:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	68ba      	ldr	r2, [r7, #8]
 800665a:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	88fa      	ldrh	r2, [r7, #6]
 8006660:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	88fa      	ldrh	r2, [r7, #6]
 8006668:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	2200      	movs	r2, #0
 8006670:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	689b      	ldr	r3, [r3, #8]
 8006676:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800667a:	d10e      	bne.n	800669a <UART_Start_Receive_IT+0x52>
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	691b      	ldr	r3, [r3, #16]
 8006680:	2b00      	cmp	r3, #0
 8006682:	d105      	bne.n	8006690 <UART_Start_Receive_IT+0x48>
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	f240 12ff 	movw	r2, #511	; 0x1ff
 800668a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800668e:	e02d      	b.n	80066ec <UART_Start_Receive_IT+0xa4>
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	22ff      	movs	r2, #255	; 0xff
 8006694:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8006698:	e028      	b.n	80066ec <UART_Start_Receive_IT+0xa4>
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	689b      	ldr	r3, [r3, #8]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d10d      	bne.n	80066be <UART_Start_Receive_IT+0x76>
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	691b      	ldr	r3, [r3, #16]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d104      	bne.n	80066b4 <UART_Start_Receive_IT+0x6c>
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	22ff      	movs	r2, #255	; 0xff
 80066ae:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80066b2:	e01b      	b.n	80066ec <UART_Start_Receive_IT+0xa4>
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	227f      	movs	r2, #127	; 0x7f
 80066b8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80066bc:	e016      	b.n	80066ec <UART_Start_Receive_IT+0xa4>
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	689b      	ldr	r3, [r3, #8]
 80066c2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80066c6:	d10d      	bne.n	80066e4 <UART_Start_Receive_IT+0x9c>
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	691b      	ldr	r3, [r3, #16]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d104      	bne.n	80066da <UART_Start_Receive_IT+0x92>
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	227f      	movs	r2, #127	; 0x7f
 80066d4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80066d8:	e008      	b.n	80066ec <UART_Start_Receive_IT+0xa4>
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	223f      	movs	r2, #63	; 0x3f
 80066de:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80066e2:	e003      	b.n	80066ec <UART_Start_Receive_IT+0xa4>
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	2200      	movs	r2, #0
 80066e8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	2200      	movs	r2, #0
 80066f0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	2222      	movs	r2, #34	; 0x22
 80066f8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	3308      	adds	r3, #8
 8006702:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006704:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006706:	e853 3f00 	ldrex	r3, [r3]
 800670a:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 800670c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800670e:	f043 0301 	orr.w	r3, r3, #1
 8006712:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	3308      	adds	r3, #8
 800671c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8006720:	673a      	str	r2, [r7, #112]	; 0x70
 8006722:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006724:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8006726:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8006728:	e841 2300 	strex	r3, r2, [r1]
 800672c:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 800672e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006730:	2b00      	cmp	r3, #0
 8006732:	d1e3      	bne.n	80066fc <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006738:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800673c:	d153      	bne.n	80067e6 <UART_Start_Receive_IT+0x19e>
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8006744:	88fa      	ldrh	r2, [r7, #6]
 8006746:	429a      	cmp	r2, r3
 8006748:	d34d      	bcc.n	80067e6 <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	689b      	ldr	r3, [r3, #8]
 800674e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006752:	d107      	bne.n	8006764 <UART_Start_Receive_IT+0x11c>
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	691b      	ldr	r3, [r3, #16]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d103      	bne.n	8006764 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	4a4b      	ldr	r2, [pc, #300]	; (800688c <UART_Start_Receive_IT+0x244>)
 8006760:	671a      	str	r2, [r3, #112]	; 0x70
 8006762:	e002      	b.n	800676a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	4a4a      	ldr	r2, [pc, #296]	; (8006890 <UART_Start_Receive_IT+0x248>)
 8006768:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	2200      	movs	r2, #0
 800676e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	691b      	ldr	r3, [r3, #16]
 8006776:	2b00      	cmp	r3, #0
 8006778:	d01a      	beq.n	80067b0 <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006780:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006782:	e853 3f00 	ldrex	r3, [r3]
 8006786:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006788:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800678a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800678e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	461a      	mov	r2, r3
 8006798:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800679c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800679e:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067a0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80067a2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80067a4:	e841 2300 	strex	r3, r2, [r1]
 80067a8:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80067aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d1e4      	bne.n	800677a <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	3308      	adds	r3, #8
 80067b6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80067ba:	e853 3f00 	ldrex	r3, [r3]
 80067be:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80067c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80067c6:	67fb      	str	r3, [r7, #124]	; 0x7c
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	3308      	adds	r3, #8
 80067ce:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80067d0:	64ba      	str	r2, [r7, #72]	; 0x48
 80067d2:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067d4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80067d6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80067d8:	e841 2300 	strex	r3, r2, [r1]
 80067dc:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80067de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d1e5      	bne.n	80067b0 <UART_Start_Receive_IT+0x168>
 80067e4:	e04a      	b.n	800687c <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	689b      	ldr	r3, [r3, #8]
 80067ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80067ee:	d107      	bne.n	8006800 <UART_Start_Receive_IT+0x1b8>
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	691b      	ldr	r3, [r3, #16]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d103      	bne.n	8006800 <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	4a26      	ldr	r2, [pc, #152]	; (8006894 <UART_Start_Receive_IT+0x24c>)
 80067fc:	671a      	str	r2, [r3, #112]	; 0x70
 80067fe:	e002      	b.n	8006806 <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	4a25      	ldr	r2, [pc, #148]	; (8006898 <UART_Start_Receive_IT+0x250>)
 8006804:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	2200      	movs	r2, #0
 800680a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	691b      	ldr	r3, [r3, #16]
 8006812:	2b00      	cmp	r3, #0
 8006814:	d019      	beq.n	800684a <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800681c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800681e:	e853 3f00 	ldrex	r3, [r3]
 8006822:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006826:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800682a:	677b      	str	r3, [r7, #116]	; 0x74
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	461a      	mov	r2, r3
 8006832:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006834:	637b      	str	r3, [r7, #52]	; 0x34
 8006836:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006838:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800683a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800683c:	e841 2300 	strex	r3, r2, [r1]
 8006840:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006842:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006844:	2b00      	cmp	r3, #0
 8006846:	d1e6      	bne.n	8006816 <UART_Start_Receive_IT+0x1ce>
 8006848:	e018      	b.n	800687c <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006850:	697b      	ldr	r3, [r7, #20]
 8006852:	e853 3f00 	ldrex	r3, [r3]
 8006856:	613b      	str	r3, [r7, #16]
   return(result);
 8006858:	693b      	ldr	r3, [r7, #16]
 800685a:	f043 0320 	orr.w	r3, r3, #32
 800685e:	67bb      	str	r3, [r7, #120]	; 0x78
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	461a      	mov	r2, r3
 8006866:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006868:	623b      	str	r3, [r7, #32]
 800686a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800686c:	69f9      	ldr	r1, [r7, #28]
 800686e:	6a3a      	ldr	r2, [r7, #32]
 8006870:	e841 2300 	strex	r3, r2, [r1]
 8006874:	61bb      	str	r3, [r7, #24]
   return(result);
 8006876:	69bb      	ldr	r3, [r7, #24]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d1e6      	bne.n	800684a <UART_Start_Receive_IT+0x202>
    }  
  }
  return HAL_OK;
 800687c:	2300      	movs	r3, #0
}
 800687e:	4618      	mov	r0, r3
 8006880:	378c      	adds	r7, #140	; 0x8c
 8006882:	46bd      	mov	sp, r7
 8006884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006888:	4770      	bx	lr
 800688a:	bf00      	nop
 800688c:	08006fa5 	.word	0x08006fa5
 8006890:	08006cad 	.word	0x08006cad
 8006894:	08006b4b 	.word	0x08006b4b
 8006898:	080069eb 	.word	0x080069eb

0800689c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800689c:	b480      	push	{r7}
 800689e:	b095      	sub	sp, #84	; 0x54
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068ac:	e853 3f00 	ldrex	r3, [r3]
 80068b0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80068b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068b4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80068b8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	461a      	mov	r2, r3
 80068c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80068c2:	643b      	str	r3, [r7, #64]	; 0x40
 80068c4:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068c6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80068c8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80068ca:	e841 2300 	strex	r3, r2, [r1]
 80068ce:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80068d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d1e6      	bne.n	80068a4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	3308      	adds	r3, #8
 80068dc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068de:	6a3b      	ldr	r3, [r7, #32]
 80068e0:	e853 3f00 	ldrex	r3, [r3]
 80068e4:	61fb      	str	r3, [r7, #28]
   return(result);
 80068e6:	69fb      	ldr	r3, [r7, #28]
 80068e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80068ec:	f023 0301 	bic.w	r3, r3, #1
 80068f0:	64bb      	str	r3, [r7, #72]	; 0x48
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	3308      	adds	r3, #8
 80068f8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80068fa:	62fa      	str	r2, [r7, #44]	; 0x2c
 80068fc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068fe:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006900:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006902:	e841 2300 	strex	r3, r2, [r1]
 8006906:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800690a:	2b00      	cmp	r3, #0
 800690c:	d1e3      	bne.n	80068d6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006912:	2b01      	cmp	r3, #1
 8006914:	d118      	bne.n	8006948 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	e853 3f00 	ldrex	r3, [r3]
 8006922:	60bb      	str	r3, [r7, #8]
   return(result);
 8006924:	68bb      	ldr	r3, [r7, #8]
 8006926:	f023 0310 	bic.w	r3, r3, #16
 800692a:	647b      	str	r3, [r7, #68]	; 0x44
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	461a      	mov	r2, r3
 8006932:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006934:	61bb      	str	r3, [r7, #24]
 8006936:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006938:	6979      	ldr	r1, [r7, #20]
 800693a:	69ba      	ldr	r2, [r7, #24]
 800693c:	e841 2300 	strex	r3, r2, [r1]
 8006940:	613b      	str	r3, [r7, #16]
   return(result);
 8006942:	693b      	ldr	r3, [r7, #16]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d1e6      	bne.n	8006916 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2220      	movs	r2, #32
 800694c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2200      	movs	r2, #0
 8006954:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	2200      	movs	r2, #0
 800695a:	671a      	str	r2, [r3, #112]	; 0x70
}
 800695c:	bf00      	nop
 800695e:	3754      	adds	r7, #84	; 0x54
 8006960:	46bd      	mov	sp, r7
 8006962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006966:	4770      	bx	lr

08006968 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006968:	b580      	push	{r7, lr}
 800696a:	b084      	sub	sp, #16
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006974:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	2200      	movs	r2, #0
 800697a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	2200      	movs	r2, #0
 8006982:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006986:	68f8      	ldr	r0, [r7, #12]
 8006988:	f7ff f9c6 	bl	8005d18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800698c:	bf00      	nop
 800698e:	3710      	adds	r7, #16
 8006990:	46bd      	mov	sp, r7
 8006992:	bd80      	pop	{r7, pc}

08006994 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006994:	b580      	push	{r7, lr}
 8006996:	b088      	sub	sp, #32
 8006998:	af00      	add	r7, sp, #0
 800699a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	e853 3f00 	ldrex	r3, [r3]
 80069a8:	60bb      	str	r3, [r7, #8]
   return(result);
 80069aa:	68bb      	ldr	r3, [r7, #8]
 80069ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80069b0:	61fb      	str	r3, [r7, #28]
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	461a      	mov	r2, r3
 80069b8:	69fb      	ldr	r3, [r7, #28]
 80069ba:	61bb      	str	r3, [r7, #24]
 80069bc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069be:	6979      	ldr	r1, [r7, #20]
 80069c0:	69ba      	ldr	r2, [r7, #24]
 80069c2:	e841 2300 	strex	r3, r2, [r1]
 80069c6:	613b      	str	r3, [r7, #16]
   return(result);
 80069c8:	693b      	ldr	r3, [r7, #16]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d1e6      	bne.n	800699c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2220      	movs	r2, #32
 80069d2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	2200      	movs	r2, #0
 80069da:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80069dc:	6878      	ldr	r0, [r7, #4]
 80069de:	f7ff f991 	bl	8005d04 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80069e2:	bf00      	nop
 80069e4:	3720      	adds	r7, #32
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bd80      	pop	{r7, pc}

080069ea <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80069ea:	b580      	push	{r7, lr}
 80069ec:	b096      	sub	sp, #88	; 0x58
 80069ee:	af00      	add	r7, sp, #0
 80069f0:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80069f8:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a02:	2b22      	cmp	r3, #34	; 0x22
 8006a04:	f040 8095 	bne.w	8006b32 <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a0e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006a12:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8006a16:	b2d9      	uxtb	r1, r3
 8006a18:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8006a1c:	b2da      	uxtb	r2, r3
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a22:	400a      	ands	r2, r1
 8006a24:	b2d2      	uxtb	r2, r2
 8006a26:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a2c:	1c5a      	adds	r2, r3, #1
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006a38:	b29b      	uxth	r3, r3
 8006a3a:	3b01      	subs	r3, #1
 8006a3c:	b29a      	uxth	r2, r3
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006a4a:	b29b      	uxth	r3, r3
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d178      	bne.n	8006b42 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a58:	e853 3f00 	ldrex	r3, [r3]
 8006a5c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006a5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a60:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006a64:	653b      	str	r3, [r7, #80]	; 0x50
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	461a      	mov	r2, r3
 8006a6c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006a6e:	647b      	str	r3, [r7, #68]	; 0x44
 8006a70:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a72:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006a74:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006a76:	e841 2300 	strex	r3, r2, [r1]
 8006a7a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006a7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d1e6      	bne.n	8006a50 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	3308      	adds	r3, #8
 8006a88:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a8c:	e853 3f00 	ldrex	r3, [r3]
 8006a90:	623b      	str	r3, [r7, #32]
   return(result);
 8006a92:	6a3b      	ldr	r3, [r7, #32]
 8006a94:	f023 0301 	bic.w	r3, r3, #1
 8006a98:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	3308      	adds	r3, #8
 8006aa0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006aa2:	633a      	str	r2, [r7, #48]	; 0x30
 8006aa4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aa6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006aa8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006aaa:	e841 2300 	strex	r3, r2, [r1]
 8006aae:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006ab0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d1e5      	bne.n	8006a82 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	2220      	movs	r2, #32
 8006aba:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006ac8:	2b01      	cmp	r3, #1
 8006aca:	d12e      	bne.n	8006b2a <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2200      	movs	r2, #0
 8006ad0:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ad8:	693b      	ldr	r3, [r7, #16]
 8006ada:	e853 3f00 	ldrex	r3, [r3]
 8006ade:	60fb      	str	r3, [r7, #12]
   return(result);
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	f023 0310 	bic.w	r3, r3, #16
 8006ae6:	64bb      	str	r3, [r7, #72]	; 0x48
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	461a      	mov	r2, r3
 8006aee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006af0:	61fb      	str	r3, [r7, #28]
 8006af2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006af4:	69b9      	ldr	r1, [r7, #24]
 8006af6:	69fa      	ldr	r2, [r7, #28]
 8006af8:	e841 2300 	strex	r3, r2, [r1]
 8006afc:	617b      	str	r3, [r7, #20]
   return(result);
 8006afe:	697b      	ldr	r3, [r7, #20]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d1e6      	bne.n	8006ad2 <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	69db      	ldr	r3, [r3, #28]
 8006b0a:	f003 0310 	and.w	r3, r3, #16
 8006b0e:	2b10      	cmp	r3, #16
 8006b10:	d103      	bne.n	8006b1a <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	2210      	movs	r2, #16
 8006b18:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006b20:	4619      	mov	r1, r3
 8006b22:	6878      	ldr	r0, [r7, #4]
 8006b24:	f7ff f902 	bl	8005d2c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006b28:	e00b      	b.n	8006b42 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8006b2a:	6878      	ldr	r0, [r7, #4]
 8006b2c:	f7fa f978 	bl	8000e20 <HAL_UART_RxCpltCallback>
}
 8006b30:	e007      	b.n	8006b42 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	699a      	ldr	r2, [r3, #24]
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f042 0208 	orr.w	r2, r2, #8
 8006b40:	619a      	str	r2, [r3, #24]
}
 8006b42:	bf00      	nop
 8006b44:	3758      	adds	r7, #88	; 0x58
 8006b46:	46bd      	mov	sp, r7
 8006b48:	bd80      	pop	{r7, pc}

08006b4a <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006b4a:	b580      	push	{r7, lr}
 8006b4c:	b096      	sub	sp, #88	; 0x58
 8006b4e:	af00      	add	r7, sp, #0
 8006b50:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8006b58:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b62:	2b22      	cmp	r3, #34	; 0x22
 8006b64:	f040 8095 	bne.w	8006c92 <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b6e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b76:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8006b78:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8006b7c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8006b80:	4013      	ands	r3, r2
 8006b82:	b29a      	uxth	r2, r3
 8006b84:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006b86:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b8c:	1c9a      	adds	r2, r3, #2
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006b98:	b29b      	uxth	r3, r3
 8006b9a:	3b01      	subs	r3, #1
 8006b9c:	b29a      	uxth	r2, r3
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006baa:	b29b      	uxth	r3, r3
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d178      	bne.n	8006ca2 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006bb8:	e853 3f00 	ldrex	r3, [r3]
 8006bbc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006bbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bc0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006bc4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	461a      	mov	r2, r3
 8006bcc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006bce:	643b      	str	r3, [r7, #64]	; 0x40
 8006bd0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bd2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006bd4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006bd6:	e841 2300 	strex	r3, r2, [r1]
 8006bda:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006bdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d1e6      	bne.n	8006bb0 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	3308      	adds	r3, #8
 8006be8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bea:	6a3b      	ldr	r3, [r7, #32]
 8006bec:	e853 3f00 	ldrex	r3, [r3]
 8006bf0:	61fb      	str	r3, [r7, #28]
   return(result);
 8006bf2:	69fb      	ldr	r3, [r7, #28]
 8006bf4:	f023 0301 	bic.w	r3, r3, #1
 8006bf8:	64bb      	str	r3, [r7, #72]	; 0x48
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	3308      	adds	r3, #8
 8006c00:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006c02:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006c04:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c06:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006c08:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006c0a:	e841 2300 	strex	r3, r2, [r1]
 8006c0e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d1e5      	bne.n	8006be2 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	2220      	movs	r2, #32
 8006c1a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	2200      	movs	r2, #0
 8006c22:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006c28:	2b01      	cmp	r3, #1
 8006c2a:	d12e      	bne.n	8006c8a <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2200      	movs	r2, #0
 8006c30:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	e853 3f00 	ldrex	r3, [r3]
 8006c3e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006c40:	68bb      	ldr	r3, [r7, #8]
 8006c42:	f023 0310 	bic.w	r3, r3, #16
 8006c46:	647b      	str	r3, [r7, #68]	; 0x44
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	461a      	mov	r2, r3
 8006c4e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c50:	61bb      	str	r3, [r7, #24]
 8006c52:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c54:	6979      	ldr	r1, [r7, #20]
 8006c56:	69ba      	ldr	r2, [r7, #24]
 8006c58:	e841 2300 	strex	r3, r2, [r1]
 8006c5c:	613b      	str	r3, [r7, #16]
   return(result);
 8006c5e:	693b      	ldr	r3, [r7, #16]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d1e6      	bne.n	8006c32 <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	69db      	ldr	r3, [r3, #28]
 8006c6a:	f003 0310 	and.w	r3, r3, #16
 8006c6e:	2b10      	cmp	r3, #16
 8006c70:	d103      	bne.n	8006c7a <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	2210      	movs	r2, #16
 8006c78:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006c80:	4619      	mov	r1, r3
 8006c82:	6878      	ldr	r0, [r7, #4]
 8006c84:	f7ff f852 	bl	8005d2c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006c88:	e00b      	b.n	8006ca2 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8006c8a:	6878      	ldr	r0, [r7, #4]
 8006c8c:	f7fa f8c8 	bl	8000e20 <HAL_UART_RxCpltCallback>
}
 8006c90:	e007      	b.n	8006ca2 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	699a      	ldr	r2, [r3, #24]
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f042 0208 	orr.w	r2, r2, #8
 8006ca0:	619a      	str	r2, [r3, #24]
}
 8006ca2:	bf00      	nop
 8006ca4:	3758      	adds	r7, #88	; 0x58
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	bd80      	pop	{r7, pc}
	...

08006cac <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006cac:	b580      	push	{r7, lr}
 8006cae:	b0a6      	sub	sp, #152	; 0x98
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8006cba:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	69db      	ldr	r3, [r3, #28]
 8006cc4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	689b      	ldr	r3, [r3, #8]
 8006cd8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ce2:	2b22      	cmp	r3, #34	; 0x22
 8006ce4:	f040 814f 	bne.w	8006f86 <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8006cee:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006cf2:	e0f6      	b.n	8006ee2 <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cfa:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006cfe:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 8006d02:	b2d9      	uxtb	r1, r3
 8006d04:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8006d08:	b2da      	uxtb	r2, r3
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d0e:	400a      	ands	r2, r1
 8006d10:	b2d2      	uxtb	r2, r2
 8006d12:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d18:	1c5a      	adds	r2, r3, #1
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006d24:	b29b      	uxth	r3, r3
 8006d26:	3b01      	subs	r3, #1
 8006d28:	b29a      	uxth	r2, r3
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	69db      	ldr	r3, [r3, #28]
 8006d36:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8006d3a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006d3e:	f003 0307 	and.w	r3, r3, #7
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d053      	beq.n	8006dee <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006d46:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006d4a:	f003 0301 	and.w	r3, r3, #1
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d011      	beq.n	8006d76 <UART_RxISR_8BIT_FIFOEN+0xca>
 8006d52:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006d56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d00b      	beq.n	8006d76 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	2201      	movs	r2, #1
 8006d64:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006d6c:	f043 0201 	orr.w	r2, r3, #1
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006d76:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006d7a:	f003 0302 	and.w	r3, r3, #2
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d011      	beq.n	8006da6 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8006d82:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006d86:	f003 0301 	and.w	r3, r3, #1
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d00b      	beq.n	8006da6 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	2202      	movs	r2, #2
 8006d94:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006d9c:	f043 0204 	orr.w	r2, r3, #4
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006da6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006daa:	f003 0304 	and.w	r3, r3, #4
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d011      	beq.n	8006dd6 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8006db2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006db6:	f003 0301 	and.w	r3, r3, #1
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d00b      	beq.n	8006dd6 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	2204      	movs	r2, #4
 8006dc4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006dcc:	f043 0202 	orr.w	r2, r3, #2
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d006      	beq.n	8006dee <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006de0:	6878      	ldr	r0, [r7, #4]
 8006de2:	f7fe ff99 	bl	8005d18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	2200      	movs	r2, #0
 8006dea:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006df4:	b29b      	uxth	r3, r3
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d173      	bne.n	8006ee2 <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e00:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006e02:	e853 3f00 	ldrex	r3, [r3]
 8006e06:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 8006e08:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006e0a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006e0e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	461a      	mov	r2, r3
 8006e18:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006e1c:	66bb      	str	r3, [r7, #104]	; 0x68
 8006e1e:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e20:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8006e22:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006e24:	e841 2300 	strex	r3, r2, [r1]
 8006e28:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8006e2a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d1e4      	bne.n	8006dfa <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	3308      	adds	r3, #8
 8006e36:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e38:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006e3a:	e853 3f00 	ldrex	r3, [r3]
 8006e3e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8006e40:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006e42:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006e46:	f023 0301 	bic.w	r3, r3, #1
 8006e4a:	67fb      	str	r3, [r7, #124]	; 0x7c
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	3308      	adds	r3, #8
 8006e52:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8006e54:	657a      	str	r2, [r7, #84]	; 0x54
 8006e56:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e58:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006e5a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006e5c:	e841 2300 	strex	r3, r2, [r1]
 8006e60:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006e62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d1e3      	bne.n	8006e30 <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2220      	movs	r2, #32
 8006e6c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2200      	movs	r2, #0
 8006e74:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006e7a:	2b01      	cmp	r3, #1
 8006e7c:	d12e      	bne.n	8006edc <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	2200      	movs	r2, #0
 8006e82:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e8c:	e853 3f00 	ldrex	r3, [r3]
 8006e90:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006e92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e94:	f023 0310 	bic.w	r3, r3, #16
 8006e98:	67bb      	str	r3, [r7, #120]	; 0x78
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	461a      	mov	r2, r3
 8006ea0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006ea2:	643b      	str	r3, [r7, #64]	; 0x40
 8006ea4:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ea6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006ea8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006eaa:	e841 2300 	strex	r3, r2, [r1]
 8006eae:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006eb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d1e6      	bne.n	8006e84 <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	69db      	ldr	r3, [r3, #28]
 8006ebc:	f003 0310 	and.w	r3, r3, #16
 8006ec0:	2b10      	cmp	r3, #16
 8006ec2:	d103      	bne.n	8006ecc <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	2210      	movs	r2, #16
 8006eca:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006ed2:	4619      	mov	r1, r3
 8006ed4:	6878      	ldr	r0, [r7, #4]
 8006ed6:	f7fe ff29 	bl	8005d2c <HAL_UARTEx_RxEventCallback>
 8006eda:	e002      	b.n	8006ee2 <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8006edc:	6878      	ldr	r0, [r7, #4]
 8006ede:	f7f9 ff9f 	bl	8000e20 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006ee2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d006      	beq.n	8006ef8 <UART_RxISR_8BIT_FIFOEN+0x24c>
 8006eea:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006eee:	f003 0320 	and.w	r3, r3, #32
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	f47f aefe 	bne.w	8006cf4 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006efe:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006f02:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d045      	beq.n	8006f96 <UART_RxISR_8BIT_FIFOEN+0x2ea>
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8006f10:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8006f14:	429a      	cmp	r2, r3
 8006f16:	d23e      	bcs.n	8006f96 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	3308      	adds	r3, #8
 8006f1e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f20:	6a3b      	ldr	r3, [r7, #32]
 8006f22:	e853 3f00 	ldrex	r3, [r3]
 8006f26:	61fb      	str	r3, [r7, #28]
   return(result);
 8006f28:	69fb      	ldr	r3, [r7, #28]
 8006f2a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006f2e:	673b      	str	r3, [r7, #112]	; 0x70
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	3308      	adds	r3, #8
 8006f36:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8006f38:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006f3a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f3c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006f3e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006f40:	e841 2300 	strex	r3, r2, [r1]
 8006f44:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006f46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d1e5      	bne.n	8006f18 <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	4a14      	ldr	r2, [pc, #80]	; (8006fa0 <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 8006f50:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	e853 3f00 	ldrex	r3, [r3]
 8006f5e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006f60:	68bb      	ldr	r3, [r7, #8]
 8006f62:	f043 0320 	orr.w	r3, r3, #32
 8006f66:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	461a      	mov	r2, r3
 8006f6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f70:	61bb      	str	r3, [r7, #24]
 8006f72:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f74:	6979      	ldr	r1, [r7, #20]
 8006f76:	69ba      	ldr	r2, [r7, #24]
 8006f78:	e841 2300 	strex	r3, r2, [r1]
 8006f7c:	613b      	str	r3, [r7, #16]
   return(result);
 8006f7e:	693b      	ldr	r3, [r7, #16]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d1e6      	bne.n	8006f52 <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006f84:	e007      	b.n	8006f96 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	699a      	ldr	r2, [r3, #24]
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f042 0208 	orr.w	r2, r2, #8
 8006f94:	619a      	str	r2, [r3, #24]
}
 8006f96:	bf00      	nop
 8006f98:	3798      	adds	r7, #152	; 0x98
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	bd80      	pop	{r7, pc}
 8006f9e:	bf00      	nop
 8006fa0:	080069eb 	.word	0x080069eb

08006fa4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	b0a8      	sub	sp, #160	; 0xa0
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8006fb2:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	69db      	ldr	r3, [r3, #28]
 8006fbc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	689b      	ldr	r3, [r3, #8]
 8006fd0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fda:	2b22      	cmp	r3, #34	; 0x22
 8006fdc:	f040 8153 	bne.w	8007286 <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8006fe6:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006fea:	e0fa      	b.n	80071e2 <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ff2:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ffa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 8006ffe:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 8007002:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8007006:	4013      	ands	r3, r2
 8007008:	b29a      	uxth	r2, r3
 800700a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800700e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007014:	1c9a      	adds	r2, r3, #2
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007020:	b29b      	uxth	r3, r3
 8007022:	3b01      	subs	r3, #1
 8007024:	b29a      	uxth	r2, r3
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	69db      	ldr	r3, [r3, #28]
 8007032:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007036:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800703a:	f003 0307 	and.w	r3, r3, #7
 800703e:	2b00      	cmp	r3, #0
 8007040:	d053      	beq.n	80070ea <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007042:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007046:	f003 0301 	and.w	r3, r3, #1
 800704a:	2b00      	cmp	r3, #0
 800704c:	d011      	beq.n	8007072 <UART_RxISR_16BIT_FIFOEN+0xce>
 800704e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007052:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007056:	2b00      	cmp	r3, #0
 8007058:	d00b      	beq.n	8007072 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	2201      	movs	r2, #1
 8007060:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007068:	f043 0201 	orr.w	r2, r3, #1
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007072:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007076:	f003 0302 	and.w	r3, r3, #2
 800707a:	2b00      	cmp	r3, #0
 800707c:	d011      	beq.n	80070a2 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800707e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007082:	f003 0301 	and.w	r3, r3, #1
 8007086:	2b00      	cmp	r3, #0
 8007088:	d00b      	beq.n	80070a2 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	2202      	movs	r2, #2
 8007090:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007098:	f043 0204 	orr.w	r2, r3, #4
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80070a2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80070a6:	f003 0304 	and.w	r3, r3, #4
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d011      	beq.n	80070d2 <UART_RxISR_16BIT_FIFOEN+0x12e>
 80070ae:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80070b2:	f003 0301 	and.w	r3, r3, #1
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d00b      	beq.n	80070d2 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	2204      	movs	r2, #4
 80070c0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80070c8:	f043 0202 	orr.w	r2, r3, #2
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d006      	beq.n	80070ea <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80070dc:	6878      	ldr	r0, [r7, #4]
 80070de:	f7fe fe1b 	bl	8005d18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	2200      	movs	r2, #0
 80070e6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80070f0:	b29b      	uxth	r3, r3
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d175      	bne.n	80071e2 <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070fc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80070fe:	e853 3f00 	ldrex	r3, [r3]
 8007102:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007104:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007106:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800710a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	461a      	mov	r2, r3
 8007114:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007118:	66fb      	str	r3, [r7, #108]	; 0x6c
 800711a:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800711c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800711e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007120:	e841 2300 	strex	r3, r2, [r1]
 8007124:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007126:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007128:	2b00      	cmp	r3, #0
 800712a:	d1e4      	bne.n	80070f6 <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	3308      	adds	r3, #8
 8007132:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007134:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007136:	e853 3f00 	ldrex	r3, [r3]
 800713a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800713c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800713e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007142:	f023 0301 	bic.w	r3, r3, #1
 8007146:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	3308      	adds	r3, #8
 8007150:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007154:	65ba      	str	r2, [r7, #88]	; 0x58
 8007156:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007158:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800715a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800715c:	e841 2300 	strex	r3, r2, [r1]
 8007160:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007162:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007164:	2b00      	cmp	r3, #0
 8007166:	d1e1      	bne.n	800712c <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2220      	movs	r2, #32
 800716c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2200      	movs	r2, #0
 8007174:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800717a:	2b01      	cmp	r3, #1
 800717c:	d12e      	bne.n	80071dc <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	2200      	movs	r2, #0
 8007182:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800718a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800718c:	e853 3f00 	ldrex	r3, [r3]
 8007190:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007192:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007194:	f023 0310 	bic.w	r3, r3, #16
 8007198:	67fb      	str	r3, [r7, #124]	; 0x7c
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	461a      	mov	r2, r3
 80071a0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80071a2:	647b      	str	r3, [r7, #68]	; 0x44
 80071a4:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071a6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80071a8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80071aa:	e841 2300 	strex	r3, r2, [r1]
 80071ae:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80071b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d1e6      	bne.n	8007184 <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	69db      	ldr	r3, [r3, #28]
 80071bc:	f003 0310 	and.w	r3, r3, #16
 80071c0:	2b10      	cmp	r3, #16
 80071c2:	d103      	bne.n	80071cc <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	2210      	movs	r2, #16
 80071ca:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80071d2:	4619      	mov	r1, r3
 80071d4:	6878      	ldr	r0, [r7, #4]
 80071d6:	f7fe fda9 	bl	8005d2c <HAL_UARTEx_RxEventCallback>
 80071da:	e002      	b.n	80071e2 <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80071dc:	6878      	ldr	r0, [r7, #4]
 80071de:	f7f9 fe1f 	bl	8000e20 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80071e2:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d006      	beq.n	80071f8 <UART_RxISR_16BIT_FIFOEN+0x254>
 80071ea:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80071ee:	f003 0320 	and.w	r3, r3, #32
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	f47f aefa 	bne.w	8006fec <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80071fe:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007202:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8007206:	2b00      	cmp	r3, #0
 8007208:	d045      	beq.n	8007296 <UART_RxISR_16BIT_FIFOEN+0x2f2>
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007210:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8007214:	429a      	cmp	r2, r3
 8007216:	d23e      	bcs.n	8007296 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	3308      	adds	r3, #8
 800721e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007222:	e853 3f00 	ldrex	r3, [r3]
 8007226:	623b      	str	r3, [r7, #32]
   return(result);
 8007228:	6a3b      	ldr	r3, [r7, #32]
 800722a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800722e:	677b      	str	r3, [r7, #116]	; 0x74
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	3308      	adds	r3, #8
 8007236:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8007238:	633a      	str	r2, [r7, #48]	; 0x30
 800723a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800723c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800723e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007240:	e841 2300 	strex	r3, r2, [r1]
 8007244:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007246:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007248:	2b00      	cmp	r3, #0
 800724a:	d1e5      	bne.n	8007218 <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	4a14      	ldr	r2, [pc, #80]	; (80072a0 <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 8007250:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007258:	693b      	ldr	r3, [r7, #16]
 800725a:	e853 3f00 	ldrex	r3, [r3]
 800725e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	f043 0320 	orr.w	r3, r3, #32
 8007266:	673b      	str	r3, [r7, #112]	; 0x70
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	461a      	mov	r2, r3
 800726e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007270:	61fb      	str	r3, [r7, #28]
 8007272:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007274:	69b9      	ldr	r1, [r7, #24]
 8007276:	69fa      	ldr	r2, [r7, #28]
 8007278:	e841 2300 	strex	r3, r2, [r1]
 800727c:	617b      	str	r3, [r7, #20]
   return(result);
 800727e:	697b      	ldr	r3, [r7, #20]
 8007280:	2b00      	cmp	r3, #0
 8007282:	d1e6      	bne.n	8007252 <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007284:	e007      	b.n	8007296 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	699a      	ldr	r2, [r3, #24]
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	f042 0208 	orr.w	r2, r2, #8
 8007294:	619a      	str	r2, [r3, #24]
}
 8007296:	bf00      	nop
 8007298:	37a0      	adds	r7, #160	; 0xa0
 800729a:	46bd      	mov	sp, r7
 800729c:	bd80      	pop	{r7, pc}
 800729e:	bf00      	nop
 80072a0:	08006b4b 	.word	0x08006b4b

080072a4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80072a4:	b480      	push	{r7}
 80072a6:	b083      	sub	sp, #12
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80072ac:	bf00      	nop
 80072ae:	370c      	adds	r7, #12
 80072b0:	46bd      	mov	sp, r7
 80072b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b6:	4770      	bx	lr

080072b8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80072b8:	b480      	push	{r7}
 80072ba:	b083      	sub	sp, #12
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80072c0:	bf00      	nop
 80072c2:	370c      	adds	r7, #12
 80072c4:	46bd      	mov	sp, r7
 80072c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ca:	4770      	bx	lr

080072cc <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80072cc:	b480      	push	{r7}
 80072ce:	b083      	sub	sp, #12
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80072d4:	bf00      	nop
 80072d6:	370c      	adds	r7, #12
 80072d8:	46bd      	mov	sp, r7
 80072da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072de:	4770      	bx	lr

080072e0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80072e0:	b480      	push	{r7}
 80072e2:	b085      	sub	sp, #20
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80072ee:	2b01      	cmp	r3, #1
 80072f0:	d101      	bne.n	80072f6 <HAL_UARTEx_DisableFifoMode+0x16>
 80072f2:	2302      	movs	r3, #2
 80072f4:	e027      	b.n	8007346 <HAL_UARTEx_DisableFifoMode+0x66>
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	2201      	movs	r2, #1
 80072fa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	2224      	movs	r2, #36	; 0x24
 8007302:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	681a      	ldr	r2, [r3, #0]
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f022 0201 	bic.w	r2, r2, #1
 800731c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007324:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	2200      	movs	r2, #0
 800732a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	68fa      	ldr	r2, [r7, #12]
 8007332:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2220      	movs	r2, #32
 8007338:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	2200      	movs	r2, #0
 8007340:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007344:	2300      	movs	r3, #0
}
 8007346:	4618      	mov	r0, r3
 8007348:	3714      	adds	r7, #20
 800734a:	46bd      	mov	sp, r7
 800734c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007350:	4770      	bx	lr

08007352 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007352:	b580      	push	{r7, lr}
 8007354:	b084      	sub	sp, #16
 8007356:	af00      	add	r7, sp, #0
 8007358:	6078      	str	r0, [r7, #4]
 800735a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007362:	2b01      	cmp	r3, #1
 8007364:	d101      	bne.n	800736a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007366:	2302      	movs	r3, #2
 8007368:	e02d      	b.n	80073c6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2201      	movs	r2, #1
 800736e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	2224      	movs	r2, #36	; 0x24
 8007376:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	681a      	ldr	r2, [r3, #0]
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f022 0201 	bic.w	r2, r2, #1
 8007390:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	689b      	ldr	r3, [r3, #8]
 8007398:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	683a      	ldr	r2, [r7, #0]
 80073a2:	430a      	orrs	r2, r1
 80073a4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80073a6:	6878      	ldr	r0, [r7, #4]
 80073a8:	f000 f850 	bl	800744c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	68fa      	ldr	r2, [r7, #12]
 80073b2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2220      	movs	r2, #32
 80073b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2200      	movs	r2, #0
 80073c0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80073c4:	2300      	movs	r3, #0
}
 80073c6:	4618      	mov	r0, r3
 80073c8:	3710      	adds	r7, #16
 80073ca:	46bd      	mov	sp, r7
 80073cc:	bd80      	pop	{r7, pc}

080073ce <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80073ce:	b580      	push	{r7, lr}
 80073d0:	b084      	sub	sp, #16
 80073d2:	af00      	add	r7, sp, #0
 80073d4:	6078      	str	r0, [r7, #4]
 80073d6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80073de:	2b01      	cmp	r3, #1
 80073e0:	d101      	bne.n	80073e6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80073e2:	2302      	movs	r3, #2
 80073e4:	e02d      	b.n	8007442 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	2201      	movs	r2, #1
 80073ea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	2224      	movs	r2, #36	; 0x24
 80073f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	681a      	ldr	r2, [r3, #0]
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f022 0201 	bic.w	r2, r2, #1
 800740c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	689b      	ldr	r3, [r3, #8]
 8007414:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	683a      	ldr	r2, [r7, #0]
 800741e:	430a      	orrs	r2, r1
 8007420:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007422:	6878      	ldr	r0, [r7, #4]
 8007424:	f000 f812 	bl	800744c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	68fa      	ldr	r2, [r7, #12]
 800742e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	2220      	movs	r2, #32
 8007434:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	2200      	movs	r2, #0
 800743c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007440:	2300      	movs	r3, #0
}
 8007442:	4618      	mov	r0, r3
 8007444:	3710      	adds	r7, #16
 8007446:	46bd      	mov	sp, r7
 8007448:	bd80      	pop	{r7, pc}
	...

0800744c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800744c:	b480      	push	{r7}
 800744e:	b085      	sub	sp, #20
 8007450:	af00      	add	r7, sp, #0
 8007452:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007458:	2b00      	cmp	r3, #0
 800745a:	d108      	bne.n	800746e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	2201      	movs	r2, #1
 8007460:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2201      	movs	r2, #1
 8007468:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800746c:	e031      	b.n	80074d2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800746e:	2308      	movs	r3, #8
 8007470:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007472:	2308      	movs	r3, #8
 8007474:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	689b      	ldr	r3, [r3, #8]
 800747c:	0e5b      	lsrs	r3, r3, #25
 800747e:	b2db      	uxtb	r3, r3
 8007480:	f003 0307 	and.w	r3, r3, #7
 8007484:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	689b      	ldr	r3, [r3, #8]
 800748c:	0f5b      	lsrs	r3, r3, #29
 800748e:	b2db      	uxtb	r3, r3
 8007490:	f003 0307 	and.w	r3, r3, #7
 8007494:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007496:	7bbb      	ldrb	r3, [r7, #14]
 8007498:	7b3a      	ldrb	r2, [r7, #12]
 800749a:	4911      	ldr	r1, [pc, #68]	; (80074e0 <UARTEx_SetNbDataToProcess+0x94>)
 800749c:	5c8a      	ldrb	r2, [r1, r2]
 800749e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80074a2:	7b3a      	ldrb	r2, [r7, #12]
 80074a4:	490f      	ldr	r1, [pc, #60]	; (80074e4 <UARTEx_SetNbDataToProcess+0x98>)
 80074a6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80074a8:	fb93 f3f2 	sdiv	r3, r3, r2
 80074ac:	b29a      	uxth	r2, r3
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80074b4:	7bfb      	ldrb	r3, [r7, #15]
 80074b6:	7b7a      	ldrb	r2, [r7, #13]
 80074b8:	4909      	ldr	r1, [pc, #36]	; (80074e0 <UARTEx_SetNbDataToProcess+0x94>)
 80074ba:	5c8a      	ldrb	r2, [r1, r2]
 80074bc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80074c0:	7b7a      	ldrb	r2, [r7, #13]
 80074c2:	4908      	ldr	r1, [pc, #32]	; (80074e4 <UARTEx_SetNbDataToProcess+0x98>)
 80074c4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80074c6:	fb93 f3f2 	sdiv	r3, r3, r2
 80074ca:	b29a      	uxth	r2, r3
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80074d2:	bf00      	nop
 80074d4:	3714      	adds	r7, #20
 80074d6:	46bd      	mov	sp, r7
 80074d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074dc:	4770      	bx	lr
 80074de:	bf00      	nop
 80074e0:	08008b74 	.word	0x08008b74
 80074e4:	08008b7c 	.word	0x08008b7c

080074e8 <atoi>:
 80074e8:	220a      	movs	r2, #10
 80074ea:	2100      	movs	r1, #0
 80074ec:	f000 b930 	b.w	8007750 <strtol>

080074f0 <__errno>:
 80074f0:	4b01      	ldr	r3, [pc, #4]	; (80074f8 <__errno+0x8>)
 80074f2:	6818      	ldr	r0, [r3, #0]
 80074f4:	4770      	bx	lr
 80074f6:	bf00      	nop
 80074f8:	200001ac 	.word	0x200001ac

080074fc <__libc_init_array>:
 80074fc:	b570      	push	{r4, r5, r6, lr}
 80074fe:	4d0d      	ldr	r5, [pc, #52]	; (8007534 <__libc_init_array+0x38>)
 8007500:	4c0d      	ldr	r4, [pc, #52]	; (8007538 <__libc_init_array+0x3c>)
 8007502:	1b64      	subs	r4, r4, r5
 8007504:	10a4      	asrs	r4, r4, #2
 8007506:	2600      	movs	r6, #0
 8007508:	42a6      	cmp	r6, r4
 800750a:	d109      	bne.n	8007520 <__libc_init_array+0x24>
 800750c:	4d0b      	ldr	r5, [pc, #44]	; (800753c <__libc_init_array+0x40>)
 800750e:	4c0c      	ldr	r4, [pc, #48]	; (8007540 <__libc_init_array+0x44>)
 8007510:	f001 fade 	bl	8008ad0 <_init>
 8007514:	1b64      	subs	r4, r4, r5
 8007516:	10a4      	asrs	r4, r4, #2
 8007518:	2600      	movs	r6, #0
 800751a:	42a6      	cmp	r6, r4
 800751c:	d105      	bne.n	800752a <__libc_init_array+0x2e>
 800751e:	bd70      	pop	{r4, r5, r6, pc}
 8007520:	f855 3b04 	ldr.w	r3, [r5], #4
 8007524:	4798      	blx	r3
 8007526:	3601      	adds	r6, #1
 8007528:	e7ee      	b.n	8007508 <__libc_init_array+0xc>
 800752a:	f855 3b04 	ldr.w	r3, [r5], #4
 800752e:	4798      	blx	r3
 8007530:	3601      	adds	r6, #1
 8007532:	e7f2      	b.n	800751a <__libc_init_array+0x1e>
 8007534:	08008dd4 	.word	0x08008dd4
 8007538:	08008dd4 	.word	0x08008dd4
 800753c:	08008dd4 	.word	0x08008dd4
 8007540:	08008dd8 	.word	0x08008dd8

08007544 <memset>:
 8007544:	4402      	add	r2, r0
 8007546:	4603      	mov	r3, r0
 8007548:	4293      	cmp	r3, r2
 800754a:	d100      	bne.n	800754e <memset+0xa>
 800754c:	4770      	bx	lr
 800754e:	f803 1b01 	strb.w	r1, [r3], #1
 8007552:	e7f9      	b.n	8007548 <memset+0x4>

08007554 <siprintf>:
 8007554:	b40e      	push	{r1, r2, r3}
 8007556:	b500      	push	{lr}
 8007558:	b09c      	sub	sp, #112	; 0x70
 800755a:	ab1d      	add	r3, sp, #116	; 0x74
 800755c:	9002      	str	r0, [sp, #8]
 800755e:	9006      	str	r0, [sp, #24]
 8007560:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007564:	4809      	ldr	r0, [pc, #36]	; (800758c <siprintf+0x38>)
 8007566:	9107      	str	r1, [sp, #28]
 8007568:	9104      	str	r1, [sp, #16]
 800756a:	4909      	ldr	r1, [pc, #36]	; (8007590 <siprintf+0x3c>)
 800756c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007570:	9105      	str	r1, [sp, #20]
 8007572:	6800      	ldr	r0, [r0, #0]
 8007574:	9301      	str	r3, [sp, #4]
 8007576:	a902      	add	r1, sp, #8
 8007578:	f000 fa68 	bl	8007a4c <_svfiprintf_r>
 800757c:	9b02      	ldr	r3, [sp, #8]
 800757e:	2200      	movs	r2, #0
 8007580:	701a      	strb	r2, [r3, #0]
 8007582:	b01c      	add	sp, #112	; 0x70
 8007584:	f85d eb04 	ldr.w	lr, [sp], #4
 8007588:	b003      	add	sp, #12
 800758a:	4770      	bx	lr
 800758c:	200001ac 	.word	0x200001ac
 8007590:	ffff0208 	.word	0xffff0208

08007594 <strtok>:
 8007594:	4b16      	ldr	r3, [pc, #88]	; (80075f0 <strtok+0x5c>)
 8007596:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007598:	681e      	ldr	r6, [r3, #0]
 800759a:	6db4      	ldr	r4, [r6, #88]	; 0x58
 800759c:	4605      	mov	r5, r0
 800759e:	b9fc      	cbnz	r4, 80075e0 <strtok+0x4c>
 80075a0:	2050      	movs	r0, #80	; 0x50
 80075a2:	9101      	str	r1, [sp, #4]
 80075a4:	f000 f90e 	bl	80077c4 <malloc>
 80075a8:	9901      	ldr	r1, [sp, #4]
 80075aa:	65b0      	str	r0, [r6, #88]	; 0x58
 80075ac:	4602      	mov	r2, r0
 80075ae:	b920      	cbnz	r0, 80075ba <strtok+0x26>
 80075b0:	4b10      	ldr	r3, [pc, #64]	; (80075f4 <strtok+0x60>)
 80075b2:	4811      	ldr	r0, [pc, #68]	; (80075f8 <strtok+0x64>)
 80075b4:	2157      	movs	r1, #87	; 0x57
 80075b6:	f000 f8d5 	bl	8007764 <__assert_func>
 80075ba:	e9c0 4400 	strd	r4, r4, [r0]
 80075be:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80075c2:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80075c6:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 80075ca:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 80075ce:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 80075d2:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 80075d6:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 80075da:	6184      	str	r4, [r0, #24]
 80075dc:	7704      	strb	r4, [r0, #28]
 80075de:	6244      	str	r4, [r0, #36]	; 0x24
 80075e0:	6db2      	ldr	r2, [r6, #88]	; 0x58
 80075e2:	2301      	movs	r3, #1
 80075e4:	4628      	mov	r0, r5
 80075e6:	b002      	add	sp, #8
 80075e8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80075ec:	f000 b806 	b.w	80075fc <__strtok_r>
 80075f0:	200001ac 	.word	0x200001ac
 80075f4:	08008b88 	.word	0x08008b88
 80075f8:	08008b9f 	.word	0x08008b9f

080075fc <__strtok_r>:
 80075fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80075fe:	b908      	cbnz	r0, 8007604 <__strtok_r+0x8>
 8007600:	6810      	ldr	r0, [r2, #0]
 8007602:	b188      	cbz	r0, 8007628 <__strtok_r+0x2c>
 8007604:	4604      	mov	r4, r0
 8007606:	4620      	mov	r0, r4
 8007608:	f814 5b01 	ldrb.w	r5, [r4], #1
 800760c:	460f      	mov	r7, r1
 800760e:	f817 6b01 	ldrb.w	r6, [r7], #1
 8007612:	b91e      	cbnz	r6, 800761c <__strtok_r+0x20>
 8007614:	b965      	cbnz	r5, 8007630 <__strtok_r+0x34>
 8007616:	6015      	str	r5, [r2, #0]
 8007618:	4628      	mov	r0, r5
 800761a:	e005      	b.n	8007628 <__strtok_r+0x2c>
 800761c:	42b5      	cmp	r5, r6
 800761e:	d1f6      	bne.n	800760e <__strtok_r+0x12>
 8007620:	2b00      	cmp	r3, #0
 8007622:	d1f0      	bne.n	8007606 <__strtok_r+0xa>
 8007624:	6014      	str	r4, [r2, #0]
 8007626:	7003      	strb	r3, [r0, #0]
 8007628:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800762a:	461c      	mov	r4, r3
 800762c:	e00c      	b.n	8007648 <__strtok_r+0x4c>
 800762e:	b915      	cbnz	r5, 8007636 <__strtok_r+0x3a>
 8007630:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007634:	460e      	mov	r6, r1
 8007636:	f816 5b01 	ldrb.w	r5, [r6], #1
 800763a:	42ab      	cmp	r3, r5
 800763c:	d1f7      	bne.n	800762e <__strtok_r+0x32>
 800763e:	2b00      	cmp	r3, #0
 8007640:	d0f3      	beq.n	800762a <__strtok_r+0x2e>
 8007642:	2300      	movs	r3, #0
 8007644:	f804 3c01 	strb.w	r3, [r4, #-1]
 8007648:	6014      	str	r4, [r2, #0]
 800764a:	e7ed      	b.n	8007628 <__strtok_r+0x2c>

0800764c <_strtol_l.constprop.0>:
 800764c:	2b01      	cmp	r3, #1
 800764e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007652:	d001      	beq.n	8007658 <_strtol_l.constprop.0+0xc>
 8007654:	2b24      	cmp	r3, #36	; 0x24
 8007656:	d906      	bls.n	8007666 <_strtol_l.constprop.0+0x1a>
 8007658:	f7ff ff4a 	bl	80074f0 <__errno>
 800765c:	2316      	movs	r3, #22
 800765e:	6003      	str	r3, [r0, #0]
 8007660:	2000      	movs	r0, #0
 8007662:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007666:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800774c <_strtol_l.constprop.0+0x100>
 800766a:	460d      	mov	r5, r1
 800766c:	462e      	mov	r6, r5
 800766e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007672:	f814 700c 	ldrb.w	r7, [r4, ip]
 8007676:	f017 0708 	ands.w	r7, r7, #8
 800767a:	d1f7      	bne.n	800766c <_strtol_l.constprop.0+0x20>
 800767c:	2c2d      	cmp	r4, #45	; 0x2d
 800767e:	d132      	bne.n	80076e6 <_strtol_l.constprop.0+0x9a>
 8007680:	782c      	ldrb	r4, [r5, #0]
 8007682:	2701      	movs	r7, #1
 8007684:	1cb5      	adds	r5, r6, #2
 8007686:	2b00      	cmp	r3, #0
 8007688:	d05b      	beq.n	8007742 <_strtol_l.constprop.0+0xf6>
 800768a:	2b10      	cmp	r3, #16
 800768c:	d109      	bne.n	80076a2 <_strtol_l.constprop.0+0x56>
 800768e:	2c30      	cmp	r4, #48	; 0x30
 8007690:	d107      	bne.n	80076a2 <_strtol_l.constprop.0+0x56>
 8007692:	782c      	ldrb	r4, [r5, #0]
 8007694:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007698:	2c58      	cmp	r4, #88	; 0x58
 800769a:	d14d      	bne.n	8007738 <_strtol_l.constprop.0+0xec>
 800769c:	786c      	ldrb	r4, [r5, #1]
 800769e:	2310      	movs	r3, #16
 80076a0:	3502      	adds	r5, #2
 80076a2:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80076a6:	f108 38ff 	add.w	r8, r8, #4294967295
 80076aa:	f04f 0c00 	mov.w	ip, #0
 80076ae:	fbb8 f9f3 	udiv	r9, r8, r3
 80076b2:	4666      	mov	r6, ip
 80076b4:	fb03 8a19 	mls	sl, r3, r9, r8
 80076b8:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80076bc:	f1be 0f09 	cmp.w	lr, #9
 80076c0:	d816      	bhi.n	80076f0 <_strtol_l.constprop.0+0xa4>
 80076c2:	4674      	mov	r4, lr
 80076c4:	42a3      	cmp	r3, r4
 80076c6:	dd24      	ble.n	8007712 <_strtol_l.constprop.0+0xc6>
 80076c8:	f1bc 0f00 	cmp.w	ip, #0
 80076cc:	db1e      	blt.n	800770c <_strtol_l.constprop.0+0xc0>
 80076ce:	45b1      	cmp	r9, r6
 80076d0:	d31c      	bcc.n	800770c <_strtol_l.constprop.0+0xc0>
 80076d2:	d101      	bne.n	80076d8 <_strtol_l.constprop.0+0x8c>
 80076d4:	45a2      	cmp	sl, r4
 80076d6:	db19      	blt.n	800770c <_strtol_l.constprop.0+0xc0>
 80076d8:	fb06 4603 	mla	r6, r6, r3, r4
 80076dc:	f04f 0c01 	mov.w	ip, #1
 80076e0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80076e4:	e7e8      	b.n	80076b8 <_strtol_l.constprop.0+0x6c>
 80076e6:	2c2b      	cmp	r4, #43	; 0x2b
 80076e8:	bf04      	itt	eq
 80076ea:	782c      	ldrbeq	r4, [r5, #0]
 80076ec:	1cb5      	addeq	r5, r6, #2
 80076ee:	e7ca      	b.n	8007686 <_strtol_l.constprop.0+0x3a>
 80076f0:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80076f4:	f1be 0f19 	cmp.w	lr, #25
 80076f8:	d801      	bhi.n	80076fe <_strtol_l.constprop.0+0xb2>
 80076fa:	3c37      	subs	r4, #55	; 0x37
 80076fc:	e7e2      	b.n	80076c4 <_strtol_l.constprop.0+0x78>
 80076fe:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8007702:	f1be 0f19 	cmp.w	lr, #25
 8007706:	d804      	bhi.n	8007712 <_strtol_l.constprop.0+0xc6>
 8007708:	3c57      	subs	r4, #87	; 0x57
 800770a:	e7db      	b.n	80076c4 <_strtol_l.constprop.0+0x78>
 800770c:	f04f 3cff 	mov.w	ip, #4294967295
 8007710:	e7e6      	b.n	80076e0 <_strtol_l.constprop.0+0x94>
 8007712:	f1bc 0f00 	cmp.w	ip, #0
 8007716:	da05      	bge.n	8007724 <_strtol_l.constprop.0+0xd8>
 8007718:	2322      	movs	r3, #34	; 0x22
 800771a:	6003      	str	r3, [r0, #0]
 800771c:	4646      	mov	r6, r8
 800771e:	b942      	cbnz	r2, 8007732 <_strtol_l.constprop.0+0xe6>
 8007720:	4630      	mov	r0, r6
 8007722:	e79e      	b.n	8007662 <_strtol_l.constprop.0+0x16>
 8007724:	b107      	cbz	r7, 8007728 <_strtol_l.constprop.0+0xdc>
 8007726:	4276      	negs	r6, r6
 8007728:	2a00      	cmp	r2, #0
 800772a:	d0f9      	beq.n	8007720 <_strtol_l.constprop.0+0xd4>
 800772c:	f1bc 0f00 	cmp.w	ip, #0
 8007730:	d000      	beq.n	8007734 <_strtol_l.constprop.0+0xe8>
 8007732:	1e69      	subs	r1, r5, #1
 8007734:	6011      	str	r1, [r2, #0]
 8007736:	e7f3      	b.n	8007720 <_strtol_l.constprop.0+0xd4>
 8007738:	2430      	movs	r4, #48	; 0x30
 800773a:	2b00      	cmp	r3, #0
 800773c:	d1b1      	bne.n	80076a2 <_strtol_l.constprop.0+0x56>
 800773e:	2308      	movs	r3, #8
 8007740:	e7af      	b.n	80076a2 <_strtol_l.constprop.0+0x56>
 8007742:	2c30      	cmp	r4, #48	; 0x30
 8007744:	d0a5      	beq.n	8007692 <_strtol_l.constprop.0+0x46>
 8007746:	230a      	movs	r3, #10
 8007748:	e7ab      	b.n	80076a2 <_strtol_l.constprop.0+0x56>
 800774a:	bf00      	nop
 800774c:	08008c39 	.word	0x08008c39

08007750 <strtol>:
 8007750:	4613      	mov	r3, r2
 8007752:	460a      	mov	r2, r1
 8007754:	4601      	mov	r1, r0
 8007756:	4802      	ldr	r0, [pc, #8]	; (8007760 <strtol+0x10>)
 8007758:	6800      	ldr	r0, [r0, #0]
 800775a:	f7ff bf77 	b.w	800764c <_strtol_l.constprop.0>
 800775e:	bf00      	nop
 8007760:	200001ac 	.word	0x200001ac

08007764 <__assert_func>:
 8007764:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007766:	4614      	mov	r4, r2
 8007768:	461a      	mov	r2, r3
 800776a:	4b09      	ldr	r3, [pc, #36]	; (8007790 <__assert_func+0x2c>)
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	4605      	mov	r5, r0
 8007770:	68d8      	ldr	r0, [r3, #12]
 8007772:	b14c      	cbz	r4, 8007788 <__assert_func+0x24>
 8007774:	4b07      	ldr	r3, [pc, #28]	; (8007794 <__assert_func+0x30>)
 8007776:	9100      	str	r1, [sp, #0]
 8007778:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800777c:	4906      	ldr	r1, [pc, #24]	; (8007798 <__assert_func+0x34>)
 800777e:	462b      	mov	r3, r5
 8007780:	f000 f80e 	bl	80077a0 <fiprintf>
 8007784:	f000 fe20 	bl	80083c8 <abort>
 8007788:	4b04      	ldr	r3, [pc, #16]	; (800779c <__assert_func+0x38>)
 800778a:	461c      	mov	r4, r3
 800778c:	e7f3      	b.n	8007776 <__assert_func+0x12>
 800778e:	bf00      	nop
 8007790:	200001ac 	.word	0x200001ac
 8007794:	08008bfc 	.word	0x08008bfc
 8007798:	08008c09 	.word	0x08008c09
 800779c:	08008c37 	.word	0x08008c37

080077a0 <fiprintf>:
 80077a0:	b40e      	push	{r1, r2, r3}
 80077a2:	b503      	push	{r0, r1, lr}
 80077a4:	4601      	mov	r1, r0
 80077a6:	ab03      	add	r3, sp, #12
 80077a8:	4805      	ldr	r0, [pc, #20]	; (80077c0 <fiprintf+0x20>)
 80077aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80077ae:	6800      	ldr	r0, [r0, #0]
 80077b0:	9301      	str	r3, [sp, #4]
 80077b2:	f000 fa75 	bl	8007ca0 <_vfiprintf_r>
 80077b6:	b002      	add	sp, #8
 80077b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80077bc:	b003      	add	sp, #12
 80077be:	4770      	bx	lr
 80077c0:	200001ac 	.word	0x200001ac

080077c4 <malloc>:
 80077c4:	4b02      	ldr	r3, [pc, #8]	; (80077d0 <malloc+0xc>)
 80077c6:	4601      	mov	r1, r0
 80077c8:	6818      	ldr	r0, [r3, #0]
 80077ca:	f000 b86f 	b.w	80078ac <_malloc_r>
 80077ce:	bf00      	nop
 80077d0:	200001ac 	.word	0x200001ac

080077d4 <_free_r>:
 80077d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80077d6:	2900      	cmp	r1, #0
 80077d8:	d044      	beq.n	8007864 <_free_r+0x90>
 80077da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80077de:	9001      	str	r0, [sp, #4]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	f1a1 0404 	sub.w	r4, r1, #4
 80077e6:	bfb8      	it	lt
 80077e8:	18e4      	addlt	r4, r4, r3
 80077ea:	f001 f83d 	bl	8008868 <__malloc_lock>
 80077ee:	4a1e      	ldr	r2, [pc, #120]	; (8007868 <_free_r+0x94>)
 80077f0:	9801      	ldr	r0, [sp, #4]
 80077f2:	6813      	ldr	r3, [r2, #0]
 80077f4:	b933      	cbnz	r3, 8007804 <_free_r+0x30>
 80077f6:	6063      	str	r3, [r4, #4]
 80077f8:	6014      	str	r4, [r2, #0]
 80077fa:	b003      	add	sp, #12
 80077fc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007800:	f001 b838 	b.w	8008874 <__malloc_unlock>
 8007804:	42a3      	cmp	r3, r4
 8007806:	d908      	bls.n	800781a <_free_r+0x46>
 8007808:	6825      	ldr	r5, [r4, #0]
 800780a:	1961      	adds	r1, r4, r5
 800780c:	428b      	cmp	r3, r1
 800780e:	bf01      	itttt	eq
 8007810:	6819      	ldreq	r1, [r3, #0]
 8007812:	685b      	ldreq	r3, [r3, #4]
 8007814:	1949      	addeq	r1, r1, r5
 8007816:	6021      	streq	r1, [r4, #0]
 8007818:	e7ed      	b.n	80077f6 <_free_r+0x22>
 800781a:	461a      	mov	r2, r3
 800781c:	685b      	ldr	r3, [r3, #4]
 800781e:	b10b      	cbz	r3, 8007824 <_free_r+0x50>
 8007820:	42a3      	cmp	r3, r4
 8007822:	d9fa      	bls.n	800781a <_free_r+0x46>
 8007824:	6811      	ldr	r1, [r2, #0]
 8007826:	1855      	adds	r5, r2, r1
 8007828:	42a5      	cmp	r5, r4
 800782a:	d10b      	bne.n	8007844 <_free_r+0x70>
 800782c:	6824      	ldr	r4, [r4, #0]
 800782e:	4421      	add	r1, r4
 8007830:	1854      	adds	r4, r2, r1
 8007832:	42a3      	cmp	r3, r4
 8007834:	6011      	str	r1, [r2, #0]
 8007836:	d1e0      	bne.n	80077fa <_free_r+0x26>
 8007838:	681c      	ldr	r4, [r3, #0]
 800783a:	685b      	ldr	r3, [r3, #4]
 800783c:	6053      	str	r3, [r2, #4]
 800783e:	4421      	add	r1, r4
 8007840:	6011      	str	r1, [r2, #0]
 8007842:	e7da      	b.n	80077fa <_free_r+0x26>
 8007844:	d902      	bls.n	800784c <_free_r+0x78>
 8007846:	230c      	movs	r3, #12
 8007848:	6003      	str	r3, [r0, #0]
 800784a:	e7d6      	b.n	80077fa <_free_r+0x26>
 800784c:	6825      	ldr	r5, [r4, #0]
 800784e:	1961      	adds	r1, r4, r5
 8007850:	428b      	cmp	r3, r1
 8007852:	bf04      	itt	eq
 8007854:	6819      	ldreq	r1, [r3, #0]
 8007856:	685b      	ldreq	r3, [r3, #4]
 8007858:	6063      	str	r3, [r4, #4]
 800785a:	bf04      	itt	eq
 800785c:	1949      	addeq	r1, r1, r5
 800785e:	6021      	streq	r1, [r4, #0]
 8007860:	6054      	str	r4, [r2, #4]
 8007862:	e7ca      	b.n	80077fa <_free_r+0x26>
 8007864:	b003      	add	sp, #12
 8007866:	bd30      	pop	{r4, r5, pc}
 8007868:	20000418 	.word	0x20000418

0800786c <sbrk_aligned>:
 800786c:	b570      	push	{r4, r5, r6, lr}
 800786e:	4e0e      	ldr	r6, [pc, #56]	; (80078a8 <sbrk_aligned+0x3c>)
 8007870:	460c      	mov	r4, r1
 8007872:	6831      	ldr	r1, [r6, #0]
 8007874:	4605      	mov	r5, r0
 8007876:	b911      	cbnz	r1, 800787e <sbrk_aligned+0x12>
 8007878:	f000 fcd6 	bl	8008228 <_sbrk_r>
 800787c:	6030      	str	r0, [r6, #0]
 800787e:	4621      	mov	r1, r4
 8007880:	4628      	mov	r0, r5
 8007882:	f000 fcd1 	bl	8008228 <_sbrk_r>
 8007886:	1c43      	adds	r3, r0, #1
 8007888:	d00a      	beq.n	80078a0 <sbrk_aligned+0x34>
 800788a:	1cc4      	adds	r4, r0, #3
 800788c:	f024 0403 	bic.w	r4, r4, #3
 8007890:	42a0      	cmp	r0, r4
 8007892:	d007      	beq.n	80078a4 <sbrk_aligned+0x38>
 8007894:	1a21      	subs	r1, r4, r0
 8007896:	4628      	mov	r0, r5
 8007898:	f000 fcc6 	bl	8008228 <_sbrk_r>
 800789c:	3001      	adds	r0, #1
 800789e:	d101      	bne.n	80078a4 <sbrk_aligned+0x38>
 80078a0:	f04f 34ff 	mov.w	r4, #4294967295
 80078a4:	4620      	mov	r0, r4
 80078a6:	bd70      	pop	{r4, r5, r6, pc}
 80078a8:	2000041c 	.word	0x2000041c

080078ac <_malloc_r>:
 80078ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078b0:	1ccd      	adds	r5, r1, #3
 80078b2:	f025 0503 	bic.w	r5, r5, #3
 80078b6:	3508      	adds	r5, #8
 80078b8:	2d0c      	cmp	r5, #12
 80078ba:	bf38      	it	cc
 80078bc:	250c      	movcc	r5, #12
 80078be:	2d00      	cmp	r5, #0
 80078c0:	4607      	mov	r7, r0
 80078c2:	db01      	blt.n	80078c8 <_malloc_r+0x1c>
 80078c4:	42a9      	cmp	r1, r5
 80078c6:	d905      	bls.n	80078d4 <_malloc_r+0x28>
 80078c8:	230c      	movs	r3, #12
 80078ca:	603b      	str	r3, [r7, #0]
 80078cc:	2600      	movs	r6, #0
 80078ce:	4630      	mov	r0, r6
 80078d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078d4:	4e2e      	ldr	r6, [pc, #184]	; (8007990 <_malloc_r+0xe4>)
 80078d6:	f000 ffc7 	bl	8008868 <__malloc_lock>
 80078da:	6833      	ldr	r3, [r6, #0]
 80078dc:	461c      	mov	r4, r3
 80078de:	bb34      	cbnz	r4, 800792e <_malloc_r+0x82>
 80078e0:	4629      	mov	r1, r5
 80078e2:	4638      	mov	r0, r7
 80078e4:	f7ff ffc2 	bl	800786c <sbrk_aligned>
 80078e8:	1c43      	adds	r3, r0, #1
 80078ea:	4604      	mov	r4, r0
 80078ec:	d14d      	bne.n	800798a <_malloc_r+0xde>
 80078ee:	6834      	ldr	r4, [r6, #0]
 80078f0:	4626      	mov	r6, r4
 80078f2:	2e00      	cmp	r6, #0
 80078f4:	d140      	bne.n	8007978 <_malloc_r+0xcc>
 80078f6:	6823      	ldr	r3, [r4, #0]
 80078f8:	4631      	mov	r1, r6
 80078fa:	4638      	mov	r0, r7
 80078fc:	eb04 0803 	add.w	r8, r4, r3
 8007900:	f000 fc92 	bl	8008228 <_sbrk_r>
 8007904:	4580      	cmp	r8, r0
 8007906:	d13a      	bne.n	800797e <_malloc_r+0xd2>
 8007908:	6821      	ldr	r1, [r4, #0]
 800790a:	3503      	adds	r5, #3
 800790c:	1a6d      	subs	r5, r5, r1
 800790e:	f025 0503 	bic.w	r5, r5, #3
 8007912:	3508      	adds	r5, #8
 8007914:	2d0c      	cmp	r5, #12
 8007916:	bf38      	it	cc
 8007918:	250c      	movcc	r5, #12
 800791a:	4629      	mov	r1, r5
 800791c:	4638      	mov	r0, r7
 800791e:	f7ff ffa5 	bl	800786c <sbrk_aligned>
 8007922:	3001      	adds	r0, #1
 8007924:	d02b      	beq.n	800797e <_malloc_r+0xd2>
 8007926:	6823      	ldr	r3, [r4, #0]
 8007928:	442b      	add	r3, r5
 800792a:	6023      	str	r3, [r4, #0]
 800792c:	e00e      	b.n	800794c <_malloc_r+0xa0>
 800792e:	6822      	ldr	r2, [r4, #0]
 8007930:	1b52      	subs	r2, r2, r5
 8007932:	d41e      	bmi.n	8007972 <_malloc_r+0xc6>
 8007934:	2a0b      	cmp	r2, #11
 8007936:	d916      	bls.n	8007966 <_malloc_r+0xba>
 8007938:	1961      	adds	r1, r4, r5
 800793a:	42a3      	cmp	r3, r4
 800793c:	6025      	str	r5, [r4, #0]
 800793e:	bf18      	it	ne
 8007940:	6059      	strne	r1, [r3, #4]
 8007942:	6863      	ldr	r3, [r4, #4]
 8007944:	bf08      	it	eq
 8007946:	6031      	streq	r1, [r6, #0]
 8007948:	5162      	str	r2, [r4, r5]
 800794a:	604b      	str	r3, [r1, #4]
 800794c:	4638      	mov	r0, r7
 800794e:	f104 060b 	add.w	r6, r4, #11
 8007952:	f000 ff8f 	bl	8008874 <__malloc_unlock>
 8007956:	f026 0607 	bic.w	r6, r6, #7
 800795a:	1d23      	adds	r3, r4, #4
 800795c:	1af2      	subs	r2, r6, r3
 800795e:	d0b6      	beq.n	80078ce <_malloc_r+0x22>
 8007960:	1b9b      	subs	r3, r3, r6
 8007962:	50a3      	str	r3, [r4, r2]
 8007964:	e7b3      	b.n	80078ce <_malloc_r+0x22>
 8007966:	6862      	ldr	r2, [r4, #4]
 8007968:	42a3      	cmp	r3, r4
 800796a:	bf0c      	ite	eq
 800796c:	6032      	streq	r2, [r6, #0]
 800796e:	605a      	strne	r2, [r3, #4]
 8007970:	e7ec      	b.n	800794c <_malloc_r+0xa0>
 8007972:	4623      	mov	r3, r4
 8007974:	6864      	ldr	r4, [r4, #4]
 8007976:	e7b2      	b.n	80078de <_malloc_r+0x32>
 8007978:	4634      	mov	r4, r6
 800797a:	6876      	ldr	r6, [r6, #4]
 800797c:	e7b9      	b.n	80078f2 <_malloc_r+0x46>
 800797e:	230c      	movs	r3, #12
 8007980:	603b      	str	r3, [r7, #0]
 8007982:	4638      	mov	r0, r7
 8007984:	f000 ff76 	bl	8008874 <__malloc_unlock>
 8007988:	e7a1      	b.n	80078ce <_malloc_r+0x22>
 800798a:	6025      	str	r5, [r4, #0]
 800798c:	e7de      	b.n	800794c <_malloc_r+0xa0>
 800798e:	bf00      	nop
 8007990:	20000418 	.word	0x20000418

08007994 <__ssputs_r>:
 8007994:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007998:	688e      	ldr	r6, [r1, #8]
 800799a:	429e      	cmp	r6, r3
 800799c:	4682      	mov	sl, r0
 800799e:	460c      	mov	r4, r1
 80079a0:	4690      	mov	r8, r2
 80079a2:	461f      	mov	r7, r3
 80079a4:	d838      	bhi.n	8007a18 <__ssputs_r+0x84>
 80079a6:	898a      	ldrh	r2, [r1, #12]
 80079a8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80079ac:	d032      	beq.n	8007a14 <__ssputs_r+0x80>
 80079ae:	6825      	ldr	r5, [r4, #0]
 80079b0:	6909      	ldr	r1, [r1, #16]
 80079b2:	eba5 0901 	sub.w	r9, r5, r1
 80079b6:	6965      	ldr	r5, [r4, #20]
 80079b8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80079bc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80079c0:	3301      	adds	r3, #1
 80079c2:	444b      	add	r3, r9
 80079c4:	106d      	asrs	r5, r5, #1
 80079c6:	429d      	cmp	r5, r3
 80079c8:	bf38      	it	cc
 80079ca:	461d      	movcc	r5, r3
 80079cc:	0553      	lsls	r3, r2, #21
 80079ce:	d531      	bpl.n	8007a34 <__ssputs_r+0xa0>
 80079d0:	4629      	mov	r1, r5
 80079d2:	f7ff ff6b 	bl	80078ac <_malloc_r>
 80079d6:	4606      	mov	r6, r0
 80079d8:	b950      	cbnz	r0, 80079f0 <__ssputs_r+0x5c>
 80079da:	230c      	movs	r3, #12
 80079dc:	f8ca 3000 	str.w	r3, [sl]
 80079e0:	89a3      	ldrh	r3, [r4, #12]
 80079e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80079e6:	81a3      	strh	r3, [r4, #12]
 80079e8:	f04f 30ff 	mov.w	r0, #4294967295
 80079ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079f0:	6921      	ldr	r1, [r4, #16]
 80079f2:	464a      	mov	r2, r9
 80079f4:	f000 ff10 	bl	8008818 <memcpy>
 80079f8:	89a3      	ldrh	r3, [r4, #12]
 80079fa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80079fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a02:	81a3      	strh	r3, [r4, #12]
 8007a04:	6126      	str	r6, [r4, #16]
 8007a06:	6165      	str	r5, [r4, #20]
 8007a08:	444e      	add	r6, r9
 8007a0a:	eba5 0509 	sub.w	r5, r5, r9
 8007a0e:	6026      	str	r6, [r4, #0]
 8007a10:	60a5      	str	r5, [r4, #8]
 8007a12:	463e      	mov	r6, r7
 8007a14:	42be      	cmp	r6, r7
 8007a16:	d900      	bls.n	8007a1a <__ssputs_r+0x86>
 8007a18:	463e      	mov	r6, r7
 8007a1a:	6820      	ldr	r0, [r4, #0]
 8007a1c:	4632      	mov	r2, r6
 8007a1e:	4641      	mov	r1, r8
 8007a20:	f000 ff08 	bl	8008834 <memmove>
 8007a24:	68a3      	ldr	r3, [r4, #8]
 8007a26:	1b9b      	subs	r3, r3, r6
 8007a28:	60a3      	str	r3, [r4, #8]
 8007a2a:	6823      	ldr	r3, [r4, #0]
 8007a2c:	4433      	add	r3, r6
 8007a2e:	6023      	str	r3, [r4, #0]
 8007a30:	2000      	movs	r0, #0
 8007a32:	e7db      	b.n	80079ec <__ssputs_r+0x58>
 8007a34:	462a      	mov	r2, r5
 8007a36:	f000 ff23 	bl	8008880 <_realloc_r>
 8007a3a:	4606      	mov	r6, r0
 8007a3c:	2800      	cmp	r0, #0
 8007a3e:	d1e1      	bne.n	8007a04 <__ssputs_r+0x70>
 8007a40:	6921      	ldr	r1, [r4, #16]
 8007a42:	4650      	mov	r0, sl
 8007a44:	f7ff fec6 	bl	80077d4 <_free_r>
 8007a48:	e7c7      	b.n	80079da <__ssputs_r+0x46>
	...

08007a4c <_svfiprintf_r>:
 8007a4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a50:	4698      	mov	r8, r3
 8007a52:	898b      	ldrh	r3, [r1, #12]
 8007a54:	061b      	lsls	r3, r3, #24
 8007a56:	b09d      	sub	sp, #116	; 0x74
 8007a58:	4607      	mov	r7, r0
 8007a5a:	460d      	mov	r5, r1
 8007a5c:	4614      	mov	r4, r2
 8007a5e:	d50e      	bpl.n	8007a7e <_svfiprintf_r+0x32>
 8007a60:	690b      	ldr	r3, [r1, #16]
 8007a62:	b963      	cbnz	r3, 8007a7e <_svfiprintf_r+0x32>
 8007a64:	2140      	movs	r1, #64	; 0x40
 8007a66:	f7ff ff21 	bl	80078ac <_malloc_r>
 8007a6a:	6028      	str	r0, [r5, #0]
 8007a6c:	6128      	str	r0, [r5, #16]
 8007a6e:	b920      	cbnz	r0, 8007a7a <_svfiprintf_r+0x2e>
 8007a70:	230c      	movs	r3, #12
 8007a72:	603b      	str	r3, [r7, #0]
 8007a74:	f04f 30ff 	mov.w	r0, #4294967295
 8007a78:	e0d1      	b.n	8007c1e <_svfiprintf_r+0x1d2>
 8007a7a:	2340      	movs	r3, #64	; 0x40
 8007a7c:	616b      	str	r3, [r5, #20]
 8007a7e:	2300      	movs	r3, #0
 8007a80:	9309      	str	r3, [sp, #36]	; 0x24
 8007a82:	2320      	movs	r3, #32
 8007a84:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007a88:	f8cd 800c 	str.w	r8, [sp, #12]
 8007a8c:	2330      	movs	r3, #48	; 0x30
 8007a8e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007c38 <_svfiprintf_r+0x1ec>
 8007a92:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007a96:	f04f 0901 	mov.w	r9, #1
 8007a9a:	4623      	mov	r3, r4
 8007a9c:	469a      	mov	sl, r3
 8007a9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007aa2:	b10a      	cbz	r2, 8007aa8 <_svfiprintf_r+0x5c>
 8007aa4:	2a25      	cmp	r2, #37	; 0x25
 8007aa6:	d1f9      	bne.n	8007a9c <_svfiprintf_r+0x50>
 8007aa8:	ebba 0b04 	subs.w	fp, sl, r4
 8007aac:	d00b      	beq.n	8007ac6 <_svfiprintf_r+0x7a>
 8007aae:	465b      	mov	r3, fp
 8007ab0:	4622      	mov	r2, r4
 8007ab2:	4629      	mov	r1, r5
 8007ab4:	4638      	mov	r0, r7
 8007ab6:	f7ff ff6d 	bl	8007994 <__ssputs_r>
 8007aba:	3001      	adds	r0, #1
 8007abc:	f000 80aa 	beq.w	8007c14 <_svfiprintf_r+0x1c8>
 8007ac0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007ac2:	445a      	add	r2, fp
 8007ac4:	9209      	str	r2, [sp, #36]	; 0x24
 8007ac6:	f89a 3000 	ldrb.w	r3, [sl]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	f000 80a2 	beq.w	8007c14 <_svfiprintf_r+0x1c8>
 8007ad0:	2300      	movs	r3, #0
 8007ad2:	f04f 32ff 	mov.w	r2, #4294967295
 8007ad6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007ada:	f10a 0a01 	add.w	sl, sl, #1
 8007ade:	9304      	str	r3, [sp, #16]
 8007ae0:	9307      	str	r3, [sp, #28]
 8007ae2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007ae6:	931a      	str	r3, [sp, #104]	; 0x68
 8007ae8:	4654      	mov	r4, sl
 8007aea:	2205      	movs	r2, #5
 8007aec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007af0:	4851      	ldr	r0, [pc, #324]	; (8007c38 <_svfiprintf_r+0x1ec>)
 8007af2:	f7f8 fba5 	bl	8000240 <memchr>
 8007af6:	9a04      	ldr	r2, [sp, #16]
 8007af8:	b9d8      	cbnz	r0, 8007b32 <_svfiprintf_r+0xe6>
 8007afa:	06d0      	lsls	r0, r2, #27
 8007afc:	bf44      	itt	mi
 8007afe:	2320      	movmi	r3, #32
 8007b00:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b04:	0711      	lsls	r1, r2, #28
 8007b06:	bf44      	itt	mi
 8007b08:	232b      	movmi	r3, #43	; 0x2b
 8007b0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b0e:	f89a 3000 	ldrb.w	r3, [sl]
 8007b12:	2b2a      	cmp	r3, #42	; 0x2a
 8007b14:	d015      	beq.n	8007b42 <_svfiprintf_r+0xf6>
 8007b16:	9a07      	ldr	r2, [sp, #28]
 8007b18:	4654      	mov	r4, sl
 8007b1a:	2000      	movs	r0, #0
 8007b1c:	f04f 0c0a 	mov.w	ip, #10
 8007b20:	4621      	mov	r1, r4
 8007b22:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007b26:	3b30      	subs	r3, #48	; 0x30
 8007b28:	2b09      	cmp	r3, #9
 8007b2a:	d94e      	bls.n	8007bca <_svfiprintf_r+0x17e>
 8007b2c:	b1b0      	cbz	r0, 8007b5c <_svfiprintf_r+0x110>
 8007b2e:	9207      	str	r2, [sp, #28]
 8007b30:	e014      	b.n	8007b5c <_svfiprintf_r+0x110>
 8007b32:	eba0 0308 	sub.w	r3, r0, r8
 8007b36:	fa09 f303 	lsl.w	r3, r9, r3
 8007b3a:	4313      	orrs	r3, r2
 8007b3c:	9304      	str	r3, [sp, #16]
 8007b3e:	46a2      	mov	sl, r4
 8007b40:	e7d2      	b.n	8007ae8 <_svfiprintf_r+0x9c>
 8007b42:	9b03      	ldr	r3, [sp, #12]
 8007b44:	1d19      	adds	r1, r3, #4
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	9103      	str	r1, [sp, #12]
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	bfbb      	ittet	lt
 8007b4e:	425b      	neglt	r3, r3
 8007b50:	f042 0202 	orrlt.w	r2, r2, #2
 8007b54:	9307      	strge	r3, [sp, #28]
 8007b56:	9307      	strlt	r3, [sp, #28]
 8007b58:	bfb8      	it	lt
 8007b5a:	9204      	strlt	r2, [sp, #16]
 8007b5c:	7823      	ldrb	r3, [r4, #0]
 8007b5e:	2b2e      	cmp	r3, #46	; 0x2e
 8007b60:	d10c      	bne.n	8007b7c <_svfiprintf_r+0x130>
 8007b62:	7863      	ldrb	r3, [r4, #1]
 8007b64:	2b2a      	cmp	r3, #42	; 0x2a
 8007b66:	d135      	bne.n	8007bd4 <_svfiprintf_r+0x188>
 8007b68:	9b03      	ldr	r3, [sp, #12]
 8007b6a:	1d1a      	adds	r2, r3, #4
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	9203      	str	r2, [sp, #12]
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	bfb8      	it	lt
 8007b74:	f04f 33ff 	movlt.w	r3, #4294967295
 8007b78:	3402      	adds	r4, #2
 8007b7a:	9305      	str	r3, [sp, #20]
 8007b7c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007c48 <_svfiprintf_r+0x1fc>
 8007b80:	7821      	ldrb	r1, [r4, #0]
 8007b82:	2203      	movs	r2, #3
 8007b84:	4650      	mov	r0, sl
 8007b86:	f7f8 fb5b 	bl	8000240 <memchr>
 8007b8a:	b140      	cbz	r0, 8007b9e <_svfiprintf_r+0x152>
 8007b8c:	2340      	movs	r3, #64	; 0x40
 8007b8e:	eba0 000a 	sub.w	r0, r0, sl
 8007b92:	fa03 f000 	lsl.w	r0, r3, r0
 8007b96:	9b04      	ldr	r3, [sp, #16]
 8007b98:	4303      	orrs	r3, r0
 8007b9a:	3401      	adds	r4, #1
 8007b9c:	9304      	str	r3, [sp, #16]
 8007b9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ba2:	4826      	ldr	r0, [pc, #152]	; (8007c3c <_svfiprintf_r+0x1f0>)
 8007ba4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007ba8:	2206      	movs	r2, #6
 8007baa:	f7f8 fb49 	bl	8000240 <memchr>
 8007bae:	2800      	cmp	r0, #0
 8007bb0:	d038      	beq.n	8007c24 <_svfiprintf_r+0x1d8>
 8007bb2:	4b23      	ldr	r3, [pc, #140]	; (8007c40 <_svfiprintf_r+0x1f4>)
 8007bb4:	bb1b      	cbnz	r3, 8007bfe <_svfiprintf_r+0x1b2>
 8007bb6:	9b03      	ldr	r3, [sp, #12]
 8007bb8:	3307      	adds	r3, #7
 8007bba:	f023 0307 	bic.w	r3, r3, #7
 8007bbe:	3308      	adds	r3, #8
 8007bc0:	9303      	str	r3, [sp, #12]
 8007bc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bc4:	4433      	add	r3, r6
 8007bc6:	9309      	str	r3, [sp, #36]	; 0x24
 8007bc8:	e767      	b.n	8007a9a <_svfiprintf_r+0x4e>
 8007bca:	fb0c 3202 	mla	r2, ip, r2, r3
 8007bce:	460c      	mov	r4, r1
 8007bd0:	2001      	movs	r0, #1
 8007bd2:	e7a5      	b.n	8007b20 <_svfiprintf_r+0xd4>
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	3401      	adds	r4, #1
 8007bd8:	9305      	str	r3, [sp, #20]
 8007bda:	4619      	mov	r1, r3
 8007bdc:	f04f 0c0a 	mov.w	ip, #10
 8007be0:	4620      	mov	r0, r4
 8007be2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007be6:	3a30      	subs	r2, #48	; 0x30
 8007be8:	2a09      	cmp	r2, #9
 8007bea:	d903      	bls.n	8007bf4 <_svfiprintf_r+0x1a8>
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d0c5      	beq.n	8007b7c <_svfiprintf_r+0x130>
 8007bf0:	9105      	str	r1, [sp, #20]
 8007bf2:	e7c3      	b.n	8007b7c <_svfiprintf_r+0x130>
 8007bf4:	fb0c 2101 	mla	r1, ip, r1, r2
 8007bf8:	4604      	mov	r4, r0
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	e7f0      	b.n	8007be0 <_svfiprintf_r+0x194>
 8007bfe:	ab03      	add	r3, sp, #12
 8007c00:	9300      	str	r3, [sp, #0]
 8007c02:	462a      	mov	r2, r5
 8007c04:	4b0f      	ldr	r3, [pc, #60]	; (8007c44 <_svfiprintf_r+0x1f8>)
 8007c06:	a904      	add	r1, sp, #16
 8007c08:	4638      	mov	r0, r7
 8007c0a:	f3af 8000 	nop.w
 8007c0e:	1c42      	adds	r2, r0, #1
 8007c10:	4606      	mov	r6, r0
 8007c12:	d1d6      	bne.n	8007bc2 <_svfiprintf_r+0x176>
 8007c14:	89ab      	ldrh	r3, [r5, #12]
 8007c16:	065b      	lsls	r3, r3, #25
 8007c18:	f53f af2c 	bmi.w	8007a74 <_svfiprintf_r+0x28>
 8007c1c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007c1e:	b01d      	add	sp, #116	; 0x74
 8007c20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c24:	ab03      	add	r3, sp, #12
 8007c26:	9300      	str	r3, [sp, #0]
 8007c28:	462a      	mov	r2, r5
 8007c2a:	4b06      	ldr	r3, [pc, #24]	; (8007c44 <_svfiprintf_r+0x1f8>)
 8007c2c:	a904      	add	r1, sp, #16
 8007c2e:	4638      	mov	r0, r7
 8007c30:	f000 f9d4 	bl	8007fdc <_printf_i>
 8007c34:	e7eb      	b.n	8007c0e <_svfiprintf_r+0x1c2>
 8007c36:	bf00      	nop
 8007c38:	08008d39 	.word	0x08008d39
 8007c3c:	08008d43 	.word	0x08008d43
 8007c40:	00000000 	.word	0x00000000
 8007c44:	08007995 	.word	0x08007995
 8007c48:	08008d3f 	.word	0x08008d3f

08007c4c <__sfputc_r>:
 8007c4c:	6893      	ldr	r3, [r2, #8]
 8007c4e:	3b01      	subs	r3, #1
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	b410      	push	{r4}
 8007c54:	6093      	str	r3, [r2, #8]
 8007c56:	da08      	bge.n	8007c6a <__sfputc_r+0x1e>
 8007c58:	6994      	ldr	r4, [r2, #24]
 8007c5a:	42a3      	cmp	r3, r4
 8007c5c:	db01      	blt.n	8007c62 <__sfputc_r+0x16>
 8007c5e:	290a      	cmp	r1, #10
 8007c60:	d103      	bne.n	8007c6a <__sfputc_r+0x1e>
 8007c62:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007c66:	f000 baef 	b.w	8008248 <__swbuf_r>
 8007c6a:	6813      	ldr	r3, [r2, #0]
 8007c6c:	1c58      	adds	r0, r3, #1
 8007c6e:	6010      	str	r0, [r2, #0]
 8007c70:	7019      	strb	r1, [r3, #0]
 8007c72:	4608      	mov	r0, r1
 8007c74:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007c78:	4770      	bx	lr

08007c7a <__sfputs_r>:
 8007c7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c7c:	4606      	mov	r6, r0
 8007c7e:	460f      	mov	r7, r1
 8007c80:	4614      	mov	r4, r2
 8007c82:	18d5      	adds	r5, r2, r3
 8007c84:	42ac      	cmp	r4, r5
 8007c86:	d101      	bne.n	8007c8c <__sfputs_r+0x12>
 8007c88:	2000      	movs	r0, #0
 8007c8a:	e007      	b.n	8007c9c <__sfputs_r+0x22>
 8007c8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c90:	463a      	mov	r2, r7
 8007c92:	4630      	mov	r0, r6
 8007c94:	f7ff ffda 	bl	8007c4c <__sfputc_r>
 8007c98:	1c43      	adds	r3, r0, #1
 8007c9a:	d1f3      	bne.n	8007c84 <__sfputs_r+0xa>
 8007c9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007ca0 <_vfiprintf_r>:
 8007ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ca4:	460d      	mov	r5, r1
 8007ca6:	b09d      	sub	sp, #116	; 0x74
 8007ca8:	4614      	mov	r4, r2
 8007caa:	4698      	mov	r8, r3
 8007cac:	4606      	mov	r6, r0
 8007cae:	b118      	cbz	r0, 8007cb8 <_vfiprintf_r+0x18>
 8007cb0:	6983      	ldr	r3, [r0, #24]
 8007cb2:	b90b      	cbnz	r3, 8007cb8 <_vfiprintf_r+0x18>
 8007cb4:	f000 fcaa 	bl	800860c <__sinit>
 8007cb8:	4b89      	ldr	r3, [pc, #548]	; (8007ee0 <_vfiprintf_r+0x240>)
 8007cba:	429d      	cmp	r5, r3
 8007cbc:	d11b      	bne.n	8007cf6 <_vfiprintf_r+0x56>
 8007cbe:	6875      	ldr	r5, [r6, #4]
 8007cc0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007cc2:	07d9      	lsls	r1, r3, #31
 8007cc4:	d405      	bmi.n	8007cd2 <_vfiprintf_r+0x32>
 8007cc6:	89ab      	ldrh	r3, [r5, #12]
 8007cc8:	059a      	lsls	r2, r3, #22
 8007cca:	d402      	bmi.n	8007cd2 <_vfiprintf_r+0x32>
 8007ccc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007cce:	f000 fd3b 	bl	8008748 <__retarget_lock_acquire_recursive>
 8007cd2:	89ab      	ldrh	r3, [r5, #12]
 8007cd4:	071b      	lsls	r3, r3, #28
 8007cd6:	d501      	bpl.n	8007cdc <_vfiprintf_r+0x3c>
 8007cd8:	692b      	ldr	r3, [r5, #16]
 8007cda:	b9eb      	cbnz	r3, 8007d18 <_vfiprintf_r+0x78>
 8007cdc:	4629      	mov	r1, r5
 8007cde:	4630      	mov	r0, r6
 8007ce0:	f000 fb04 	bl	80082ec <__swsetup_r>
 8007ce4:	b1c0      	cbz	r0, 8007d18 <_vfiprintf_r+0x78>
 8007ce6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007ce8:	07dc      	lsls	r4, r3, #31
 8007cea:	d50e      	bpl.n	8007d0a <_vfiprintf_r+0x6a>
 8007cec:	f04f 30ff 	mov.w	r0, #4294967295
 8007cf0:	b01d      	add	sp, #116	; 0x74
 8007cf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cf6:	4b7b      	ldr	r3, [pc, #492]	; (8007ee4 <_vfiprintf_r+0x244>)
 8007cf8:	429d      	cmp	r5, r3
 8007cfa:	d101      	bne.n	8007d00 <_vfiprintf_r+0x60>
 8007cfc:	68b5      	ldr	r5, [r6, #8]
 8007cfe:	e7df      	b.n	8007cc0 <_vfiprintf_r+0x20>
 8007d00:	4b79      	ldr	r3, [pc, #484]	; (8007ee8 <_vfiprintf_r+0x248>)
 8007d02:	429d      	cmp	r5, r3
 8007d04:	bf08      	it	eq
 8007d06:	68f5      	ldreq	r5, [r6, #12]
 8007d08:	e7da      	b.n	8007cc0 <_vfiprintf_r+0x20>
 8007d0a:	89ab      	ldrh	r3, [r5, #12]
 8007d0c:	0598      	lsls	r0, r3, #22
 8007d0e:	d4ed      	bmi.n	8007cec <_vfiprintf_r+0x4c>
 8007d10:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007d12:	f000 fd1a 	bl	800874a <__retarget_lock_release_recursive>
 8007d16:	e7e9      	b.n	8007cec <_vfiprintf_r+0x4c>
 8007d18:	2300      	movs	r3, #0
 8007d1a:	9309      	str	r3, [sp, #36]	; 0x24
 8007d1c:	2320      	movs	r3, #32
 8007d1e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007d22:	f8cd 800c 	str.w	r8, [sp, #12]
 8007d26:	2330      	movs	r3, #48	; 0x30
 8007d28:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007eec <_vfiprintf_r+0x24c>
 8007d2c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007d30:	f04f 0901 	mov.w	r9, #1
 8007d34:	4623      	mov	r3, r4
 8007d36:	469a      	mov	sl, r3
 8007d38:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007d3c:	b10a      	cbz	r2, 8007d42 <_vfiprintf_r+0xa2>
 8007d3e:	2a25      	cmp	r2, #37	; 0x25
 8007d40:	d1f9      	bne.n	8007d36 <_vfiprintf_r+0x96>
 8007d42:	ebba 0b04 	subs.w	fp, sl, r4
 8007d46:	d00b      	beq.n	8007d60 <_vfiprintf_r+0xc0>
 8007d48:	465b      	mov	r3, fp
 8007d4a:	4622      	mov	r2, r4
 8007d4c:	4629      	mov	r1, r5
 8007d4e:	4630      	mov	r0, r6
 8007d50:	f7ff ff93 	bl	8007c7a <__sfputs_r>
 8007d54:	3001      	adds	r0, #1
 8007d56:	f000 80aa 	beq.w	8007eae <_vfiprintf_r+0x20e>
 8007d5a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007d5c:	445a      	add	r2, fp
 8007d5e:	9209      	str	r2, [sp, #36]	; 0x24
 8007d60:	f89a 3000 	ldrb.w	r3, [sl]
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	f000 80a2 	beq.w	8007eae <_vfiprintf_r+0x20e>
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	f04f 32ff 	mov.w	r2, #4294967295
 8007d70:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007d74:	f10a 0a01 	add.w	sl, sl, #1
 8007d78:	9304      	str	r3, [sp, #16]
 8007d7a:	9307      	str	r3, [sp, #28]
 8007d7c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007d80:	931a      	str	r3, [sp, #104]	; 0x68
 8007d82:	4654      	mov	r4, sl
 8007d84:	2205      	movs	r2, #5
 8007d86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d8a:	4858      	ldr	r0, [pc, #352]	; (8007eec <_vfiprintf_r+0x24c>)
 8007d8c:	f7f8 fa58 	bl	8000240 <memchr>
 8007d90:	9a04      	ldr	r2, [sp, #16]
 8007d92:	b9d8      	cbnz	r0, 8007dcc <_vfiprintf_r+0x12c>
 8007d94:	06d1      	lsls	r1, r2, #27
 8007d96:	bf44      	itt	mi
 8007d98:	2320      	movmi	r3, #32
 8007d9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007d9e:	0713      	lsls	r3, r2, #28
 8007da0:	bf44      	itt	mi
 8007da2:	232b      	movmi	r3, #43	; 0x2b
 8007da4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007da8:	f89a 3000 	ldrb.w	r3, [sl]
 8007dac:	2b2a      	cmp	r3, #42	; 0x2a
 8007dae:	d015      	beq.n	8007ddc <_vfiprintf_r+0x13c>
 8007db0:	9a07      	ldr	r2, [sp, #28]
 8007db2:	4654      	mov	r4, sl
 8007db4:	2000      	movs	r0, #0
 8007db6:	f04f 0c0a 	mov.w	ip, #10
 8007dba:	4621      	mov	r1, r4
 8007dbc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007dc0:	3b30      	subs	r3, #48	; 0x30
 8007dc2:	2b09      	cmp	r3, #9
 8007dc4:	d94e      	bls.n	8007e64 <_vfiprintf_r+0x1c4>
 8007dc6:	b1b0      	cbz	r0, 8007df6 <_vfiprintf_r+0x156>
 8007dc8:	9207      	str	r2, [sp, #28]
 8007dca:	e014      	b.n	8007df6 <_vfiprintf_r+0x156>
 8007dcc:	eba0 0308 	sub.w	r3, r0, r8
 8007dd0:	fa09 f303 	lsl.w	r3, r9, r3
 8007dd4:	4313      	orrs	r3, r2
 8007dd6:	9304      	str	r3, [sp, #16]
 8007dd8:	46a2      	mov	sl, r4
 8007dda:	e7d2      	b.n	8007d82 <_vfiprintf_r+0xe2>
 8007ddc:	9b03      	ldr	r3, [sp, #12]
 8007dde:	1d19      	adds	r1, r3, #4
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	9103      	str	r1, [sp, #12]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	bfbb      	ittet	lt
 8007de8:	425b      	neglt	r3, r3
 8007dea:	f042 0202 	orrlt.w	r2, r2, #2
 8007dee:	9307      	strge	r3, [sp, #28]
 8007df0:	9307      	strlt	r3, [sp, #28]
 8007df2:	bfb8      	it	lt
 8007df4:	9204      	strlt	r2, [sp, #16]
 8007df6:	7823      	ldrb	r3, [r4, #0]
 8007df8:	2b2e      	cmp	r3, #46	; 0x2e
 8007dfa:	d10c      	bne.n	8007e16 <_vfiprintf_r+0x176>
 8007dfc:	7863      	ldrb	r3, [r4, #1]
 8007dfe:	2b2a      	cmp	r3, #42	; 0x2a
 8007e00:	d135      	bne.n	8007e6e <_vfiprintf_r+0x1ce>
 8007e02:	9b03      	ldr	r3, [sp, #12]
 8007e04:	1d1a      	adds	r2, r3, #4
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	9203      	str	r2, [sp, #12]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	bfb8      	it	lt
 8007e0e:	f04f 33ff 	movlt.w	r3, #4294967295
 8007e12:	3402      	adds	r4, #2
 8007e14:	9305      	str	r3, [sp, #20]
 8007e16:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007efc <_vfiprintf_r+0x25c>
 8007e1a:	7821      	ldrb	r1, [r4, #0]
 8007e1c:	2203      	movs	r2, #3
 8007e1e:	4650      	mov	r0, sl
 8007e20:	f7f8 fa0e 	bl	8000240 <memchr>
 8007e24:	b140      	cbz	r0, 8007e38 <_vfiprintf_r+0x198>
 8007e26:	2340      	movs	r3, #64	; 0x40
 8007e28:	eba0 000a 	sub.w	r0, r0, sl
 8007e2c:	fa03 f000 	lsl.w	r0, r3, r0
 8007e30:	9b04      	ldr	r3, [sp, #16]
 8007e32:	4303      	orrs	r3, r0
 8007e34:	3401      	adds	r4, #1
 8007e36:	9304      	str	r3, [sp, #16]
 8007e38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e3c:	482c      	ldr	r0, [pc, #176]	; (8007ef0 <_vfiprintf_r+0x250>)
 8007e3e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007e42:	2206      	movs	r2, #6
 8007e44:	f7f8 f9fc 	bl	8000240 <memchr>
 8007e48:	2800      	cmp	r0, #0
 8007e4a:	d03f      	beq.n	8007ecc <_vfiprintf_r+0x22c>
 8007e4c:	4b29      	ldr	r3, [pc, #164]	; (8007ef4 <_vfiprintf_r+0x254>)
 8007e4e:	bb1b      	cbnz	r3, 8007e98 <_vfiprintf_r+0x1f8>
 8007e50:	9b03      	ldr	r3, [sp, #12]
 8007e52:	3307      	adds	r3, #7
 8007e54:	f023 0307 	bic.w	r3, r3, #7
 8007e58:	3308      	adds	r3, #8
 8007e5a:	9303      	str	r3, [sp, #12]
 8007e5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e5e:	443b      	add	r3, r7
 8007e60:	9309      	str	r3, [sp, #36]	; 0x24
 8007e62:	e767      	b.n	8007d34 <_vfiprintf_r+0x94>
 8007e64:	fb0c 3202 	mla	r2, ip, r2, r3
 8007e68:	460c      	mov	r4, r1
 8007e6a:	2001      	movs	r0, #1
 8007e6c:	e7a5      	b.n	8007dba <_vfiprintf_r+0x11a>
 8007e6e:	2300      	movs	r3, #0
 8007e70:	3401      	adds	r4, #1
 8007e72:	9305      	str	r3, [sp, #20]
 8007e74:	4619      	mov	r1, r3
 8007e76:	f04f 0c0a 	mov.w	ip, #10
 8007e7a:	4620      	mov	r0, r4
 8007e7c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007e80:	3a30      	subs	r2, #48	; 0x30
 8007e82:	2a09      	cmp	r2, #9
 8007e84:	d903      	bls.n	8007e8e <_vfiprintf_r+0x1ee>
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d0c5      	beq.n	8007e16 <_vfiprintf_r+0x176>
 8007e8a:	9105      	str	r1, [sp, #20]
 8007e8c:	e7c3      	b.n	8007e16 <_vfiprintf_r+0x176>
 8007e8e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007e92:	4604      	mov	r4, r0
 8007e94:	2301      	movs	r3, #1
 8007e96:	e7f0      	b.n	8007e7a <_vfiprintf_r+0x1da>
 8007e98:	ab03      	add	r3, sp, #12
 8007e9a:	9300      	str	r3, [sp, #0]
 8007e9c:	462a      	mov	r2, r5
 8007e9e:	4b16      	ldr	r3, [pc, #88]	; (8007ef8 <_vfiprintf_r+0x258>)
 8007ea0:	a904      	add	r1, sp, #16
 8007ea2:	4630      	mov	r0, r6
 8007ea4:	f3af 8000 	nop.w
 8007ea8:	4607      	mov	r7, r0
 8007eaa:	1c78      	adds	r0, r7, #1
 8007eac:	d1d6      	bne.n	8007e5c <_vfiprintf_r+0x1bc>
 8007eae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007eb0:	07d9      	lsls	r1, r3, #31
 8007eb2:	d405      	bmi.n	8007ec0 <_vfiprintf_r+0x220>
 8007eb4:	89ab      	ldrh	r3, [r5, #12]
 8007eb6:	059a      	lsls	r2, r3, #22
 8007eb8:	d402      	bmi.n	8007ec0 <_vfiprintf_r+0x220>
 8007eba:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007ebc:	f000 fc45 	bl	800874a <__retarget_lock_release_recursive>
 8007ec0:	89ab      	ldrh	r3, [r5, #12]
 8007ec2:	065b      	lsls	r3, r3, #25
 8007ec4:	f53f af12 	bmi.w	8007cec <_vfiprintf_r+0x4c>
 8007ec8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007eca:	e711      	b.n	8007cf0 <_vfiprintf_r+0x50>
 8007ecc:	ab03      	add	r3, sp, #12
 8007ece:	9300      	str	r3, [sp, #0]
 8007ed0:	462a      	mov	r2, r5
 8007ed2:	4b09      	ldr	r3, [pc, #36]	; (8007ef8 <_vfiprintf_r+0x258>)
 8007ed4:	a904      	add	r1, sp, #16
 8007ed6:	4630      	mov	r0, r6
 8007ed8:	f000 f880 	bl	8007fdc <_printf_i>
 8007edc:	e7e4      	b.n	8007ea8 <_vfiprintf_r+0x208>
 8007ede:	bf00      	nop
 8007ee0:	08008d8c 	.word	0x08008d8c
 8007ee4:	08008dac 	.word	0x08008dac
 8007ee8:	08008d6c 	.word	0x08008d6c
 8007eec:	08008d39 	.word	0x08008d39
 8007ef0:	08008d43 	.word	0x08008d43
 8007ef4:	00000000 	.word	0x00000000
 8007ef8:	08007c7b 	.word	0x08007c7b
 8007efc:	08008d3f 	.word	0x08008d3f

08007f00 <_printf_common>:
 8007f00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f04:	4616      	mov	r6, r2
 8007f06:	4699      	mov	r9, r3
 8007f08:	688a      	ldr	r2, [r1, #8]
 8007f0a:	690b      	ldr	r3, [r1, #16]
 8007f0c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007f10:	4293      	cmp	r3, r2
 8007f12:	bfb8      	it	lt
 8007f14:	4613      	movlt	r3, r2
 8007f16:	6033      	str	r3, [r6, #0]
 8007f18:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007f1c:	4607      	mov	r7, r0
 8007f1e:	460c      	mov	r4, r1
 8007f20:	b10a      	cbz	r2, 8007f26 <_printf_common+0x26>
 8007f22:	3301      	adds	r3, #1
 8007f24:	6033      	str	r3, [r6, #0]
 8007f26:	6823      	ldr	r3, [r4, #0]
 8007f28:	0699      	lsls	r1, r3, #26
 8007f2a:	bf42      	ittt	mi
 8007f2c:	6833      	ldrmi	r3, [r6, #0]
 8007f2e:	3302      	addmi	r3, #2
 8007f30:	6033      	strmi	r3, [r6, #0]
 8007f32:	6825      	ldr	r5, [r4, #0]
 8007f34:	f015 0506 	ands.w	r5, r5, #6
 8007f38:	d106      	bne.n	8007f48 <_printf_common+0x48>
 8007f3a:	f104 0a19 	add.w	sl, r4, #25
 8007f3e:	68e3      	ldr	r3, [r4, #12]
 8007f40:	6832      	ldr	r2, [r6, #0]
 8007f42:	1a9b      	subs	r3, r3, r2
 8007f44:	42ab      	cmp	r3, r5
 8007f46:	dc26      	bgt.n	8007f96 <_printf_common+0x96>
 8007f48:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007f4c:	1e13      	subs	r3, r2, #0
 8007f4e:	6822      	ldr	r2, [r4, #0]
 8007f50:	bf18      	it	ne
 8007f52:	2301      	movne	r3, #1
 8007f54:	0692      	lsls	r2, r2, #26
 8007f56:	d42b      	bmi.n	8007fb0 <_printf_common+0xb0>
 8007f58:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007f5c:	4649      	mov	r1, r9
 8007f5e:	4638      	mov	r0, r7
 8007f60:	47c0      	blx	r8
 8007f62:	3001      	adds	r0, #1
 8007f64:	d01e      	beq.n	8007fa4 <_printf_common+0xa4>
 8007f66:	6823      	ldr	r3, [r4, #0]
 8007f68:	68e5      	ldr	r5, [r4, #12]
 8007f6a:	6832      	ldr	r2, [r6, #0]
 8007f6c:	f003 0306 	and.w	r3, r3, #6
 8007f70:	2b04      	cmp	r3, #4
 8007f72:	bf08      	it	eq
 8007f74:	1aad      	subeq	r5, r5, r2
 8007f76:	68a3      	ldr	r3, [r4, #8]
 8007f78:	6922      	ldr	r2, [r4, #16]
 8007f7a:	bf0c      	ite	eq
 8007f7c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007f80:	2500      	movne	r5, #0
 8007f82:	4293      	cmp	r3, r2
 8007f84:	bfc4      	itt	gt
 8007f86:	1a9b      	subgt	r3, r3, r2
 8007f88:	18ed      	addgt	r5, r5, r3
 8007f8a:	2600      	movs	r6, #0
 8007f8c:	341a      	adds	r4, #26
 8007f8e:	42b5      	cmp	r5, r6
 8007f90:	d11a      	bne.n	8007fc8 <_printf_common+0xc8>
 8007f92:	2000      	movs	r0, #0
 8007f94:	e008      	b.n	8007fa8 <_printf_common+0xa8>
 8007f96:	2301      	movs	r3, #1
 8007f98:	4652      	mov	r2, sl
 8007f9a:	4649      	mov	r1, r9
 8007f9c:	4638      	mov	r0, r7
 8007f9e:	47c0      	blx	r8
 8007fa0:	3001      	adds	r0, #1
 8007fa2:	d103      	bne.n	8007fac <_printf_common+0xac>
 8007fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8007fa8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fac:	3501      	adds	r5, #1
 8007fae:	e7c6      	b.n	8007f3e <_printf_common+0x3e>
 8007fb0:	18e1      	adds	r1, r4, r3
 8007fb2:	1c5a      	adds	r2, r3, #1
 8007fb4:	2030      	movs	r0, #48	; 0x30
 8007fb6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007fba:	4422      	add	r2, r4
 8007fbc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007fc0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007fc4:	3302      	adds	r3, #2
 8007fc6:	e7c7      	b.n	8007f58 <_printf_common+0x58>
 8007fc8:	2301      	movs	r3, #1
 8007fca:	4622      	mov	r2, r4
 8007fcc:	4649      	mov	r1, r9
 8007fce:	4638      	mov	r0, r7
 8007fd0:	47c0      	blx	r8
 8007fd2:	3001      	adds	r0, #1
 8007fd4:	d0e6      	beq.n	8007fa4 <_printf_common+0xa4>
 8007fd6:	3601      	adds	r6, #1
 8007fd8:	e7d9      	b.n	8007f8e <_printf_common+0x8e>
	...

08007fdc <_printf_i>:
 8007fdc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007fe0:	7e0f      	ldrb	r7, [r1, #24]
 8007fe2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007fe4:	2f78      	cmp	r7, #120	; 0x78
 8007fe6:	4691      	mov	r9, r2
 8007fe8:	4680      	mov	r8, r0
 8007fea:	460c      	mov	r4, r1
 8007fec:	469a      	mov	sl, r3
 8007fee:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007ff2:	d807      	bhi.n	8008004 <_printf_i+0x28>
 8007ff4:	2f62      	cmp	r7, #98	; 0x62
 8007ff6:	d80a      	bhi.n	800800e <_printf_i+0x32>
 8007ff8:	2f00      	cmp	r7, #0
 8007ffa:	f000 80d8 	beq.w	80081ae <_printf_i+0x1d2>
 8007ffe:	2f58      	cmp	r7, #88	; 0x58
 8008000:	f000 80a3 	beq.w	800814a <_printf_i+0x16e>
 8008004:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008008:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800800c:	e03a      	b.n	8008084 <_printf_i+0xa8>
 800800e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008012:	2b15      	cmp	r3, #21
 8008014:	d8f6      	bhi.n	8008004 <_printf_i+0x28>
 8008016:	a101      	add	r1, pc, #4	; (adr r1, 800801c <_printf_i+0x40>)
 8008018:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800801c:	08008075 	.word	0x08008075
 8008020:	08008089 	.word	0x08008089
 8008024:	08008005 	.word	0x08008005
 8008028:	08008005 	.word	0x08008005
 800802c:	08008005 	.word	0x08008005
 8008030:	08008005 	.word	0x08008005
 8008034:	08008089 	.word	0x08008089
 8008038:	08008005 	.word	0x08008005
 800803c:	08008005 	.word	0x08008005
 8008040:	08008005 	.word	0x08008005
 8008044:	08008005 	.word	0x08008005
 8008048:	08008195 	.word	0x08008195
 800804c:	080080b9 	.word	0x080080b9
 8008050:	08008177 	.word	0x08008177
 8008054:	08008005 	.word	0x08008005
 8008058:	08008005 	.word	0x08008005
 800805c:	080081b7 	.word	0x080081b7
 8008060:	08008005 	.word	0x08008005
 8008064:	080080b9 	.word	0x080080b9
 8008068:	08008005 	.word	0x08008005
 800806c:	08008005 	.word	0x08008005
 8008070:	0800817f 	.word	0x0800817f
 8008074:	682b      	ldr	r3, [r5, #0]
 8008076:	1d1a      	adds	r2, r3, #4
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	602a      	str	r2, [r5, #0]
 800807c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008080:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008084:	2301      	movs	r3, #1
 8008086:	e0a3      	b.n	80081d0 <_printf_i+0x1f4>
 8008088:	6820      	ldr	r0, [r4, #0]
 800808a:	6829      	ldr	r1, [r5, #0]
 800808c:	0606      	lsls	r6, r0, #24
 800808e:	f101 0304 	add.w	r3, r1, #4
 8008092:	d50a      	bpl.n	80080aa <_printf_i+0xce>
 8008094:	680e      	ldr	r6, [r1, #0]
 8008096:	602b      	str	r3, [r5, #0]
 8008098:	2e00      	cmp	r6, #0
 800809a:	da03      	bge.n	80080a4 <_printf_i+0xc8>
 800809c:	232d      	movs	r3, #45	; 0x2d
 800809e:	4276      	negs	r6, r6
 80080a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80080a4:	485e      	ldr	r0, [pc, #376]	; (8008220 <_printf_i+0x244>)
 80080a6:	230a      	movs	r3, #10
 80080a8:	e019      	b.n	80080de <_printf_i+0x102>
 80080aa:	680e      	ldr	r6, [r1, #0]
 80080ac:	602b      	str	r3, [r5, #0]
 80080ae:	f010 0f40 	tst.w	r0, #64	; 0x40
 80080b2:	bf18      	it	ne
 80080b4:	b236      	sxthne	r6, r6
 80080b6:	e7ef      	b.n	8008098 <_printf_i+0xbc>
 80080b8:	682b      	ldr	r3, [r5, #0]
 80080ba:	6820      	ldr	r0, [r4, #0]
 80080bc:	1d19      	adds	r1, r3, #4
 80080be:	6029      	str	r1, [r5, #0]
 80080c0:	0601      	lsls	r1, r0, #24
 80080c2:	d501      	bpl.n	80080c8 <_printf_i+0xec>
 80080c4:	681e      	ldr	r6, [r3, #0]
 80080c6:	e002      	b.n	80080ce <_printf_i+0xf2>
 80080c8:	0646      	lsls	r6, r0, #25
 80080ca:	d5fb      	bpl.n	80080c4 <_printf_i+0xe8>
 80080cc:	881e      	ldrh	r6, [r3, #0]
 80080ce:	4854      	ldr	r0, [pc, #336]	; (8008220 <_printf_i+0x244>)
 80080d0:	2f6f      	cmp	r7, #111	; 0x6f
 80080d2:	bf0c      	ite	eq
 80080d4:	2308      	moveq	r3, #8
 80080d6:	230a      	movne	r3, #10
 80080d8:	2100      	movs	r1, #0
 80080da:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80080de:	6865      	ldr	r5, [r4, #4]
 80080e0:	60a5      	str	r5, [r4, #8]
 80080e2:	2d00      	cmp	r5, #0
 80080e4:	bfa2      	ittt	ge
 80080e6:	6821      	ldrge	r1, [r4, #0]
 80080e8:	f021 0104 	bicge.w	r1, r1, #4
 80080ec:	6021      	strge	r1, [r4, #0]
 80080ee:	b90e      	cbnz	r6, 80080f4 <_printf_i+0x118>
 80080f0:	2d00      	cmp	r5, #0
 80080f2:	d04d      	beq.n	8008190 <_printf_i+0x1b4>
 80080f4:	4615      	mov	r5, r2
 80080f6:	fbb6 f1f3 	udiv	r1, r6, r3
 80080fa:	fb03 6711 	mls	r7, r3, r1, r6
 80080fe:	5dc7      	ldrb	r7, [r0, r7]
 8008100:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008104:	4637      	mov	r7, r6
 8008106:	42bb      	cmp	r3, r7
 8008108:	460e      	mov	r6, r1
 800810a:	d9f4      	bls.n	80080f6 <_printf_i+0x11a>
 800810c:	2b08      	cmp	r3, #8
 800810e:	d10b      	bne.n	8008128 <_printf_i+0x14c>
 8008110:	6823      	ldr	r3, [r4, #0]
 8008112:	07de      	lsls	r6, r3, #31
 8008114:	d508      	bpl.n	8008128 <_printf_i+0x14c>
 8008116:	6923      	ldr	r3, [r4, #16]
 8008118:	6861      	ldr	r1, [r4, #4]
 800811a:	4299      	cmp	r1, r3
 800811c:	bfde      	ittt	le
 800811e:	2330      	movle	r3, #48	; 0x30
 8008120:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008124:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008128:	1b52      	subs	r2, r2, r5
 800812a:	6122      	str	r2, [r4, #16]
 800812c:	f8cd a000 	str.w	sl, [sp]
 8008130:	464b      	mov	r3, r9
 8008132:	aa03      	add	r2, sp, #12
 8008134:	4621      	mov	r1, r4
 8008136:	4640      	mov	r0, r8
 8008138:	f7ff fee2 	bl	8007f00 <_printf_common>
 800813c:	3001      	adds	r0, #1
 800813e:	d14c      	bne.n	80081da <_printf_i+0x1fe>
 8008140:	f04f 30ff 	mov.w	r0, #4294967295
 8008144:	b004      	add	sp, #16
 8008146:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800814a:	4835      	ldr	r0, [pc, #212]	; (8008220 <_printf_i+0x244>)
 800814c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008150:	6829      	ldr	r1, [r5, #0]
 8008152:	6823      	ldr	r3, [r4, #0]
 8008154:	f851 6b04 	ldr.w	r6, [r1], #4
 8008158:	6029      	str	r1, [r5, #0]
 800815a:	061d      	lsls	r5, r3, #24
 800815c:	d514      	bpl.n	8008188 <_printf_i+0x1ac>
 800815e:	07df      	lsls	r7, r3, #31
 8008160:	bf44      	itt	mi
 8008162:	f043 0320 	orrmi.w	r3, r3, #32
 8008166:	6023      	strmi	r3, [r4, #0]
 8008168:	b91e      	cbnz	r6, 8008172 <_printf_i+0x196>
 800816a:	6823      	ldr	r3, [r4, #0]
 800816c:	f023 0320 	bic.w	r3, r3, #32
 8008170:	6023      	str	r3, [r4, #0]
 8008172:	2310      	movs	r3, #16
 8008174:	e7b0      	b.n	80080d8 <_printf_i+0xfc>
 8008176:	6823      	ldr	r3, [r4, #0]
 8008178:	f043 0320 	orr.w	r3, r3, #32
 800817c:	6023      	str	r3, [r4, #0]
 800817e:	2378      	movs	r3, #120	; 0x78
 8008180:	4828      	ldr	r0, [pc, #160]	; (8008224 <_printf_i+0x248>)
 8008182:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008186:	e7e3      	b.n	8008150 <_printf_i+0x174>
 8008188:	0659      	lsls	r1, r3, #25
 800818a:	bf48      	it	mi
 800818c:	b2b6      	uxthmi	r6, r6
 800818e:	e7e6      	b.n	800815e <_printf_i+0x182>
 8008190:	4615      	mov	r5, r2
 8008192:	e7bb      	b.n	800810c <_printf_i+0x130>
 8008194:	682b      	ldr	r3, [r5, #0]
 8008196:	6826      	ldr	r6, [r4, #0]
 8008198:	6961      	ldr	r1, [r4, #20]
 800819a:	1d18      	adds	r0, r3, #4
 800819c:	6028      	str	r0, [r5, #0]
 800819e:	0635      	lsls	r5, r6, #24
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	d501      	bpl.n	80081a8 <_printf_i+0x1cc>
 80081a4:	6019      	str	r1, [r3, #0]
 80081a6:	e002      	b.n	80081ae <_printf_i+0x1d2>
 80081a8:	0670      	lsls	r0, r6, #25
 80081aa:	d5fb      	bpl.n	80081a4 <_printf_i+0x1c8>
 80081ac:	8019      	strh	r1, [r3, #0]
 80081ae:	2300      	movs	r3, #0
 80081b0:	6123      	str	r3, [r4, #16]
 80081b2:	4615      	mov	r5, r2
 80081b4:	e7ba      	b.n	800812c <_printf_i+0x150>
 80081b6:	682b      	ldr	r3, [r5, #0]
 80081b8:	1d1a      	adds	r2, r3, #4
 80081ba:	602a      	str	r2, [r5, #0]
 80081bc:	681d      	ldr	r5, [r3, #0]
 80081be:	6862      	ldr	r2, [r4, #4]
 80081c0:	2100      	movs	r1, #0
 80081c2:	4628      	mov	r0, r5
 80081c4:	f7f8 f83c 	bl	8000240 <memchr>
 80081c8:	b108      	cbz	r0, 80081ce <_printf_i+0x1f2>
 80081ca:	1b40      	subs	r0, r0, r5
 80081cc:	6060      	str	r0, [r4, #4]
 80081ce:	6863      	ldr	r3, [r4, #4]
 80081d0:	6123      	str	r3, [r4, #16]
 80081d2:	2300      	movs	r3, #0
 80081d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80081d8:	e7a8      	b.n	800812c <_printf_i+0x150>
 80081da:	6923      	ldr	r3, [r4, #16]
 80081dc:	462a      	mov	r2, r5
 80081de:	4649      	mov	r1, r9
 80081e0:	4640      	mov	r0, r8
 80081e2:	47d0      	blx	sl
 80081e4:	3001      	adds	r0, #1
 80081e6:	d0ab      	beq.n	8008140 <_printf_i+0x164>
 80081e8:	6823      	ldr	r3, [r4, #0]
 80081ea:	079b      	lsls	r3, r3, #30
 80081ec:	d413      	bmi.n	8008216 <_printf_i+0x23a>
 80081ee:	68e0      	ldr	r0, [r4, #12]
 80081f0:	9b03      	ldr	r3, [sp, #12]
 80081f2:	4298      	cmp	r0, r3
 80081f4:	bfb8      	it	lt
 80081f6:	4618      	movlt	r0, r3
 80081f8:	e7a4      	b.n	8008144 <_printf_i+0x168>
 80081fa:	2301      	movs	r3, #1
 80081fc:	4632      	mov	r2, r6
 80081fe:	4649      	mov	r1, r9
 8008200:	4640      	mov	r0, r8
 8008202:	47d0      	blx	sl
 8008204:	3001      	adds	r0, #1
 8008206:	d09b      	beq.n	8008140 <_printf_i+0x164>
 8008208:	3501      	adds	r5, #1
 800820a:	68e3      	ldr	r3, [r4, #12]
 800820c:	9903      	ldr	r1, [sp, #12]
 800820e:	1a5b      	subs	r3, r3, r1
 8008210:	42ab      	cmp	r3, r5
 8008212:	dcf2      	bgt.n	80081fa <_printf_i+0x21e>
 8008214:	e7eb      	b.n	80081ee <_printf_i+0x212>
 8008216:	2500      	movs	r5, #0
 8008218:	f104 0619 	add.w	r6, r4, #25
 800821c:	e7f5      	b.n	800820a <_printf_i+0x22e>
 800821e:	bf00      	nop
 8008220:	08008d4a 	.word	0x08008d4a
 8008224:	08008d5b 	.word	0x08008d5b

08008228 <_sbrk_r>:
 8008228:	b538      	push	{r3, r4, r5, lr}
 800822a:	4d06      	ldr	r5, [pc, #24]	; (8008244 <_sbrk_r+0x1c>)
 800822c:	2300      	movs	r3, #0
 800822e:	4604      	mov	r4, r0
 8008230:	4608      	mov	r0, r1
 8008232:	602b      	str	r3, [r5, #0]
 8008234:	f7f9 f892 	bl	800135c <_sbrk>
 8008238:	1c43      	adds	r3, r0, #1
 800823a:	d102      	bne.n	8008242 <_sbrk_r+0x1a>
 800823c:	682b      	ldr	r3, [r5, #0]
 800823e:	b103      	cbz	r3, 8008242 <_sbrk_r+0x1a>
 8008240:	6023      	str	r3, [r4, #0]
 8008242:	bd38      	pop	{r3, r4, r5, pc}
 8008244:	20000424 	.word	0x20000424

08008248 <__swbuf_r>:
 8008248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800824a:	460e      	mov	r6, r1
 800824c:	4614      	mov	r4, r2
 800824e:	4605      	mov	r5, r0
 8008250:	b118      	cbz	r0, 800825a <__swbuf_r+0x12>
 8008252:	6983      	ldr	r3, [r0, #24]
 8008254:	b90b      	cbnz	r3, 800825a <__swbuf_r+0x12>
 8008256:	f000 f9d9 	bl	800860c <__sinit>
 800825a:	4b21      	ldr	r3, [pc, #132]	; (80082e0 <__swbuf_r+0x98>)
 800825c:	429c      	cmp	r4, r3
 800825e:	d12b      	bne.n	80082b8 <__swbuf_r+0x70>
 8008260:	686c      	ldr	r4, [r5, #4]
 8008262:	69a3      	ldr	r3, [r4, #24]
 8008264:	60a3      	str	r3, [r4, #8]
 8008266:	89a3      	ldrh	r3, [r4, #12]
 8008268:	071a      	lsls	r2, r3, #28
 800826a:	d52f      	bpl.n	80082cc <__swbuf_r+0x84>
 800826c:	6923      	ldr	r3, [r4, #16]
 800826e:	b36b      	cbz	r3, 80082cc <__swbuf_r+0x84>
 8008270:	6923      	ldr	r3, [r4, #16]
 8008272:	6820      	ldr	r0, [r4, #0]
 8008274:	1ac0      	subs	r0, r0, r3
 8008276:	6963      	ldr	r3, [r4, #20]
 8008278:	b2f6      	uxtb	r6, r6
 800827a:	4283      	cmp	r3, r0
 800827c:	4637      	mov	r7, r6
 800827e:	dc04      	bgt.n	800828a <__swbuf_r+0x42>
 8008280:	4621      	mov	r1, r4
 8008282:	4628      	mov	r0, r5
 8008284:	f000 f92e 	bl	80084e4 <_fflush_r>
 8008288:	bb30      	cbnz	r0, 80082d8 <__swbuf_r+0x90>
 800828a:	68a3      	ldr	r3, [r4, #8]
 800828c:	3b01      	subs	r3, #1
 800828e:	60a3      	str	r3, [r4, #8]
 8008290:	6823      	ldr	r3, [r4, #0]
 8008292:	1c5a      	adds	r2, r3, #1
 8008294:	6022      	str	r2, [r4, #0]
 8008296:	701e      	strb	r6, [r3, #0]
 8008298:	6963      	ldr	r3, [r4, #20]
 800829a:	3001      	adds	r0, #1
 800829c:	4283      	cmp	r3, r0
 800829e:	d004      	beq.n	80082aa <__swbuf_r+0x62>
 80082a0:	89a3      	ldrh	r3, [r4, #12]
 80082a2:	07db      	lsls	r3, r3, #31
 80082a4:	d506      	bpl.n	80082b4 <__swbuf_r+0x6c>
 80082a6:	2e0a      	cmp	r6, #10
 80082a8:	d104      	bne.n	80082b4 <__swbuf_r+0x6c>
 80082aa:	4621      	mov	r1, r4
 80082ac:	4628      	mov	r0, r5
 80082ae:	f000 f919 	bl	80084e4 <_fflush_r>
 80082b2:	b988      	cbnz	r0, 80082d8 <__swbuf_r+0x90>
 80082b4:	4638      	mov	r0, r7
 80082b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80082b8:	4b0a      	ldr	r3, [pc, #40]	; (80082e4 <__swbuf_r+0x9c>)
 80082ba:	429c      	cmp	r4, r3
 80082bc:	d101      	bne.n	80082c2 <__swbuf_r+0x7a>
 80082be:	68ac      	ldr	r4, [r5, #8]
 80082c0:	e7cf      	b.n	8008262 <__swbuf_r+0x1a>
 80082c2:	4b09      	ldr	r3, [pc, #36]	; (80082e8 <__swbuf_r+0xa0>)
 80082c4:	429c      	cmp	r4, r3
 80082c6:	bf08      	it	eq
 80082c8:	68ec      	ldreq	r4, [r5, #12]
 80082ca:	e7ca      	b.n	8008262 <__swbuf_r+0x1a>
 80082cc:	4621      	mov	r1, r4
 80082ce:	4628      	mov	r0, r5
 80082d0:	f000 f80c 	bl	80082ec <__swsetup_r>
 80082d4:	2800      	cmp	r0, #0
 80082d6:	d0cb      	beq.n	8008270 <__swbuf_r+0x28>
 80082d8:	f04f 37ff 	mov.w	r7, #4294967295
 80082dc:	e7ea      	b.n	80082b4 <__swbuf_r+0x6c>
 80082de:	bf00      	nop
 80082e0:	08008d8c 	.word	0x08008d8c
 80082e4:	08008dac 	.word	0x08008dac
 80082e8:	08008d6c 	.word	0x08008d6c

080082ec <__swsetup_r>:
 80082ec:	4b32      	ldr	r3, [pc, #200]	; (80083b8 <__swsetup_r+0xcc>)
 80082ee:	b570      	push	{r4, r5, r6, lr}
 80082f0:	681d      	ldr	r5, [r3, #0]
 80082f2:	4606      	mov	r6, r0
 80082f4:	460c      	mov	r4, r1
 80082f6:	b125      	cbz	r5, 8008302 <__swsetup_r+0x16>
 80082f8:	69ab      	ldr	r3, [r5, #24]
 80082fa:	b913      	cbnz	r3, 8008302 <__swsetup_r+0x16>
 80082fc:	4628      	mov	r0, r5
 80082fe:	f000 f985 	bl	800860c <__sinit>
 8008302:	4b2e      	ldr	r3, [pc, #184]	; (80083bc <__swsetup_r+0xd0>)
 8008304:	429c      	cmp	r4, r3
 8008306:	d10f      	bne.n	8008328 <__swsetup_r+0x3c>
 8008308:	686c      	ldr	r4, [r5, #4]
 800830a:	89a3      	ldrh	r3, [r4, #12]
 800830c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008310:	0719      	lsls	r1, r3, #28
 8008312:	d42c      	bmi.n	800836e <__swsetup_r+0x82>
 8008314:	06dd      	lsls	r5, r3, #27
 8008316:	d411      	bmi.n	800833c <__swsetup_r+0x50>
 8008318:	2309      	movs	r3, #9
 800831a:	6033      	str	r3, [r6, #0]
 800831c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008320:	81a3      	strh	r3, [r4, #12]
 8008322:	f04f 30ff 	mov.w	r0, #4294967295
 8008326:	e03e      	b.n	80083a6 <__swsetup_r+0xba>
 8008328:	4b25      	ldr	r3, [pc, #148]	; (80083c0 <__swsetup_r+0xd4>)
 800832a:	429c      	cmp	r4, r3
 800832c:	d101      	bne.n	8008332 <__swsetup_r+0x46>
 800832e:	68ac      	ldr	r4, [r5, #8]
 8008330:	e7eb      	b.n	800830a <__swsetup_r+0x1e>
 8008332:	4b24      	ldr	r3, [pc, #144]	; (80083c4 <__swsetup_r+0xd8>)
 8008334:	429c      	cmp	r4, r3
 8008336:	bf08      	it	eq
 8008338:	68ec      	ldreq	r4, [r5, #12]
 800833a:	e7e6      	b.n	800830a <__swsetup_r+0x1e>
 800833c:	0758      	lsls	r0, r3, #29
 800833e:	d512      	bpl.n	8008366 <__swsetup_r+0x7a>
 8008340:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008342:	b141      	cbz	r1, 8008356 <__swsetup_r+0x6a>
 8008344:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008348:	4299      	cmp	r1, r3
 800834a:	d002      	beq.n	8008352 <__swsetup_r+0x66>
 800834c:	4630      	mov	r0, r6
 800834e:	f7ff fa41 	bl	80077d4 <_free_r>
 8008352:	2300      	movs	r3, #0
 8008354:	6363      	str	r3, [r4, #52]	; 0x34
 8008356:	89a3      	ldrh	r3, [r4, #12]
 8008358:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800835c:	81a3      	strh	r3, [r4, #12]
 800835e:	2300      	movs	r3, #0
 8008360:	6063      	str	r3, [r4, #4]
 8008362:	6923      	ldr	r3, [r4, #16]
 8008364:	6023      	str	r3, [r4, #0]
 8008366:	89a3      	ldrh	r3, [r4, #12]
 8008368:	f043 0308 	orr.w	r3, r3, #8
 800836c:	81a3      	strh	r3, [r4, #12]
 800836e:	6923      	ldr	r3, [r4, #16]
 8008370:	b94b      	cbnz	r3, 8008386 <__swsetup_r+0x9a>
 8008372:	89a3      	ldrh	r3, [r4, #12]
 8008374:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008378:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800837c:	d003      	beq.n	8008386 <__swsetup_r+0x9a>
 800837e:	4621      	mov	r1, r4
 8008380:	4630      	mov	r0, r6
 8008382:	f000 fa09 	bl	8008798 <__smakebuf_r>
 8008386:	89a0      	ldrh	r0, [r4, #12]
 8008388:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800838c:	f010 0301 	ands.w	r3, r0, #1
 8008390:	d00a      	beq.n	80083a8 <__swsetup_r+0xbc>
 8008392:	2300      	movs	r3, #0
 8008394:	60a3      	str	r3, [r4, #8]
 8008396:	6963      	ldr	r3, [r4, #20]
 8008398:	425b      	negs	r3, r3
 800839a:	61a3      	str	r3, [r4, #24]
 800839c:	6923      	ldr	r3, [r4, #16]
 800839e:	b943      	cbnz	r3, 80083b2 <__swsetup_r+0xc6>
 80083a0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80083a4:	d1ba      	bne.n	800831c <__swsetup_r+0x30>
 80083a6:	bd70      	pop	{r4, r5, r6, pc}
 80083a8:	0781      	lsls	r1, r0, #30
 80083aa:	bf58      	it	pl
 80083ac:	6963      	ldrpl	r3, [r4, #20]
 80083ae:	60a3      	str	r3, [r4, #8]
 80083b0:	e7f4      	b.n	800839c <__swsetup_r+0xb0>
 80083b2:	2000      	movs	r0, #0
 80083b4:	e7f7      	b.n	80083a6 <__swsetup_r+0xba>
 80083b6:	bf00      	nop
 80083b8:	200001ac 	.word	0x200001ac
 80083bc:	08008d8c 	.word	0x08008d8c
 80083c0:	08008dac 	.word	0x08008dac
 80083c4:	08008d6c 	.word	0x08008d6c

080083c8 <abort>:
 80083c8:	b508      	push	{r3, lr}
 80083ca:	2006      	movs	r0, #6
 80083cc:	f000 fab0 	bl	8008930 <raise>
 80083d0:	2001      	movs	r0, #1
 80083d2:	f7f8 ff4b 	bl	800126c <_exit>
	...

080083d8 <__sflush_r>:
 80083d8:	898a      	ldrh	r2, [r1, #12]
 80083da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083de:	4605      	mov	r5, r0
 80083e0:	0710      	lsls	r0, r2, #28
 80083e2:	460c      	mov	r4, r1
 80083e4:	d458      	bmi.n	8008498 <__sflush_r+0xc0>
 80083e6:	684b      	ldr	r3, [r1, #4]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	dc05      	bgt.n	80083f8 <__sflush_r+0x20>
 80083ec:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	dc02      	bgt.n	80083f8 <__sflush_r+0x20>
 80083f2:	2000      	movs	r0, #0
 80083f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80083fa:	2e00      	cmp	r6, #0
 80083fc:	d0f9      	beq.n	80083f2 <__sflush_r+0x1a>
 80083fe:	2300      	movs	r3, #0
 8008400:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008404:	682f      	ldr	r7, [r5, #0]
 8008406:	602b      	str	r3, [r5, #0]
 8008408:	d032      	beq.n	8008470 <__sflush_r+0x98>
 800840a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800840c:	89a3      	ldrh	r3, [r4, #12]
 800840e:	075a      	lsls	r2, r3, #29
 8008410:	d505      	bpl.n	800841e <__sflush_r+0x46>
 8008412:	6863      	ldr	r3, [r4, #4]
 8008414:	1ac0      	subs	r0, r0, r3
 8008416:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008418:	b10b      	cbz	r3, 800841e <__sflush_r+0x46>
 800841a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800841c:	1ac0      	subs	r0, r0, r3
 800841e:	2300      	movs	r3, #0
 8008420:	4602      	mov	r2, r0
 8008422:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008424:	6a21      	ldr	r1, [r4, #32]
 8008426:	4628      	mov	r0, r5
 8008428:	47b0      	blx	r6
 800842a:	1c43      	adds	r3, r0, #1
 800842c:	89a3      	ldrh	r3, [r4, #12]
 800842e:	d106      	bne.n	800843e <__sflush_r+0x66>
 8008430:	6829      	ldr	r1, [r5, #0]
 8008432:	291d      	cmp	r1, #29
 8008434:	d82c      	bhi.n	8008490 <__sflush_r+0xb8>
 8008436:	4a2a      	ldr	r2, [pc, #168]	; (80084e0 <__sflush_r+0x108>)
 8008438:	40ca      	lsrs	r2, r1
 800843a:	07d6      	lsls	r6, r2, #31
 800843c:	d528      	bpl.n	8008490 <__sflush_r+0xb8>
 800843e:	2200      	movs	r2, #0
 8008440:	6062      	str	r2, [r4, #4]
 8008442:	04d9      	lsls	r1, r3, #19
 8008444:	6922      	ldr	r2, [r4, #16]
 8008446:	6022      	str	r2, [r4, #0]
 8008448:	d504      	bpl.n	8008454 <__sflush_r+0x7c>
 800844a:	1c42      	adds	r2, r0, #1
 800844c:	d101      	bne.n	8008452 <__sflush_r+0x7a>
 800844e:	682b      	ldr	r3, [r5, #0]
 8008450:	b903      	cbnz	r3, 8008454 <__sflush_r+0x7c>
 8008452:	6560      	str	r0, [r4, #84]	; 0x54
 8008454:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008456:	602f      	str	r7, [r5, #0]
 8008458:	2900      	cmp	r1, #0
 800845a:	d0ca      	beq.n	80083f2 <__sflush_r+0x1a>
 800845c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008460:	4299      	cmp	r1, r3
 8008462:	d002      	beq.n	800846a <__sflush_r+0x92>
 8008464:	4628      	mov	r0, r5
 8008466:	f7ff f9b5 	bl	80077d4 <_free_r>
 800846a:	2000      	movs	r0, #0
 800846c:	6360      	str	r0, [r4, #52]	; 0x34
 800846e:	e7c1      	b.n	80083f4 <__sflush_r+0x1c>
 8008470:	6a21      	ldr	r1, [r4, #32]
 8008472:	2301      	movs	r3, #1
 8008474:	4628      	mov	r0, r5
 8008476:	47b0      	blx	r6
 8008478:	1c41      	adds	r1, r0, #1
 800847a:	d1c7      	bne.n	800840c <__sflush_r+0x34>
 800847c:	682b      	ldr	r3, [r5, #0]
 800847e:	2b00      	cmp	r3, #0
 8008480:	d0c4      	beq.n	800840c <__sflush_r+0x34>
 8008482:	2b1d      	cmp	r3, #29
 8008484:	d001      	beq.n	800848a <__sflush_r+0xb2>
 8008486:	2b16      	cmp	r3, #22
 8008488:	d101      	bne.n	800848e <__sflush_r+0xb6>
 800848a:	602f      	str	r7, [r5, #0]
 800848c:	e7b1      	b.n	80083f2 <__sflush_r+0x1a>
 800848e:	89a3      	ldrh	r3, [r4, #12]
 8008490:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008494:	81a3      	strh	r3, [r4, #12]
 8008496:	e7ad      	b.n	80083f4 <__sflush_r+0x1c>
 8008498:	690f      	ldr	r7, [r1, #16]
 800849a:	2f00      	cmp	r7, #0
 800849c:	d0a9      	beq.n	80083f2 <__sflush_r+0x1a>
 800849e:	0793      	lsls	r3, r2, #30
 80084a0:	680e      	ldr	r6, [r1, #0]
 80084a2:	bf08      	it	eq
 80084a4:	694b      	ldreq	r3, [r1, #20]
 80084a6:	600f      	str	r7, [r1, #0]
 80084a8:	bf18      	it	ne
 80084aa:	2300      	movne	r3, #0
 80084ac:	eba6 0807 	sub.w	r8, r6, r7
 80084b0:	608b      	str	r3, [r1, #8]
 80084b2:	f1b8 0f00 	cmp.w	r8, #0
 80084b6:	dd9c      	ble.n	80083f2 <__sflush_r+0x1a>
 80084b8:	6a21      	ldr	r1, [r4, #32]
 80084ba:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80084bc:	4643      	mov	r3, r8
 80084be:	463a      	mov	r2, r7
 80084c0:	4628      	mov	r0, r5
 80084c2:	47b0      	blx	r6
 80084c4:	2800      	cmp	r0, #0
 80084c6:	dc06      	bgt.n	80084d6 <__sflush_r+0xfe>
 80084c8:	89a3      	ldrh	r3, [r4, #12]
 80084ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80084ce:	81a3      	strh	r3, [r4, #12]
 80084d0:	f04f 30ff 	mov.w	r0, #4294967295
 80084d4:	e78e      	b.n	80083f4 <__sflush_r+0x1c>
 80084d6:	4407      	add	r7, r0
 80084d8:	eba8 0800 	sub.w	r8, r8, r0
 80084dc:	e7e9      	b.n	80084b2 <__sflush_r+0xda>
 80084de:	bf00      	nop
 80084e0:	20400001 	.word	0x20400001

080084e4 <_fflush_r>:
 80084e4:	b538      	push	{r3, r4, r5, lr}
 80084e6:	690b      	ldr	r3, [r1, #16]
 80084e8:	4605      	mov	r5, r0
 80084ea:	460c      	mov	r4, r1
 80084ec:	b913      	cbnz	r3, 80084f4 <_fflush_r+0x10>
 80084ee:	2500      	movs	r5, #0
 80084f0:	4628      	mov	r0, r5
 80084f2:	bd38      	pop	{r3, r4, r5, pc}
 80084f4:	b118      	cbz	r0, 80084fe <_fflush_r+0x1a>
 80084f6:	6983      	ldr	r3, [r0, #24]
 80084f8:	b90b      	cbnz	r3, 80084fe <_fflush_r+0x1a>
 80084fa:	f000 f887 	bl	800860c <__sinit>
 80084fe:	4b14      	ldr	r3, [pc, #80]	; (8008550 <_fflush_r+0x6c>)
 8008500:	429c      	cmp	r4, r3
 8008502:	d11b      	bne.n	800853c <_fflush_r+0x58>
 8008504:	686c      	ldr	r4, [r5, #4]
 8008506:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800850a:	2b00      	cmp	r3, #0
 800850c:	d0ef      	beq.n	80084ee <_fflush_r+0xa>
 800850e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008510:	07d0      	lsls	r0, r2, #31
 8008512:	d404      	bmi.n	800851e <_fflush_r+0x3a>
 8008514:	0599      	lsls	r1, r3, #22
 8008516:	d402      	bmi.n	800851e <_fflush_r+0x3a>
 8008518:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800851a:	f000 f915 	bl	8008748 <__retarget_lock_acquire_recursive>
 800851e:	4628      	mov	r0, r5
 8008520:	4621      	mov	r1, r4
 8008522:	f7ff ff59 	bl	80083d8 <__sflush_r>
 8008526:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008528:	07da      	lsls	r2, r3, #31
 800852a:	4605      	mov	r5, r0
 800852c:	d4e0      	bmi.n	80084f0 <_fflush_r+0xc>
 800852e:	89a3      	ldrh	r3, [r4, #12]
 8008530:	059b      	lsls	r3, r3, #22
 8008532:	d4dd      	bmi.n	80084f0 <_fflush_r+0xc>
 8008534:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008536:	f000 f908 	bl	800874a <__retarget_lock_release_recursive>
 800853a:	e7d9      	b.n	80084f0 <_fflush_r+0xc>
 800853c:	4b05      	ldr	r3, [pc, #20]	; (8008554 <_fflush_r+0x70>)
 800853e:	429c      	cmp	r4, r3
 8008540:	d101      	bne.n	8008546 <_fflush_r+0x62>
 8008542:	68ac      	ldr	r4, [r5, #8]
 8008544:	e7df      	b.n	8008506 <_fflush_r+0x22>
 8008546:	4b04      	ldr	r3, [pc, #16]	; (8008558 <_fflush_r+0x74>)
 8008548:	429c      	cmp	r4, r3
 800854a:	bf08      	it	eq
 800854c:	68ec      	ldreq	r4, [r5, #12]
 800854e:	e7da      	b.n	8008506 <_fflush_r+0x22>
 8008550:	08008d8c 	.word	0x08008d8c
 8008554:	08008dac 	.word	0x08008dac
 8008558:	08008d6c 	.word	0x08008d6c

0800855c <std>:
 800855c:	2300      	movs	r3, #0
 800855e:	b510      	push	{r4, lr}
 8008560:	4604      	mov	r4, r0
 8008562:	e9c0 3300 	strd	r3, r3, [r0]
 8008566:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800856a:	6083      	str	r3, [r0, #8]
 800856c:	8181      	strh	r1, [r0, #12]
 800856e:	6643      	str	r3, [r0, #100]	; 0x64
 8008570:	81c2      	strh	r2, [r0, #14]
 8008572:	6183      	str	r3, [r0, #24]
 8008574:	4619      	mov	r1, r3
 8008576:	2208      	movs	r2, #8
 8008578:	305c      	adds	r0, #92	; 0x5c
 800857a:	f7fe ffe3 	bl	8007544 <memset>
 800857e:	4b05      	ldr	r3, [pc, #20]	; (8008594 <std+0x38>)
 8008580:	6263      	str	r3, [r4, #36]	; 0x24
 8008582:	4b05      	ldr	r3, [pc, #20]	; (8008598 <std+0x3c>)
 8008584:	62a3      	str	r3, [r4, #40]	; 0x28
 8008586:	4b05      	ldr	r3, [pc, #20]	; (800859c <std+0x40>)
 8008588:	62e3      	str	r3, [r4, #44]	; 0x2c
 800858a:	4b05      	ldr	r3, [pc, #20]	; (80085a0 <std+0x44>)
 800858c:	6224      	str	r4, [r4, #32]
 800858e:	6323      	str	r3, [r4, #48]	; 0x30
 8008590:	bd10      	pop	{r4, pc}
 8008592:	bf00      	nop
 8008594:	08008969 	.word	0x08008969
 8008598:	0800898b 	.word	0x0800898b
 800859c:	080089c3 	.word	0x080089c3
 80085a0:	080089e7 	.word	0x080089e7

080085a4 <_cleanup_r>:
 80085a4:	4901      	ldr	r1, [pc, #4]	; (80085ac <_cleanup_r+0x8>)
 80085a6:	f000 b8af 	b.w	8008708 <_fwalk_reent>
 80085aa:	bf00      	nop
 80085ac:	080084e5 	.word	0x080084e5

080085b0 <__sfmoreglue>:
 80085b0:	b570      	push	{r4, r5, r6, lr}
 80085b2:	2268      	movs	r2, #104	; 0x68
 80085b4:	1e4d      	subs	r5, r1, #1
 80085b6:	4355      	muls	r5, r2
 80085b8:	460e      	mov	r6, r1
 80085ba:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80085be:	f7ff f975 	bl	80078ac <_malloc_r>
 80085c2:	4604      	mov	r4, r0
 80085c4:	b140      	cbz	r0, 80085d8 <__sfmoreglue+0x28>
 80085c6:	2100      	movs	r1, #0
 80085c8:	e9c0 1600 	strd	r1, r6, [r0]
 80085cc:	300c      	adds	r0, #12
 80085ce:	60a0      	str	r0, [r4, #8]
 80085d0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80085d4:	f7fe ffb6 	bl	8007544 <memset>
 80085d8:	4620      	mov	r0, r4
 80085da:	bd70      	pop	{r4, r5, r6, pc}

080085dc <__sfp_lock_acquire>:
 80085dc:	4801      	ldr	r0, [pc, #4]	; (80085e4 <__sfp_lock_acquire+0x8>)
 80085de:	f000 b8b3 	b.w	8008748 <__retarget_lock_acquire_recursive>
 80085e2:	bf00      	nop
 80085e4:	20000421 	.word	0x20000421

080085e8 <__sfp_lock_release>:
 80085e8:	4801      	ldr	r0, [pc, #4]	; (80085f0 <__sfp_lock_release+0x8>)
 80085ea:	f000 b8ae 	b.w	800874a <__retarget_lock_release_recursive>
 80085ee:	bf00      	nop
 80085f0:	20000421 	.word	0x20000421

080085f4 <__sinit_lock_acquire>:
 80085f4:	4801      	ldr	r0, [pc, #4]	; (80085fc <__sinit_lock_acquire+0x8>)
 80085f6:	f000 b8a7 	b.w	8008748 <__retarget_lock_acquire_recursive>
 80085fa:	bf00      	nop
 80085fc:	20000422 	.word	0x20000422

08008600 <__sinit_lock_release>:
 8008600:	4801      	ldr	r0, [pc, #4]	; (8008608 <__sinit_lock_release+0x8>)
 8008602:	f000 b8a2 	b.w	800874a <__retarget_lock_release_recursive>
 8008606:	bf00      	nop
 8008608:	20000422 	.word	0x20000422

0800860c <__sinit>:
 800860c:	b510      	push	{r4, lr}
 800860e:	4604      	mov	r4, r0
 8008610:	f7ff fff0 	bl	80085f4 <__sinit_lock_acquire>
 8008614:	69a3      	ldr	r3, [r4, #24]
 8008616:	b11b      	cbz	r3, 8008620 <__sinit+0x14>
 8008618:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800861c:	f7ff bff0 	b.w	8008600 <__sinit_lock_release>
 8008620:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008624:	6523      	str	r3, [r4, #80]	; 0x50
 8008626:	4b13      	ldr	r3, [pc, #76]	; (8008674 <__sinit+0x68>)
 8008628:	4a13      	ldr	r2, [pc, #76]	; (8008678 <__sinit+0x6c>)
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	62a2      	str	r2, [r4, #40]	; 0x28
 800862e:	42a3      	cmp	r3, r4
 8008630:	bf04      	itt	eq
 8008632:	2301      	moveq	r3, #1
 8008634:	61a3      	streq	r3, [r4, #24]
 8008636:	4620      	mov	r0, r4
 8008638:	f000 f820 	bl	800867c <__sfp>
 800863c:	6060      	str	r0, [r4, #4]
 800863e:	4620      	mov	r0, r4
 8008640:	f000 f81c 	bl	800867c <__sfp>
 8008644:	60a0      	str	r0, [r4, #8]
 8008646:	4620      	mov	r0, r4
 8008648:	f000 f818 	bl	800867c <__sfp>
 800864c:	2200      	movs	r2, #0
 800864e:	60e0      	str	r0, [r4, #12]
 8008650:	2104      	movs	r1, #4
 8008652:	6860      	ldr	r0, [r4, #4]
 8008654:	f7ff ff82 	bl	800855c <std>
 8008658:	68a0      	ldr	r0, [r4, #8]
 800865a:	2201      	movs	r2, #1
 800865c:	2109      	movs	r1, #9
 800865e:	f7ff ff7d 	bl	800855c <std>
 8008662:	68e0      	ldr	r0, [r4, #12]
 8008664:	2202      	movs	r2, #2
 8008666:	2112      	movs	r1, #18
 8008668:	f7ff ff78 	bl	800855c <std>
 800866c:	2301      	movs	r3, #1
 800866e:	61a3      	str	r3, [r4, #24]
 8008670:	e7d2      	b.n	8008618 <__sinit+0xc>
 8008672:	bf00      	nop
 8008674:	08008b84 	.word	0x08008b84
 8008678:	080085a5 	.word	0x080085a5

0800867c <__sfp>:
 800867c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800867e:	4607      	mov	r7, r0
 8008680:	f7ff ffac 	bl	80085dc <__sfp_lock_acquire>
 8008684:	4b1e      	ldr	r3, [pc, #120]	; (8008700 <__sfp+0x84>)
 8008686:	681e      	ldr	r6, [r3, #0]
 8008688:	69b3      	ldr	r3, [r6, #24]
 800868a:	b913      	cbnz	r3, 8008692 <__sfp+0x16>
 800868c:	4630      	mov	r0, r6
 800868e:	f7ff ffbd 	bl	800860c <__sinit>
 8008692:	3648      	adds	r6, #72	; 0x48
 8008694:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008698:	3b01      	subs	r3, #1
 800869a:	d503      	bpl.n	80086a4 <__sfp+0x28>
 800869c:	6833      	ldr	r3, [r6, #0]
 800869e:	b30b      	cbz	r3, 80086e4 <__sfp+0x68>
 80086a0:	6836      	ldr	r6, [r6, #0]
 80086a2:	e7f7      	b.n	8008694 <__sfp+0x18>
 80086a4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80086a8:	b9d5      	cbnz	r5, 80086e0 <__sfp+0x64>
 80086aa:	4b16      	ldr	r3, [pc, #88]	; (8008704 <__sfp+0x88>)
 80086ac:	60e3      	str	r3, [r4, #12]
 80086ae:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80086b2:	6665      	str	r5, [r4, #100]	; 0x64
 80086b4:	f000 f847 	bl	8008746 <__retarget_lock_init_recursive>
 80086b8:	f7ff ff96 	bl	80085e8 <__sfp_lock_release>
 80086bc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80086c0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80086c4:	6025      	str	r5, [r4, #0]
 80086c6:	61a5      	str	r5, [r4, #24]
 80086c8:	2208      	movs	r2, #8
 80086ca:	4629      	mov	r1, r5
 80086cc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80086d0:	f7fe ff38 	bl	8007544 <memset>
 80086d4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80086d8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80086dc:	4620      	mov	r0, r4
 80086de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80086e0:	3468      	adds	r4, #104	; 0x68
 80086e2:	e7d9      	b.n	8008698 <__sfp+0x1c>
 80086e4:	2104      	movs	r1, #4
 80086e6:	4638      	mov	r0, r7
 80086e8:	f7ff ff62 	bl	80085b0 <__sfmoreglue>
 80086ec:	4604      	mov	r4, r0
 80086ee:	6030      	str	r0, [r6, #0]
 80086f0:	2800      	cmp	r0, #0
 80086f2:	d1d5      	bne.n	80086a0 <__sfp+0x24>
 80086f4:	f7ff ff78 	bl	80085e8 <__sfp_lock_release>
 80086f8:	230c      	movs	r3, #12
 80086fa:	603b      	str	r3, [r7, #0]
 80086fc:	e7ee      	b.n	80086dc <__sfp+0x60>
 80086fe:	bf00      	nop
 8008700:	08008b84 	.word	0x08008b84
 8008704:	ffff0001 	.word	0xffff0001

08008708 <_fwalk_reent>:
 8008708:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800870c:	4606      	mov	r6, r0
 800870e:	4688      	mov	r8, r1
 8008710:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008714:	2700      	movs	r7, #0
 8008716:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800871a:	f1b9 0901 	subs.w	r9, r9, #1
 800871e:	d505      	bpl.n	800872c <_fwalk_reent+0x24>
 8008720:	6824      	ldr	r4, [r4, #0]
 8008722:	2c00      	cmp	r4, #0
 8008724:	d1f7      	bne.n	8008716 <_fwalk_reent+0xe>
 8008726:	4638      	mov	r0, r7
 8008728:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800872c:	89ab      	ldrh	r3, [r5, #12]
 800872e:	2b01      	cmp	r3, #1
 8008730:	d907      	bls.n	8008742 <_fwalk_reent+0x3a>
 8008732:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008736:	3301      	adds	r3, #1
 8008738:	d003      	beq.n	8008742 <_fwalk_reent+0x3a>
 800873a:	4629      	mov	r1, r5
 800873c:	4630      	mov	r0, r6
 800873e:	47c0      	blx	r8
 8008740:	4307      	orrs	r7, r0
 8008742:	3568      	adds	r5, #104	; 0x68
 8008744:	e7e9      	b.n	800871a <_fwalk_reent+0x12>

08008746 <__retarget_lock_init_recursive>:
 8008746:	4770      	bx	lr

08008748 <__retarget_lock_acquire_recursive>:
 8008748:	4770      	bx	lr

0800874a <__retarget_lock_release_recursive>:
 800874a:	4770      	bx	lr

0800874c <__swhatbuf_r>:
 800874c:	b570      	push	{r4, r5, r6, lr}
 800874e:	460e      	mov	r6, r1
 8008750:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008754:	2900      	cmp	r1, #0
 8008756:	b096      	sub	sp, #88	; 0x58
 8008758:	4614      	mov	r4, r2
 800875a:	461d      	mov	r5, r3
 800875c:	da08      	bge.n	8008770 <__swhatbuf_r+0x24>
 800875e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008762:	2200      	movs	r2, #0
 8008764:	602a      	str	r2, [r5, #0]
 8008766:	061a      	lsls	r2, r3, #24
 8008768:	d410      	bmi.n	800878c <__swhatbuf_r+0x40>
 800876a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800876e:	e00e      	b.n	800878e <__swhatbuf_r+0x42>
 8008770:	466a      	mov	r2, sp
 8008772:	f000 f95f 	bl	8008a34 <_fstat_r>
 8008776:	2800      	cmp	r0, #0
 8008778:	dbf1      	blt.n	800875e <__swhatbuf_r+0x12>
 800877a:	9a01      	ldr	r2, [sp, #4]
 800877c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008780:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008784:	425a      	negs	r2, r3
 8008786:	415a      	adcs	r2, r3
 8008788:	602a      	str	r2, [r5, #0]
 800878a:	e7ee      	b.n	800876a <__swhatbuf_r+0x1e>
 800878c:	2340      	movs	r3, #64	; 0x40
 800878e:	2000      	movs	r0, #0
 8008790:	6023      	str	r3, [r4, #0]
 8008792:	b016      	add	sp, #88	; 0x58
 8008794:	bd70      	pop	{r4, r5, r6, pc}
	...

08008798 <__smakebuf_r>:
 8008798:	898b      	ldrh	r3, [r1, #12]
 800879a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800879c:	079d      	lsls	r5, r3, #30
 800879e:	4606      	mov	r6, r0
 80087a0:	460c      	mov	r4, r1
 80087a2:	d507      	bpl.n	80087b4 <__smakebuf_r+0x1c>
 80087a4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80087a8:	6023      	str	r3, [r4, #0]
 80087aa:	6123      	str	r3, [r4, #16]
 80087ac:	2301      	movs	r3, #1
 80087ae:	6163      	str	r3, [r4, #20]
 80087b0:	b002      	add	sp, #8
 80087b2:	bd70      	pop	{r4, r5, r6, pc}
 80087b4:	ab01      	add	r3, sp, #4
 80087b6:	466a      	mov	r2, sp
 80087b8:	f7ff ffc8 	bl	800874c <__swhatbuf_r>
 80087bc:	9900      	ldr	r1, [sp, #0]
 80087be:	4605      	mov	r5, r0
 80087c0:	4630      	mov	r0, r6
 80087c2:	f7ff f873 	bl	80078ac <_malloc_r>
 80087c6:	b948      	cbnz	r0, 80087dc <__smakebuf_r+0x44>
 80087c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087cc:	059a      	lsls	r2, r3, #22
 80087ce:	d4ef      	bmi.n	80087b0 <__smakebuf_r+0x18>
 80087d0:	f023 0303 	bic.w	r3, r3, #3
 80087d4:	f043 0302 	orr.w	r3, r3, #2
 80087d8:	81a3      	strh	r3, [r4, #12]
 80087da:	e7e3      	b.n	80087a4 <__smakebuf_r+0xc>
 80087dc:	4b0d      	ldr	r3, [pc, #52]	; (8008814 <__smakebuf_r+0x7c>)
 80087de:	62b3      	str	r3, [r6, #40]	; 0x28
 80087e0:	89a3      	ldrh	r3, [r4, #12]
 80087e2:	6020      	str	r0, [r4, #0]
 80087e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80087e8:	81a3      	strh	r3, [r4, #12]
 80087ea:	9b00      	ldr	r3, [sp, #0]
 80087ec:	6163      	str	r3, [r4, #20]
 80087ee:	9b01      	ldr	r3, [sp, #4]
 80087f0:	6120      	str	r0, [r4, #16]
 80087f2:	b15b      	cbz	r3, 800880c <__smakebuf_r+0x74>
 80087f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80087f8:	4630      	mov	r0, r6
 80087fa:	f000 f92d 	bl	8008a58 <_isatty_r>
 80087fe:	b128      	cbz	r0, 800880c <__smakebuf_r+0x74>
 8008800:	89a3      	ldrh	r3, [r4, #12]
 8008802:	f023 0303 	bic.w	r3, r3, #3
 8008806:	f043 0301 	orr.w	r3, r3, #1
 800880a:	81a3      	strh	r3, [r4, #12]
 800880c:	89a0      	ldrh	r0, [r4, #12]
 800880e:	4305      	orrs	r5, r0
 8008810:	81a5      	strh	r5, [r4, #12]
 8008812:	e7cd      	b.n	80087b0 <__smakebuf_r+0x18>
 8008814:	080085a5 	.word	0x080085a5

08008818 <memcpy>:
 8008818:	440a      	add	r2, r1
 800881a:	4291      	cmp	r1, r2
 800881c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008820:	d100      	bne.n	8008824 <memcpy+0xc>
 8008822:	4770      	bx	lr
 8008824:	b510      	push	{r4, lr}
 8008826:	f811 4b01 	ldrb.w	r4, [r1], #1
 800882a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800882e:	4291      	cmp	r1, r2
 8008830:	d1f9      	bne.n	8008826 <memcpy+0xe>
 8008832:	bd10      	pop	{r4, pc}

08008834 <memmove>:
 8008834:	4288      	cmp	r0, r1
 8008836:	b510      	push	{r4, lr}
 8008838:	eb01 0402 	add.w	r4, r1, r2
 800883c:	d902      	bls.n	8008844 <memmove+0x10>
 800883e:	4284      	cmp	r4, r0
 8008840:	4623      	mov	r3, r4
 8008842:	d807      	bhi.n	8008854 <memmove+0x20>
 8008844:	1e43      	subs	r3, r0, #1
 8008846:	42a1      	cmp	r1, r4
 8008848:	d008      	beq.n	800885c <memmove+0x28>
 800884a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800884e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008852:	e7f8      	b.n	8008846 <memmove+0x12>
 8008854:	4402      	add	r2, r0
 8008856:	4601      	mov	r1, r0
 8008858:	428a      	cmp	r2, r1
 800885a:	d100      	bne.n	800885e <memmove+0x2a>
 800885c:	bd10      	pop	{r4, pc}
 800885e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008862:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008866:	e7f7      	b.n	8008858 <memmove+0x24>

08008868 <__malloc_lock>:
 8008868:	4801      	ldr	r0, [pc, #4]	; (8008870 <__malloc_lock+0x8>)
 800886a:	f7ff bf6d 	b.w	8008748 <__retarget_lock_acquire_recursive>
 800886e:	bf00      	nop
 8008870:	20000420 	.word	0x20000420

08008874 <__malloc_unlock>:
 8008874:	4801      	ldr	r0, [pc, #4]	; (800887c <__malloc_unlock+0x8>)
 8008876:	f7ff bf68 	b.w	800874a <__retarget_lock_release_recursive>
 800887a:	bf00      	nop
 800887c:	20000420 	.word	0x20000420

08008880 <_realloc_r>:
 8008880:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008884:	4680      	mov	r8, r0
 8008886:	4614      	mov	r4, r2
 8008888:	460e      	mov	r6, r1
 800888a:	b921      	cbnz	r1, 8008896 <_realloc_r+0x16>
 800888c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008890:	4611      	mov	r1, r2
 8008892:	f7ff b80b 	b.w	80078ac <_malloc_r>
 8008896:	b92a      	cbnz	r2, 80088a4 <_realloc_r+0x24>
 8008898:	f7fe ff9c 	bl	80077d4 <_free_r>
 800889c:	4625      	mov	r5, r4
 800889e:	4628      	mov	r0, r5
 80088a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80088a4:	f000 f8fa 	bl	8008a9c <_malloc_usable_size_r>
 80088a8:	4284      	cmp	r4, r0
 80088aa:	4607      	mov	r7, r0
 80088ac:	d802      	bhi.n	80088b4 <_realloc_r+0x34>
 80088ae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80088b2:	d812      	bhi.n	80088da <_realloc_r+0x5a>
 80088b4:	4621      	mov	r1, r4
 80088b6:	4640      	mov	r0, r8
 80088b8:	f7fe fff8 	bl	80078ac <_malloc_r>
 80088bc:	4605      	mov	r5, r0
 80088be:	2800      	cmp	r0, #0
 80088c0:	d0ed      	beq.n	800889e <_realloc_r+0x1e>
 80088c2:	42bc      	cmp	r4, r7
 80088c4:	4622      	mov	r2, r4
 80088c6:	4631      	mov	r1, r6
 80088c8:	bf28      	it	cs
 80088ca:	463a      	movcs	r2, r7
 80088cc:	f7ff ffa4 	bl	8008818 <memcpy>
 80088d0:	4631      	mov	r1, r6
 80088d2:	4640      	mov	r0, r8
 80088d4:	f7fe ff7e 	bl	80077d4 <_free_r>
 80088d8:	e7e1      	b.n	800889e <_realloc_r+0x1e>
 80088da:	4635      	mov	r5, r6
 80088dc:	e7df      	b.n	800889e <_realloc_r+0x1e>

080088de <_raise_r>:
 80088de:	291f      	cmp	r1, #31
 80088e0:	b538      	push	{r3, r4, r5, lr}
 80088e2:	4604      	mov	r4, r0
 80088e4:	460d      	mov	r5, r1
 80088e6:	d904      	bls.n	80088f2 <_raise_r+0x14>
 80088e8:	2316      	movs	r3, #22
 80088ea:	6003      	str	r3, [r0, #0]
 80088ec:	f04f 30ff 	mov.w	r0, #4294967295
 80088f0:	bd38      	pop	{r3, r4, r5, pc}
 80088f2:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80088f4:	b112      	cbz	r2, 80088fc <_raise_r+0x1e>
 80088f6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80088fa:	b94b      	cbnz	r3, 8008910 <_raise_r+0x32>
 80088fc:	4620      	mov	r0, r4
 80088fe:	f000 f831 	bl	8008964 <_getpid_r>
 8008902:	462a      	mov	r2, r5
 8008904:	4601      	mov	r1, r0
 8008906:	4620      	mov	r0, r4
 8008908:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800890c:	f000 b818 	b.w	8008940 <_kill_r>
 8008910:	2b01      	cmp	r3, #1
 8008912:	d00a      	beq.n	800892a <_raise_r+0x4c>
 8008914:	1c59      	adds	r1, r3, #1
 8008916:	d103      	bne.n	8008920 <_raise_r+0x42>
 8008918:	2316      	movs	r3, #22
 800891a:	6003      	str	r3, [r0, #0]
 800891c:	2001      	movs	r0, #1
 800891e:	e7e7      	b.n	80088f0 <_raise_r+0x12>
 8008920:	2400      	movs	r4, #0
 8008922:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008926:	4628      	mov	r0, r5
 8008928:	4798      	blx	r3
 800892a:	2000      	movs	r0, #0
 800892c:	e7e0      	b.n	80088f0 <_raise_r+0x12>
	...

08008930 <raise>:
 8008930:	4b02      	ldr	r3, [pc, #8]	; (800893c <raise+0xc>)
 8008932:	4601      	mov	r1, r0
 8008934:	6818      	ldr	r0, [r3, #0]
 8008936:	f7ff bfd2 	b.w	80088de <_raise_r>
 800893a:	bf00      	nop
 800893c:	200001ac 	.word	0x200001ac

08008940 <_kill_r>:
 8008940:	b538      	push	{r3, r4, r5, lr}
 8008942:	4d07      	ldr	r5, [pc, #28]	; (8008960 <_kill_r+0x20>)
 8008944:	2300      	movs	r3, #0
 8008946:	4604      	mov	r4, r0
 8008948:	4608      	mov	r0, r1
 800894a:	4611      	mov	r1, r2
 800894c:	602b      	str	r3, [r5, #0]
 800894e:	f7f8 fc7d 	bl	800124c <_kill>
 8008952:	1c43      	adds	r3, r0, #1
 8008954:	d102      	bne.n	800895c <_kill_r+0x1c>
 8008956:	682b      	ldr	r3, [r5, #0]
 8008958:	b103      	cbz	r3, 800895c <_kill_r+0x1c>
 800895a:	6023      	str	r3, [r4, #0]
 800895c:	bd38      	pop	{r3, r4, r5, pc}
 800895e:	bf00      	nop
 8008960:	20000424 	.word	0x20000424

08008964 <_getpid_r>:
 8008964:	f7f8 bc6a 	b.w	800123c <_getpid>

08008968 <__sread>:
 8008968:	b510      	push	{r4, lr}
 800896a:	460c      	mov	r4, r1
 800896c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008970:	f000 f89c 	bl	8008aac <_read_r>
 8008974:	2800      	cmp	r0, #0
 8008976:	bfab      	itete	ge
 8008978:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800897a:	89a3      	ldrhlt	r3, [r4, #12]
 800897c:	181b      	addge	r3, r3, r0
 800897e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008982:	bfac      	ite	ge
 8008984:	6563      	strge	r3, [r4, #84]	; 0x54
 8008986:	81a3      	strhlt	r3, [r4, #12]
 8008988:	bd10      	pop	{r4, pc}

0800898a <__swrite>:
 800898a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800898e:	461f      	mov	r7, r3
 8008990:	898b      	ldrh	r3, [r1, #12]
 8008992:	05db      	lsls	r3, r3, #23
 8008994:	4605      	mov	r5, r0
 8008996:	460c      	mov	r4, r1
 8008998:	4616      	mov	r6, r2
 800899a:	d505      	bpl.n	80089a8 <__swrite+0x1e>
 800899c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089a0:	2302      	movs	r3, #2
 80089a2:	2200      	movs	r2, #0
 80089a4:	f000 f868 	bl	8008a78 <_lseek_r>
 80089a8:	89a3      	ldrh	r3, [r4, #12]
 80089aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80089ae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80089b2:	81a3      	strh	r3, [r4, #12]
 80089b4:	4632      	mov	r2, r6
 80089b6:	463b      	mov	r3, r7
 80089b8:	4628      	mov	r0, r5
 80089ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80089be:	f000 b817 	b.w	80089f0 <_write_r>

080089c2 <__sseek>:
 80089c2:	b510      	push	{r4, lr}
 80089c4:	460c      	mov	r4, r1
 80089c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089ca:	f000 f855 	bl	8008a78 <_lseek_r>
 80089ce:	1c43      	adds	r3, r0, #1
 80089d0:	89a3      	ldrh	r3, [r4, #12]
 80089d2:	bf15      	itete	ne
 80089d4:	6560      	strne	r0, [r4, #84]	; 0x54
 80089d6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80089da:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80089de:	81a3      	strheq	r3, [r4, #12]
 80089e0:	bf18      	it	ne
 80089e2:	81a3      	strhne	r3, [r4, #12]
 80089e4:	bd10      	pop	{r4, pc}

080089e6 <__sclose>:
 80089e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089ea:	f000 b813 	b.w	8008a14 <_close_r>
	...

080089f0 <_write_r>:
 80089f0:	b538      	push	{r3, r4, r5, lr}
 80089f2:	4d07      	ldr	r5, [pc, #28]	; (8008a10 <_write_r+0x20>)
 80089f4:	4604      	mov	r4, r0
 80089f6:	4608      	mov	r0, r1
 80089f8:	4611      	mov	r1, r2
 80089fa:	2200      	movs	r2, #0
 80089fc:	602a      	str	r2, [r5, #0]
 80089fe:	461a      	mov	r2, r3
 8008a00:	f7f8 fc5b 	bl	80012ba <_write>
 8008a04:	1c43      	adds	r3, r0, #1
 8008a06:	d102      	bne.n	8008a0e <_write_r+0x1e>
 8008a08:	682b      	ldr	r3, [r5, #0]
 8008a0a:	b103      	cbz	r3, 8008a0e <_write_r+0x1e>
 8008a0c:	6023      	str	r3, [r4, #0]
 8008a0e:	bd38      	pop	{r3, r4, r5, pc}
 8008a10:	20000424 	.word	0x20000424

08008a14 <_close_r>:
 8008a14:	b538      	push	{r3, r4, r5, lr}
 8008a16:	4d06      	ldr	r5, [pc, #24]	; (8008a30 <_close_r+0x1c>)
 8008a18:	2300      	movs	r3, #0
 8008a1a:	4604      	mov	r4, r0
 8008a1c:	4608      	mov	r0, r1
 8008a1e:	602b      	str	r3, [r5, #0]
 8008a20:	f7f8 fc67 	bl	80012f2 <_close>
 8008a24:	1c43      	adds	r3, r0, #1
 8008a26:	d102      	bne.n	8008a2e <_close_r+0x1a>
 8008a28:	682b      	ldr	r3, [r5, #0]
 8008a2a:	b103      	cbz	r3, 8008a2e <_close_r+0x1a>
 8008a2c:	6023      	str	r3, [r4, #0]
 8008a2e:	bd38      	pop	{r3, r4, r5, pc}
 8008a30:	20000424 	.word	0x20000424

08008a34 <_fstat_r>:
 8008a34:	b538      	push	{r3, r4, r5, lr}
 8008a36:	4d07      	ldr	r5, [pc, #28]	; (8008a54 <_fstat_r+0x20>)
 8008a38:	2300      	movs	r3, #0
 8008a3a:	4604      	mov	r4, r0
 8008a3c:	4608      	mov	r0, r1
 8008a3e:	4611      	mov	r1, r2
 8008a40:	602b      	str	r3, [r5, #0]
 8008a42:	f7f8 fc62 	bl	800130a <_fstat>
 8008a46:	1c43      	adds	r3, r0, #1
 8008a48:	d102      	bne.n	8008a50 <_fstat_r+0x1c>
 8008a4a:	682b      	ldr	r3, [r5, #0]
 8008a4c:	b103      	cbz	r3, 8008a50 <_fstat_r+0x1c>
 8008a4e:	6023      	str	r3, [r4, #0]
 8008a50:	bd38      	pop	{r3, r4, r5, pc}
 8008a52:	bf00      	nop
 8008a54:	20000424 	.word	0x20000424

08008a58 <_isatty_r>:
 8008a58:	b538      	push	{r3, r4, r5, lr}
 8008a5a:	4d06      	ldr	r5, [pc, #24]	; (8008a74 <_isatty_r+0x1c>)
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	4604      	mov	r4, r0
 8008a60:	4608      	mov	r0, r1
 8008a62:	602b      	str	r3, [r5, #0]
 8008a64:	f7f8 fc61 	bl	800132a <_isatty>
 8008a68:	1c43      	adds	r3, r0, #1
 8008a6a:	d102      	bne.n	8008a72 <_isatty_r+0x1a>
 8008a6c:	682b      	ldr	r3, [r5, #0]
 8008a6e:	b103      	cbz	r3, 8008a72 <_isatty_r+0x1a>
 8008a70:	6023      	str	r3, [r4, #0]
 8008a72:	bd38      	pop	{r3, r4, r5, pc}
 8008a74:	20000424 	.word	0x20000424

08008a78 <_lseek_r>:
 8008a78:	b538      	push	{r3, r4, r5, lr}
 8008a7a:	4d07      	ldr	r5, [pc, #28]	; (8008a98 <_lseek_r+0x20>)
 8008a7c:	4604      	mov	r4, r0
 8008a7e:	4608      	mov	r0, r1
 8008a80:	4611      	mov	r1, r2
 8008a82:	2200      	movs	r2, #0
 8008a84:	602a      	str	r2, [r5, #0]
 8008a86:	461a      	mov	r2, r3
 8008a88:	f7f8 fc5a 	bl	8001340 <_lseek>
 8008a8c:	1c43      	adds	r3, r0, #1
 8008a8e:	d102      	bne.n	8008a96 <_lseek_r+0x1e>
 8008a90:	682b      	ldr	r3, [r5, #0]
 8008a92:	b103      	cbz	r3, 8008a96 <_lseek_r+0x1e>
 8008a94:	6023      	str	r3, [r4, #0]
 8008a96:	bd38      	pop	{r3, r4, r5, pc}
 8008a98:	20000424 	.word	0x20000424

08008a9c <_malloc_usable_size_r>:
 8008a9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008aa0:	1f18      	subs	r0, r3, #4
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	bfbc      	itt	lt
 8008aa6:	580b      	ldrlt	r3, [r1, r0]
 8008aa8:	18c0      	addlt	r0, r0, r3
 8008aaa:	4770      	bx	lr

08008aac <_read_r>:
 8008aac:	b538      	push	{r3, r4, r5, lr}
 8008aae:	4d07      	ldr	r5, [pc, #28]	; (8008acc <_read_r+0x20>)
 8008ab0:	4604      	mov	r4, r0
 8008ab2:	4608      	mov	r0, r1
 8008ab4:	4611      	mov	r1, r2
 8008ab6:	2200      	movs	r2, #0
 8008ab8:	602a      	str	r2, [r5, #0]
 8008aba:	461a      	mov	r2, r3
 8008abc:	f7f8 fbe0 	bl	8001280 <_read>
 8008ac0:	1c43      	adds	r3, r0, #1
 8008ac2:	d102      	bne.n	8008aca <_read_r+0x1e>
 8008ac4:	682b      	ldr	r3, [r5, #0]
 8008ac6:	b103      	cbz	r3, 8008aca <_read_r+0x1e>
 8008ac8:	6023      	str	r3, [r4, #0]
 8008aca:	bd38      	pop	{r3, r4, r5, pc}
 8008acc:	20000424 	.word	0x20000424

08008ad0 <_init>:
 8008ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ad2:	bf00      	nop
 8008ad4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ad6:	bc08      	pop	{r3}
 8008ad8:	469e      	mov	lr, r3
 8008ada:	4770      	bx	lr

08008adc <_fini>:
 8008adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ade:	bf00      	nop
 8008ae0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ae2:	bc08      	pop	{r3}
 8008ae4:	469e      	mov	lr, r3
 8008ae6:	4770      	bx	lr
