verilator --lint-only src/modules/system.sv -Isrc/include -Isrc/modules
%Warning-WIDTHEXPAND: src/modules/socetlib_fifo.sv:87:36: Operator SUB expects 4 bits on the RHS, but RHS's VARREF 'REN' generates 1 bits.
                                                        : ... note: In instance 'system.MS.SP.loadFSM.psumoutFIFO'
   87 |                 count_next = count - REN + (REN && WEN);
      |                                    ^
                      src/modules/scratchpad.sv:44:1: ... note: In file included from 'scratchpad.sv'
                      src/modules/memory_subsystem.sv:45:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:76:1: ... note: In file included from 'system.sv'
                      ... For warning description see https://verilator.org/warn/WIDTHEXPAND?v=5.028
                      ... Use "/* verilator lint_off WIDTHEXPAND */" and lint_on around source to disable this message.
%Warning-WIDTHEXPAND: src/modules/socetlib_fifo.sv:87:42: Operator ADD expects 4 bits on the RHS, but RHS's LOGAND generates 1 bits.
                                                        : ... note: In instance 'system.MS.SP.loadFSM.psumoutFIFO'
   87 |                 count_next = count - REN + (REN && WEN);
      |                                          ^
                      src/modules/scratchpad.sv:44:1: ... note: In file included from 'scratchpad.sv'
                      src/modules/memory_subsystem.sv:45:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:76:1: ... note: In file included from 'system.sv'
%Warning-WIDTHEXPAND: src/modules/socetlib_fifo.sv:89:36: Operator ADD expects 4 bits on the RHS, but RHS's VARREF 'WEN' generates 1 bits.
                                                        : ... note: In instance 'system.MS.SP.loadFSM.psumoutFIFO'
   89 |                 count_next = count + WEN - (REN && WEN);
      |                                    ^
                      src/modules/scratchpad.sv:44:1: ... note: In file included from 'scratchpad.sv'
                      src/modules/memory_subsystem.sv:45:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:76:1: ... note: In file included from 'system.sv'
%Warning-WIDTHEXPAND: src/modules/socetlib_fifo.sv:89:42: Operator SUB expects 4 bits on the RHS, but RHS's LOGAND generates 1 bits.
                                                        : ... note: In instance 'system.MS.SP.loadFSM.psumoutFIFO'
   89 |                 count_next = count + WEN - (REN && WEN);
      |                                          ^
                      src/modules/scratchpad.sv:44:1: ... note: In file included from 'scratchpad.sv'
                      src/modules/memory_subsystem.sv:45:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:76:1: ... note: In file included from 'system.sv'
%Warning-WIDTHEXPAND: src/modules/socetlib_fifo.sv:91:36: Operator ADD expects 4 bits on the RHS, but RHS's VARREF 'WEN' generates 1 bits.
                                                        : ... note: In instance 'system.MS.SP.loadFSM.psumoutFIFO'
   91 |                 count_next = count + WEN - REN;
      |                                    ^
                      src/modules/scratchpad.sv:44:1: ... note: In file included from 'scratchpad.sv'
                      src/modules/memory_subsystem.sv:45:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:76:1: ... note: In file included from 'system.sv'
%Warning-WIDTHEXPAND: src/modules/socetlib_fifo.sv:91:42: Operator SUB expects 4 bits on the RHS, but RHS's VARREF 'REN' generates 1 bits.
                                                        : ... note: In instance 'system.MS.SP.loadFSM.psumoutFIFO'
   91 |                 count_next = count + WEN - REN;
      |                                          ^
                      src/modules/scratchpad.sv:44:1: ... note: In file included from 'scratchpad.sv'
                      src/modules/memory_subsystem.sv:45:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:76:1: ... note: In file included from 'system.sv'
%Warning-WIDTHEXPAND: src/modules/socetlib_fifo.sv:87:36: Operator SUB expects 3 bits on the RHS, but RHS's VARREF 'REN' generates 1 bits.
                                                        : ... note: In instance 'system.MS.SP.instrFIFO'
   87 |                 count_next = count - REN + (REN && WEN);
      |                                    ^
                      src/modules/scratchpad.sv:44:1: ... note: In file included from 'scratchpad.sv'
                      src/modules/memory_subsystem.sv:45:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:76:1: ... note: In file included from 'system.sv'
%Warning-WIDTHEXPAND: src/modules/socetlib_fifo.sv:87:42: Operator ADD expects 3 bits on the RHS, but RHS's LOGAND generates 1 bits.
                                                        : ... note: In instance 'system.MS.SP.instrFIFO'
   87 |                 count_next = count - REN + (REN && WEN);
      |                                          ^
                      src/modules/scratchpad.sv:44:1: ... note: In file included from 'scratchpad.sv'
                      src/modules/memory_subsystem.sv:45:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:76:1: ... note: In file included from 'system.sv'
%Warning-WIDTHEXPAND: src/modules/socetlib_fifo.sv:89:36: Operator ADD expects 3 bits on the RHS, but RHS's VARREF 'WEN' generates 1 bits.
                                                        : ... note: In instance 'system.MS.SP.instrFIFO'
   89 |                 count_next = count + WEN - (REN && WEN);
      |                                    ^
                      src/modules/scratchpad.sv:44:1: ... note: In file included from 'scratchpad.sv'
                      src/modules/memory_subsystem.sv:45:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:76:1: ... note: In file included from 'system.sv'
%Warning-WIDTHEXPAND: src/modules/socetlib_fifo.sv:89:42: Operator SUB expects 3 bits on the RHS, but RHS's LOGAND generates 1 bits.
                                                        : ... note: In instance 'system.MS.SP.instrFIFO'
   89 |                 count_next = count + WEN - (REN && WEN);
      |                                          ^
                      src/modules/scratchpad.sv:44:1: ... note: In file included from 'scratchpad.sv'
                      src/modules/memory_subsystem.sv:45:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:76:1: ... note: In file included from 'system.sv'
%Warning-WIDTHEXPAND: src/modules/socetlib_fifo.sv:91:36: Operator ADD expects 3 bits on the RHS, but RHS's VARREF 'WEN' generates 1 bits.
                                                        : ... note: In instance 'system.MS.SP.instrFIFO'
   91 |                 count_next = count + WEN - REN;
      |                                    ^
                      src/modules/scratchpad.sv:44:1: ... note: In file included from 'scratchpad.sv'
                      src/modules/memory_subsystem.sv:45:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:76:1: ... note: In file included from 'system.sv'
%Warning-WIDTHEXPAND: src/modules/socetlib_fifo.sv:91:42: Operator SUB expects 3 bits on the RHS, but RHS's VARREF 'REN' generates 1 bits.
                                                        : ... note: In instance 'system.MS.SP.instrFIFO'
   91 |                 count_next = count + WEN - REN;
      |                                          ^
                      src/modules/scratchpad.sv:44:1: ... note: In file included from 'scratchpad.sv'
                      src/modules/memory_subsystem.sv:45:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:76:1: ... note: In file included from 'system.sv'
%Warning-WIDTHEXPAND: src/modules/load_FSM.sv:446:45: Operator EQ expects 32 or 7 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                    : ... note: In instance 'system.MS.SP.loadFSM'
  446 |                 if (psumoutFIFO_rdata[65:64 == 2'd3]) begin
      |                                             ^~
                      src/modules/scratchpad.sv:38:1: ... note: In file included from 'scratchpad.sv'
                      src/modules/memory_subsystem.sv:45:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:76:1: ... note: In file included from 'system.sv'
%Warning-WIDTHEXPAND: src/modules/load_FSM.sv:446:38: Bit extraction of var[65:0] requires 7 bit index, not 1 bits.
                                                    : ... note: In instance 'system.MS.SP.loadFSM'
  446 |                 if (psumoutFIFO_rdata[65:64 == 2'd3]) begin
      |                                      ^
                      src/modules/scratchpad.sv:38:1: ... note: In file included from 'scratchpad.sv'
                      src/modules/memory_subsystem.sv:45:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:76:1: ... note: In file included from 'system.sv'
%Warning-WIDTHTRUNC: src/modules/load_FSM.sv:446:17: Logical operator IF expects 1 bit on the If, but If's SEL generates 66 bits.
                                                   : ... note: In instance 'system.MS.SP.loadFSM'
  446 |                 if (psumoutFIFO_rdata[65:64 == 2'd3]) begin
      |                 ^~
                     src/modules/scratchpad.sv:38:1: ... note: In file included from 'scratchpad.sv'
                     src/modules/memory_subsystem.sv:45:1: ... note: In file included from 'memory_subsystem.sv'
                     src/modules/system.sv:76:1: ... note: In file included from 'system.sv'
%Warning-WIDTHTRUNC: src/modules/scratchpad_bank.sv:49:42: Operator ASSIGN expects 68 bits on the Assign RHS, but Assign RHS's VARREF 'wFIFO_rdata' generates 69 bits.
                                                         : ... note: In instance 'system.MS.SP.spb3'
   49 |             {w_mat_sel, w_row_sel, wdat} = wFIFO_rdata;
      |                                          ^
                     src/modules/scratchpad.sv:33:1: ... note: In file included from 'scratchpad.sv'
                     src/modules/memory_subsystem.sv:45:1: ... note: In file included from 'memory_subsystem.sv'
                     src/modules/system.sv:76:1: ... note: In file included from 'system.sv'
%Warning-WIDTHCONCAT: src/modules/fu_branch_predictor.sv:42:17: More than a 8k bit replication is probably wrong: 14080
                                                              : ... note: In instance 'system.DP.FETCH.predictor'
   42 |       buffer <= '0;
      |                 ^~
                      src/modules/fetch_stage.sv:67:1: ... note: In file included from 'fetch_stage.sv'
                      src/modules/sc_datapath.sv:23:1: ... note: In file included from 'sc_datapath.sv'
                      src/modules/system.sv:75:1: ... note: In file included from 'system.sv'
%Warning-WIDTHEXPAND: src/modules/dcache.sv:109:31: Operator LT expects 32 or 11 bits on the LHS, but LHS's VARREF 'flush_counter' generates 5 bits.
                                                  : ... note: In instance 'system.MS.DCACHE'
  109 |       else if ((flush_counter < NUM_SETS && dcache[flush_idx][0].dirty) || 
      |                               ^
                      src/modules/memory_subsystem.sv:36:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:76:1: ... note: In file included from 'system.sv'
%Warning-WIDTHEXPAND: src/modules/dcache.sv:110:31: Operator GTE expects 32 or 11 bits on the LHS, but LHS's VARREF 'flush_counter' generates 5 bits.
                                                  : ... note: In instance 'system.MS.DCACHE'
  110 |                (flush_counter >= NUM_SETS && dcache[flush_idx][1].dirty))
      |                               ^~
                      src/modules/memory_subsystem.sv:36:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:76:1: ... note: In file included from 'system.sv'
%Warning-WIDTHEXPAND: src/modules/dcache.sv:212:27: Operator GTE expects 32 or 11 bits on the LHS, but LHS's VARREF 'flush_counter' generates 5 bits.
                                                  : ... note: In instance 'system.MS.DCACHE'
  212 |         if (flush_counter >= NUM_SETS) begin
      |                           ^~
                      src/modules/memory_subsystem.sv:36:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:76:1: ... note: In file included from 'system.sv'
%Warning-WIDTHEXPAND: src/modules/dcache.sv:210:25: Operator LT expects 32 or 11 bits on the LHS, but LHS's VARREF 'flush_counter' generates 5 bits.
                                                  : ... note: In instance 'system.MS.DCACHE'
  210 |       if (flush_counter < NUM_SETS*2) begin
      |                         ^
                      src/modules/memory_subsystem.sv:36:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:76:1: ... note: In file included from 'system.sv'
%Warning-WIDTHEXPAND: src/modules/dcache.sv:225:32: Operator GTE expects 32 or 11 bits on the LHS, but LHS's VARREF 'flush_counter' generates 5 bits.
                                                  : ... note: In instance 'system.MS.DCACHE'
  225 |       way_sel = (flush_counter >= NUM_SETS);
      |                                ^~
                      src/modules/memory_subsystem.sv:36:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:76:1: ... note: In file included from 'system.sv'
%Error: src/include/arbiter_caches_if.vh:25:15: Wire inputs its own output, creating circular logic (wire x=x)
                                              : ... note: In instance 'acif'
   25 |   assign iREN = cif.iREN;
      |               ^
        src/modules/system.sv:20:1: ... note: In file included from 'system.sv'
%Error: src/include/arbiter_caches_if.vh:26:15: Wire inputs its own output, creating circular logic (wire x=x)
                                              : ... note: In instance 'acif'
   26 |   assign dREN = cif.dREN;
      |               ^
        src/modules/system.sv:20:1: ... note: In file included from 'system.sv'
%Error: src/include/arbiter_caches_if.vh:27:15: Wire inputs its own output, creating circular logic (wire x=x)
                                              : ... note: In instance 'acif'
   27 |   assign dWEN = cif.dWEN;
      |               ^
        src/modules/system.sv:20:1: ... note: In file included from 'system.sv'
%Error: src/include/arbiter_caches_if.vh:28:17: Wire inputs its own output, creating circular logic (wire x=x)
                                              : ... note: In instance 'acif'
   28 |   assign dstore = cif.dstore;
      |                 ^
        src/modules/system.sv:20:1: ... note: In file included from 'system.sv'
%Error: src/include/arbiter_caches_if.vh:29:16: Wire inputs its own output, creating circular logic (wire x=x)
                                              : ... note: In instance 'acif'
   29 |   assign iaddr = cif.iaddr;
      |                ^
        src/modules/system.sv:20:1: ... note: In file included from 'system.sv'
%Error: src/include/arbiter_caches_if.vh:30:16: Wire inputs its own output, creating circular logic (wire x=x)
                                              : ... note: In instance 'acif'
   30 |   assign daddr = cif.daddr;
      |                ^
        src/modules/system.sv:20:1: ... note: In file included from 'system.sv'
%Error: src/include/arbiter_caches_if.vh:33:20: Wire inputs its own output, creating circular logic (wire x=x)
                                              : ... note: In instance 'acif'
   33 |   assign cif.iwait = iwait;
      |                    ^
        src/modules/system.sv:20:1: ... note: In file included from 'system.sv'
%Error: src/include/arbiter_caches_if.vh:34:20: Wire inputs its own output, creating circular logic (wire x=x)
                                              : ... note: In instance 'acif'
   34 |   assign cif.dwait = dwait;
      |                    ^
        src/modules/system.sv:20:1: ... note: In file included from 'system.sv'
%Error: src/include/arbiter_caches_if.vh:35:20: Wire inputs its own output, creating circular logic (wire x=x)
                                              : ... note: In instance 'acif'
   35 |   assign cif.iload = iload;
      |                    ^
        src/modules/system.sv:20:1: ... note: In file included from 'system.sv'
%Error: src/include/arbiter_caches_if.vh:36:20: Wire inputs its own output, creating circular logic (wire x=x)
                                              : ... note: In instance 'acif'
   36 |   assign cif.dload = dload;
      |                    ^
        src/modules/system.sv:20:1: ... note: In file included from 'system.sv'
%Warning-CASEINCOMPLETE: src/modules/dcache.sv:138:3: Case values incompletely covered (example pattern 0x9)
  138 |   case(dcache_state)
      |   ^~~~
                         src/modules/memory_subsystem.sv:36:1: ... note: In file included from 'memory_subsystem.sv'
                         src/modules/system.sv:76:1: ... note: In file included from 'system.sv'
%Warning-CASEINCOMPLETE: src/modules/load_FSM.sv:42:21: Case values incompletely covered (example pattern 0x0)
   42 |                     case(spif.instrFIFO_rdata[37:36]) 
      |                     ^~~~
                         src/modules/scratchpad.sv:38:1: ... note: In file included from 'scratchpad.sv'
                         src/modules/memory_subsystem.sv:45:1: ... note: In file included from 'memory_subsystem.sv'
                         src/modules/system.sv:76:1: ... note: In file included from 'system.sv'
%Warning-CASEINCOMPLETE: src/modules/load_FSM.sv:36:9: Case values incompletely covered (example pattern 0x13)
   36 |         case (state)
      |         ^~~~
                         src/modules/scratchpad.sv:38:1: ... note: In file included from 'scratchpad.sv'
                         src/modules/memory_subsystem.sv:45:1: ... note: In file included from 'memory_subsystem.sv'
                         src/modules/system.sv:76:1: ... note: In file included from 'system.sv'
%Warning-CASEINCOMPLETE: src/modules/load_FSM.sv:479:9: Case values incompletely covered (example pattern 0x0)
  479 |         case (state)    
      |         ^~~~
                         src/modules/scratchpad.sv:38:1: ... note: In file included from 'scratchpad.sv'
                         src/modules/memory_subsystem.sv:45:1: ... note: In file included from 'memory_subsystem.sv'
                         src/modules/system.sv:76:1: ... note: In file included from 'system.sv'
%Warning-CASEINCOMPLETE: src/modules/gemm_FSM.sv:62:13: Case values incompletely covered (example pattern 0x1)
   62 |             case(PSFSM_state)
      |             ^~~~
                         src/modules/scratchpad.sv:40:1: ... note: In file included from 'scratchpad.sv'
                         src/modules/memory_subsystem.sv:45:1: ... note: In file included from 'memory_subsystem.sv'
                         src/modules/system.sv:76:1: ... note: In file included from 'system.sv'
%Warning-CASEINCOMPLETE: src/modules/gemm_FSM.sv:96:9: Case values incompletely covered (example pattern 0x0)
   96 |         case (PSFSM_state)
      |         ^~~~
                         src/modules/scratchpad.sv:40:1: ... note: In file included from 'scratchpad.sv'
                         src/modules/memory_subsystem.sv:45:1: ... note: In file included from 'memory_subsystem.sv'
                         src/modules/system.sv:76:1: ... note: In file included from 'system.sv'
%Warning-CASEINCOMPLETE: src/modules/gemm_FSM.sv:198:9: Case values incompletely covered (example pattern 0x1)
  198 |         case(WIFSM_state)
      |         ^~~~
                         src/modules/scratchpad.sv:40:1: ... note: In file included from 'scratchpad.sv'
                         src/modules/memory_subsystem.sv:45:1: ... note: In file included from 'memory_subsystem.sv'
                         src/modules/system.sv:76:1: ... note: In file included from 'system.sv'
%Warning-CASEINCOMPLETE: src/modules/gemm_FSM.sv:261:9: Case values incompletely covered (example pattern 0x0)
  261 |         case (PSFSM_state)
      |         ^~~~
                         src/modules/scratchpad.sv:40:1: ... note: In file included from 'scratchpad.sv'
                         src/modules/memory_subsystem.sv:45:1: ... note: In file included from 'memory_subsystem.sv'
                         src/modules/system.sv:76:1: ... note: In file included from 'system.sv'
%Warning-UNOPTFLAT: src/include/control_unit_if.vh:22:15: Signal unoptimizable: Circular combinational logic: 'system.DP.SCOREBOARD.DI.cuif.fu_m'
                                                        : ... note: In instance 'system.DP.SCOREBOARD.DI.cuif'
   22 |   fu_matrix_t fu_m;
      |               ^~~~
                    src/modules/dispatch.sv:4:1: ... note: In file included from 'dispatch.sv'
                    src/modules/scoreboard.sv:4:1: ... note: In file included from 'scoreboard.sv'
                    src/modules/sc_datapath.sv:26:1: ... note: In file included from 'sc_datapath.sv'
                    src/modules/system.sv:75:1: ... note: In file included from 'system.sv'
                    src/include/control_unit_if.vh:22:15:      Example path: system.DP.SCOREBOARD.DI.cuif.fu_m
                    src/modules/dispatch.sv:73:5:      Example path: ALWAYS
                    src/modules/dispatch.sv:32:24:      Example path: system.DP.SCOREBOARD.DI.instr
                    src/modules/control_unit.sv:22:5:      Example path: ALWAYS
                    src/include/control_unit_if.vh:16:36:      Example path: system.DP.SCOREBOARD.DI.cuif.s_reg_write
                    src/modules/dispatch.sv:113:5:      Example path: ALWAYS
                    src/modules/dispatch.sv:31:11:      Example path: system.DP.SCOREBOARD.DI.hazard
                    src/modules/dispatch.sv:210:5:      Example path: ALWAYS
                    src/include/dispatch_if.vh:39:24:      Example path: system.DP.SCOREBOARD.diif.n_fust_m_en
                    src/modules/dispatch.sv:210:5:      Example path: ALWAYS
%Warning-UNOPTFLAT: src/include/dispatch_if.vh:39:24: Signal unoptimizable: Circular combinational logic: 'system.DP.SCOREBOARD.diif.n_fust_m_en'
                                                    : ... note: In instance 'system.DP.SCOREBOARD.diif'
   39 |     logic n_fust_s_en, n_fust_m_en, n_fust_g_en;
      |                        ^~~~~~~~~~~
                    src/modules/sc_datapath.sv:8:1: ... note: In file included from 'sc_datapath.sv'
                    src/modules/system.sv:75:1: ... note: In file included from 'system.sv'
                    src/include/dispatch_if.vh:39:24:      Example path: system.DP.SCOREBOARD.diif.n_fust_m_en
                    src/modules/dispatch.sv:210:5:      Example path: ALWAYS
                    src/include/dispatch_if.vh:39:24:      Example path: system.DP.SCOREBOARD.diif.n_fust_m_en
%Warning-UNOPTFLAT: src/include/dispatch_if.vh:39:37: Signal unoptimizable: Circular combinational logic: 'system.DP.SCOREBOARD.diif.n_fust_g_en'
                                                    : ... note: In instance 'system.DP.SCOREBOARD.diif'
   39 |     logic n_fust_s_en, n_fust_m_en, n_fust_g_en;
      |                                     ^~~~~~~~~~~
                    src/modules/sc_datapath.sv:8:1: ... note: In file included from 'sc_datapath.sv'
                    src/modules/system.sv:75:1: ... note: In file included from 'system.sv'
                    src/include/dispatch_if.vh:39:37:      Example path: system.DP.SCOREBOARD.diif.n_fust_g_en
                    src/modules/dispatch.sv:210:5:      Example path: ALWAYS
                    src/include/dispatch_if.vh:39:37:      Example path: system.DP.SCOREBOARD.diif.n_fust_g_en
%Warning-UNOPTFLAT: src/modules/issue.sv:51:17: Signal unoptimizable: Circular combinational logic: 'system.DP.SCOREBOARD.IS.next_oldest_rdy'
   51 |     logic [4:0] next_oldest_rdy;
      |                 ^~~~~~~~~~~~~~~
                    src/modules/scoreboard.sv:6:1: ... note: In file included from 'scoreboard.sv'
                    src/modules/sc_datapath.sv:26:1: ... note: In file included from 'sc_datapath.sv'
                    src/modules/system.sv:75:1: ... note: In file included from 'system.sv'
                    src/modules/issue.sv:51:17:      Example path: system.DP.SCOREBOARD.IS.next_oldest_rdy
                    src/modules/issue.sv:268:5:      Example path: ALWAYS
                    src/modules/issue.sv:49:24:      Example path: system.DP.SCOREBOARD.IS.next_fust_state
                    src/modules/issue.sv:173:5:      Example path: ALWAYS
                    src/modules/issue.sv:51:17:      Example path: system.DP.SCOREBOARD.IS.next_oldest_rdy
%Warning-UNOPTFLAT: src/include/datapath_cache_if.vh:25:23: Signal unoptimizable: Circular combinational logic: 'dcif.dhit'
                                                          : ... note: In instance 'dcif'
   25 |   logic               dhit, datomic, dmemREN, dmemWEN, flushed;
      |                       ^~~~
                    src/modules/system.sv:18:1: ... note: In file included from 'system.sv'
                    src/include/datapath_cache_if.vh:25:23:      Example path: dcif.dhit
                    src/modules/fu_scalar_ls.sv:47:5:      Example path: ALWAYS
                    src/modules/fu_scalar_ls.sv:20:28:      Example path: system.DP.EXECUTE.SLS.next_dmemREN
                    src/modules/fu_scalar_ls.sv:69:5:      Example path: ALWAYS
                    src/include/fu_scalar_ls_if.vh:14:18:      Example path: system.DP.EXECUTE.slsif.dmemREN
                    src/modules/execute.sv:68:35:      Example path: ASSIGNW
                    src/include/execute_if.vh:56:16:      Example path: system.DP.eif.eif_output
                    src/modules/dispatch.sv:113:5:      Example path: ALWAYS
                    src/modules/dispatch.sv:31:11:      Example path: system.DP.SCOREBOARD.DI.hazard
                    src/modules/dispatch.sv:210:5:      Example path: ALWAYS
                    src/include/dispatch_if.vh:39:24:      Example path: system.DP.SCOREBOARD.diif.n_fust_m_en
                    src/modules/dispatch.sv:210:5:      Example path: ALWAYS
%Warning-UNOPTFLAT: src/include/datapath_cache_if.vh:27:23: Signal unoptimizable: Circular combinational logic: 'dcif.dmemload'
                                                          : ... note: In instance 'dcif'
   27 |   word_t              dmemload, dmemstore, dmemaddr;
      |                       ^~~~~~~~
                    src/modules/system.sv:18:1: ... note: In file included from 'system.sv'
                    src/include/datapath_cache_if.vh:27:23:      Example path: dcif.dmemload
                    src/modules/fu_scalar_ls.sv:69:5:      Example path: ALWAYS
                    src/include/fu_scalar_ls_if.vh:12:15:      Example path: system.DP.EXECUTE.slsif.dmemload
                    src/modules/execute.sv:68:35:      Example path: ASSIGNW
                    src/include/execute_if.vh:56:16:      Example path: system.DP.eif.eif_output
                    src/modules/dispatch.sv:113:5:      Example path: ALWAYS
                    src/modules/dispatch.sv:31:11:      Example path: system.DP.SCOREBOARD.DI.hazard
                    src/modules/dispatch.sv:210:5:      Example path: ALWAYS
                    src/include/dispatch_if.vh:39:24:      Example path: system.DP.SCOREBOARD.diif.n_fust_m_en
                    src/modules/dispatch.sv:210:5:      Example path: ALWAYS
%Warning-UNOPTFLAT: src/include/arbiter_caches_if.vh:15:31: Signal unoptimizable: Circular combinational logic: 'acif.dREN'
                                                          : ... note: In instance 'acif'
   15 |   logic   iwait, dwait, iREN, dREN, dWEN, load_done, store_done;
      |                               ^~~~
                    src/modules/system.sv:20:1: ... note: In file included from 'system.sv'
                    src/include/arbiter_caches_if.vh:15:31:      Example path: acif.dREN
                    src/include/arbiter_caches_if.vh:26:15:      Example path: ASSIGNW
                    src/include/arbiter_caches_if.vh:15:31:      Example path: acif.dREN
%Warning-UNOPTFLAT: src/include/arbiter_caches_if.vh:15:37: Signal unoptimizable: Circular combinational logic: 'acif.dWEN'
                                                          : ... note: In instance 'acif'
   15 |   logic   iwait, dwait, iREN, dREN, dWEN, load_done, store_done;
      |                                     ^~~~
                    src/modules/system.sv:20:1: ... note: In file included from 'system.sv'
                    src/include/arbiter_caches_if.vh:15:37:      Example path: acif.dWEN
                    src/include/arbiter_caches_if.vh:27:15:      Example path: ASSIGNW
                    src/include/arbiter_caches_if.vh:15:37:      Example path: acif.dWEN
%Warning-UNOPTFLAT: src/include/arbiter_caches_if.vh:16:25: Signal unoptimizable: Circular combinational logic: 'acif.dstore'
                                                          : ... note: In instance 'acif'
   16 |   word_t  iload, dload, dstore;
      |                         ^~~~~~
                    src/modules/system.sv:20:1: ... note: In file included from 'system.sv'
                    src/include/arbiter_caches_if.vh:16:25:      Example path: acif.dstore
                    src/include/arbiter_caches_if.vh:28:17:      Example path: ASSIGNW
                    src/include/arbiter_caches_if.vh:16:25:      Example path: acif.dstore
%Warning-UNOPTFLAT: src/include/arbiter_caches_if.vh:17:18: Signal unoptimizable: Circular combinational logic: 'acif.daddr'
                                                          : ... note: In instance 'acif'
   17 |   word_t  iaddr, daddr;
      |                  ^~~~~
                    src/modules/system.sv:20:1: ... note: In file included from 'system.sv'
                    src/include/arbiter_caches_if.vh:17:18:      Example path: acif.daddr
                    src/include/arbiter_caches_if.vh:30:16:      Example path: ASSIGNW
                    src/include/arbiter_caches_if.vh:17:18:      Example path: acif.daddr
%Warning-UNOPTFLAT: src/include/arbiter_caches_if.vh:15:25: Signal unoptimizable: Circular combinational logic: 'acif.iREN'
                                                          : ... note: In instance 'acif'
   15 |   logic   iwait, dwait, iREN, dREN, dWEN, load_done, store_done;
      |                         ^~~~
                    src/modules/system.sv:20:1: ... note: In file included from 'system.sv'
                    src/include/arbiter_caches_if.vh:15:25:      Example path: acif.iREN
                    src/include/arbiter_caches_if.vh:25:15:      Example path: ASSIGNW
                    src/include/arbiter_caches_if.vh:15:25:      Example path: acif.iREN
%Warning-UNOPTFLAT: src/include/arbiter_caches_if.vh:17:11: Signal unoptimizable: Circular combinational logic: 'acif.iaddr'
                                                          : ... note: In instance 'acif'
   17 |   word_t  iaddr, daddr;
      |           ^~~~~
                    src/modules/system.sv:20:1: ... note: In file included from 'system.sv'
                    src/include/arbiter_caches_if.vh:17:11:      Example path: acif.iaddr
                    src/include/arbiter_caches_if.vh:29:16:      Example path: ASSIGNW
                    src/include/arbiter_caches_if.vh:17:11:      Example path: acif.iaddr
%Error: Exiting due to 10 error(s), 42 warning(s)
make: *** [system_vlint] Error 1
