\hypertarget{fam16h_8hh_source}{}\doxysection{fam16h.\+hh}
\label{fam16h_8hh_source}\index{fam16h.hh@{fam16h.hh}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001 \textcolor{preprocessor}{\#include <cstdint>}}
\DoxyCodeLine{00002 \textcolor{keyword}{namespace }optkit::amd64::fam16h\{}
\DoxyCodeLine{00003     \textcolor{keyword}{enum} fam16h : uint64\_t \{}
\DoxyCodeLine{00004         DISPATCHED\_FPU = 0x0, \textcolor{comment}{// Dispatched FPU Operations}}
\DoxyCodeLine{00005         DISPATCHED\_FPU\_\_MASK\_\_AMD64\_FAM16H\_DISPATCHED\_FPU\_\_PIPE0 = 0x1, \textcolor{comment}{// Pipe0 dispatches}}
\DoxyCodeLine{00006         DISPATCHED\_FPU\_\_MASK\_\_AMD64\_FAM16H\_DISPATCHED\_FPU\_\_PIPE1 = 0x2, \textcolor{comment}{// Pipe1 dispatches}}
\DoxyCodeLine{00007         DISPATCHED\_FPU\_\_MASK\_\_AMD64\_FAM16H\_DISPATCHED\_FPU\_\_ALL = 0x3, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00008         FP\_SCHEDULER\_EMPTY = 0x1, \textcolor{comment}{// Cycles in which the FPU is Empty}}
\DoxyCodeLine{00009         DISPATCHED\_FPU\_OPS\_FAST\_FLAG = 0x2, \textcolor{comment}{// Dispatched Fast Flag FPU Operations}}
\DoxyCodeLine{00010         RETIRED\_SSE\_AVX\_OPERATIONS = 0x3, \textcolor{comment}{// Retired SSE/AVX Operations}}
\DoxyCodeLine{00011         RETIRED\_SSE\_AVX\_OPERATIONS\_\_MASK\_\_AMD64\_FAM16H\_RETIRED\_SSE\_OPERATIONS\_\_SINGLE\_ADD\_SUB\_OPS = 0x1, \textcolor{comment}{// Single precision add/subtract ops}}
\DoxyCodeLine{00012         RETIRED\_SSE\_AVX\_OPERATIONS\_\_MASK\_\_AMD64\_FAM16H\_RETIRED\_SSE\_OPERATIONS\_\_SINGLE\_MUL\_OPS = 0x2, \textcolor{comment}{// Single precision multiply ops}}
\DoxyCodeLine{00013         RETIRED\_SSE\_AVX\_OPERATIONS\_\_MASK\_\_AMD64\_FAM16H\_RETIRED\_SSE\_OPERATIONS\_\_SINGLE\_DIV\_OPS = 0x4, \textcolor{comment}{// Single precision divide/square root ops}}
\DoxyCodeLine{00014         RETIRED\_SSE\_AVX\_OPERATIONS\_\_MASK\_\_AMD64\_FAM16H\_RETIRED\_SSE\_OPERATIONS\_\_DOUBLE\_ADD\_SUB\_OPS = 0x10, \textcolor{comment}{// Double precision add/subtract ops}}
\DoxyCodeLine{00015         RETIRED\_SSE\_AVX\_OPERATIONS\_\_MASK\_\_AMD64\_FAM16H\_RETIRED\_SSE\_OPERATIONS\_\_DOUBLE\_MUL\_OPS = 0x20, \textcolor{comment}{// Double precision multiply ops}}
\DoxyCodeLine{00016         RETIRED\_SSE\_AVX\_OPERATIONS\_\_MASK\_\_AMD64\_FAM16H\_RETIRED\_SSE\_OPERATIONS\_\_DOUBLE\_DIV\_OPS = 0x40, \textcolor{comment}{// Double precision divide/square root ops}}
\DoxyCodeLine{00017         RETIRED\_SSE\_AVX\_OPERATIONS\_\_MASK\_\_AMD64\_FAM16H\_RETIRED\_SSE\_OPERATIONS\_\_ALL = 0x7f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00018         RETIRED\_SERIALIZING\_OPS = 0x5, \textcolor{comment}{// Retired Serializing Ops}}
\DoxyCodeLine{00019         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM16H\_RETIRED\_SERIALIZING\_OPS\_\_SSE\_BOTTOM\_EXECUTING\_UOPS = 0x1, \textcolor{comment}{// SSE bottom-\/executing uops retired}}
\DoxyCodeLine{00020         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM16H\_RETIRED\_SERIALIZING\_OPS\_\_SSE\_CONTROL\_RENAMING\_UOPS = 0x2, \textcolor{comment}{// SSE control-\/renaming uops retired}}
\DoxyCodeLine{00021         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM16H\_RETIRED\_SERIALIZING\_OPS\_\_X87\_BOTTOM\_EXECUTING\_UOPS = 0x4, \textcolor{comment}{// X87 bottom-\/executing uops retired}}
\DoxyCodeLine{00022         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM16H\_RETIRED\_SERIALIZING\_OPS\_\_X87\_CONTROL\_RENAMING\_UOPS = 0x8, \textcolor{comment}{// X87 control-\/renaming uops retired}}
\DoxyCodeLine{00023         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM16H\_RETIRED\_SERIALIZING\_OPS\_\_ALL = 0xf, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00024         RETIRED\_X87\_OPERATIONS = 0x11, \textcolor{comment}{// Retired x87 operations}}
\DoxyCodeLine{00025         RETIRED\_X87\_OPERATIONS\_\_MASK\_\_AMD64\_FAM16H\_RETIRED\_X87\_OPS\_\_ADD\_AND\_SUB = 0x1, \textcolor{comment}{// Add and subtract}}
\DoxyCodeLine{00026         RETIRED\_X87\_OPERATIONS\_\_MASK\_\_AMD64\_FAM16H\_RETIRED\_X87\_OPS\_\_MULTIPLY = 0x2, \textcolor{comment}{// Multiply}}
\DoxyCodeLine{00027         RETIRED\_X87\_OPERATIONS\_\_MASK\_\_AMD64\_FAM16H\_RETIRED\_X87\_OPS\_\_DIVIDE\_AND\_FSQRT = 0x4, \textcolor{comment}{// Divide and fsqrt}}
\DoxyCodeLine{00028         RETIRED\_X87\_OPERATIONS\_\_MASK\_\_AMD64\_FAM16H\_RETIRED\_X87\_OPS\_\_ALL = 0xf, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00029         SEGMENT\_REGISTER\_LOADS = 0x20, \textcolor{comment}{// Segment Register Loads}}
\DoxyCodeLine{00030         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM16H\_SEGMENT\_REGISTER\_LOADS\_\_ES = 0x1, \textcolor{comment}{// ES}}
\DoxyCodeLine{00031         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM16H\_SEGMENT\_REGISTER\_LOADS\_\_CS = 0x2, \textcolor{comment}{// CS}}
\DoxyCodeLine{00032         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM16H\_SEGMENT\_REGISTER\_LOADS\_\_SS = 0x4, \textcolor{comment}{// SS}}
\DoxyCodeLine{00033         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM16H\_SEGMENT\_REGISTER\_LOADS\_\_DS = 0x8, \textcolor{comment}{// DS}}
\DoxyCodeLine{00034         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM16H\_SEGMENT\_REGISTER\_LOADS\_\_FS = 0x10, \textcolor{comment}{// FS}}
\DoxyCodeLine{00035         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM16H\_SEGMENT\_REGISTER\_LOADS\_\_GS = 0x20, \textcolor{comment}{// GS}}
\DoxyCodeLine{00036         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM16H\_SEGMENT\_REGISTER\_LOADS\_\_HS = 0x40, \textcolor{comment}{// HS}}
\DoxyCodeLine{00037         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM16H\_SEGMENT\_REGISTER\_LOADS\_\_ALL = 0x7f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00038         PIPELINE\_RESTART\_DUE\_TO\_SELF\_MODIFYING\_CODE = 0x21, \textcolor{comment}{// Pipeline Restart Due to Self-\/Modifying Code}}
\DoxyCodeLine{00039         PIPELINE\_RESTART\_DUE\_TO\_PROBE\_HIT = 0x22, \textcolor{comment}{// Pipeline Restart Due to Probe Hit}}
\DoxyCodeLine{00040         PIPELINE\_RESTART\_DUE\_TO\_PROBE\_HIT\_\_MASK\_\_AMD64\_FAM16H\_PIPELINE\_RESTART\_\_INVALIDATING\_PROBES = 0x1, \textcolor{comment}{// Evictions caused by invalidating probes}}
\DoxyCodeLine{00041         PIPELINE\_RESTART\_DUE\_TO\_PROBE\_HIT\_\_MASK\_\_AMD64\_FAM16H\_PIPELINE\_RESTART\_\_FILLS = 0x2, \textcolor{comment}{// Evictions caused by fills}}
\DoxyCodeLine{00042         PIPELINE\_RESTART\_DUE\_TO\_PROBE\_HIT\_\_MASK\_\_AMD64\_FAM16H\_PIPELINE\_RESTART\_\_ALL = 0x3, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00043         LOCKED\_OPS = 0x24, \textcolor{comment}{// Locked Operations}}
\DoxyCodeLine{00044         LOCKED\_OPS\_\_MASK\_\_AMD64\_FAM16H\_LOCKED\_OPS\_\_EXECUTED = 0x1, \textcolor{comment}{// The number of locked instructions executed}}
\DoxyCodeLine{00045         LOCKED\_OPS\_\_MASK\_\_AMD64\_FAM16H\_LOCKED\_OPS\_\_CYCLES\_TO\_ACQUIRE = 0x2, \textcolor{comment}{// The number of cycles to acquire bus lock}}
\DoxyCodeLine{00046         LOCKED\_OPS\_\_MASK\_\_AMD64\_FAM16H\_LOCKED\_OPS\_\_CYCLES\_TO\_UNLOCK = 0x4, \textcolor{comment}{// The number of cycles to unlock cache line}}
\DoxyCodeLine{00047         LOCKED\_OPS\_\_MASK\_\_AMD64\_FAM16H\_LOCKED\_OPS\_\_ALL = 0x7, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00048         RETIRED\_CLFLUSH\_INSTRUCTIONS = 0x26, \textcolor{comment}{// Retired CLFLUSH Instructions}}
\DoxyCodeLine{00049         RETIRED\_CPUID\_INSTRUCTIONS = 0x27, \textcolor{comment}{// Retired CPUID Instructions}}
\DoxyCodeLine{00050         LS\_DISPATCH = 0x29, \textcolor{comment}{// Transactions dispatched to load-\/store unit}}
\DoxyCodeLine{00051         LS\_DISPATCH\_\_MASK\_\_AMD64\_FAM16H\_LS\_DISPATCH\_\_LOADS = 0x1, \textcolor{comment}{// The number of loads}}
\DoxyCodeLine{00052         LS\_DISPATCH\_\_MASK\_\_AMD64\_FAM16H\_LS\_DISPATCH\_\_STORES = 0x2, \textcolor{comment}{// The number of stores}}
\DoxyCodeLine{00053         LS\_DISPATCH\_\_MASK\_\_AMD64\_FAM16H\_LS\_DISPATCH\_\_LOAD\_OP\_STORES = 0x4, \textcolor{comment}{// The number of load-\/op-\/stores}}
\DoxyCodeLine{00054         LS\_DISPATCH\_\_MASK\_\_AMD64\_FAM16H\_LS\_DISPATCH\_\_ALL = 0x7, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00055         CANCELLED\_STORE\_TO\_LOAD\_FORWARD\_OPERATIONS = 0x2a, \textcolor{comment}{// Cancelled Store to Load Forward Operations}}
\DoxyCodeLine{00056         CANCELLED\_STORE\_TO\_LOAD\_FORWARD\_OPERATIONS\_\_MASK\_\_AMD64\_FAM16H\_CANCELLED\_STORE\_TO\_LOAD\_FORWARD\_OPERATIONS\_\_ADDRESS\_MISMATCHES = 0x1, \textcolor{comment}{// Address mismatches (starting byte not the same).}}
\DoxyCodeLine{00057         CANCELLED\_STORE\_TO\_LOAD\_FORWARD\_OPERATIONS\_\_MASK\_\_AMD64\_FAM16H\_CANCELLED\_STORE\_TO\_LOAD\_FORWARD\_OPERATIONS\_\_STORE\_IS\_SMALLER\_THAN\_LOAD = 0x2, \textcolor{comment}{// Store is smaller than load.}}
\DoxyCodeLine{00058         CANCELLED\_STORE\_TO\_LOAD\_FORWARD\_OPERATIONS\_\_MASK\_\_AMD64\_FAM16H\_CANCELLED\_STORE\_TO\_LOAD\_FORWARD\_OPERATIONS\_\_MISALIGNED = 0x4, \textcolor{comment}{// Misaligned.}}
\DoxyCodeLine{00059         CANCELLED\_STORE\_TO\_LOAD\_FORWARD\_OPERATIONS\_\_MASK\_\_AMD64\_FAM16H\_CANCELLED\_STORE\_TO\_LOAD\_FORWARD\_OPERATIONS\_\_ALL = 0x7, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00060         DATA\_CACHE\_ACCESSES = 0x40, \textcolor{comment}{// Data Cache Accesses}}
\DoxyCodeLine{00061         DATA\_CACHE\_MISSES = 0x41, \textcolor{comment}{// Data Cache Misses}}
\DoxyCodeLine{00062         DATA\_CACHE\_REFILLS = 0x42, \textcolor{comment}{// Data Cache Refills from L2 or Northbridge}}
\DoxyCodeLine{00063         DATA\_CACHE\_REFILLS\_\_MASK\_\_AMD64\_FAM16H\_DATA\_CACHE\_REFILLS\_\_NON\_CACHABLE = 0x1, \textcolor{comment}{// Non-\/cachable}}
\DoxyCodeLine{00064         DATA\_CACHE\_REFILLS\_\_MASK\_\_AMD64\_FAM16H\_DATA\_CACHE\_REFILLS\_\_SHARED = 0x2, \textcolor{comment}{// Shared}}
\DoxyCodeLine{00065         DATA\_CACHE\_REFILLS\_\_MASK\_\_AMD64\_FAM16H\_DATA\_CACHE\_REFILLS\_\_EXCLUSIVE = 0x4, \textcolor{comment}{// Exclusive}}
\DoxyCodeLine{00066         DATA\_CACHE\_REFILLS\_\_MASK\_\_AMD64\_FAM16H\_DATA\_CACHE\_REFILLS\_\_OWNED = 0x8, \textcolor{comment}{// Owned}}
\DoxyCodeLine{00067         DATA\_CACHE\_REFILLS\_\_MASK\_\_AMD64\_FAM16H\_DATA\_CACHE\_REFILLS\_\_MODIFIED = 0x10, \textcolor{comment}{// Modified}}
\DoxyCodeLine{00068         DATA\_CACHE\_REFILLS\_\_MASK\_\_AMD64\_FAM16H\_DATA\_CACHE\_REFILLS\_\_ALL = 0x1f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00069         DATA\_CACHE\_REFILLS\_FROM\_NORTHBRIDGE = 0x43, \textcolor{comment}{// Data Cache Refills from the Northbridge}}
\DoxyCodeLine{00070         DATA\_CACHE\_REFILLS\_FROM\_NORTHBRIDGE\_\_MASK\_\_AMD64\_FAM16H\_DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_NON\_CACHABLE = 0x1, \textcolor{comment}{// non-\/cachable}}
\DoxyCodeLine{00071         DATA\_CACHE\_REFILLS\_FROM\_NORTHBRIDGE\_\_MASK\_\_AMD64\_FAM16H\_DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_SHARED = 0x2, \textcolor{comment}{// Shared}}
\DoxyCodeLine{00072         DATA\_CACHE\_REFILLS\_FROM\_NORTHBRIDGE\_\_MASK\_\_AMD64\_FAM16H\_DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_EXCLUSIVE = 0x4, \textcolor{comment}{// Exclusive}}
\DoxyCodeLine{00073         DATA\_CACHE\_REFILLS\_FROM\_NORTHBRIDGE\_\_MASK\_\_AMD64\_FAM16H\_DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_OWNED = 0x8, \textcolor{comment}{// Owned}}
\DoxyCodeLine{00074         DATA\_CACHE\_REFILLS\_FROM\_NORTHBRIDGE\_\_MASK\_\_AMD64\_FAM16H\_DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_MODIFIED = 0x10, \textcolor{comment}{// Modified}}
\DoxyCodeLine{00075         DATA\_CACHE\_REFILLS\_FROM\_NORTHBRIDGE\_\_MASK\_\_AMD64\_FAM16H\_DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_ALL = 0x1f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00076         DATA\_CACHE\_LINES\_EVICTED = 0x44, \textcolor{comment}{// Data Cache Lines Evicted}}
\DoxyCodeLine{00077         DATA\_CACHE\_LINES\_EVICTED\_\_MASK\_\_AMD64\_FAM16H\_DATA\_CACHE\_LINES\_EVICTED\_\_EVICTED = 0x1, \textcolor{comment}{// Evicted from probe}}
\DoxyCodeLine{00078         DATA\_CACHE\_LINES\_EVICTED\_\_MASK\_\_AMD64\_FAM16H\_DATA\_CACHE\_LINES\_EVICTED\_\_SHARED = 0x2, \textcolor{comment}{// Shared eviction}}
\DoxyCodeLine{00079         DATA\_CACHE\_LINES\_EVICTED\_\_MASK\_\_AMD64\_FAM16H\_DATA\_CACHE\_LINES\_EVICTED\_\_EXCLUSIVE = 0x4, \textcolor{comment}{// Exclusive eviction}}
\DoxyCodeLine{00080         DATA\_CACHE\_LINES\_EVICTED\_\_MASK\_\_AMD64\_FAM16H\_DATA\_CACHE\_LINES\_EVICTED\_\_OWNED = 0x8, \textcolor{comment}{// Owned eviction}}
\DoxyCodeLine{00081         DATA\_CACHE\_LINES\_EVICTED\_\_MASK\_\_AMD64\_FAM16H\_DATA\_CACHE\_LINES\_EVICTED\_\_MODIFIED = 0x10, \textcolor{comment}{// Modified eviction}}
\DoxyCodeLine{00082         DATA\_CACHE\_LINES\_EVICTED\_\_MASK\_\_AMD64\_FAM16H\_DATA\_CACHE\_LINES\_EVICTED\_\_ALL = 0x1f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00083         L1\_DTLB\_MISS\_AND\_L2\_DTLB\_HIT = 0x45, \textcolor{comment}{// L1 DTLB Miss and L2 DTLB Hit}}
\DoxyCodeLine{00084         DTLB\_MISS = 0x46, \textcolor{comment}{// L1 DTLB and L2 DTLB Miss}}
\DoxyCodeLine{00085         DTLB\_MISS\_\_MASK\_\_AMD64\_FAM16H\_DTLB\_MISS\_\_STORES\_L1TLB = 0x1, \textcolor{comment}{// Stores that miss L1TLB}}
\DoxyCodeLine{00086         DTLB\_MISS\_\_MASK\_\_AMD64\_FAM16H\_DTLB\_MISS\_\_LOADS\_L1TLB = 0x2, \textcolor{comment}{// Loads that miss L1TLB}}
\DoxyCodeLine{00087         DTLB\_MISS\_\_MASK\_\_AMD64\_FAM16H\_DTLB\_MISS\_\_STORES\_L2TLB = 0x4, \textcolor{comment}{// Stores that miss L2TLB}}
\DoxyCodeLine{00088         DTLB\_MISS\_\_MASK\_\_AMD64\_FAM16H\_DTLB\_MISS\_\_LOADS\_L2TLB = 0x8, \textcolor{comment}{// Loads that miss L2TLB}}
\DoxyCodeLine{00089         DTLB\_MISS\_\_MASK\_\_AMD64\_FAM16H\_DTLB\_MISS\_\_ALL = 0xf, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00090         MISALIGNED\_ACCESSES = 0x47, \textcolor{comment}{// Misaligned Accesses}}
\DoxyCodeLine{00091         MISALIGNED\_ACCESSES\_\_MASK\_\_AMD64\_FAM16H\_MISALIGNED\_ACCESSES\_\_MISALIGN\_16B = 0x1, \textcolor{comment}{// Misaligns that cross 16 Byte boundary}}
\DoxyCodeLine{00092         MISALIGNED\_ACCESSES\_\_MASK\_\_AMD64\_FAM16H\_MISALIGNED\_ACCESSES\_\_MISALIGN\_4KB = 0x2, \textcolor{comment}{// Misaligns that cross a 4kB boundary}}
\DoxyCodeLine{00093         MISALIGNED\_ACCESSES\_\_MASK\_\_AMD64\_FAM16H\_MISALIGNED\_ACCESSES\_\_ALL = 0x3, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00094         PREFETCH\_INSTRUCTIONS\_DISPATCHED = 0x4b, \textcolor{comment}{// Prefetch Instructions Dispatched}}
\DoxyCodeLine{00095         PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_MASK\_\_AMD64\_FAM16H\_PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_LOAD = 0x1, \textcolor{comment}{// Load (Prefetch}}
\DoxyCodeLine{00096         PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_MASK\_\_AMD64\_FAM16H\_PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_STORE = 0x2, \textcolor{comment}{// Store (PrefetchW)}}
\DoxyCodeLine{00097         PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_MASK\_\_AMD64\_FAM16H\_PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_NTA = 0x4, \textcolor{comment}{// NTA (PrefetchNTA)}}
\DoxyCodeLine{00098         PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_MASK\_\_AMD64\_FAM16H\_PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_ALL = 0x7, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00099         DCACHE\_MISSES\_BY\_LOCKED\_INSTRUCTIONS = 0x4c, \textcolor{comment}{// DCACHE Misses by Locked Instructions}}
\DoxyCodeLine{00100         L1\_DTLB\_HIT = 0x4d, \textcolor{comment}{// L1 DTLB Hit}}
\DoxyCodeLine{00101         L1\_DTLB\_HIT\_\_MASK\_\_AMD64\_FAM16H\_L1\_DTLB\_HIT\_\_L1\_4K\_TLB\_HIT = 0x1, \textcolor{comment}{// L1 4K TLB hit}}
\DoxyCodeLine{00102         L1\_DTLB\_HIT\_\_MASK\_\_AMD64\_FAM16H\_L1\_DTLB\_HIT\_\_L1\_2M\_TLB\_HIT = 0x2, \textcolor{comment}{// L1 2M TLB hit}}
\DoxyCodeLine{00103         L1\_DTLB\_HIT\_\_MASK\_\_AMD64\_FAM16H\_L1\_DTLB\_HIT\_\_ALL = 0x3, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00104         INEFFECTIVE\_SW\_PREFETCHES = 0x52, \textcolor{comment}{// Ineffective Software Prefetches}}
\DoxyCodeLine{00105         INEFFECTIVE\_SW\_PREFETCHES\_\_MASK\_\_AMD64\_FAM16H\_INEFFECTIVE\_SW\_PREFETCHES\_\_SW\_PREFETCH\_DATA\_CACHE = 0x1, \textcolor{comment}{// Software prefetch hit in data cache}}
\DoxyCodeLine{00106         INEFFECTIVE\_SW\_PREFETCHES\_\_MASK\_\_AMD64\_FAM16H\_INEFFECTIVE\_SW\_PREFETCHES\_\_SW\_PREFETCH\_PENDING\_FILL = 0x2, \textcolor{comment}{// Software prefetch hit a pending fill}}
\DoxyCodeLine{00107         INEFFECTIVE\_SW\_PREFETCHES\_\_MASK\_\_AMD64\_FAM16H\_INEFFECTIVE\_SW\_PREFETCHES\_\_SW\_PREFETCH\_MAB = 0x4, \textcolor{comment}{// Software prefetches that don't get a MAB}}
\DoxyCodeLine{00108         INEFFECTIVE\_SW\_PREFETCHES\_\_MASK\_\_AMD64\_FAM16H\_INEFFECTIVE\_SW\_PREFETCHES\_\_SW\_PREFETCH\_HIT\_L2 = 0x8, \textcolor{comment}{// Software prefetches that hit in L2}}
\DoxyCodeLine{00109         INEFFECTIVE\_SW\_PREFETCHES\_\_MASK\_\_AMD64\_FAM16H\_INEFFECTIVE\_SW\_PREFETCHES\_\_ALL = 0xf, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00110         GLOBAL\_TLB\_FLUSHES = 0x54, \textcolor{comment}{// Global TLB Flushes}}
\DoxyCodeLine{00111         COMMAND\_RELATED\_UNCACHABLE = 0x61, \textcolor{comment}{// Commands realted to uncachable memory and I/O}}
\DoxyCodeLine{00112         COMMAND\_RELATED\_UNCACHABLE\_\_MASK\_\_AMD64\_FAM16H\_UNCACHABLE\_MEMORY\_\_READ\_BYTE = 0x1, \textcolor{comment}{// Read byte}}
\DoxyCodeLine{00113         COMMAND\_RELATED\_UNCACHABLE\_\_MASK\_\_AMD64\_FAM16H\_UNCACHABLE\_MEMORY\_\_READ\_DOUBLEWORD = 0x2, \textcolor{comment}{// Read doubleword}}
\DoxyCodeLine{00114         COMMAND\_RELATED\_UNCACHABLE\_\_MASK\_\_AMD64\_FAM16H\_UNCACHABLE\_MEMORY\_\_WRITE\_BYTE = 0x10, \textcolor{comment}{// Write byte}}
\DoxyCodeLine{00115         COMMAND\_RELATED\_UNCACHABLE\_\_MASK\_\_AMD64\_FAM16H\_UNCACHABLE\_MEMORY\_\_WRITE\_DOUBLEWORD = 0x20, \textcolor{comment}{// Write doubleword}}
\DoxyCodeLine{00116         COMMAND\_RELATED\_UNCACHABLE\_\_MASK\_\_AMD64\_FAM16H\_UNCACHABLE\_MEMORY\_\_ALL = 0x33, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00117         COMMAND\_RELATED\_READ\_BLOCK = 0x62, \textcolor{comment}{// Commands realted to read block operations}}
\DoxyCodeLine{00118         COMMAND\_RELATED\_READ\_BLOCK\_\_MASK\_\_AMD64\_FAM16H\_READ\_BLOCK\_\_READ\_BLOCK = 0x1, \textcolor{comment}{// Read block}}
\DoxyCodeLine{00119         COMMAND\_RELATED\_READ\_BLOCK\_\_MASK\_\_AMD64\_FAM16H\_READ\_BLOCK\_\_RDBLKMOD = 0x2, \textcolor{comment}{// RdBlkMod}}
\DoxyCodeLine{00120         COMMAND\_RELATED\_READ\_BLOCK\_\_MASK\_\_AMD64\_FAM16H\_READ\_BLOCK\_\_READ\_BLOCK\_SHARED = 0x4, \textcolor{comment}{// Read block shared}}
\DoxyCodeLine{00121         COMMAND\_RELATED\_READ\_BLOCK\_\_MASK\_\_AMD64\_FAM16H\_READ\_BLOCK\_\_READ\_BLOCK\_SPEC = 0x10, \textcolor{comment}{// Read block speculative}}
\DoxyCodeLine{00122         COMMAND\_RELATED\_READ\_BLOCK\_\_MASK\_\_AMD64\_FAM16H\_READ\_BLOCK\_\_READ\_BLOCK\_SPEC\_MOD = 0x20, \textcolor{comment}{// Read block speculative modified}}
\DoxyCodeLine{00123         COMMAND\_RELATED\_READ\_BLOCK\_\_MASK\_\_AMD64\_FAM16H\_READ\_BLOCK\_\_READ\_BLOCK\_SPEC\_SHARED = 0x40, \textcolor{comment}{// Read block speculative shared}}
\DoxyCodeLine{00124         COMMAND\_RELATED\_READ\_BLOCK\_\_MASK\_\_AMD64\_FAM16H\_READ\_BLOCK\_\_ALL = 0x77, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00125         COMMAND\_RELATED\_DIRTY = 0x63, \textcolor{comment}{// Commands realted to change dirty operations}}
\DoxyCodeLine{00126         COMMAND\_RELATED\_DIRTY\_\_MASK\_\_AMD64\_FAM16H\_CHANGE\_DIRTY\_\_CHANGE\_DIRTY = 0x10, \textcolor{comment}{// Change to dirty}}
\DoxyCodeLine{00127         COMMAND\_RELATED\_DIRTY\_\_MASK\_\_AMD64\_FAM16H\_CHANGE\_DIRTY\_\_ALL = 0x10, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00128         MEMORY\_REQUESTS = 0x65, \textcolor{comment}{// Memory Requests by Type}}
\DoxyCodeLine{00129         MEMORY\_REQUESTS\_\_MASK\_\_AMD64\_FAM16H\_MEMORY\_REQUESTS\_\_NON\_CACHEABLE = 0x1, \textcolor{comment}{// Requests to non-\/cacheable (UC) memory}}
\DoxyCodeLine{00130         MEMORY\_REQUESTS\_\_MASK\_\_AMD64\_FAM16H\_MEMORY\_REQUESTS\_\_WRITE\_COMBINING = 0x2, \textcolor{comment}{// Requests to write-\/combining (WC) memory or WC buffer flushes to WB memory}}
\DoxyCodeLine{00131         MEMORY\_REQUESTS\_\_MASK\_\_AMD64\_FAM16H\_MEMORY\_REQUESTS\_\_STREAMING\_STORE = 0x80, \textcolor{comment}{// Streaming store (SS) requests}}
\DoxyCodeLine{00132         MEMORY\_REQUESTS\_\_MASK\_\_AMD64\_FAM16H\_MEMORY\_REQUESTS\_\_ALL = 0x83, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00133         DATA\_PREFETCHES = 0x67, \textcolor{comment}{// Data Prefetches}}
\DoxyCodeLine{00134         DATA\_PREFETCHES\_\_MASK\_\_AMD64\_FAM16H\_DATA\_PREFETCHES\_\_ATTEMPTED = 0x2, \textcolor{comment}{// Prefetch attempts}}
\DoxyCodeLine{00135         DATA\_PREFETCHES\_\_MASK\_\_AMD64\_FAM16H\_DATA\_PREFETCHES\_\_MAB = 0x8, \textcolor{comment}{// Hits on MAB}}
\DoxyCodeLine{00136         DATA\_PREFETCHES\_\_MASK\_\_AMD64\_FAM16H\_DATA\_PREFETCHES\_\_ALL = 0xa, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00137         MAB\_REQUESTS = 0x68, \textcolor{comment}{// Miss address buffer requests}}
\DoxyCodeLine{00138         MAB\_REQUESTS\_\_MASK\_\_AMD64\_FAM16H\_MAB\_REQUESTS\_\_DC\_MISS0 = 0x1, \textcolor{comment}{// Data cache miss buffer 0}}
\DoxyCodeLine{00139         MAB\_REQUESTS\_\_MASK\_\_AMD64\_FAM16H\_MAB\_REQUESTS\_\_DC\_MISS1 = 0x2, \textcolor{comment}{// Data cache miss buffer 1}}
\DoxyCodeLine{00140         MAB\_REQUESTS\_\_MASK\_\_AMD64\_FAM16H\_MAB\_REQUESTS\_\_DC\_MISS2 = 0x4, \textcolor{comment}{// Data cache miss buffer 2}}
\DoxyCodeLine{00141         MAB\_REQUESTS\_\_MASK\_\_AMD64\_FAM16H\_MAB\_REQUESTS\_\_DC\_MISS3 = 0x8, \textcolor{comment}{// Data cache miss buffer 3}}
\DoxyCodeLine{00142         MAB\_REQUESTS\_\_MASK\_\_AMD64\_FAM16H\_MAB\_REQUESTS\_\_DC\_MISS4 = 0x10, \textcolor{comment}{// Data cache miss buffer 4}}
\DoxyCodeLine{00143         MAB\_REQUESTS\_\_MASK\_\_AMD64\_FAM16H\_MAB\_REQUESTS\_\_DC\_MISS5 = 0x20, \textcolor{comment}{// Data cache miss buffer 5}}
\DoxyCodeLine{00144         MAB\_REQUESTS\_\_MASK\_\_AMD64\_FAM16H\_MAB\_REQUESTS\_\_DC\_MISS6 = 0x40, \textcolor{comment}{// Data cache miss buffer 6}}
\DoxyCodeLine{00145         MAB\_REQUESTS\_\_MASK\_\_AMD64\_FAM16H\_MAB\_REQUESTS\_\_DC\_MISS7 = 0x80, \textcolor{comment}{// Data cache miss buffer 7}}
\DoxyCodeLine{00146         MAB\_REQUESTS\_\_MASK\_\_AMD64\_FAM16H\_MAB\_REQUESTS\_\_IC\_MISS0 = 0x100, \textcolor{comment}{// Instruction cache miss buffer 0}}
\DoxyCodeLine{00147         MAB\_REQUESTS\_\_MASK\_\_AMD64\_FAM16H\_MAB\_REQUESTS\_\_IC\_MISS1 = 0x200, \textcolor{comment}{// Instruction cache miss buffer 1}}
\DoxyCodeLine{00148         MAB\_REQUESTS\_\_MASK\_\_AMD64\_FAM16H\_MAB\_REQUESTS\_\_DC\_ANY = 0x800, \textcolor{comment}{// Any data cache miss buffer}}
\DoxyCodeLine{00149         MAB\_REQUESTS\_\_MASK\_\_AMD64\_FAM16H\_MAB\_REQUESTS\_\_IC\_ANY = 0x1000, \textcolor{comment}{// Any instruction cache miss buffer}}
\DoxyCodeLine{00150         MAB\_WAIT\_CYCLES = 0x69, \textcolor{comment}{// Miss address buffer wait cycles}}
\DoxyCodeLine{00151         MAB\_WAIT\_CYCLES\_\_MASK\_\_AMD64\_FAM16H\_MAB\_REQUESTS\_\_DC\_MISS0 = 0x1, \textcolor{comment}{// Data cache miss buffer 0}}
\DoxyCodeLine{00152         MAB\_WAIT\_CYCLES\_\_MASK\_\_AMD64\_FAM16H\_MAB\_REQUESTS\_\_DC\_MISS1 = 0x2, \textcolor{comment}{// Data cache miss buffer 1}}
\DoxyCodeLine{00153         MAB\_WAIT\_CYCLES\_\_MASK\_\_AMD64\_FAM16H\_MAB\_REQUESTS\_\_DC\_MISS2 = 0x4, \textcolor{comment}{// Data cache miss buffer 2}}
\DoxyCodeLine{00154         MAB\_WAIT\_CYCLES\_\_MASK\_\_AMD64\_FAM16H\_MAB\_REQUESTS\_\_DC\_MISS3 = 0x8, \textcolor{comment}{// Data cache miss buffer 3}}
\DoxyCodeLine{00155         MAB\_WAIT\_CYCLES\_\_MASK\_\_AMD64\_FAM16H\_MAB\_REQUESTS\_\_DC\_MISS4 = 0x10, \textcolor{comment}{// Data cache miss buffer 4}}
\DoxyCodeLine{00156         MAB\_WAIT\_CYCLES\_\_MASK\_\_AMD64\_FAM16H\_MAB\_REQUESTS\_\_DC\_MISS5 = 0x20, \textcolor{comment}{// Data cache miss buffer 5}}
\DoxyCodeLine{00157         MAB\_WAIT\_CYCLES\_\_MASK\_\_AMD64\_FAM16H\_MAB\_REQUESTS\_\_DC\_MISS6 = 0x40, \textcolor{comment}{// Data cache miss buffer 6}}
\DoxyCodeLine{00158         MAB\_WAIT\_CYCLES\_\_MASK\_\_AMD64\_FAM16H\_MAB\_REQUESTS\_\_DC\_MISS7 = 0x80, \textcolor{comment}{// Data cache miss buffer 7}}
\DoxyCodeLine{00159         MAB\_WAIT\_CYCLES\_\_MASK\_\_AMD64\_FAM16H\_MAB\_REQUESTS\_\_IC\_MISS0 = 0x100, \textcolor{comment}{// Instruction cache miss buffer 0}}
\DoxyCodeLine{00160         MAB\_WAIT\_CYCLES\_\_MASK\_\_AMD64\_FAM16H\_MAB\_REQUESTS\_\_IC\_MISS1 = 0x200, \textcolor{comment}{// Instruction cache miss buffer 1}}
\DoxyCodeLine{00161         MAB\_WAIT\_CYCLES\_\_MASK\_\_AMD64\_FAM16H\_MAB\_REQUESTS\_\_DC\_ANY = 0x800, \textcolor{comment}{// Any data cache miss buffer}}
\DoxyCodeLine{00162         MAB\_WAIT\_CYCLES\_\_MASK\_\_AMD64\_FAM16H\_MAB\_REQUESTS\_\_IC\_ANY = 0x1000, \textcolor{comment}{// Any instruction cache miss buffer}}
\DoxyCodeLine{00163         SYSTEM\_RESPONSES = 0x6c, \textcolor{comment}{// L2I Responses by Coherency State}}
\DoxyCodeLine{00164         SYSTEM\_RESPONSES\_\_MASK\_\_AMD64\_FAM16H\_SYSTEM\_RESPONSES\_\_EXCLUSIVE = 0x1, \textcolor{comment}{// Exclusive}}
\DoxyCodeLine{00165         SYSTEM\_RESPONSES\_\_MASK\_\_AMD64\_FAM16H\_SYSTEM\_RESPONSES\_\_MODIFIED = 0x2, \textcolor{comment}{// Modified}}
\DoxyCodeLine{00166         SYSTEM\_RESPONSES\_\_MASK\_\_AMD64\_FAM16H\_SYSTEM\_RESPONSES\_\_SHARED = 0x4, \textcolor{comment}{// Shared}}
\DoxyCodeLine{00167         SYSTEM\_RESPONSES\_\_MASK\_\_AMD64\_FAM16H\_SYSTEM\_RESPONSES\_\_OWNED = 0x8, \textcolor{comment}{// Owned}}
\DoxyCodeLine{00168         SYSTEM\_RESPONSES\_\_MASK\_\_AMD64\_FAM16H\_SYSTEM\_RESPONSES\_\_DATA\_ERROR = 0x10, \textcolor{comment}{// Data Error}}
\DoxyCodeLine{00169         SYSTEM\_RESPONSES\_\_MASK\_\_AMD64\_FAM16H\_SYSTEM\_RESPONSES\_\_CHANGE\_DIRTY = 0x20, \textcolor{comment}{// Change to dirty success}}
\DoxyCodeLine{00170         SYSTEM\_RESPONSES\_\_MASK\_\_AMD64\_FAM16H\_SYSTEM\_RESPONSES\_\_UNCACHEABLE = 0x40, \textcolor{comment}{// Uncacheable}}
\DoxyCodeLine{00171         SYSTEM\_RESPONSES\_\_MASK\_\_AMD64\_FAM16H\_SYSTEM\_RESPONSES\_\_ALL = 0x7f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00172         DATA\_WRITTEN\_TO\_SYSTEM = 0x6d, \textcolor{comment}{// 16-\/byte transfers written to system}}
\DoxyCodeLine{00173         DATA\_WRITTEN\_TO\_SYSTEM\_\_MASK\_\_AMD64\_FAM16H\_DATA\_WRITTEN\_TO\_SYSTEM\_\_DATA\_LINE\_EVICTIONS = 0x1, \textcolor{comment}{// Data line evictions}}
\DoxyCodeLine{00174         DATA\_WRITTEN\_TO\_SYSTEM\_\_MASK\_\_AMD64\_FAM16H\_DATA\_WRITTEN\_TO\_SYSTEM\_\_INSTRUCTION\_ATTRIBUTE\_EVICTIONS = 0x2, \textcolor{comment}{// Instruction attribute evictions}}
\DoxyCodeLine{00175         DATA\_WRITTEN\_TO\_SYSTEM\_\_MASK\_\_AMD64\_FAM16H\_DATA\_WRITTEN\_TO\_SYSTEM\_\_BYTE\_ENABLE\_MASK\_UNCACHEABLE = 0x4, \textcolor{comment}{// Byte enable mask for uncacheabe or I/O store}}
\DoxyCodeLine{00176         DATA\_WRITTEN\_TO\_SYSTEM\_\_MASK\_\_AMD64\_FAM16H\_DATA\_WRITTEN\_TO\_SYSTEM\_\_DATA\_FOR\_UNCACHEABLE = 0x8, \textcolor{comment}{// Data for uncacheabe or I/O store}}
\DoxyCodeLine{00177         DATA\_WRITTEN\_TO\_SYSTEM\_\_MASK\_\_AMD64\_FAM16H\_DATA\_WRITTEN\_TO\_SYSTEM\_\_BYTE\_ENABLE\_MASK\_WRITE\_COMBINE = 0x10, \textcolor{comment}{// Byte enable mask for write combine context flush}}
\DoxyCodeLine{00178         DATA\_WRITTEN\_TO\_SYSTEM\_\_MASK\_\_AMD64\_FAM16H\_DATA\_WRITTEN\_TO\_SYSTEM\_\_DATA\_FOR\_WRITE\_COMBINE = 0x20, \textcolor{comment}{// Data for write combine contet flush}}
\DoxyCodeLine{00179         DATA\_WRITTEN\_TO\_SYSTEM\_\_MASK\_\_AMD64\_FAM16H\_DATA\_WRITTEN\_TO\_SYSTEM\_\_ALL = 0x3f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00180         CACHE\_CROSS\_INVALIDATES = 0x75, \textcolor{comment}{// Internal probes causing cache lines to be invalidated}}
\DoxyCodeLine{00181         CACHE\_CROSS\_INVALIDATES\_\_MASK\_\_AMD64\_FAM16H\_CACHE\_CROSS\_INVALIDATES\_\_DC\_INVALIDATES\_IC = 0x1, \textcolor{comment}{// Modification of instructions of data too close to code}}
\DoxyCodeLine{00182         CACHE\_CROSS\_INVALIDATES\_\_MASK\_\_AMD64\_FAM16H\_CACHE\_CROSS\_INVALIDATES\_\_DC\_INVALIDATES\_DC = 0x2, \textcolor{comment}{// CD or WBINVD}}
\DoxyCodeLine{00183         CACHE\_CROSS\_INVALIDATES\_\_MASK\_\_AMD64\_FAM16H\_CACHE\_CROSS\_INVALIDATES\_\_IC\_INVALIDATES\_IC = 0x4, \textcolor{comment}{// aliasing}}
\DoxyCodeLine{00184         CACHE\_CROSS\_INVALIDATES\_\_MASK\_\_AMD64\_FAM16H\_CACHE\_CROSS\_INVALIDATES\_\_IC\_INVALIDATES\_DC\_DIRTY = 0x8, \textcolor{comment}{// Execution of modified instruction or data too close to code}}
\DoxyCodeLine{00185         CACHE\_CROSS\_INVALIDATES\_\_MASK\_\_AMD64\_FAM16H\_CACHE\_CROSS\_INVALIDATES\_\_IC\_HITS\_DC\_CLEAN\_LINE = 0x10, \textcolor{comment}{// Reading code}}
\DoxyCodeLine{00186         CACHE\_CROSS\_INVALIDATES\_\_MASK\_\_AMD64\_FAM16H\_CACHE\_CROSS\_INVALIDATES\_\_DC\_PROBE\_REJECTED\_EARLY = 0x20, \textcolor{comment}{// DC probe rejected early}}
\DoxyCodeLine{00187         CACHE\_CROSS\_INVALIDATES\_\_MASK\_\_AMD64\_FAM16H\_CACHE\_CROSS\_INVALIDATES\_\_DC\_PROBE\_REJECTED\_LATE = 0x40, \textcolor{comment}{// DC probe rejected late}}
\DoxyCodeLine{00188         CACHE\_CROSS\_INVALIDATES\_\_MASK\_\_AMD64\_FAM16H\_CACHE\_CROSS\_INVALIDATES\_\_ALL = 0x7f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00189         CPU\_CLK\_UNHALTED = 0x76, \textcolor{comment}{// CPU Clocks not Halted}}
\DoxyCodeLine{00190         PDC\_MISS = 0x162, \textcolor{comment}{// Number of PDC misses}}
\DoxyCodeLine{00191         PDC\_MISS\_\_MASK\_\_AMD64\_FAM16H\_PDC\_MISS\_\_HOST\_PDE\_LEVEL = 0x1, \textcolor{comment}{// Host: PDE level}}
\DoxyCodeLine{00192         PDC\_MISS\_\_MASK\_\_AMD64\_FAM16H\_PDC\_MISS\_\_HOST\_PDPE\_LEVEL = 0x2, \textcolor{comment}{// Host: PDPE level}}
\DoxyCodeLine{00193         PDC\_MISS\_\_MASK\_\_AMD64\_FAM16H\_PDC\_MISS\_\_HOST\_PML4E\_LEVEL = 0x4, \textcolor{comment}{// Host: PML4E level}}
\DoxyCodeLine{00194         PDC\_MISS\_\_MASK\_\_AMD64\_FAM16H\_PDC\_MISS\_\_GUEST\_PDE\_LEVEL = 0x10, \textcolor{comment}{// Guest: PDE level}}
\DoxyCodeLine{00195         PDC\_MISS\_\_MASK\_\_AMD64\_FAM16H\_PDC\_MISS\_\_GUEST\_PDPE\_LEVEL = 0x20, \textcolor{comment}{// Guest: PDPE level}}
\DoxyCodeLine{00196         PDC\_MISS\_\_MASK\_\_AMD64\_FAM16H\_PDC\_MISS\_\_GUEST\_PML4E\_LEVEL = 0x40, \textcolor{comment}{// Guest: PML4E level}}
\DoxyCodeLine{00197         PDC\_MISS\_\_MASK\_\_AMD64\_FAM16H\_PDC\_MISS\_\_ALL = 0x77, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00198         INSTRUCTION\_CACHE\_FETCHES = 0x80, \textcolor{comment}{// Instruction Cache Fetches}}
\DoxyCodeLine{00199         INSTRUCTION\_CACHE\_MISSES = 0x81, \textcolor{comment}{// Instruction Cache Misses}}
\DoxyCodeLine{00200         INSTRUCTION\_CACHE\_REFILLS\_FROM\_L2 = 0x82, \textcolor{comment}{// Instruction Cache Refills from L2}}
\DoxyCodeLine{00201         INSTRUCTION\_CACHE\_REFILLS\_FROM\_SYSTEM = 0x83, \textcolor{comment}{// Instruction Cache Refills from System}}
\DoxyCodeLine{00202         L1\_ITLB\_MISS\_AND\_L2\_ITLB\_HIT = 0x84, \textcolor{comment}{// L1 ITLB Miss and L2 ITLB Hit}}
\DoxyCodeLine{00203         ITLB\_MISS = 0x85, \textcolor{comment}{// Instruction fetches that miss in 4k and 2M ITLB}}
\DoxyCodeLine{00204         ITLB\_MISS\_\_MASK\_\_AMD64\_FAM16H\_ITLB\_MISS\_\_4K\_PAGE\_FETCHES = 0x1, \textcolor{comment}{// Instruction fetches to a 4K page.}}
\DoxyCodeLine{00205         ITLB\_MISS\_\_MASK\_\_AMD64\_FAM16H\_ITLB\_MISS\_\_2M\_PAGE\_FETCHES = 0x2, \textcolor{comment}{// Instruction fetches to a 2M page.}}
\DoxyCodeLine{00206         ITLB\_MISS\_\_MASK\_\_AMD64\_FAM16H\_ITLB\_MISS\_\_ALL = 0x3, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00207         INSTRUCTION\_FETCH\_STALL = 0x87, \textcolor{comment}{// Instruction Fetch Stall}}
\DoxyCodeLine{00208         RETURN\_STACK\_HITS = 0x88, \textcolor{comment}{// Return Stack Hits}}
\DoxyCodeLine{00209         RETURN\_STACK\_OVERFLOWS = 0x89, \textcolor{comment}{// Return Stack Overflows}}
\DoxyCodeLine{00210         INSTRUCTION\_CACHE\_VICTIMS = 0x8b, \textcolor{comment}{// Instruction Cache Victims}}
\DoxyCodeLine{00211         INSTRUCTION\_CACHE\_LINES\_INVALIDATED = 0x8c, \textcolor{comment}{// Instruction Cache Lines Invalidated}}
\DoxyCodeLine{00212         INSTRUCTION\_CACHE\_LINES\_INVALIDATED\_\_MASK\_\_AMD64\_FAM16H\_INSTRUCTION\_CACHE\_LINES\_INVALIDATED\_\_IC\_INVALIDATE\_LS\_PROBE = 0x1, \textcolor{comment}{// Instruction cache invalidate due to LS probe}}
\DoxyCodeLine{00213         INSTRUCTION\_CACHE\_LINES\_INVALIDATED\_\_MASK\_\_AMD64\_FAM16H\_INSTRUCTION\_CACHE\_LINES\_INVALIDATED\_\_IC\_INVALIDATE\_BU\_PROBE = 0x2, \textcolor{comment}{// Instruction cache invalidate due to BU probe}}
\DoxyCodeLine{00214         INSTRUCTION\_CACHE\_LINES\_INVALIDATED\_\_MASK\_\_AMD64\_FAM16H\_INSTRUCTION\_CACHE\_LINES\_INVALIDATED\_\_ALL = 0x3, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00215         ITLB\_RELOADS = 0x99, \textcolor{comment}{// ITLB Reloads}}
\DoxyCodeLine{00216         ITLB\_RELOADS\_ABORTED = 0x9a, \textcolor{comment}{// ITLB reloads aborted}}
\DoxyCodeLine{00217         RETIRED\_INDIRECT\_BRANCH\_INFO = 0x19a, \textcolor{comment}{// Retired indirect branch info}}
\DoxyCodeLine{00218         RETIRED\_INDIRECT\_BRANCH\_INFO\_\_MASK\_\_AMD64\_FAM16H\_RETIRED\_BRANCH\_INFO\_\_RETIRED = 0x1, \textcolor{comment}{// Retired indirect branch instruction.}}
\DoxyCodeLine{00219         RETIRED\_INDIRECT\_BRANCH\_INFO\_\_MASK\_\_AMD64\_FAM16H\_RETIRED\_BRANCH\_INFO\_\_MISPREDICTED = 0x2, \textcolor{comment}{// Retired mispredicted near unconditional jump.}}
\DoxyCodeLine{00220         RETIRED\_INDIRECT\_BRANCH\_INFO\_\_MASK\_\_AMD64\_FAM16H\_RETIRED\_BRANCH\_INFO\_\_ALL = 0x3, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00221         RETIRED\_INSTRUCTIONS = 0xc0, \textcolor{comment}{// Retired Instructions}}
\DoxyCodeLine{00222         RETIRED\_UOPS = 0xc1, \textcolor{comment}{// Retired uops}}
\DoxyCodeLine{00223         RETIRED\_BRANCH\_INSTRUCTIONS = 0xc2, \textcolor{comment}{// Retired Branch Instructions}}
\DoxyCodeLine{00224         RETIRED\_MISPREDICTED\_BRANCH\_INSTRUCTIONS = 0xc3, \textcolor{comment}{// Retired Mispredicted Branch Instructions}}
\DoxyCodeLine{00225         RETIRED\_TAKEN\_BRANCH\_INSTRUCTIONS = 0xc4, \textcolor{comment}{// Retired Taken Branch Instructions}}
\DoxyCodeLine{00226         RETIRED\_TAKEN\_BRANCH\_INSTRUCTIONS\_MISPREDICTED = 0xc5, \textcolor{comment}{// Retired Taken Branch Instructions Mispredicted}}
\DoxyCodeLine{00227         RETIRED\_FAR\_CONTROL\_TRANSFERS = 0xc6, \textcolor{comment}{// Retired Far Control Transfers}}
\DoxyCodeLine{00228         RETIRED\_BRANCH\_RESYNCS = 0xc7, \textcolor{comment}{// Retired Branch Resyncs}}
\DoxyCodeLine{00229         RETIRED\_NEAR\_RETURNS = 0xc8, \textcolor{comment}{// Retired Near Returns}}
\DoxyCodeLine{00230         RETIRED\_NEAR\_RETURNS\_MISPREDICTED = 0xc9, \textcolor{comment}{// Retired Near Returns Mispredicted}}
\DoxyCodeLine{00231         RETIRED\_MISPREDICTED\_TAKEN = 0xca, \textcolor{comment}{// Retired mispredicted taken branches due to target mismatch}}
\DoxyCodeLine{00232         RETIRED\_MMX\_AND\_FP\_INSTRUCTIONS = 0xcb, \textcolor{comment}{// Retired MMX/FP Instructions}}
\DoxyCodeLine{00233         RETIRED\_MMX\_AND\_FP\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM16H\_RETIRED\_MMX\_AND\_FP\_INSTRUCTIONS\_\_X87 = 0x1, \textcolor{comment}{// X87 instructions}}
\DoxyCodeLine{00234         RETIRED\_MMX\_AND\_FP\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM16H\_RETIRED\_MMX\_AND\_FP\_INSTRUCTIONS\_\_SSE = 0x2, \textcolor{comment}{// SSE}}
\DoxyCodeLine{00235         RETIRED\_MMX\_AND\_FP\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM16H\_RETIRED\_MMX\_AND\_FP\_INSTRUCTIONS\_\_ALL = 0x3, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00236         INTERRUPTS\_MASKED\_CYCLES = 0xcd, \textcolor{comment}{// Interrupts-\/Masked Cycles}}
\DoxyCodeLine{00237         INTERRUPTS\_MASKED\_CYCLES\_WITH\_INTERRUPT\_PENDING = 0xce, \textcolor{comment}{// Interrupts-\/Masked Cycles with Interrupt Pending}}
\DoxyCodeLine{00238         INTERRUPTS\_TAKEN = 0xcf, \textcolor{comment}{// Interrupts Taken}}
\DoxyCodeLine{00239         FPU\_EXCEPTIONS = 0xdb, \textcolor{comment}{// FPU Exceptions}}
\DoxyCodeLine{00240         FPU\_EXCEPTIONS\_\_MASK\_\_AMD64\_FAM16H\_FPU\_EXCEPTIONS\_\_X87\_RECLASS\_MICROFAULTS = 0x1, \textcolor{comment}{// X87 reclass microfaults}}
\DoxyCodeLine{00241         FPU\_EXCEPTIONS\_\_MASK\_\_AMD64\_FAM16H\_FPU\_EXCEPTIONS\_\_SSE\_RETYPE\_MICROFAULTS = 0x2, \textcolor{comment}{// SSE retype microfaults}}
\DoxyCodeLine{00242         FPU\_EXCEPTIONS\_\_MASK\_\_AMD64\_FAM16H\_FPU\_EXCEPTIONS\_\_SSE\_RECLASS\_MICROFAULTS = 0x4, \textcolor{comment}{// SSE reclass microfaults}}
\DoxyCodeLine{00243         FPU\_EXCEPTIONS\_\_MASK\_\_AMD64\_FAM16H\_FPU\_EXCEPTIONS\_\_SSE\_AND\_X87\_MICROTRAPS = 0x8, \textcolor{comment}{// SSE and x87 microtraps}}
\DoxyCodeLine{00244         FPU\_EXCEPTIONS\_\_MASK\_\_AMD64\_FAM16H\_FPU\_EXCEPTIONS\_\_ALL = 0xf, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00245         DR0\_BREAKPOINT\_MATCHES = 0xdc, \textcolor{comment}{// DR0 Breakpoint Matches}}
\DoxyCodeLine{00246         DR1\_BREAKPOINT\_MATCHES = 0xdd, \textcolor{comment}{// DR1 Breakpoint Matches}}
\DoxyCodeLine{00247         DR2\_BREAKPOINT\_MATCHES = 0xde, \textcolor{comment}{// DR2 Breakpoint Matches}}
\DoxyCodeLine{00248         DR3\_BREAKPOINT\_MATCHES = 0xdf, \textcolor{comment}{// DR3 Breakpoint Matches}}
\DoxyCodeLine{00249         TAGGED\_IBS\_OPS = 0x1cf, \textcolor{comment}{// Ops tagged by IBS}}
\DoxyCodeLine{00250         TAGGED\_IBS\_OPS\_RETIRED = 0x1d0, \textcolor{comment}{// Ops tagged by IBS that retired}}
\DoxyCodeLine{00251         }
\DoxyCodeLine{00252     \};}
\DoxyCodeLine{00253 \};}
\DoxyCodeLine{00254 }
\DoxyCodeLine{00255 \textcolor{keyword}{namespace }fam16h = optkit::amd64::fam16h;}

\end{DoxyCode}
