// Seed: 2471232468
module module_0 #(
    parameter id_4 = 32'd92,
    parameter id_8 = 32'd52,
    parameter id_9 = 32'd56
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    _id_9
);
  input wire _id_9;
  input wire _id_8;
  inout wand id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire _id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = id_1;
  logic [id_9 : id_4] id_10;
  assign id_10 = -1;
  assign id_7  = 1;
  logic [1 : id_8  !=  -1] id_11;
  wire id_12;
endmodule
module module_1 #(
    parameter id_1 = 32'd84
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire _id_1;
  wire [id_1 : 1 'h0] id_6;
  wire [1 : id_1] id_7;
  assign id_1 = id_2;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_1,
      id_6,
      id_3,
      id_6,
      id_1,
      id_1
  );
endmodule
