Authors of the Stekol-Dave CPU
Engineers
David
Haley
Artifacts
Instruction Set Architecture (ISA)
David (50%)
Haley (50%)
CPU Implementation in Verilog
Memory
David (50%)
Haley (50%)
Register File
David (50%)
Haley (50%)
ALU
David (50%)
Haley (50%)
Controller
David (50%)
Haley (50%)
Datapath
David (50%)
Haley (50%)
Verilog Test Bench for Computer
< including program load into imem > * David (50%) * Haley (50%)

Compilation of Assembly Code into Machine Code
David (50%)
Haey (50%)
Timing Diagrams
R-Type Instruction example
David (50%)
Haley (50%)
I-Type Instruction example
David (50%)
Haley (50%)
J-Type Instruction example
David (50%)
Haley (50%)
Assembler
David (50%)
Haley (50%)
