INFO: [VRFC 10-163] Analyzing VHDL file "/home/keith/xilProjects/artyBoardVHDLuart/artyUartPrj.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
