

================================================================
== Vitis HLS Report for 'foo'
================================================================
* Date:           Fri Feb 14 12:04:44 2020

* Version:        2020.1.0 (Build 2778784 on Wed Feb 12 20:42:44 MST 2020)
* Project:        Sched_Bind
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 1.350 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3| 30.000 ns | 30.000 ns |    3|    3|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|       15|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|        4|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|        4|       42|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |foo_mac_muladd_8s_8s_8ns_8_4_1_U1  |foo_mac_muladd_8s_8s_8ns_8_4_1  | i0 + i1 * i2 |
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |grp_fu_57_p2  |     +    |   0|  0|  15|           8|           8|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|  15|           8|           8|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  27|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+
    |Total      |  27|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  4|   0|    4|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  4|   0|    4|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |      foo     | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |      foo     | return value |
|ap_start   |  in |    1| ap_ctrl_hs |      foo     | return value |
|ap_done    | out |    1| ap_ctrl_hs |      foo     | return value |
|ap_idle    | out |    1| ap_ctrl_hs |      foo     | return value |
|ap_ready   | out |    1| ap_ctrl_hs |      foo     | return value |
|ap_return  | out |   32| ap_ctrl_hs |      foo     | return value |
|x          |  in |    8|   ap_none  |       x      |    scalar    |
|a          |  in |    8|   ap_none  |       a      |    scalar    |
|b          |  in |    8|   ap_none  |       b      |    scalar    |
|c          |  in |    8|   ap_none  |       c      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

