Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'EDA322_processor'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt on -ol
high -t 1 -xt 0 -r 4 -global_opt power -equivalent_register_removal on -mt off
-detail -ir off -ignore_keep_hierarchy -pr off -lc area -power xe -o
EDA322_processor_map.ncd EDA322_processor.ngd EDA322_processor.pcf 
Target Device  : xc6slx16
Target Package : csg324
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Tue Feb 28 16:14:27 2017

Design Summary
--------------
Number of errors:      0
Number of warnings:   86
Slice Logic Utilization:
  Number of Slice Registers:                    39 out of  18,224    1%
    Number used as Flip Flops:                  39
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        140 out of   9,112    1%
    Number used as logic:                       68 out of   9,112    1%
      Number using O6 output only:              46
      Number using O5 output only:               0
      Number using O5 and O6:                   22
      Number used as ROM:                        0
    Number used as Memory:                      72 out of   2,176    3%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:           72
        Number using O6 output only:            72
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:             0

Slice Logic Distribution:
  Number of occupied Slices:                    51 out of   2,278    2%
  Number of MUXCYs used:                         0 out of   4,556    0%
  Number of LUT Flip Flop pairs used:          155
    Number with an unused Flip Flop:           117 out of     155   75%
    Number with an unused LUT:                  15 out of     155    9%
    Number of fully used LUT-FF pairs:          23 out of     155   14%
    Number of unique control sets:               7
    Number of slice register sites lost
      to control set restrictions:               9 out of  18,224    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        86 out of     232   37%
    IOB Flip Flops:                             50

Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of      32    0%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       1 out of      16    6%
    Number used as BUFGs:                        1
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     248    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0%
  Number of OLOGIC2/OSERDES2s:                  50 out of     248   20%
    Number used as OLOGIC2s:                    50
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      32    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                5.40

Peak Memory Usage:  449 MB
Total REAL time to MAP completion:  27 secs 
Total CPU time to MAP completion:   25 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network CLK_BUFGP/N2 has no load.
INFO:LIT:243 - Logical network CLK_BUFGP/N3 has no load.
INFO:LIT:243 - Logical network N3 has no load.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.
INFO:Map:207 - Power optimization/reduction has been run on this design. Please
   use XPower to analyze and report the power usage for this design.

Section 4 - Removed Logic Summary
---------------------------------
   3 block(s) removed
   1 block(s) optimized away
   3 signal(s) removed
  36 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "N3" is loadless and has been removed.
 Loadless block "XST_VCC" (ONE) removed.
The signal "CLK_BUFGP/N2" is sourceless and has been removed.
The signal "CLK_BUFGP/N3" is sourceless and has been removed.
Unused block "CLK_BUFGP/XST_GND" (ZERO) removed.
Unused block "CLK_BUFGP/XST_VCC" (ONE) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND

Redundant Block(s):
TYPE 		BLOCK
INV 		][338_45_INV_0
INV 		][339_49_INV_0
INV 		][340_51_INV_0
INV 		][341_53_INV_0
INV 		][342_55_INV_0
INV 		][343_57_INV_0
INV 		][344_59_INV_0
INV 		][345_61_INV_0
INV 		][346_63_INV_0
INV 		][449_136_INV_0
INV 		][450_137_INV_0
INV 		][451_138_INV_0
INV 		][452_139_INV_0
INV 		][453_140_INV_0
INV 		][454_141_INV_0
INV 		][455_142_INV_0
INV 		][456_143_INV_0
INV 		][466_147_INV_0
INV 		][468_153_INV_0
INV 		][471_156_INV_0
INV 		][474_159_INV_0
INV 		][477_162_INV_0
INV 		][480_165_INV_0
INV 		][483_168_INV_0
INV 		][486_171_INV_0
INV 		][489_174_INV_0
INV 		][502_177_INV_0
INV 		][518_186_INV_0
INV 		][529_197_INV_0
INV 		][532_200_INV_0
INV 		][538_205_INV_0
INV 		][541_208_INV_0
INV 		][14_220_INV_0
INV 		][19_224_INV_0
INV 		][24_227_INV_0
INV 		][IN_virtPIBox_60_302_INV_0

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| ARESETN                            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Addr2seg<0>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Addr2seg<1>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Addr2seg<2>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Addr2seg<3>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Addr2seg<4>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Addr2seg<5>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Addr2seg<6>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Addr2seg<7>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| CLK                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| acc2seg<0>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| acc2seg<1>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| acc2seg<2>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| acc2seg<3>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| acc2seg<4>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| acc2seg<5>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| acc2seg<6>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| acc2seg<7>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| aluOut2seg<0>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| aluOut2seg<1>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| aluOut2seg<2>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| aluOut2seg<3>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| aluOut2seg<4>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| aluOut2seg<5>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| aluOut2seg<6>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| aluOut2seg<7>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| busOut2seg<0>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| busOut2seg<1>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| busOut2seg<2>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| busOut2seg<3>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| busOut2seg<4>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| busOut2seg<5>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| busOut2seg<6>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| busOut2seg<7>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| dMemOut2seg<0>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| dMemOut2seg<1>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| dMemOut2seg<2>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| dMemOut2seg<3>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| dMemOut2seg<4>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| dMemOut2seg<5>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| dMemOut2seg<6>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| dMemOut2seg<7>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| disp2seg<0>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| disp2seg<1>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| disp2seg<2>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| disp2seg<3>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| disp2seg<4>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| disp2seg<5>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| disp2seg<6>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| disp2seg<7>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| errSig2seg                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| externalIn<0>                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| externalIn<1>                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| externalIn<2>                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| externalIn<3>                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| externalIn<4>                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| externalIn<5>                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| externalIn<6>                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| externalIn<7>                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| flag2seg<0>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| flag2seg<1>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| flag2seg<2>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| flag2seg<3>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| instr2seg<0>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| instr2seg<1>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| instr2seg<2>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| instr2seg<3>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| instr2seg<4>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| instr2seg<5>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| instr2seg<6>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| instr2seg<7>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| instr2seg<8>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| instr2seg<9>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| instr2seg<10>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| instr2seg<11>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| master_load_enable                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| ovf                                | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| pc2seg<0>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| pc2seg<1>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| pc2seg<2>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| pc2seg<3>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| pc2seg<4>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| pc2seg<5>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| pc2seg<6>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| pc2seg<7>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| zero                               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------

Section 12 - Control Set Information
------------------------------------
+-------------------------------------------------------------------------------------------------------+
| Clock Signal | Reset Signal          | Set Signal | Enable Signal | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------------------------------------+
| CLK_BUFGP    |                       |            | GLOBAL_LOGIC0 | 10               | 40             |
| CLK_BUFGP    |                       |            | ][338_45      | 8                | 32             |
| CLK_BUFGP    | ][IN_virtPIBox_60_302 |            |               | 6                | 13             |
| CLK_BUFGP    | ][IN_virtPIBox_60_302 |            | ][466_147     | 2                | 8              |
| CLK_BUFGP    | ][IN_virtPIBox_60_302 |            | ][502_177     | 3                | 8              |
| CLK_BUFGP    | ][IN_virtPIBox_60_302 |            | ][518_186     | 3                | 8              |
| CLK_BUFGP    | ][IN_virtPIBox_60_302 |            | lut94_0       | 1                | 2              |
+-------------------------------------------------------------------------------------------------------+

Section 13 - Utilization by Hierarchy
-------------------------------------
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module              | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48A1 | BUFG  | BUFIO | BUFR  | DCM   | PLL_ADV   | Full Hierarchical Name               |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| EDA322_processor/   |           | 28/62         | 0/39          | 68/140        | 0/72          | 0/0       | 0/0     | 1/1   | 0/0   | 0/0   | 0/0   | 0/0       | EDA322_processor                     |
| +acc_register       |           | 3/3           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | EDA322_processor/acc_register        |
| +controller         |           | 2/2           | 3/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | EDA322_processor/controller          |
| +data_memory        |           | 8/8           | 0/0           | 32/32         | 32/32         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | EDA322_processor/data_memory         |
| +de_ex_register     |           | 3/3           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | EDA322_processor/de_ex_register      |
| +display_rgister    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | EDA322_processor/display_rgister     |
| +fe_de_register     |           | 5/5           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | EDA322_processor/fe_de_register      |
| +fe_register        |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | EDA322_processor/fe_register         |
| +freg               |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | EDA322_processor/freg                |
| +instruction_memory |           | 10/10         | 0/0           | 40/40         | 40/40         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | EDA322_processor/instruction_memory  |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
