<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>CoreAhbSram</name><vendor>Actel</vendor><library>DirectCore</library><version>1.3.103</version><fileSets><fileSet fileSetId="ANY_SIMULATION_FILESET"><file fileid="0"><name>bfm\CoreAhbSram_scriptlet.bfm</name><userFileType>unknown</userFileType></file><file fileid="1"><name>bfm\CoreAhbSram_UnitTest.bfm</name><userFileType>unknown</userFileType></file><file fileid="2"><name>bfm\sram_2kB_scriptlet.bfm</name><userFileType>unknown</userFileType></file><file fileid="3"><name>bfm\sram_10kB_scriptlet.bfm</name><userFileType>unknown</userFileType></file><file fileid="4"><name>bfm\sram_8kB_scriptlet.bfm</name><userFileType>unknown</userFileType></file><file fileid="5"><name>bfm\sram_14kB_scriptlet.bfm</name><userFileType>unknown</userFileType></file><file fileid="6"><name>bfm\sram_28kB_scriptlet.bfm</name><userFileType>unknown</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="7"><name>rtl\vhdl\u\AhbSramIf.vhd</name><userFileType>vhdlSource</userFileType></file><file fileid="8"><name>rtl\vhdl\u\AhbWrapper_SRAM.vhd</name><userFileType>vhdlSource</userFileType></file><file fileid="9"><name>rtl\vhdl\u\CoreAhbSram.vhd</name><userFileType>vhdlSource</userFileType></file><file fileid="10"><name>rtl\vhdl\u\Sram.vhd</name><userFileType>vhdlSource</userFileType></file><file fileid="11"><name>rtl\vhdl\u\SramCtrl.vhd</name><userFileType>vhdlSource</userFileType></file><file fileid="12"><name>rtl\vhdl\u\Sram_2kx8_pa3e.vhd</name><fileType>verilogSource</fileType></file><file fileid="13"><name>rtl\vhdl\u\Sram_2k5x8_pa3e.vhd</name><fileType>verilogSource</fileType></file><file fileid="14"><name>rtl\vhdl\u\Sram_3k5x8_pa3e.vhd</name><fileType>verilogSource</fileType></file><file fileid="15"><name>rtl\vhdl\u\Sram_7kx8_pa3e.vhd</name><fileType>verilogSource</fileType></file><file fileid="16"><name>rtl\vhdl\u\Sram_512x8_pa3e.vhd</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>ANY_SIMULATION_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>