#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x151c310 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14eb320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x14f26b0 .functor NOT 1, L_0x1548590, C4<0>, C4<0>, C4<0>;
L_0x1548370 .functor XOR 2, L_0x1548210, L_0x15482d0, C4<00>, C4<00>;
L_0x1548480 .functor XOR 2, L_0x1548370, L_0x15483e0, C4<00>, C4<00>;
v0x1544c70_0 .net *"_ivl_10", 1 0, L_0x15483e0;  1 drivers
v0x1544d70_0 .net *"_ivl_12", 1 0, L_0x1548480;  1 drivers
v0x1544e50_0 .net *"_ivl_2", 1 0, L_0x1548150;  1 drivers
v0x1544f10_0 .net *"_ivl_4", 1 0, L_0x1548210;  1 drivers
v0x1544ff0_0 .net *"_ivl_6", 1 0, L_0x15482d0;  1 drivers
v0x1545120_0 .net *"_ivl_8", 1 0, L_0x1548370;  1 drivers
v0x1545200_0 .net "a", 0 0, v0x1542b70_0;  1 drivers
v0x15452a0_0 .net "b", 0 0, v0x1542c10_0;  1 drivers
v0x1545340_0 .net "c", 0 0, v0x1542cb0_0;  1 drivers
v0x15453e0_0 .var "clk", 0 0;
v0x1545480_0 .net "d", 0 0, v0x1542df0_0;  1 drivers
v0x1545520_0 .net "out_pos_dut", 0 0, L_0x1547fc0;  1 drivers
v0x15455c0_0 .net "out_pos_ref", 0 0, L_0x1546c00;  1 drivers
v0x1545660_0 .net "out_sop_dut", 0 0, L_0x1547470;  1 drivers
v0x1545700_0 .net "out_sop_ref", 0 0, L_0x151d820;  1 drivers
v0x15457a0_0 .var/2u "stats1", 223 0;
v0x1545840_0 .var/2u "strobe", 0 0;
v0x15459f0_0 .net "tb_match", 0 0, L_0x1548590;  1 drivers
v0x1545ac0_0 .net "tb_mismatch", 0 0, L_0x14f26b0;  1 drivers
v0x1545b60_0 .net "wavedrom_enable", 0 0, v0x15430c0_0;  1 drivers
v0x1545c30_0 .net "wavedrom_title", 511 0, v0x1543160_0;  1 drivers
L_0x1548150 .concat [ 1 1 0 0], L_0x1546c00, L_0x151d820;
L_0x1548210 .concat [ 1 1 0 0], L_0x1546c00, L_0x151d820;
L_0x15482d0 .concat [ 1 1 0 0], L_0x1547fc0, L_0x1547470;
L_0x15483e0 .concat [ 1 1 0 0], L_0x1546c00, L_0x151d820;
L_0x1548590 .cmp/eeq 2, L_0x1548150, L_0x1548480;
S_0x14ef3e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x14eb320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x14f2a90 .functor AND 1, v0x1542cb0_0, v0x1542df0_0, C4<1>, C4<1>;
L_0x14f2e70 .functor NOT 1, v0x1542b70_0, C4<0>, C4<0>, C4<0>;
L_0x14f3250 .functor NOT 1, v0x1542c10_0, C4<0>, C4<0>, C4<0>;
L_0x14f34d0 .functor AND 1, L_0x14f2e70, L_0x14f3250, C4<1>, C4<1>;
L_0x150a250 .functor AND 1, L_0x14f34d0, v0x1542cb0_0, C4<1>, C4<1>;
L_0x151d820 .functor OR 1, L_0x14f2a90, L_0x150a250, C4<0>, C4<0>;
L_0x1546080 .functor NOT 1, v0x1542c10_0, C4<0>, C4<0>, C4<0>;
L_0x15460f0 .functor OR 1, L_0x1546080, v0x1542df0_0, C4<0>, C4<0>;
L_0x1546200 .functor AND 1, v0x1542cb0_0, L_0x15460f0, C4<1>, C4<1>;
L_0x15462c0 .functor NOT 1, v0x1542b70_0, C4<0>, C4<0>, C4<0>;
L_0x1546390 .functor OR 1, L_0x15462c0, v0x1542c10_0, C4<0>, C4<0>;
L_0x1546400 .functor AND 1, L_0x1546200, L_0x1546390, C4<1>, C4<1>;
L_0x1546580 .functor NOT 1, v0x1542c10_0, C4<0>, C4<0>, C4<0>;
L_0x15465f0 .functor OR 1, L_0x1546580, v0x1542df0_0, C4<0>, C4<0>;
L_0x1546510 .functor AND 1, v0x1542cb0_0, L_0x15465f0, C4<1>, C4<1>;
L_0x1546780 .functor NOT 1, v0x1542b70_0, C4<0>, C4<0>, C4<0>;
L_0x1546880 .functor OR 1, L_0x1546780, v0x1542df0_0, C4<0>, C4<0>;
L_0x1546940 .functor AND 1, L_0x1546510, L_0x1546880, C4<1>, C4<1>;
L_0x1546af0 .functor XNOR 1, L_0x1546400, L_0x1546940, C4<0>, C4<0>;
v0x14f1fe0_0 .net *"_ivl_0", 0 0, L_0x14f2a90;  1 drivers
v0x14f23e0_0 .net *"_ivl_12", 0 0, L_0x1546080;  1 drivers
v0x14f27c0_0 .net *"_ivl_14", 0 0, L_0x15460f0;  1 drivers
v0x14f2ba0_0 .net *"_ivl_16", 0 0, L_0x1546200;  1 drivers
v0x14f2f80_0 .net *"_ivl_18", 0 0, L_0x15462c0;  1 drivers
v0x14f3360_0 .net *"_ivl_2", 0 0, L_0x14f2e70;  1 drivers
v0x14f35e0_0 .net *"_ivl_20", 0 0, L_0x1546390;  1 drivers
v0x15410e0_0 .net *"_ivl_24", 0 0, L_0x1546580;  1 drivers
v0x15411c0_0 .net *"_ivl_26", 0 0, L_0x15465f0;  1 drivers
v0x15412a0_0 .net *"_ivl_28", 0 0, L_0x1546510;  1 drivers
v0x1541380_0 .net *"_ivl_30", 0 0, L_0x1546780;  1 drivers
v0x1541460_0 .net *"_ivl_32", 0 0, L_0x1546880;  1 drivers
v0x1541540_0 .net *"_ivl_36", 0 0, L_0x1546af0;  1 drivers
L_0x7f0ea7cdc018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1541600_0 .net *"_ivl_38", 0 0, L_0x7f0ea7cdc018;  1 drivers
v0x15416e0_0 .net *"_ivl_4", 0 0, L_0x14f3250;  1 drivers
v0x15417c0_0 .net *"_ivl_6", 0 0, L_0x14f34d0;  1 drivers
v0x15418a0_0 .net *"_ivl_8", 0 0, L_0x150a250;  1 drivers
v0x1541980_0 .net "a", 0 0, v0x1542b70_0;  alias, 1 drivers
v0x1541a40_0 .net "b", 0 0, v0x1542c10_0;  alias, 1 drivers
v0x1541b00_0 .net "c", 0 0, v0x1542cb0_0;  alias, 1 drivers
v0x1541bc0_0 .net "d", 0 0, v0x1542df0_0;  alias, 1 drivers
v0x1541c80_0 .net "out_pos", 0 0, L_0x1546c00;  alias, 1 drivers
v0x1541d40_0 .net "out_sop", 0 0, L_0x151d820;  alias, 1 drivers
v0x1541e00_0 .net "pos0", 0 0, L_0x1546400;  1 drivers
v0x1541ec0_0 .net "pos1", 0 0, L_0x1546940;  1 drivers
L_0x1546c00 .functor MUXZ 1, L_0x7f0ea7cdc018, L_0x1546400, L_0x1546af0, C4<>;
S_0x1542040 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x14eb320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1542b70_0 .var "a", 0 0;
v0x1542c10_0 .var "b", 0 0;
v0x1542cb0_0 .var "c", 0 0;
v0x1542d50_0 .net "clk", 0 0, v0x15453e0_0;  1 drivers
v0x1542df0_0 .var "d", 0 0;
v0x1542ee0_0 .var/2u "fail", 0 0;
v0x1542f80_0 .var/2u "fail1", 0 0;
v0x1543020_0 .net "tb_match", 0 0, L_0x1548590;  alias, 1 drivers
v0x15430c0_0 .var "wavedrom_enable", 0 0;
v0x1543160_0 .var "wavedrom_title", 511 0;
E_0x14fdd50/0 .event negedge, v0x1542d50_0;
E_0x14fdd50/1 .event posedge, v0x1542d50_0;
E_0x14fdd50 .event/or E_0x14fdd50/0, E_0x14fdd50/1;
S_0x1542370 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1542040;
 .timescale -12 -12;
v0x15425b0_0 .var/2s "i", 31 0;
E_0x14fdbf0 .event posedge, v0x1542d50_0;
S_0x15426b0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1542040;
 .timescale -12 -12;
v0x15428b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1542990 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1542040;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1543340 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x14eb320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1546db0 .functor AND 1, v0x1542cb0_0, v0x1542df0_0, C4<1>, C4<1>;
L_0x1547060 .functor NOT 1, v0x1542b70_0, C4<0>, C4<0>, C4<0>;
L_0x15470f0 .functor NOT 1, v0x1542c10_0, C4<0>, C4<0>, C4<0>;
L_0x1547270 .functor AND 1, L_0x1547060, L_0x15470f0, C4<1>, C4<1>;
L_0x15473b0 .functor AND 1, L_0x1547270, v0x1542cb0_0, C4<1>, C4<1>;
L_0x1547470 .functor OR 1, L_0x1546db0, L_0x15473b0, C4<0>, C4<0>;
L_0x1547610 .functor NOT 1, v0x1542c10_0, C4<0>, C4<0>, C4<0>;
L_0x1547680 .functor OR 1, L_0x1547610, v0x1542df0_0, C4<0>, C4<0>;
L_0x1547790 .functor AND 1, v0x1542cb0_0, L_0x1547680, C4<1>, C4<1>;
L_0x1547850 .functor NOT 1, v0x1542b70_0, C4<0>, C4<0>, C4<0>;
L_0x1547a30 .functor AND 1, L_0x1547850, v0x1542c10_0, C4<1>, C4<1>;
L_0x1547aa0 .functor OR 1, L_0x1547790, L_0x1547a30, C4<0>, C4<0>;
L_0x1547c20 .functor NOT 1, v0x1542b70_0, C4<0>, C4<0>, C4<0>;
L_0x1547c90 .functor OR 1, L_0x1547c20, v0x1542df0_0, C4<0>, C4<0>;
L_0x1547bb0 .functor AND 1, v0x1542cb0_0, L_0x1547c90, C4<1>, C4<1>;
L_0x1547e20 .functor XNOR 1, L_0x1547aa0, L_0x1547bb0, C4<0>, C4<0>;
v0x1543500_0 .net *"_ivl_0", 0 0, L_0x1546db0;  1 drivers
v0x15435e0_0 .net *"_ivl_12", 0 0, L_0x1547610;  1 drivers
v0x15436c0_0 .net *"_ivl_14", 0 0, L_0x1547680;  1 drivers
v0x15437b0_0 .net *"_ivl_16", 0 0, L_0x1547790;  1 drivers
v0x1543890_0 .net *"_ivl_18", 0 0, L_0x1547850;  1 drivers
v0x15439c0_0 .net *"_ivl_2", 0 0, L_0x1547060;  1 drivers
v0x1543aa0_0 .net *"_ivl_20", 0 0, L_0x1547a30;  1 drivers
v0x1543b80_0 .net *"_ivl_24", 0 0, L_0x1547c20;  1 drivers
v0x1543c60_0 .net *"_ivl_26", 0 0, L_0x1547c90;  1 drivers
v0x1543dd0_0 .net *"_ivl_30", 0 0, L_0x1547e20;  1 drivers
L_0x7f0ea7cdc060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1543e90_0 .net *"_ivl_32", 0 0, L_0x7f0ea7cdc060;  1 drivers
v0x1543f70_0 .net *"_ivl_4", 0 0, L_0x15470f0;  1 drivers
v0x1544050_0 .net *"_ivl_6", 0 0, L_0x1547270;  1 drivers
v0x1544130_0 .net *"_ivl_8", 0 0, L_0x15473b0;  1 drivers
v0x1544210_0 .net "a", 0 0, v0x1542b70_0;  alias, 1 drivers
v0x15442b0_0 .net "b", 0 0, v0x1542c10_0;  alias, 1 drivers
v0x15443a0_0 .net "c", 0 0, v0x1542cb0_0;  alias, 1 drivers
v0x15445a0_0 .net "d", 0 0, v0x1542df0_0;  alias, 1 drivers
v0x1544690_0 .net "out_pos", 0 0, L_0x1547fc0;  alias, 1 drivers
v0x1544750_0 .net "out_sop", 0 0, L_0x1547470;  alias, 1 drivers
v0x1544810_0 .net "pos0", 0 0, L_0x1547aa0;  1 drivers
v0x15448d0_0 .net "pos1", 0 0, L_0x1547bb0;  1 drivers
L_0x1547fc0 .functor MUXZ 1, L_0x7f0ea7cdc060, L_0x1547aa0, L_0x1547e20, C4<>;
S_0x1544a50 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x14eb320;
 .timescale -12 -12;
E_0x14e79f0 .event anyedge, v0x1545840_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1545840_0;
    %nor/r;
    %assign/vec4 v0x1545840_0, 0;
    %wait E_0x14e79f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1542040;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1542ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1542f80_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1542040;
T_4 ;
    %wait E_0x14fdd50;
    %load/vec4 v0x1543020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1542ee0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1542040;
T_5 ;
    %wait E_0x14fdbf0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1542df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542c10_0, 0;
    %assign/vec4 v0x1542b70_0, 0;
    %wait E_0x14fdbf0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1542df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542c10_0, 0;
    %assign/vec4 v0x1542b70_0, 0;
    %wait E_0x14fdbf0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1542df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542c10_0, 0;
    %assign/vec4 v0x1542b70_0, 0;
    %wait E_0x14fdbf0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1542df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542c10_0, 0;
    %assign/vec4 v0x1542b70_0, 0;
    %wait E_0x14fdbf0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1542df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542c10_0, 0;
    %assign/vec4 v0x1542b70_0, 0;
    %wait E_0x14fdbf0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1542df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542c10_0, 0;
    %assign/vec4 v0x1542b70_0, 0;
    %wait E_0x14fdbf0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1542df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542c10_0, 0;
    %assign/vec4 v0x1542b70_0, 0;
    %wait E_0x14fdbf0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1542df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542c10_0, 0;
    %assign/vec4 v0x1542b70_0, 0;
    %wait E_0x14fdbf0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1542df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542c10_0, 0;
    %assign/vec4 v0x1542b70_0, 0;
    %wait E_0x14fdbf0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1542df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542c10_0, 0;
    %assign/vec4 v0x1542b70_0, 0;
    %wait E_0x14fdbf0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1542df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542c10_0, 0;
    %assign/vec4 v0x1542b70_0, 0;
    %wait E_0x14fdbf0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1542df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542c10_0, 0;
    %assign/vec4 v0x1542b70_0, 0;
    %wait E_0x14fdbf0;
    %load/vec4 v0x1542ee0_0;
    %store/vec4 v0x1542f80_0, 0, 1;
    %fork t_1, S_0x1542370;
    %jmp t_0;
    .scope S_0x1542370;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15425b0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x15425b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x14fdbf0;
    %load/vec4 v0x15425b0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1542df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542c10_0, 0;
    %assign/vec4 v0x1542b70_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15425b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x15425b0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1542040;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14fdd50;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1542df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542c10_0, 0;
    %assign/vec4 v0x1542b70_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1542ee0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1542f80_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x14eb320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15453e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1545840_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x14eb320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x15453e0_0;
    %inv;
    %store/vec4 v0x15453e0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x14eb320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1542d50_0, v0x1545ac0_0, v0x1545200_0, v0x15452a0_0, v0x1545340_0, v0x1545480_0, v0x1545700_0, v0x1545660_0, v0x15455c0_0, v0x1545520_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x14eb320;
T_9 ;
    %load/vec4 v0x15457a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x15457a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x15457a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x15457a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x15457a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x15457a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x15457a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x15457a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x15457a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x15457a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x14eb320;
T_10 ;
    %wait E_0x14fdd50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15457a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15457a0_0, 4, 32;
    %load/vec4 v0x15459f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x15457a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15457a0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15457a0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15457a0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1545700_0;
    %load/vec4 v0x1545700_0;
    %load/vec4 v0x1545660_0;
    %xor;
    %load/vec4 v0x1545700_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x15457a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15457a0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x15457a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15457a0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x15455c0_0;
    %load/vec4 v0x15455c0_0;
    %load/vec4 v0x1545520_0;
    %xor;
    %load/vec4 v0x15455c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x15457a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15457a0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x15457a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15457a0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k_zeroshot/machine/ece241_2013_q2/iter0/response0/top_module.sv";
