module Register #(
    param WIDTH: u32 = 32,
)(
    clk: input clock,
    rst_n: input reset,
    d_in: input logic<WIDTH>,
    d_out: output logic<WIDTH>,
) {
    var data: logic<WIDTH>;

    always_ff {
        if_reset {
            data = 0;
        } else {
            data = d_in;
        }
    }

    assign d_out = data;
}