{"vcs1":{"timestamp_begin":1740050395.818956839, "rt":3.36, "ut":3.16, "st":0.15}}
{"vcselab":{"timestamp_begin":1740050399.255534159, "rt":0.25, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1740050399.566759661, "rt":0.23, "ut":0.12, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740050395.482235990}
{"VCS_COMP_START_TIME": 1740050395.482235990}
{"VCS_COMP_END_TIME": 1740050399.866311414}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287884}}
{"vcselab": {"peak_mem": 150352}}
