{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765385948039 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765385948044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 11 00:59:07 2025 " "Processing started: Thu Dec 11 00:59:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765385948044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765385948044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Prime_Finder -c Prime_Finder " "Command: quartus_map --read_settings_files=on --write_settings_files=off Prime_Finder -c Prime_Finder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765385948045 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765385948444 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765385948445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripsub_4bit_tb_group55.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripsub_4bit_tb_group55.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RipSub_4bit_tb-test " "Found design unit 1: RipSub_4bit_tb-test" {  } { { "RipSub_4bit_tb_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/RipSub_4bit_tb_Group55.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765385956688 ""} { "Info" "ISGN_ENTITY_NAME" "1 RipSub_4bit_tb " "Found entity 1: RipSub_4bit_tb" {  } { { "RipSub_4bit_tb_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/RipSub_4bit_tb_Group55.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765385956688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765385956688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prime_finder_tb_group55.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prime_finder_tb_group55.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prime_Finder_tb-test " "Found design unit 1: Prime_Finder_tb-test" {  } { { "Prime_Finder_tb_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Prime_Finder_tb_Group55.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765385956691 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prime_Finder_tb " "Found entity 1: Prime_Finder_tb" {  } { { "Prime_Finder_tb_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Prime_Finder_tb_Group55.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765385956691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765385956691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_4bit_tb_group55.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier_4bit_tb_group55.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier_4bit_tb-test " "Found design unit 1: Multiplier_4bit_tb-test" {  } { { "Multiplier_4bit_tb_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Multiplier_4bit_tb_Group55.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765385956696 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier_4bit_tb " "Found entity 1: Multiplier_4bit_tb" {  } { { "Multiplier_4bit_tb_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Multiplier_4bit_tb_Group55.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765385956696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765385956696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "longdivision_4bit_tb_group55.vhd 2 1 " "Found 2 design units, including 1 entities, in source file longdivision_4bit_tb_group55.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LongDivision_4bit_tb-test " "Found design unit 1: LongDivision_4bit_tb-test" {  } { { "LongDivision_4bit_tb_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/LongDivision_4bit_tb_Group55.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765385956699 ""} { "Info" "ISGN_ENTITY_NAME" "1 LongDivision_4bit_tb " "Found entity 1: LongDivision_4bit_tb" {  } { { "LongDivision_4bit_tb_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/LongDivision_4bit_tb_Group55.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765385956699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765385956699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_tb_group55.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_tb_group55.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_adder_tb-test " "Found design unit 1: Full_adder_tb-test" {  } { { "Full_adder_tb_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Full_adder_tb_Group55.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765385956701 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_adder_tb " "Found entity 1: Full_adder_tb" {  } { { "Full_adder_tb_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Full_adder_tb_Group55.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765385956701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765385956701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_2bit_tb_group55.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_2bit_tb_group55.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 And_2bit_tb-test " "Found design unit 1: And_2bit_tb-test" {  } { { "And_2bit_tb_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/And_2bit_tb_Group55.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765385956703 ""} { "Info" "ISGN_ENTITY_NAME" "1 And_2bit_tb " "Found entity 1: And_2bit_tb" {  } { { "And_2bit_tb_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/And_2bit_tb_Group55.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765385956703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765385956703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_2bit_group55.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_2bit_group55.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 And_2bit_Group55-rtl " "Found design unit 1: And_2bit_Group55-rtl" {  } { { "And_2bit_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/And_2bit_Group55.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765385956705 ""} { "Info" "ISGN_ENTITY_NAME" "1 And_2bit_Group55 " "Found entity 1: And_2bit_Group55" {  } { { "And_2bit_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/And_2bit_Group55.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765385956705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765385956705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_group55.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_group55.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_adder_Group55-rtl " "Found design unit 1: Full_adder_Group55-rtl" {  } { { "Full_adder_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Full_adder_Group55.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765385956706 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_adder_Group55 " "Found entity 1: Full_adder_Group55" {  } { { "Full_adder_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Full_adder_Group55.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765385956706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765385956706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_4bit_group55.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier_4bit_group55.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier_4bit_Group55-structural " "Found design unit 1: Multiplier_4bit_Group55-structural" {  } { { "Multiplier_4bit_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Multiplier_4bit_Group55.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765385956707 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier_4bit_Group55 " "Found entity 1: Multiplier_4bit_Group55" {  } { { "Multiplier_4bit_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Multiplier_4bit_Group55.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765385956707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765385956707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripsub_4bit_group55.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripsub_4bit_group55.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RipSub_4bit_Group55-dataflow " "Found design unit 1: RipSub_4bit_Group55-dataflow" {  } { { "RipSub_4bit_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/RipSub_4bit_Group55.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765385956709 ""} { "Info" "ISGN_ENTITY_NAME" "1 RipSub_4bit_Group55 " "Found entity 1: RipSub_4bit_Group55" {  } { { "RipSub_4bit_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/RipSub_4bit_Group55.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765385956709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765385956709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "longdivision_4bit_group55.vhd 2 1 " "Found 2 design units, including 1 entities, in source file longdivision_4bit_group55.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LongDivision_4bit_Group55-rtl " "Found design unit 1: LongDivision_4bit_Group55-rtl" {  } { { "LongDivision_4bit_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/LongDivision_4bit_Group55.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765385956710 ""} { "Info" "ISGN_ENTITY_NAME" "1 LongDivision_4bit_Group55 " "Found entity 1: LongDivision_4bit_Group55" {  } { { "LongDivision_4bit_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/LongDivision_4bit_Group55.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765385956710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765385956710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prime_finder_group55.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prime_finder_group55.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prime_Finder_Group55-rtl " "Found design unit 1: Prime_Finder_Group55-rtl" {  } { { "Prime_Finder_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Prime_Finder_Group55.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765385956711 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prime_Finder_Group55 " "Found entity 1: Prime_Finder_Group55" {  } { { "Prime_Finder_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Prime_Finder_Group55.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765385956711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765385956711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prime_finder_top_group55.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prime_finder_top_group55.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prime_Finder_Top_Group55-rtl " "Found design unit 1: Prime_Finder_Top_Group55-rtl" {  } { { "Prime_Finder_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Prime_Finder_Top_Group55.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765385956713 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prime_Finder_Top_Group55 " "Found entity 1: Prime_Finder_Top_Group55" {  } { { "Prime_Finder_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Prime_Finder_Top_Group55.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765385956713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765385956713 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Prime_Finder_Top_Group55 " "Elaborating entity \"Prime_Finder_Top_Group55\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765385956763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Prime_Finder_Group55 Prime_Finder_Group55:CORE " "Elaborating entity \"Prime_Finder_Group55\" for hierarchy \"Prime_Finder_Group55:CORE\"" {  } { { "Prime_Finder_Top_Group55.vhd" "CORE" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Prime_Finder_Top_Group55.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765385956805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LongDivision_4bit_Group55 Prime_Finder_Group55:CORE\|LongDivision_4bit_Group55:DIVIDER " "Elaborating entity \"LongDivision_4bit_Group55\" for hierarchy \"Prime_Finder_Group55:CORE\|LongDivision_4bit_Group55:DIVIDER\"" {  } { { "Prime_Finder_Group55.vhd" "DIVIDER" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Prime_Finder_Group55.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765385956815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RipSub_4bit_Group55 Prime_Finder_Group55:CORE\|LongDivision_4bit_Group55:DIVIDER\|RipSub_4bit_Group55:SUBTRACTOR " "Elaborating entity \"RipSub_4bit_Group55\" for hierarchy \"Prime_Finder_Group55:CORE\|LongDivision_4bit_Group55:DIVIDER\|RipSub_4bit_Group55:SUBTRACTOR\"" {  } { { "LongDivision_4bit_Group55.vhd" "SUBTRACTOR" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/LongDivision_4bit_Group55.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765385956822 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Prime_Finder_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Prime_Finder_Top_Group55.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765385957369 "|Prime_Finder_Top_Group55|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Prime_Finder_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Prime_Finder_Top_Group55.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765385957369 "|Prime_Finder_Top_Group55|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "Prime_Finder_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Prime_Finder_Top_Group55.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765385957369 "|Prime_Finder_Top_Group55|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "Prime_Finder_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Prime_Finder_Top_Group55.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765385957369 "|Prime_Finder_Top_Group55|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "Prime_Finder_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Prime_Finder_Top_Group55.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765385957369 "|Prime_Finder_Top_Group55|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "Prime_Finder_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Prime_Finder_Top_Group55.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765385957369 "|Prime_Finder_Top_Group55|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "Prime_Finder_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Prime_Finder_Top_Group55.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765385957369 "|Prime_Finder_Top_Group55|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "Prime_Finder_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Prime_Finder_Top_Group55.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765385957369 "|Prime_Finder_Top_Group55|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "Prime_Finder_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Prime_Finder_Top_Group55.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765385957369 "|Prime_Finder_Top_Group55|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "Prime_Finder_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Prime_Finder_Top_Group55.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765385957369 "|Prime_Finder_Top_Group55|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "Prime_Finder_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Prime_Finder_Top_Group55.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765385957369 "|Prime_Finder_Top_Group55|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "Prime_Finder_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Prime_Finder_Top_Group55.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765385957369 "|Prime_Finder_Top_Group55|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "Prime_Finder_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Prime_Finder_Top_Group55.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765385957369 "|Prime_Finder_Top_Group55|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "Prime_Finder_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Prime_Finder_Top_Group55.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765385957369 "|Prime_Finder_Top_Group55|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "Prime_Finder_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Prime_Finder_Top_Group55.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765385957369 "|Prime_Finder_Top_Group55|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "Prime_Finder_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Prime_Finder_Top_Group55.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765385957369 "|Prime_Finder_Top_Group55|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "Prime_Finder_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Prime_Finder_Top_Group55.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765385957369 "|Prime_Finder_Top_Group55|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "Prime_Finder_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Prime_Finder_Top_Group55.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765385957369 "|Prime_Finder_Top_Group55|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "Prime_Finder_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Prime_Finder_Top_Group55.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765385957369 "|Prime_Finder_Top_Group55|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "Prime_Finder_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Prime_Finder_Top_Group55.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765385957369 "|Prime_Finder_Top_Group55|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Prime_Finder_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Prime_Finder_Top_Group55.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765385957369 "|Prime_Finder_Top_Group55|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Prime_Finder_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Prime_Finder_Top_Group55.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765385957369 "|Prime_Finder_Top_Group55|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Prime_Finder_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Prime_Finder_Top_Group55.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765385957369 "|Prime_Finder_Top_Group55|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Prime_Finder_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Prime_Finder_Top_Group55.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765385957369 "|Prime_Finder_Top_Group55|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Prime_Finder_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Prime_Finder_Top_Group55.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765385957369 "|Prime_Finder_Top_Group55|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1765385957369 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1765385957434 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765385957970 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765385957970 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Prime_Finder_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_1/Prime_Finder_Top_Group55.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765385958060 "|Prime_Finder_Top_Group55|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1765385958060 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "126 " "Implemented 126 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765385958061 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765385958061 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Implemented 63 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765385958061 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765385958061 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765385958080 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 11 00:59:18 2025 " "Processing ended: Thu Dec 11 00:59:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765385958080 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765385958080 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765385958080 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765385958080 ""}
