
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite -- YosysHQ Edition [202512030840]     |
 |  Copyright (C) 2012 - 2025 YosysHQ GmbH                                    |
 |  For support, please contact support@yosyshq.com                           |
 \----------------------------------------------------------------------------/
 Yosys 0.60 (git sha1 5bafeb77d, clang++ 18.1.8 -fPIC -O3)

-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design_prep.il

2. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `miter'. Setting top module to miter.

2.1. Analyzing design hierarchy..
Top module:  \miter

2.2. Analyzing design hierarchy..
Top module:  \miter
Removed 0 unused modules.
Module miter directly or indirectly contains formal properties -> setting "keep" attribute.

3. Executing FORMALFF pass.

4. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

5. Printing statistics.

=== miter ===

        +----------Local Count, excluding submodules.
        | 
       14 wires
       45 wire bits
       14 public wires
       45 public wire bits
        4 ports
        4 port bits
        5 cells
        1   $anyseq
        1   $assert
        3   $scopeinfo

6. Executing SMT2 backend.

6.1. Executing BMUXMAP pass.

6.2. Executing DEMUXMAP pass.
Creating SMT-LIBv2 representation of module miter.

End of script. Logfile hash: e48d3410dd, CPU: user 0.02s system 0.01s, MEM: 27.48 MB peak
Yosys 0.60 (git sha1 5bafeb77d, clang++ 18.1.8 -fPIC -O3)
Time spent: 63% 2x write_smt2 (0 sec), 16% 2x read_rtlil (0 sec), ...
