Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_17 -L processing_system7_vip_v1_0_19 -L gmii_to_rgmii_v4_1_14 -L util_vector_logic_v2_0_4 -L lib_cdc_v1_0_3 -L proc_sys_reset_v5_0_15 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_wrapper_behav xil_defaultlib.CPU_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9180] module 'processing_system7_vip_v1_0_19_arb_wr' is instantiated multiple times from VHDL or from both Verilog and VHDL; elaboration result may be incorrect [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:11]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_19_axi_gp.v:208]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5546]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5564]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_19_axi_gp.v:292]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_19_axi_hp.v:80]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_19_axi_hp.v:89]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10256]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10274]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10275]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_19_axi_hp.v:165]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_19_axi_hp.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_19_axi_hp.v:251]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_19_axi_hp.v:260]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_19_axi_hp.v:337]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_19_axi_hp.v:346]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_bid' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7157]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_rid' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7175]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7176]
WARNING: [VRFC 10-5021] port 'ENET0_GMII_RXD' is not connected on this instance [C:/Git/Uni-CPU/CPU_Rev3/CPU_Rev3.ip_user_files/bd/CPU/ip/CPU_processing_system7_0_0/sim/CPU_processing_system7_0_0.v:147]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ocm_gp0' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4372]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4373]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ocm_gp1' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4394]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4395]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_hp0' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4465]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_hp1' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4483]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_hp2' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4501]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_hp3' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4519]
WARNING: [VRFC 10-3129] assignment to input 'ddr_wr_qos' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:1253]
WARNING: [VRFC 10-3129] assignment to input 'ddr_rd_qos' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:1276]
WARNING: [VRFC 10-3129] assignment to input 'ddr_wr_qos' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:1091]
WARNING: [VRFC 10-3129] assignment to input 'ddr_rd_qos' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:1115]
WARNING: [VRFC 10-3027] 'ocm_wr_strb_port0' was previously declared with a different range [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:3809]
WARNING: [VRFC 10-3705] select index 64 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6134]
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10898]
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7772]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7985]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8124]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8221]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8240]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8381]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8386]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8391]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.ClockDivider [clockdivider_default]
Compiling architecture cpu_clockdivider_0_0_arch of entity xil_defaultlib.CPU_ClockDivider_0_0 [cpu_clockdivider_0_0_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkin1_period=5.0,cl...]
Compiling architecture bufr_v of entity unisim.BUFR [\BUFR(bufr_divide="4")(1,1)(1,7)...]
Compiling architecture rtl of entity xil_defaultlib.CPU_gmii_to_rgmii_0_0_clocking [cpu_gmii_to_rgmii_0_0_clocking_d...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture fdp_v of entity unisim.FDP [fdp_default]
Compiling architecture rtl of entity xil_defaultlib.CPU_gmii_to_rgmii_0_0_reset_sync [cpu_gmii_to_rgmii_0_0_reset_sync...]
Compiling architecture rtl of entity xil_defaultlib.CPU_gmii_to_rgmii_0_0_resets [cpu_gmii_to_rgmii_0_0_resets_def...]
Compiling architecture idelayctrl_v of entity unisim.IDELAYCTRL [\IDELAYCTRL(1,7)\]
Compiling architecture bufgctrl_v of entity unisim.BUFGCTRL [\BUFGCTRL(preselect_i0=true)(1,4...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture bufgmux_v of entity unisim.BUFGMUX [\BUFGMUX(1,4)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture bufio_v of entity unisim.BUFIO [bufio_default]
Compiling architecture idelaye2_v of entity unisim.IDELAYE2 [\IDELAYE2(idelay_value=16)(1,5)(...]
Compiling architecture iodelaye1_v of entity unisim.IODELAYE1 [\IODELAYE1(idelay_type="FIXED",i...]
Compiling architecture iddr_v of entity unisim.IDDR [\IDDR(ddr_clk_edge="SAME_EDGE_PI...]
Compiling architecture rtl of entity gmii_to_rgmii_v4_1_14.gmii_to_rgmii_core [\gmii_to_rgmii_core(c_versal_sim...]
Compiling architecture rtl of entity gmii_to_rgmii_v4_1_14.reset_sync [reset_sync_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity gmii_to_rgmii_v4_1_14.sync_block [sync_block_default]
Compiling architecture rtl of entity gmii_to_rgmii_v4_1_14.MDIO_INTERFACE [mdio_interface_default]
Compiling architecture rtl of entity gmii_to_rgmii_v4_1_14.MDIO_SPEED_DEC [mdio_speed_dec_default]
Compiling architecture rtl of entity gmii_to_rgmii_v4_1_14.MANAGEMENT [management_default]
Compiling architecture rtl of entity gmii_to_rgmii_v4_1_14.gmii_to_rgmii_gen [\gmii_to_rgmii_gen(c_rgmii_txc_o...]
Compiling architecture xilinx of entity gmii_to_rgmii_v4_1_14.gmii_to_rgmii_v4_1_14 [\gmii_to_rgmii_v4_1_14(c_rgmii_t...]
Compiling architecture block_level of entity xil_defaultlib.CPU_gmii_to_rgmii_0_0_block [cpu_gmii_to_rgmii_0_0_block_defa...]
Compiling architecture wrapper of entity xil_defaultlib.CPU_gmii_to_rgmii_0_0_support [cpu_gmii_to_rgmii_0_0_support_de...]
Compiling architecture wrapper of entity xil_defaultlib.CPU_gmii_to_rgmii_0_0 [cpu_gmii_to_rgmii_0_0_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_15.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_15.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_15.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_15.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture cpu_proc_sys_reset_0_0_arch of entity xil_defaultlib.CPU_proc_sys_reset_0_0 [cpu_proc_sys_reset_0_0_default]
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_g...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_g...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_a...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_a...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_f...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_a...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_a...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_a...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_a...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_s...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_i...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_s...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_d...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_o...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_o...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_r...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_r...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_17.axi_vip_v1_1_17_top(C_AXI_PROTOC...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_a...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_a...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_17.axi_vip_v1_1_17_top(C_AXI_PROTOC...
WARNING: [VRFC 10-3705] select index 64 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6134]
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_a...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_a...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_17.axi_vip_v1_1_17_top(C_AXI_PROTOC...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_i...
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10898]
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_a...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_a...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_a...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_a...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_17.axi_vip_v1_1_17_top(C_AXI_PROTOC...
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7772]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7985]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8124]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8221]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8240]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8381]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8386]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8391]
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19_a...
Compiling module processing_system7_vip_v1_0_19.processing_system7_vip_v1_0_19(C...
Compiling module xil_defaultlib.CPU_processing_system7_0_0
Compiling module util_vector_logic_v2_0_4.util_vector_logic_v2_0_4_util_ve...
Compiling module xil_defaultlib.CPU_util_vector_logic_0_0
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling architecture structure of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture iobuf_v of entity unisim.IOBUF [\IOBUF(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.cpu_wrapper
Built simulation snapshot CPU_wrapper_behav
