Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Nov 30 21:02:35 2021
| Host              : lhcelec01 running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -file MercuryXU5_EndcapSL_timing_summary_routed.rpt -pb MercuryXU5_EndcapSL_timing_summary_routed.pb -rpx MercuryXU5_EndcapSL_timing_summary_routed.rpx -warn_on_violation
| Design            : MercuryXU5_EndcapSL
| Device            : xczu5ev-sfvc784
| Speed File        : -2  PRODUCTION 1.27 02-28-2020
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.065        0.000                      0                21957        0.010        0.000                      0                21956        0.000        0.000                       0                  7788  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                  ------------         ----------      --------------
RGMII_RX_CLK                                                                                                           {2.000 6.000}        8.000           125.000         
RGMII_RX_CLK_VIRT                                                                                                      {0.000 4.000}        8.000           125.000         
clk_pl_0                                                                                                               {0.000 5.000}        10.000          100.000         
  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                   {0.000 40.000}       80.000          12.500          
    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                    {40.000 80.000}      80.000          12.500          
clk_pl_1                                                                                                               {0.000 10.000}       20.000          50.000          
  clk_out1_design_1_clk_wiz_0_0                                                                                        {0.000 4.000}        8.000           125.000         
  clk_out2_design_1_clk_wiz_0_0                                                                                        {0.000 4.000}        8.000           125.000         
    RGMII_TX_CLK_90                                                                                                    {0.000 4.000}        8.000           125.000         
  clk_out3_design_1_clk_wiz_0_0                                                                                        {0.000 20.000}       40.000          25.000          
  clk_out4_design_1_clk_wiz_0_0                                                                                        {0.000 50.000}       100.000         10.000          
    Clk2_5                                                                                                             {0.000 200.000}      400.000         2.500           
design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}       50.000          20.000          
mdio1_mdc_clock                                                                                                        {0.000 240.002}      480.004         2.083           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
RGMII_RX_CLK                                                                                                                 3.164        0.000                      0                  203        0.017        0.000                      0                  203        0.000        0.000                       0                    73  
clk_pl_0                                                                                                                     6.594        0.000                      0                20560        0.010        0.000                      0                20560        3.500        0.000                       0                  7198  
  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                        35.375        0.000                      0                  441        0.021        0.000                      0                  441       39.725        0.000                       0                   196  
clk_pl_1                                                                                                                                                                                                                                                                 4.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                                                                                              3.131        0.000                      0                  302        0.027        0.000                      0                  302        0.000        0.000                       0                   141  
  clk_out2_design_1_clk_wiz_0_0                                                                                                                                                                                                                                          0.000        0.000                       0                     3  
  clk_out3_design_1_clk_wiz_0_0                                                                                             36.375        0.000                      0                   10        0.617        0.000                      0                   10       16.000        0.000                       0                    16  
  clk_out4_design_1_clk_wiz_0_0                                                                                                                                                                                                                                         98.929        0.000                       0                     2  
    Clk2_5                                                                                                                 396.346        0.000                      0                   10        0.617        0.000                      0                   10      196.000        0.000                       0                    14  
design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       14.322        0.000                      0                  416        0.023        0.000                      0                  416       24.725        0.000                       0                   168  
mdio1_mdc_clock                                                                                                                                                                                                                                                         40.002        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                       To Clock                                                                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                       --------                                                                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
RGMII_RX_CLK_VIRT                                                                                RGMII_RX_CLK                                                                                           0.065        0.000                      0                    5        0.491        0.000                      0                    5  
design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                               clk_pl_0                                                                                               9.095        0.000                      0                   33        0.327        0.000                      0                    1  
clk_pl_0                                                                                         design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                    38.197        0.000                      0                    9                                                                        
design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                    36.246        0.000                      0                    9        0.431        0.000                      0                    9  
clk_out3_design_1_clk_wiz_0_0                                                                    clk_out1_design_1_clk_wiz_0_0                                                                          3.240        0.000                      0                   16        1.520        0.000                      0                   16  
Clk2_5                                                                                           clk_out1_design_1_clk_wiz_0_0                                                                          2.919        0.000                      0                   16        1.683        0.000                      0                   16  
clk_out1_design_1_clk_wiz_0_0                                                                    clk_out2_design_1_clk_wiz_0_0                                                                          3.477        0.000                      0                    2        0.174        0.000                      0                    2  
clk_out1_design_1_clk_wiz_0_0                                                                    RGMII_TX_CLK_90                                                                                        0.326        0.000                      0                    5        0.436        0.000                      0                    5  
clk_out1_design_1_clk_wiz_0_0                                                                    clk_out3_design_1_clk_wiz_0_0                                                                          4.841        0.000                      0                   12        0.309        0.000                      0                   12  
clk_out1_design_1_clk_wiz_0_0                                                                    Clk2_5                                                                                                 5.065        0.000                      0                   12        0.019        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                          From Clock                                                          To Clock                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                          ----------                                                          --------                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                   RGMII_RX_CLK                                                        RGMII_RX_CLK                                                              6.880        0.000                      0                    6        0.422        0.000                      0                    6  
**async_default**                                                   clk_out1_design_1_clk_wiz_0_0                                       clk_out1_design_1_clk_wiz_0_0                                             6.489        0.000                      0                    6        0.236        0.000                      0                    6  
**async_default**                                                   design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q       39.162        0.000                      0                    7        0.207        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  RGMII_RX_CLK
  To Clock:  RGMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        3.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.426ns  (logic 0.076ns (17.840%)  route 0.350ns (82.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.355ns = ( 8.355 - 6.000 ) 
    Source Clock Delay      (SCD):    3.392ns = ( 5.392 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.330ns (routing 0.509ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.462ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.330     5.392    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X8Y140         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y140         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.468 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/Q
                         net (fo=20, routed)          0.350     5.818    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Q[0]
    SLICE_X7Y139         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     6.510 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     6.510 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     7.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.208 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.147     8.355    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X7Y139         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.937     9.292    
                         clock uncertainty           -0.235     9.057    
    SLICE_X7Y139         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074     8.983    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[1]
  -------------------------------------------------------------------
                         required time                          8.983    
                         arrival time                          -5.818    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.426ns  (logic 0.076ns (17.840%)  route 0.350ns (82.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.355ns = ( 8.355 - 6.000 ) 
    Source Clock Delay      (SCD):    3.392ns = ( 5.392 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.330ns (routing 0.509ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.462ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.330     5.392    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X8Y140         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y140         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.468 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/Q
                         net (fo=20, routed)          0.350     5.818    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Q[0]
    SLICE_X7Y139         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     6.510 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     6.510 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     7.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.208 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.147     8.355    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X7Y139         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.937     9.292    
                         clock uncertainty           -0.235     9.057    
    SLICE_X7Y139         FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.074     8.983    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[3]
  -------------------------------------------------------------------
                         required time                          8.983    
                         arrival time                          -5.818    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.170ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.479ns  (logic 0.076ns (15.866%)  route 0.403ns (84.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 8.365 - 6.000 ) 
    Source Clock Delay      (SCD):    3.392ns = ( 5.392 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.330ns (routing 0.509ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.462ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.330     5.392    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X8Y140         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y140         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.468 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/Q
                         net (fo=20, routed)          0.403     5.871    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Q[0]
    SLICE_X9Y139         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     6.510 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     6.510 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     7.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.208 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.157     8.365    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X9Y139         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.986     9.351    
                         clock uncertainty           -0.235     9.116    
    SLICE_X9Y139         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074     9.042    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[0]
  -------------------------------------------------------------------
                         required time                          9.042    
                         arrival time                          -5.871    
  -------------------------------------------------------------------
                         slack                                  3.170    

Slack (MET) :             3.170ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.479ns  (logic 0.076ns (15.866%)  route 0.403ns (84.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 8.365 - 6.000 ) 
    Source Clock Delay      (SCD):    3.392ns = ( 5.392 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.330ns (routing 0.509ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.462ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.330     5.392    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X8Y140         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y140         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.468 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/Q
                         net (fo=20, routed)          0.403     5.871    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Q[0]
    SLICE_X9Y139         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     6.510 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     6.510 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     7.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.208 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.157     8.365    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X9Y139         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.986     9.351    
                         clock uncertainty           -0.235     9.116    
    SLICE_X9Y139         FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.074     9.042    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[4]
  -------------------------------------------------------------------
                         required time                          9.042    
                         arrival time                          -5.871    
  -------------------------------------------------------------------
                         slack                                  3.170    

Slack (MET) :             3.246ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.344ns  (logic 0.076ns (22.093%)  route 0.268ns (77.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.355ns = ( 8.355 - 6.000 ) 
    Source Clock Delay      (SCD):    3.392ns = ( 5.392 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.330ns (routing 0.509ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.462ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.330     5.392    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X8Y140         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y140         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.468 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/Q
                         net (fo=20, routed)          0.268     5.736    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Q[0]
    SLICE_X7Y140         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     6.510 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     6.510 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     7.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.208 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.147     8.355    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X7Y140         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.937     9.292    
                         clock uncertainty           -0.235     9.057    
    SLICE_X7Y140         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074     8.983    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[2]
  -------------------------------------------------------------------
                         required time                          8.983    
                         arrival time                          -5.736    
  -------------------------------------------------------------------
                         slack                                  3.246    

Slack (MET) :             3.246ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.344ns  (logic 0.076ns (22.093%)  route 0.268ns (77.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.355ns = ( 8.355 - 6.000 ) 
    Source Clock Delay      (SCD):    3.392ns = ( 5.392 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.330ns (routing 0.509ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.462ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.330     5.392    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X8Y140         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y140         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.468 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/Q
                         net (fo=20, routed)          0.268     5.736    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Q[0]
    SLICE_X7Y140         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     6.510 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     6.510 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     7.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.208 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.147     8.355    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X7Y140         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.937     9.292    
                         clock uncertainty           -0.235     9.057    
    SLICE_X7Y140         FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.074     8.983    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[5]
  -------------------------------------------------------------------
                         required time                          8.983    
                         arrival time                          -5.736    
  -------------------------------------------------------------------
                         slack                                  3.246    

Slack (MET) :             3.339ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK fall@6.000ns)
  Data Path Delay:        0.384ns  (logic 0.080ns (20.833%)  route 0.304ns (79.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.364ns = ( 12.364 - 10.000 ) 
    Source Clock Delay      (SCD):    3.367ns = ( 9.367 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.305ns (routing 0.509ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.156ns (routing 0.462ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     8.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     8.062 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.305     9.367    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X7Y140         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y140         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     9.447 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[5]/Q
                         net (fo=1, routed)           0.304     9.751    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGrayWr_I[5]
    SLICE_X9Y140         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674    11.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.156    12.364    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X9Y140         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[5]/C
                         clock pessimism              0.937    13.301    
                         clock uncertainty           -0.235    13.066    
    SLICE_X9Y140         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    13.091    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[5]
  -------------------------------------------------------------------
                         required time                         13.091    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  3.339    

Slack (MET) :             3.377ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK fall@6.000ns)
  Data Path Delay:        0.351ns  (logic 0.076ns (21.652%)  route 0.275ns (78.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns = ( 12.368 - 10.000 ) 
    Source Clock Delay      (SCD):    3.366ns = ( 9.366 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.304ns (routing 0.509ns, distribution 0.795ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.462ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     8.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     8.062 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.304     9.366    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X7Y139         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     9.442 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[1]/Q
                         net (fo=1, routed)           0.275     9.717    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGrayWr_I[1]
    SLICE_X8Y139         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674    11.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.160    12.368    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X8Y139         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[1]/C
                         clock pessimism              0.937    13.305    
                         clock uncertainty           -0.235    13.070    
    SLICE_X8Y139         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    13.095    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[1]
  -------------------------------------------------------------------
                         required time                         13.095    
                         arrival time                          -9.717    
  -------------------------------------------------------------------
                         slack                                  3.377    

Slack (MET) :             3.409ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK fall@6.000ns)
  Data Path Delay:        0.319ns  (logic 0.079ns (24.765%)  route 0.240ns (75.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns = ( 12.368 - 10.000 ) 
    Source Clock Delay      (SCD):    3.366ns = ( 9.366 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.304ns (routing 0.509ns, distribution 0.795ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.462ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     8.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     8.062 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.304     9.366    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X7Y139         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     9.445 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[3]/Q
                         net (fo=1, routed)           0.240     9.685    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGrayWr_I[3]
    SLICE_X8Y139         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674    11.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.160    12.368    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X8Y139         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[3]/C
                         clock pessimism              0.937    13.305    
                         clock uncertainty           -0.235    13.070    
    SLICE_X8Y139         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    13.095    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[3]
  -------------------------------------------------------------------
                         required time                         13.095    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                  3.409    

Slack (MET) :             3.436ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK fall@6.000ns)
  Data Path Delay:        0.327ns  (logic 0.079ns (24.159%)  route 0.248ns (75.841%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.367ns = ( 12.367 - 10.000 ) 
    Source Clock Delay      (SCD):    3.388ns = ( 9.388 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.994ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.326ns (routing 0.509ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.462ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     8.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     8.062 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.326     9.388    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X9Y139         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     9.467 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[0]/Q
                         net (fo=1, routed)           0.248     9.715    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGrayWr_I[0]
    SLICE_X9Y139         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674    11.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.159    12.367    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X9Y139         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[0]/C
                         clock pessimism              0.994    13.362    
                         clock uncertainty           -0.235    13.126    
    SLICE_X9Y139         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    13.151    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[0]
  -------------------------------------------------------------------
                         required time                         13.151    
                         arrival time                          -9.715    
  -------------------------------------------------------------------
                         slack                                  3.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.161ns  (logic 0.059ns (36.646%)  route 0.102ns (63.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.406ns = ( 5.406 - 2.000 ) 
    Source Clock Delay      (SCD):    2.366ns = ( 4.366 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Net Delay (Source):      1.158ns (routing 0.462ns, distribution 0.696ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.509ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.158     4.366    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X9Y140         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     4.425 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[2]/Q
                         net (fo=27, routed)          0.102     4.527    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/ADDRH2
    SLICE_X8Y141         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.344     5.406    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/WCLK
    SLICE_X8Y141         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMA/CLK
                         clock pessimism             -0.986     4.420    
    SLICE_X8Y141         RAMD64E (Hold_A6LUT_SLICEM_CLK_WADR2)
                                                      0.090     4.510    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMA
  -------------------------------------------------------------------
                         required time                         -4.510    
                         arrival time                           4.527    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.161ns  (logic 0.059ns (36.646%)  route 0.102ns (63.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.406ns = ( 5.406 - 2.000 ) 
    Source Clock Delay      (SCD):    2.366ns = ( 4.366 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Net Delay (Source):      1.158ns (routing 0.462ns, distribution 0.696ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.509ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.158     4.366    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X9Y140         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     4.425 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[2]/Q
                         net (fo=27, routed)          0.102     4.527    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/ADDRH2
    SLICE_X8Y141         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.344     5.406    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/WCLK
    SLICE_X8Y141         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMB/CLK
                         clock pessimism             -0.986     4.420    
    SLICE_X8Y141         RAMD64E (Hold_B6LUT_SLICEM_CLK_WADR2)
                                                      0.090     4.510    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMB
  -------------------------------------------------------------------
                         required time                         -4.510    
                         arrival time                           4.527    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.161ns  (logic 0.059ns (36.646%)  route 0.102ns (63.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.406ns = ( 5.406 - 2.000 ) 
    Source Clock Delay      (SCD):    2.366ns = ( 4.366 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Net Delay (Source):      1.158ns (routing 0.462ns, distribution 0.696ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.509ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.158     4.366    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X9Y140         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     4.425 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[2]/Q
                         net (fo=27, routed)          0.102     4.527    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/ADDRH2
    SLICE_X8Y141         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.344     5.406    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/WCLK
    SLICE_X8Y141         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMC/CLK
                         clock pessimism             -0.986     4.420    
    SLICE_X8Y141         RAMD64E (Hold_C6LUT_SLICEM_CLK_WADR2)
                                                      0.090     4.510    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMC
  -------------------------------------------------------------------
                         required time                         -4.510    
                         arrival time                           4.527    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.161ns  (logic 0.059ns (36.646%)  route 0.102ns (63.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.406ns = ( 5.406 - 2.000 ) 
    Source Clock Delay      (SCD):    2.366ns = ( 4.366 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Net Delay (Source):      1.158ns (routing 0.462ns, distribution 0.696ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.509ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.158     4.366    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X9Y140         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     4.425 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[2]/Q
                         net (fo=27, routed)          0.102     4.527    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/ADDRH2
    SLICE_X8Y141         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.344     5.406    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/WCLK
    SLICE_X8Y141         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMD/CLK
                         clock pessimism             -0.986     4.420    
    SLICE_X8Y141         RAMD64E (Hold_D6LUT_SLICEM_CLK_WADR2)
                                                      0.090     4.510    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMD
  -------------------------------------------------------------------
                         required time                         -4.510    
                         arrival time                           4.527    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAME/WADR2
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.161ns  (logic 0.059ns (36.646%)  route 0.102ns (63.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.406ns = ( 5.406 - 2.000 ) 
    Source Clock Delay      (SCD):    2.366ns = ( 4.366 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Net Delay (Source):      1.158ns (routing 0.462ns, distribution 0.696ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.509ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.158     4.366    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X9Y140         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     4.425 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[2]/Q
                         net (fo=27, routed)          0.102     4.527    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/ADDRH2
    SLICE_X8Y141         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAME/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.344     5.406    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/WCLK
    SLICE_X8Y141         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAME/CLK
                         clock pessimism             -0.986     4.420    
    SLICE_X8Y141         RAMD64E (Hold_E6LUT_SLICEM_CLK_WADR2)
                                                      0.090     4.510    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAME
  -------------------------------------------------------------------
                         required time                         -4.510    
                         arrival time                           4.527    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMF/WADR2
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.161ns  (logic 0.059ns (36.646%)  route 0.102ns (63.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.406ns = ( 5.406 - 2.000 ) 
    Source Clock Delay      (SCD):    2.366ns = ( 4.366 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Net Delay (Source):      1.158ns (routing 0.462ns, distribution 0.696ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.509ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.158     4.366    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X9Y140         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     4.425 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[2]/Q
                         net (fo=27, routed)          0.102     4.527    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/ADDRH2
    SLICE_X8Y141         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMF/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.344     5.406    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/WCLK
    SLICE_X8Y141         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMF/CLK
                         clock pessimism             -0.986     4.420    
    SLICE_X8Y141         RAMD64E (Hold_F6LUT_SLICEM_CLK_WADR2)
                                                      0.090     4.510    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMF
  -------------------------------------------------------------------
                         required time                         -4.510    
                         arrival time                           4.527    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMG/WADR2
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.161ns  (logic 0.059ns (36.646%)  route 0.102ns (63.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.406ns = ( 5.406 - 2.000 ) 
    Source Clock Delay      (SCD):    2.366ns = ( 4.366 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Net Delay (Source):      1.158ns (routing 0.462ns, distribution 0.696ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.509ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.158     4.366    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X9Y140         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     4.425 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[2]/Q
                         net (fo=27, routed)          0.102     4.527    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/ADDRH2
    SLICE_X8Y141         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMG/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.344     5.406    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/WCLK
    SLICE_X8Y141         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMG/CLK
                         clock pessimism             -0.986     4.420    
    SLICE_X8Y141         RAMD64E (Hold_G6LUT_SLICEM_CLK_WADR2)
                                                      0.090     4.510    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMG
  -------------------------------------------------------------------
                         required time                         -4.510    
                         arrival time                           4.527    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMH/WADR2
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.161ns  (logic 0.059ns (36.646%)  route 0.102ns (63.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.406ns = ( 5.406 - 2.000 ) 
    Source Clock Delay      (SCD):    2.366ns = ( 4.366 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Net Delay (Source):      1.158ns (routing 0.462ns, distribution 0.696ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.509ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.158     4.366    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X9Y140         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     4.425 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[2]/Q
                         net (fo=27, routed)          0.102     4.527    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/ADDRH2
    SLICE_X8Y141         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMH/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.344     5.406    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/WCLK
    SLICE_X8Y141         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMH/CLK
                         clock pessimism             -0.986     4.420    
    SLICE_X8Y141         RAMD64E (Hold_H6LUT_SLICEM_CLK_WADR2)
                                                      0.090     4.510    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMH
  -------------------------------------------------------------------
                         required time                         -4.510    
                         arrival time                           4.527    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.154ns  (logic 0.058ns (37.662%)  route 0.096ns (62.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns = ( 5.407 - 2.000 ) 
    Source Clock Delay      (SCD):    2.359ns = ( 4.359 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Net Delay (Source):      1.151ns (routing 0.462ns, distribution 0.689ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.509ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.151     4.359    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X9Y141         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     4.417 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[0]/Q
                         net (fo=1, routed)           0.096     4.513    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/DIA
    SLICE_X8Y140         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.345     5.407    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/WCLK
    SLICE_X8Y140         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMA/CLK
                         clock pessimism             -0.986     4.421    
    SLICE_X8Y140         RAMD64E (Hold_A6LUT_SLICEM_CLK_I)
                                                      0.075     4.496    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMA
  -------------------------------------------------------------------
                         required time                         -4.496    
                         arrival time                           4.513    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMD/I
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.156ns  (logic 0.060ns (38.462%)  route 0.096ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns = ( 5.407 - 2.000 ) 
    Source Clock Delay      (SCD):    2.359ns = ( 4.359 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Net Delay (Source):      1.151ns (routing 0.462ns, distribution 0.689ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.509ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.151     4.359    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X9Y141         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     4.419 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[3]/Q
                         net (fo=1, routed)           0.096     4.515    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/DID
    SLICE_X8Y140         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.345     5.407    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/WCLK
    SLICE_X8Y140         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMD/CLK
                         clock pessimism             -0.986     4.421    
    SLICE_X8Y140         RAMD64E (Hold_D6LUT_SLICEM_CLK_I)
                                                      0.076     4.497    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMD
  -------------------------------------------------------------------
                         required time                         -4.497    
                         arrival time                           4.515    
  -------------------------------------------------------------------
                         slack                                  0.018    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RGMII_RX_CLK
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { ETH1_RXCLK }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)    Location           Pin
Min Period        n/a     IDDRE1/C   n/a            8.000         8.000       0.000        HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/C
Min Period        n/a     IDDRE1/CB  n/a            8.000         8.000       0.000        HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/CB
Min Period        n/a     IDDRE1/C   n/a            8.000         8.000       0.000        HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/C
Min Period        n/a     IDDRE1/CB  n/a            8.000         8.000       0.000        HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/CB
Min Period        n/a     IDDRE1/C   n/a            8.000         8.000       0.000        HDIOLOGIC_S_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/C
Min Period        n/a     IDDRE1/CB  n/a            8.000         8.000       0.000        HDIOLOGIC_S_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/CB
Min Period        n/a     IDDRE1/C   n/a            8.000         8.000       0.000        HDIOLOGIC_M_X0Y25  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/C
Min Period        n/a     IDDRE1/CB  n/a            8.000         8.000       0.000        HDIOLOGIC_M_X0Y25  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/CB
Min Period        n/a     IDDRE1/C   n/a            8.000         8.000       0.000        HDIOLOGIC_S_X0Y25  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/C
Min Period        n/a     IDDRE1/CB  n/a            8.000         8.000       0.000        HDIOLOGIC_S_X0Y25  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/CB
Low Pulse Width   Slow    IDDRE1/C   n/a            4.000         4.000       0.000        HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/C
Low Pulse Width   Fast    IDDRE1/C   n/a            4.000         4.000       0.000        HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/C
Low Pulse Width   Slow    IDDRE1/CB  n/a            4.000         4.000       0.000        HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/CB
Low Pulse Width   Fast    IDDRE1/CB  n/a            4.000         4.000       0.000        HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/CB
Low Pulse Width   Slow    IDDRE1/C   n/a            4.000         4.000       0.000        HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/C
Low Pulse Width   Fast    IDDRE1/C   n/a            4.000         4.000       0.000        HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/C
Low Pulse Width   Slow    IDDRE1/CB  n/a            4.000         4.000       0.000        HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/CB
Low Pulse Width   Fast    IDDRE1/CB  n/a            4.000         4.000       0.000        HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/CB
Low Pulse Width   Slow    IDDRE1/C   n/a            4.000         4.000       0.000        HDIOLOGIC_S_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/C
Low Pulse Width   Fast    IDDRE1/C   n/a            4.000         4.000       0.000        HDIOLOGIC_S_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/C
High Pulse Width  Slow    IDDRE1/C   n/a            4.000         4.000       0.000        HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/C
High Pulse Width  Fast    IDDRE1/C   n/a            4.000         4.000       0.000        HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/C
High Pulse Width  Slow    IDDRE1/CB  n/a            4.000         4.000       0.000        HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/CB
High Pulse Width  Fast    IDDRE1/CB  n/a            4.000         4.000       0.000        HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/CB
High Pulse Width  Slow    IDDRE1/C   n/a            4.000         4.000       0.000        HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/C
High Pulse Width  Fast    IDDRE1/C   n/a            4.000         4.000       0.000        HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/C
High Pulse Width  Slow    IDDRE1/CB  n/a            4.000         4.000       0.000        HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/CB
High Pulse Width  Fast    IDDRE1/CB  n/a            4.000         4.000       0.000        HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/CB
High Pulse Width  Slow    IDDRE1/C   n/a            4.000         4.000       0.000        HDIOLOGIC_S_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/C
High Pulse Width  Fast    IDDRE1/C   n/a            4.000         4.000       0.000        HDIOLOGIC_S_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/C
Max Skew          Slow    IDDRE1/C   IDDRE1/CB      2100003.250   0.275       2100003.000  HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/C
Max Skew          Fast    IDDRE1/C   IDDRE1/CB      2100003.250   0.263       2100003.000  HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/C
Max Skew          Slow    IDDRE1/CB  IDDRE1/C       2100003.250   0.275       2100003.000  HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       2100003.250   0.263       2100003.000  HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/CB
Max Skew          Slow    IDDRE1/C   IDDRE1/CB      2100003.250   0.275       2100003.000  HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/C
Max Skew          Fast    IDDRE1/C   IDDRE1/CB      2100003.250   0.263       2100003.000  HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/C
Max Skew          Slow    IDDRE1/CB  IDDRE1/C       2100003.250   0.275       2100003.000  HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       2100003.250   0.263       2100003.000  HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/CB
Max Skew          Slow    IDDRE1/C   IDDRE1/CB      2100003.250   0.275       2100003.000  HDIOLOGIC_S_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/C
Max Skew          Fast    IDDRE1/C   IDDRE1/CB      2100003.250   0.263       2100003.000  HDIOLOGIC_S_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        6.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.594ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1061]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.429ns (13.875%)  route 2.663ns (86.126%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 11.583 - 10.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.625ns (routing 0.709ns, distribution 0.916ns)
  Clock Net Delay (Destination): 1.423ns (routing 0.639ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.625     1.824    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/aclk
    SLICE_X7Y196         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y196         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.902 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset_reg/Q
                         net (fo=82, routed)          1.179     3.081    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset
    SLICE_X5Y181         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     3.231 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/s_axi_arready_INST_0/O
                         net (fo=76, routed)          0.478     3.709    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arready
    SLICE_X3Y201         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     3.842 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_vector_i[1044]_i_3__0/O
                         net (fo=7, routed)           0.293     4.135    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arready
    SLICE_X4Y206         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.068     4.203 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1044]_i_1/O
                         net (fo=59, routed)          0.713     4.916    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i
    SLICE_X2Y214         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1061]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.423    11.583    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X2Y214         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1061]/C
                         clock pessimism              0.148    11.731    
                         clock uncertainty           -0.160    11.571    
    SLICE_X2Y214         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    11.510    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1061]
  -------------------------------------------------------------------
                         required time                         11.510    
                         arrival time                          -4.916    
  -------------------------------------------------------------------
                         slack                                  6.594    

Slack (MET) :             6.595ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1062]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.429ns (13.875%)  route 2.663ns (86.126%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 11.583 - 10.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.625ns (routing 0.709ns, distribution 0.916ns)
  Clock Net Delay (Destination): 1.423ns (routing 0.639ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.625     1.824    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/aclk
    SLICE_X7Y196         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y196         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.902 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset_reg/Q
                         net (fo=82, routed)          1.179     3.081    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset
    SLICE_X5Y181         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     3.231 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/s_axi_arready_INST_0/O
                         net (fo=76, routed)          0.478     3.709    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arready
    SLICE_X3Y201         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     3.842 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_vector_i[1044]_i_3__0/O
                         net (fo=7, routed)           0.293     4.135    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arready
    SLICE_X4Y206         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.068     4.203 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1044]_i_1/O
                         net (fo=59, routed)          0.713     4.916    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i
    SLICE_X2Y214         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1062]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.423    11.583    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X2Y214         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1062]/C
                         clock pessimism              0.148    11.731    
                         clock uncertainty           -0.160    11.571    
    SLICE_X2Y214         FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060    11.511    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1062]
  -------------------------------------------------------------------
                         required time                         11.511    
                         arrival time                          -4.916    
  -------------------------------------------------------------------
                         slack                                  6.595    

Slack (MET) :             6.596ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1069]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.429ns (13.897%)  route 2.658ns (86.103%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 11.579 - 10.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.625ns (routing 0.709ns, distribution 0.916ns)
  Clock Net Delay (Destination): 1.419ns (routing 0.639ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.625     1.824    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/aclk
    SLICE_X7Y196         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y196         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.902 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset_reg/Q
                         net (fo=82, routed)          1.179     3.081    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset
    SLICE_X5Y181         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     3.231 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/s_axi_arready_INST_0/O
                         net (fo=76, routed)          0.478     3.709    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arready
    SLICE_X3Y201         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     3.842 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_vector_i[1044]_i_3__0/O
                         net (fo=7, routed)           0.293     4.135    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arready
    SLICE_X4Y206         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.068     4.203 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1044]_i_1/O
                         net (fo=59, routed)          0.708     4.911    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i
    SLICE_X3Y214         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1069]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.419    11.579    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X3Y214         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1069]/C
                         clock pessimism              0.148    11.727    
                         clock uncertainty           -0.160    11.567    
    SLICE_X3Y214         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.507    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1069]
  -------------------------------------------------------------------
                         required time                         11.507    
                         arrival time                          -4.911    
  -------------------------------------------------------------------
                         slack                                  6.596    

Slack (MET) :             6.596ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1070]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.429ns (13.892%)  route 2.659ns (86.108%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 11.579 - 10.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.625ns (routing 0.709ns, distribution 0.916ns)
  Clock Net Delay (Destination): 1.419ns (routing 0.639ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.625     1.824    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/aclk
    SLICE_X7Y196         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y196         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.902 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset_reg/Q
                         net (fo=82, routed)          1.179     3.081    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset
    SLICE_X5Y181         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     3.231 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/s_axi_arready_INST_0/O
                         net (fo=76, routed)          0.478     3.709    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arready
    SLICE_X3Y201         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     3.842 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_vector_i[1044]_i_3__0/O
                         net (fo=7, routed)           0.293     4.135    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arready
    SLICE_X4Y206         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.068     4.203 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1044]_i_1/O
                         net (fo=59, routed)          0.709     4.912    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i
    SLICE_X3Y214         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1070]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.419    11.579    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X3Y214         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1070]/C
                         clock pessimism              0.148    11.727    
                         clock uncertainty           -0.160    11.567    
    SLICE_X3Y214         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    11.508    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1070]
  -------------------------------------------------------------------
                         required time                         11.508    
                         arrival time                          -4.912    
  -------------------------------------------------------------------
                         slack                                  6.596    

Slack (MET) :             6.608ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1024]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 0.429ns (13.997%)  route 2.636ns (86.003%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.625ns (routing 0.709ns, distribution 0.916ns)
  Clock Net Delay (Destination): 1.408ns (routing 0.639ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.625     1.824    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/aclk
    SLICE_X7Y196         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y196         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.902 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset_reg/Q
                         net (fo=82, routed)          1.179     3.081    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset
    SLICE_X5Y181         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     3.231 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/s_axi_arready_INST_0/O
                         net (fo=76, routed)          0.478     3.709    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arready
    SLICE_X3Y201         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     3.842 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_vector_i[1044]_i_3__0/O
                         net (fo=7, routed)           0.293     4.135    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arready
    SLICE_X4Y206         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.068     4.203 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1044]_i_1/O
                         net (fo=59, routed)          0.686     4.889    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i
    SLICE_X3Y213         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1024]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.408    11.568    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X3Y213         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1024]/C
                         clock pessimism              0.148    11.716    
                         clock uncertainty           -0.160    11.556    
    SLICE_X3Y213         FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059    11.497    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1024]
  -------------------------------------------------------------------
                         required time                         11.497    
                         arrival time                          -4.889    
  -------------------------------------------------------------------
                         slack                                  6.608    

Slack (MET) :             6.608ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1071]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.429ns (14.001%)  route 2.635ns (85.999%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.625ns (routing 0.709ns, distribution 0.916ns)
  Clock Net Delay (Destination): 1.408ns (routing 0.639ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.625     1.824    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/aclk
    SLICE_X7Y196         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y196         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.902 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset_reg/Q
                         net (fo=82, routed)          1.179     3.081    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset
    SLICE_X5Y181         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     3.231 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/s_axi_arready_INST_0/O
                         net (fo=76, routed)          0.478     3.709    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arready
    SLICE_X3Y201         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     3.842 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_vector_i[1044]_i_3__0/O
                         net (fo=7, routed)           0.293     4.135    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arready
    SLICE_X4Y206         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.068     4.203 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1044]_i_1/O
                         net (fo=59, routed)          0.685     4.888    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i
    SLICE_X3Y213         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1071]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.408    11.568    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X3Y213         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1071]/C
                         clock pessimism              0.148    11.716    
                         clock uncertainty           -0.160    11.556    
    SLICE_X3Y213         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.496    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1071]
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -4.888    
  -------------------------------------------------------------------
                         slack                                  6.608    

Slack (MET) :             6.608ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1072]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 0.429ns (13.997%)  route 2.636ns (86.003%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.625ns (routing 0.709ns, distribution 0.916ns)
  Clock Net Delay (Destination): 1.408ns (routing 0.639ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.625     1.824    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/aclk
    SLICE_X7Y196         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y196         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.902 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset_reg/Q
                         net (fo=82, routed)          1.179     3.081    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset
    SLICE_X5Y181         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     3.231 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/s_axi_arready_INST_0/O
                         net (fo=76, routed)          0.478     3.709    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arready
    SLICE_X3Y201         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     3.842 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_vector_i[1044]_i_3__0/O
                         net (fo=7, routed)           0.293     4.135    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arready
    SLICE_X4Y206         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.068     4.203 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1044]_i_1/O
                         net (fo=59, routed)          0.686     4.889    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i
    SLICE_X3Y213         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1072]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.408    11.568    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X3Y213         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1072]/C
                         clock pessimism              0.148    11.716    
                         clock uncertainty           -0.160    11.556    
    SLICE_X3Y213         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    11.497    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1072]
  -------------------------------------------------------------------
                         required time                         11.497    
                         arrival time                          -4.889    
  -------------------------------------------------------------------
                         slack                                  6.608    

Slack (MET) :             6.609ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1029]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.429ns (13.906%)  route 2.656ns (86.094%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.590ns = ( 11.590 - 10.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.625ns (routing 0.709ns, distribution 0.916ns)
  Clock Net Delay (Destination): 1.430ns (routing 0.639ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.625     1.824    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/aclk
    SLICE_X7Y196         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y196         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.902 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset_reg/Q
                         net (fo=82, routed)          1.179     3.081    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset
    SLICE_X5Y181         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     3.231 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/s_axi_arready_INST_0/O
                         net (fo=76, routed)          0.478     3.709    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arready
    SLICE_X3Y201         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     3.842 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_vector_i[1044]_i_3__0/O
                         net (fo=7, routed)           0.293     4.135    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arready
    SLICE_X4Y206         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.068     4.203 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1044]_i_1/O
                         net (fo=59, routed)          0.706     4.909    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i
    SLICE_X3Y181         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1029]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.430    11.590    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X3Y181         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1029]/C
                         clock pessimism              0.148    11.738    
                         clock uncertainty           -0.160    11.578    
    SLICE_X3Y181         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.518    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1029]
  -------------------------------------------------------------------
                         required time                         11.518    
                         arrival time                          -4.909    
  -------------------------------------------------------------------
                         slack                                  6.609    

Slack (MET) :             6.609ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1033]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.429ns (13.906%)  route 2.656ns (86.094%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.590ns = ( 11.590 - 10.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.625ns (routing 0.709ns, distribution 0.916ns)
  Clock Net Delay (Destination): 1.430ns (routing 0.639ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.625     1.824    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/aclk
    SLICE_X7Y196         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y196         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.902 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset_reg/Q
                         net (fo=82, routed)          1.179     3.081    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset
    SLICE_X5Y181         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     3.231 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/s_axi_arready_INST_0/O
                         net (fo=76, routed)          0.478     3.709    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arready
    SLICE_X3Y201         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     3.842 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_vector_i[1044]_i_3__0/O
                         net (fo=7, routed)           0.293     4.135    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arready
    SLICE_X4Y206         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.068     4.203 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1044]_i_1/O
                         net (fo=59, routed)          0.706     4.909    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i
    SLICE_X3Y181         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1033]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.430    11.590    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X3Y181         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1033]/C
                         clock pessimism              0.148    11.738    
                         clock uncertainty           -0.160    11.578    
    SLICE_X3Y181         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060    11.518    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1033]
  -------------------------------------------------------------------
                         required time                         11.518    
                         arrival time                          -4.909    
  -------------------------------------------------------------------
                         slack                                  6.609    

Slack (MET) :             6.609ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1039]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.429ns (13.906%)  route 2.656ns (86.094%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.590ns = ( 11.590 - 10.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.625ns (routing 0.709ns, distribution 0.916ns)
  Clock Net Delay (Destination): 1.430ns (routing 0.639ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.625     1.824    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/aclk
    SLICE_X7Y196         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y196         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.902 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset_reg/Q
                         net (fo=82, routed)          1.179     3.081    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset
    SLICE_X5Y181         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     3.231 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/s_axi_arready_INST_0/O
                         net (fo=76, routed)          0.478     3.709    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arready
    SLICE_X3Y201         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     3.842 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_vector_i[1044]_i_3__0/O
                         net (fo=7, routed)           0.293     4.135    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arready
    SLICE_X4Y206         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.068     4.203 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1044]_i_1/O
                         net (fo=59, routed)          0.706     4.909    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i
    SLICE_X3Y181         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1039]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.430    11.590    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X3Y181         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1039]/C
                         clock pessimism              0.148    11.738    
                         clock uncertainty           -0.160    11.578    
    SLICE_X3Y181         FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060    11.518    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1039]
  -------------------------------------------------------------------
                         required time                         11.518    
                         arrival time                          -4.909    
  -------------------------------------------------------------------
                         slack                                  6.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.061ns (35.057%)  route 0.113ns (64.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      1.413ns (routing 0.639ns, distribution 0.774ns)
  Clock Net Delay (Destination): 1.647ns (routing 0.709ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.413     1.573    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X12Y195        FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y195        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.634 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=52, routed)          0.113     1.747    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH4
    SLICE_X12Y199        RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.647     1.846    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X12Y199        RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/CLK
                         clock pessimism             -0.199     1.647    
    SLICE_X12Y199        RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR4)
                                                      0.090     1.737    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.061ns (35.057%)  route 0.113ns (64.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      1.413ns (routing 0.639ns, distribution 0.774ns)
  Clock Net Delay (Destination): 1.647ns (routing 0.709ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.413     1.573    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X12Y195        FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y195        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.634 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=52, routed)          0.113     1.747    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH4
    SLICE_X12Y199        RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.647     1.846    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X12Y199        RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/CLK
                         clock pessimism             -0.199     1.647    
    SLICE_X12Y199        RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR4)
                                                      0.090     1.737    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.061ns (35.057%)  route 0.113ns (64.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      1.413ns (routing 0.639ns, distribution 0.774ns)
  Clock Net Delay (Destination): 1.647ns (routing 0.709ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.413     1.573    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X12Y195        FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y195        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.634 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=52, routed)          0.113     1.747    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH4
    SLICE_X12Y199        RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.647     1.846    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X12Y199        RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB/CLK
                         clock pessimism             -0.199     1.647    
    SLICE_X12Y199        RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR4)
                                                      0.090     1.737    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.061ns (35.057%)  route 0.113ns (64.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      1.413ns (routing 0.639ns, distribution 0.774ns)
  Clock Net Delay (Destination): 1.647ns (routing 0.709ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.413     1.573    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X12Y195        FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y195        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.634 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=52, routed)          0.113     1.747    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH4
    SLICE_X12Y199        RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.647     1.846    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X12Y199        RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/CLK
                         clock pessimism             -0.199     1.647    
    SLICE_X12Y199        RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR4)
                                                      0.090     1.737    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.061ns (35.057%)  route 0.113ns (64.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      1.413ns (routing 0.639ns, distribution 0.774ns)
  Clock Net Delay (Destination): 1.647ns (routing 0.709ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.413     1.573    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X12Y195        FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y195        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.634 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=52, routed)          0.113     1.747    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH4
    SLICE_X12Y199        RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.647     1.846    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X12Y199        RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC/CLK
                         clock pessimism             -0.199     1.647    
    SLICE_X12Y199        RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR4)
                                                      0.090     1.737    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.061ns (35.057%)  route 0.113ns (64.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      1.413ns (routing 0.639ns, distribution 0.774ns)
  Clock Net Delay (Destination): 1.647ns (routing 0.709ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.413     1.573    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X12Y195        FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y195        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.634 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=52, routed)          0.113     1.747    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH4
    SLICE_X12Y199        RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.647     1.846    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X12Y199        RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC_D1/CLK
                         clock pessimism             -0.199     1.647    
    SLICE_X12Y199        RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR4)
                                                      0.090     1.737    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.061ns (35.057%)  route 0.113ns (64.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      1.413ns (routing 0.639ns, distribution 0.774ns)
  Clock Net Delay (Destination): 1.647ns (routing 0.709ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.413     1.573    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X12Y195        FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y195        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.634 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=52, routed)          0.113     1.747    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH4
    SLICE_X12Y199        RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.647     1.846    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X12Y199        RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD/CLK
                         clock pessimism             -0.199     1.647    
    SLICE_X12Y199        RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR4)
                                                      0.090     1.737    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.061ns (35.057%)  route 0.113ns (64.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      1.413ns (routing 0.639ns, distribution 0.774ns)
  Clock Net Delay (Destination): 1.647ns (routing 0.709ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.413     1.573    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X12Y195        FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y195        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.634 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=52, routed)          0.113     1.747    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH4
    SLICE_X12Y199        RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.647     1.846    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X12Y199        RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD_D1/CLK
                         clock pessimism             -0.199     1.647    
    SLICE_X12Y199        RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR4)
                                                      0.090     1.737    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.061ns (35.057%)  route 0.113ns (64.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      1.413ns (routing 0.639ns, distribution 0.774ns)
  Clock Net Delay (Destination): 1.647ns (routing 0.709ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.413     1.573    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X12Y195        FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y195        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.634 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=52, routed)          0.113     1.747    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH4
    SLICE_X12Y199        RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.647     1.846    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X12Y199        RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME/CLK
                         clock pessimism             -0.199     1.647    
    SLICE_X12Y199        RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR4)
                                                      0.090     1.737    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.061ns (35.057%)  route 0.113ns (64.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      1.413ns (routing 0.639ns, distribution 0.774ns)
  Clock Net Delay (Destination): 1.647ns (routing 0.709ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.413     1.573    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X12Y195        FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y195        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.634 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=52, routed)          0.113     1.747    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH4
    SLICE_X12Y199        RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.647     1.846    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X12Y199        RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME_D1/CLK
                         clock pessimism             -0.199     1.647    
    SLICE_X12Y199        RAMD32 (Hold_E6LUT_SLICEM_CLK_WADR4)
                                                      0.090     1.737    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME_D1
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0       design_1_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP2ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y39   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y39   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y40   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y40   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMS32/CLK          n/a            1.064         10.000      8.936      SLICE_X17Y213  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMH_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X13Y215  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X13Y215  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X13Y215  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X13Y215  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB_D1/CLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y39   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y39   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y39   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y39   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y40   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y40   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y40   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y40   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y40   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y39   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y39   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y39   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y39   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y40   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y40   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y40   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       35.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.375ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/D
                            (falling edge-triggered cell FDCE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 0.527ns (21.122%)  route 1.968ns (78.878%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.716ns = ( 43.716 - 40.000 ) 
    Source Clock Delay      (SCD):    6.200ns
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.950ns (routing 1.098ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.176ns (routing 0.155ns, distribution 1.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.542     1.741    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.820 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.373     3.193    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.221 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.937     4.158    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.250 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.950     6.200    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y169        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y169        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.279 f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.050     7.329    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state[0]
    SLICE_X49Y169        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.069     7.398 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_2/O
                         net (fo=1, routed)           0.210     7.608    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_2_n_0
    SLICE_X50Y168        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     7.698 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=2, routed)           0.260     7.958    design_1_i/debug_bridge_0/U0/bs_mux/inst/tdo
    SLICE_X51Y172        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     8.091 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tdo_INST_0/O
                         net (fo=1, routed)           0.200     8.291    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo
    SLICE_X52Y172        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     8.381 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/dr_tdo_inferred_i_1/O
                         net (fo=1, routed)           0.233     8.614    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TDO_O_reg
    SLICE_X52Y172        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     8.680 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tdo_rise_edge_inferred_i_1/O
                         net (fo=1, routed)           0.015     8.695    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo_rise_edge
    SLICE_X52Y172        FDCE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.354    41.514    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058    41.572 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.944    42.516    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.540 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.176    43.716    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O_reg
    SLICE_X52Y172        FDCE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C  (IS_INVERTED)
                         clock pessimism              0.689    44.405    
                         clock uncertainty           -0.360    44.045    
    SLICE_X52Y172        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    44.070    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg
  -------------------------------------------------------------------
                         required time                         44.070    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                 35.375    

Slack (MET) :             35.493ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        5.392ns  (logic 0.378ns (7.010%)  route 5.014ns (92.990%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 85.197 - 80.000 ) 
    Source Clock Delay      (SCD):    4.567ns = ( 44.567 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.346ns (routing 0.171ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.996ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.542    41.741    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    41.820 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.373    43.193    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.221 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.346    44.567    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X53Y173        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y173        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    44.645 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/Q
                         net (fo=35, routed)          0.148    44.793    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg_0
    SLICE_X52Y172        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088    44.881 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/capture_INST_0/O
                         net (fo=1, routed)           1.142    46.023    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_capture
    SLICE_X51Y172        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089    46.112 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/capture_INST_0/O
                         net (fo=35, routed)          1.800    47.912    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X47Y168        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123    48.035 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.924    49.959    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X47Y171        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.354    81.514    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058    81.572 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.944    82.516    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.540 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.852    83.392    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    83.471 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.726    85.197    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y171        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[13]/C
                         clock pessimism              0.689    85.886    
                         clock uncertainty           -0.360    85.526    
    SLICE_X47Y171        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    85.452    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[13]
  -------------------------------------------------------------------
                         required time                         85.452    
                         arrival time                         -49.959    
  -------------------------------------------------------------------
                         slack                                 35.493    

Slack (MET) :             35.563ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        5.326ns  (logic 0.378ns (7.097%)  route 4.948ns (92.903%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 85.201 - 80.000 ) 
    Source Clock Delay      (SCD):    4.567ns = ( 44.567 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.346ns (routing 0.171ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.996ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.542    41.741    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    41.820 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.373    43.193    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.221 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.346    44.567    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X53Y173        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y173        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    44.645 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/Q
                         net (fo=35, routed)          0.148    44.793    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg_0
    SLICE_X52Y172        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088    44.881 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/capture_INST_0/O
                         net (fo=1, routed)           1.142    46.023    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_capture
    SLICE_X51Y172        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089    46.112 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/capture_INST_0/O
                         net (fo=35, routed)          1.800    47.912    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X47Y168        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123    48.035 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.858    49.893    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X48Y171        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.354    81.514    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058    81.572 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.944    82.516    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.540 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.852    83.392    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    83.471 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.730    85.201    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y171        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[18]/C
                         clock pessimism              0.689    85.890    
                         clock uncertainty           -0.360    85.530    
    SLICE_X48Y171        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    85.456    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[18]
  -------------------------------------------------------------------
                         required time                         85.456    
                         arrival time                         -49.893    
  -------------------------------------------------------------------
                         slack                                 35.563    

Slack (MET) :             35.563ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        5.326ns  (logic 0.378ns (7.097%)  route 4.948ns (92.903%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 85.201 - 80.000 ) 
    Source Clock Delay      (SCD):    4.567ns = ( 44.567 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.346ns (routing 0.171ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.996ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.542    41.741    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    41.820 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.373    43.193    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.221 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.346    44.567    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X53Y173        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y173        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    44.645 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/Q
                         net (fo=35, routed)          0.148    44.793    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg_0
    SLICE_X52Y172        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088    44.881 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/capture_INST_0/O
                         net (fo=1, routed)           1.142    46.023    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_capture
    SLICE_X51Y172        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089    46.112 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/capture_INST_0/O
                         net (fo=35, routed)          1.800    47.912    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X47Y168        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123    48.035 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.858    49.893    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X48Y171        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.354    81.514    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058    81.572 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.944    82.516    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.540 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.852    83.392    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    83.471 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.730    85.201    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y171        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[19]/C
                         clock pessimism              0.689    85.890    
                         clock uncertainty           -0.360    85.530    
    SLICE_X48Y171        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074    85.456    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[19]
  -------------------------------------------------------------------
                         required time                         85.456    
                         arrival time                         -49.893    
  -------------------------------------------------------------------
                         slack                                 35.563    

Slack (MET) :             35.563ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        5.326ns  (logic 0.378ns (7.097%)  route 4.948ns (92.903%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 85.201 - 80.000 ) 
    Source Clock Delay      (SCD):    4.567ns = ( 44.567 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.346ns (routing 0.171ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.996ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.542    41.741    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    41.820 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.373    43.193    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.221 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.346    44.567    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X53Y173        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y173        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    44.645 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/Q
                         net (fo=35, routed)          0.148    44.793    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg_0
    SLICE_X52Y172        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088    44.881 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/capture_INST_0/O
                         net (fo=1, routed)           1.142    46.023    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_capture
    SLICE_X51Y172        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089    46.112 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/capture_INST_0/O
                         net (fo=35, routed)          1.800    47.912    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X47Y168        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123    48.035 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.858    49.893    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X48Y171        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.354    81.514    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058    81.572 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.944    82.516    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.540 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.852    83.392    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    83.471 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.730    85.201    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y171        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[20]/C
                         clock pessimism              0.689    85.890    
                         clock uncertainty           -0.360    85.530    
    SLICE_X48Y171        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074    85.456    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[20]
  -------------------------------------------------------------------
                         required time                         85.456    
                         arrival time                         -49.893    
  -------------------------------------------------------------------
                         slack                                 35.563    

Slack (MET) :             35.563ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        5.326ns  (logic 0.378ns (7.097%)  route 4.948ns (92.903%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 85.201 - 80.000 ) 
    Source Clock Delay      (SCD):    4.567ns = ( 44.567 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.346ns (routing 0.171ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.996ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.542    41.741    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    41.820 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.373    43.193    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.221 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.346    44.567    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X53Y173        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y173        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    44.645 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/Q
                         net (fo=35, routed)          0.148    44.793    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg_0
    SLICE_X52Y172        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088    44.881 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/capture_INST_0/O
                         net (fo=1, routed)           1.142    46.023    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_capture
    SLICE_X51Y172        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089    46.112 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/capture_INST_0/O
                         net (fo=35, routed)          1.800    47.912    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X47Y168        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123    48.035 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.858    49.893    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X48Y171        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.354    81.514    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058    81.572 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.944    82.516    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.540 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.852    83.392    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    83.471 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.730    85.201    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y171        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[21]/C
                         clock pessimism              0.689    85.890    
                         clock uncertainty           -0.360    85.530    
    SLICE_X48Y171        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074    85.456    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[21]
  -------------------------------------------------------------------
                         required time                         85.456    
                         arrival time                         -49.893    
  -------------------------------------------------------------------
                         slack                                 35.563    

Slack (MET) :             35.566ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        5.325ns  (logic 0.378ns (7.099%)  route 4.947ns (92.901%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.203ns = ( 85.203 - 80.000 ) 
    Source Clock Delay      (SCD):    4.567ns = ( 44.567 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.346ns (routing 0.171ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.996ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.542    41.741    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    41.820 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.373    43.193    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.221 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.346    44.567    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X53Y173        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y173        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    44.645 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/Q
                         net (fo=35, routed)          0.148    44.793    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg_0
    SLICE_X52Y172        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088    44.881 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/capture_INST_0/O
                         net (fo=1, routed)           1.142    46.023    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_capture
    SLICE_X51Y172        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089    46.112 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/capture_INST_0/O
                         net (fo=35, routed)          1.800    47.912    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X47Y168        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123    48.035 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.857    49.892    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X48Y171        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.354    81.514    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058    81.572 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.944    82.516    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.540 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.852    83.392    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    83.471 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.732    85.203    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y171        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[16]/C
                         clock pessimism              0.689    85.892    
                         clock uncertainty           -0.360    85.532    
    SLICE_X48Y171        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.074    85.458    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[16]
  -------------------------------------------------------------------
                         required time                         85.458    
                         arrival time                         -49.892    
  -------------------------------------------------------------------
                         slack                                 35.566    

Slack (MET) :             35.566ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        5.325ns  (logic 0.378ns (7.099%)  route 4.947ns (92.901%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.203ns = ( 85.203 - 80.000 ) 
    Source Clock Delay      (SCD):    4.567ns = ( 44.567 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.346ns (routing 0.171ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.996ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.542    41.741    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    41.820 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.373    43.193    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.221 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.346    44.567    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X53Y173        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y173        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    44.645 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/Q
                         net (fo=35, routed)          0.148    44.793    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg_0
    SLICE_X52Y172        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088    44.881 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/capture_INST_0/O
                         net (fo=1, routed)           1.142    46.023    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_capture
    SLICE_X51Y172        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089    46.112 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/capture_INST_0/O
                         net (fo=35, routed)          1.800    47.912    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X47Y168        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123    48.035 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.857    49.892    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X48Y171        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.354    81.514    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058    81.572 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.944    82.516    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.540 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.852    83.392    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    83.471 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.732    85.203    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y171        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[17]/C
                         clock pessimism              0.689    85.892    
                         clock uncertainty           -0.360    85.532    
    SLICE_X48Y171        FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.074    85.458    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[17]
  -------------------------------------------------------------------
                         required time                         85.458    
                         arrival time                         -49.892    
  -------------------------------------------------------------------
                         slack                                 35.566    

Slack (MET) :             35.566ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        5.325ns  (logic 0.378ns (7.099%)  route 4.947ns (92.901%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.203ns = ( 85.203 - 80.000 ) 
    Source Clock Delay      (SCD):    4.567ns = ( 44.567 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.346ns (routing 0.171ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.996ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.542    41.741    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    41.820 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.373    43.193    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.221 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.346    44.567    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X53Y173        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y173        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    44.645 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/Q
                         net (fo=35, routed)          0.148    44.793    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg_0
    SLICE_X52Y172        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088    44.881 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/capture_INST_0/O
                         net (fo=1, routed)           1.142    46.023    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_capture
    SLICE_X51Y172        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089    46.112 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/capture_INST_0/O
                         net (fo=35, routed)          1.800    47.912    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X47Y168        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123    48.035 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.857    49.892    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X48Y171        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.354    81.514    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058    81.572 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.944    82.516    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.540 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.852    83.392    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    83.471 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.732    85.203    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y171        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[22]/C
                         clock pessimism              0.689    85.892    
                         clock uncertainty           -0.360    85.532    
    SLICE_X48Y171        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.074    85.458    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[22]
  -------------------------------------------------------------------
                         required time                         85.458    
                         arrival time                         -49.892    
  -------------------------------------------------------------------
                         slack                                 35.566    

Slack (MET) :             35.566ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        5.325ns  (logic 0.378ns (7.099%)  route 4.947ns (92.901%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.203ns = ( 85.203 - 80.000 ) 
    Source Clock Delay      (SCD):    4.567ns = ( 44.567 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.346ns (routing 0.171ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.996ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.542    41.741    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    41.820 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.373    43.193    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.221 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.346    44.567    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X53Y173        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y173        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    44.645 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/Q
                         net (fo=35, routed)          0.148    44.793    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg_0
    SLICE_X52Y172        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088    44.881 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/capture_INST_0/O
                         net (fo=1, routed)           1.142    46.023    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_capture
    SLICE_X51Y172        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089    46.112 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/capture_INST_0/O
                         net (fo=35, routed)          1.800    47.912    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X47Y168        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123    48.035 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.857    49.892    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X48Y171        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.354    81.514    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058    81.572 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.944    82.516    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.540 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.852    83.392    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    83.471 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.732    85.203    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y171        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[23]/C
                         clock pessimism              0.689    85.892    
                         clock uncertainty           -0.360    85.532    
    SLICE_X48Y171        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074    85.458    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[23]
  -------------------------------------------------------------------
                         required time                         85.458    
                         arrival time                         -49.892    
  -------------------------------------------------------------------
                         slack                                 35.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.961ns
    Source Clock Delay      (SCD):    3.372ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Net Delay (Source):      1.064ns (routing 0.597ns, distribution 0.467ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.667ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.848     0.959    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.998 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.723     1.721    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.738 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.518     2.256    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.308 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.064     3.372    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y171        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y171        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.411 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[18]/Q
                         net (fo=2, routed)           0.035     3.446    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[18]
    SLICE_X50Y171        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.967     1.105    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.052     1.157 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.946     2.103    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.122 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.573     2.695    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.756 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.205     3.961    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y171        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[17]/C
                         clock pessimism             -0.583     3.378    
    SLICE_X50Y171        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     3.425    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.425    
                         arrival time                           3.446    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.061ns (48.413%)  route 0.065ns (51.587%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.954ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Net Delay (Source):      1.057ns (routing 0.597ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.198ns (routing 0.667ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.848     0.959    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.998 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.723     1.721    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.738 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.518     2.256    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.308 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.057     3.365    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y172        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y172        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.404 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[28]/Q
                         net (fo=3, routed)           0.050     3.454    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[28]
    SLICE_X49Y172        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.022     3.476 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[27]_i_1/O
                         net (fo=1, routed)           0.015     3.491    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[27]_i_1_n_0
    SLICE_X49Y172        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.967     1.105    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.052     1.157 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.946     2.103    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.122 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.573     2.695    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.756 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.198     3.954    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y172        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[27]/C
                         clock pessimism             -0.540     3.414    
    SLICE_X49Y172        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     3.460    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.460    
                         arrival time                           3.491    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.058ns (43.609%)  route 0.075ns (56.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.569ns
    Source Clock Delay      (SCD):    3.715ns
    Clock Pessimism Removal (CPR):    0.817ns
  Clock Net Delay (Source):      1.175ns (routing 0.155ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.171ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.354     1.514    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.572 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.944     2.516    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.540 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.175     3.715    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]_2
    SLICE_X56Y175        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y175        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     3.773 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[16]/Q
                         net (fo=1, routed)           0.075     3.848    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg[16]
    SLICE_X56Y174        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.542     1.741    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.820 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.373     3.193    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.221 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.348     4.569    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]_2
    SLICE_X56Y174        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[15]/C
                         clock pessimism             -0.817     3.752    
    SLICE_X56Y174        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     3.812    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.812    
                         arrival time                           3.848    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.061ns (48.413%)  route 0.065ns (51.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.949ns
    Source Clock Delay      (SCD):    3.368ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Net Delay (Source):      1.060ns (routing 0.597ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.193ns (routing 0.667ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.848     0.959    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.998 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.723     1.721    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.738 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.518     2.256    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.308 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.060     3.368    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y166        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y166        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.407 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[18]/Q
                         net (fo=1, routed)           0.049     3.456    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid__0[18]
    SLICE_X49Y166        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     3.478 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid[17]_i_1/O
                         net (fo=1, routed)           0.016     3.494    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid[17]_i_1_n_0
    SLICE_X49Y166        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.967     1.105    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.052     1.157 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.946     2.103    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.122 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.573     2.695    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.756 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.193     3.949    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y166        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[17]/C
                         clock pessimism             -0.540     3.409    
    SLICE_X49Y166        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     3.455    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.455    
                         arrival time                           3.494    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.053ns (56.989%)  route 0.040ns (43.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.949ns
    Source Clock Delay      (SCD):    3.362ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Net Delay (Source):      1.054ns (routing 0.597ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.193ns (routing 0.667ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.848     0.959    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.998 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.723     1.721    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.738 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.518     2.256    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.308 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.054     3.362    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y166        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y166        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     3.401 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[15]/Q
                         net (fo=1, routed)           0.024     3.425    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid__0[15]
    SLICE_X49Y166        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     3.439 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid[14]_i_1/O
                         net (fo=1, routed)           0.016     3.455    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid[14]_i_1_n_0
    SLICE_X49Y166        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.967     1.105    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.052     1.157 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.946     2.103    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.122 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.573     2.695    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.756 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.193     3.949    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y166        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[14]/C
                         clock pessimism             -0.581     3.368    
    SLICE_X49Y166        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     3.414    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.414    
                         arrival time                           3.455    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.053ns (56.989%)  route 0.040ns (43.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.956ns
    Source Clock Delay      (SCD):    3.368ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Net Delay (Source):      1.060ns (routing 0.597ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.200ns (routing 0.667ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.848     0.959    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.998 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.723     1.721    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.738 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.518     2.256    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.308 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.060     3.368    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y166        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y166        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     3.407 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[19]/Q
                         net (fo=1, routed)           0.024     3.431    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid__0[19]
    SLICE_X50Y166        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     3.445 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid[18]_i_1/O
                         net (fo=1, routed)           0.016     3.461    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid[18]_i_1_n_0
    SLICE_X50Y166        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.967     1.105    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.052     1.157 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.946     2.103    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.122 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.573     2.695    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.756 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.200     3.956    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y166        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[18]/C
                         clock pessimism             -0.582     3.374    
    SLICE_X50Y166        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     3.420    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.420    
                         arrival time                           3.461    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.949ns
    Source Clock Delay      (SCD):    3.362ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Net Delay (Source):      1.054ns (routing 0.597ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.193ns (routing 0.667ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.848     0.959    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.998 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.723     1.721    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.738 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.518     2.256    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.308 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.054     3.362    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y166        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y166        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.401 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[16]/Q
                         net (fo=1, routed)           0.024     3.425    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid__0[16]
    SLICE_X49Y166        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     3.439 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid[15]_i_1/O
                         net (fo=1, routed)           0.017     3.456    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid[15]_i_1_n_0
    SLICE_X49Y166        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.967     1.105    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.052     1.157 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.946     2.103    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.122 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.573     2.695    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.756 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.193     3.949    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y166        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[15]/C
                         clock pessimism             -0.581     3.368    
    SLICE_X49Y166        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.414    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.414    
                         arrival time                           3.456    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.956ns
    Source Clock Delay      (SCD):    3.368ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Net Delay (Source):      1.060ns (routing 0.597ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.200ns (routing 0.667ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.848     0.959    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.998 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.723     1.721    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.738 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.518     2.256    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.308 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.060     3.368    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y166        FDSE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y166        FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.407 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[20]/Q
                         net (fo=1, routed)           0.024     3.431    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid__0[20]
    SLICE_X50Y166        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     3.445 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid[19]_i_1/O
                         net (fo=1, routed)           0.017     3.462    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid[19]_i_1_n_0
    SLICE_X50Y166        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.967     1.105    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.052     1.157 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.946     2.103    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.122 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.573     2.695    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.756 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.200     3.956    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y166        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[19]/C
                         clock pessimism             -0.582     3.374    
    SLICE_X50Y166        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.420    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.420    
                         arrival time                           3.462    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.977ns
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Net Delay (Source):      0.754ns (routing 0.096ns, distribution 0.658ns)
  Clock Net Delay (Destination): 0.855ns (routing 0.108ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.848     0.959    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.998 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.723     1.721    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.738 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.754     2.492    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]_2
    SLICE_X56Y174        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y174        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.531 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[6]/Q
                         net (fo=1, routed)           0.057     2.588    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg[6]
    SLICE_X56Y174        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.967     1.105    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.052     1.157 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.946     2.103    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.122 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.855     2.977    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]_2
    SLICE_X56Y174        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[5]/C
                         clock pessimism             -0.479     2.498    
    SLICE_X56Y174        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     2.545    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.545    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.952ns
    Source Clock Delay      (SCD):    3.362ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Net Delay (Source):      1.054ns (routing 0.597ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.196ns (routing 0.667ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.848     0.959    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.998 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.723     1.721    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.738 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.518     2.256    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.308 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.054     3.362    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y170        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y170        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     3.401 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[15]/Q
                         net (fo=2, routed)           0.065     3.466    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[15]
    SLICE_X50Y170        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.967     1.105    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.052     1.157 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.946     2.103    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.122 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.573     2.695    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.756 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.196     3.952    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y170        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[14]/C
                         clock pessimism             -0.575     3.377    
    SLICE_X50Y170        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     3.423    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.423    
                         arrival time                           3.466    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I     n/a            1.290         80.000      78.710     BUFGCE_X0Y24   design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
Min Period        n/a     BUFGCTRL/I0  n/a            1.290         80.000      78.710     BUFGCTRL_X0Y6  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/I0
Min Period        n/a     FDSE/C       n/a            0.550         80.000      79.450     SLICE_X51Y167  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[0]/C
Min Period        n/a     FDRE/C       n/a            0.550         80.000      79.450     SLICE_X51Y166  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[10]/C
Min Period        n/a     FDRE/C       n/a            0.550         80.000      79.450     SLICE_X51Y166  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[11]/C
Min Period        n/a     FDRE/C       n/a            0.550         80.000      79.450     SLICE_X51Y166  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[12]/C
Min Period        n/a     FDRE/C       n/a            0.550         80.000      79.450     SLICE_X51Y166  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[13]/C
Min Period        n/a     FDRE/C       n/a            0.550         80.000      79.450     SLICE_X49Y166  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[14]/C
Min Period        n/a     FDRE/C       n/a            0.550         80.000      79.450     SLICE_X49Y166  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[15]/C
Min Period        n/a     FDRE/C       n/a            0.550         80.000      79.450     SLICE_X49Y166  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[16]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.275         40.000      39.725     SLICE_X49Y166  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[14]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.275         40.000      39.725     SLICE_X49Y166  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[15]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.275         40.000      39.725     SLICE_X49Y166  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[16]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.275         40.000      39.725     SLICE_X49Y166  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[17]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.275         40.000      39.725     SLICE_X51Y165  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[22]/C
Low Pulse Width   Fast    FDSE/C       n/a            0.275         40.000      39.725     SLICE_X51Y165  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[23]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.275         40.000      39.725     SLICE_X51Y165  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[28]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.275         40.000      39.725     SLICE_X51Y165  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[29]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.275         40.000      39.725     SLICE_X49Y168  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.275         40.000      39.725     SLICE_X50Y172  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[10]/C
High Pulse Width  Slow    FDSE/C       n/a            0.275         40.000      39.725     SLICE_X51Y167  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.275         40.000      39.725     SLICE_X51Y166  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.275         40.000      39.725     SLICE_X51Y166  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.275         40.000      39.725     SLICE_X51Y166  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.275         40.000      39.725     SLICE_X51Y166  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.275         40.000      39.725     SLICE_X49Y166  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[14]/C
High Pulse Width  Slow    FDRE/C       n/a            0.275         40.000      39.725     SLICE_X49Y166  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[15]/C
High Pulse Width  Slow    FDRE/C       n/a            0.275         40.000      39.725     SLICE_X49Y166  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[16]/C
High Pulse Width  Slow    FDRE/C       n/a            0.275         40.000      39.725     SLICE_X49Y166  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[17]/C
High Pulse Width  Slow    FDRE/C       n/a            0.275         40.000      39.725     SLICE_X50Y166  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         20.000      18.929     MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            6.000         10.000      4.000      MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            6.000         10.000      4.000      MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            6.000         10.000      4.000      MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            6.000         10.000      4.000      MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.131ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.077ns (17.073%)  route 0.374ns (82.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.695ns = ( 8.695 - 4.000 ) 
    Source Clock Delay      (SCD):    4.440ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.923ns (routing 0.896ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.814ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.517 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.923     4.440    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y140         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y140         FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.517 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/Q
                         net (fo=62, routed)          0.374     4.891    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[5]_0[0]
    SLICE_X7Y138         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     4.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.160 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948     6.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.738 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.976 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.719     8.695    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X7Y138         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.327     8.368    
                         clock uncertainty           -0.272     8.096    
    SLICE_X7Y138         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074     8.022    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[0]
  -------------------------------------------------------------------
                         required time                          8.022    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  3.131    

Slack (MET) :             3.233ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.077ns (19.154%)  route 0.325ns (80.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.695ns = ( 8.695 - 4.000 ) 
    Source Clock Delay      (SCD):    4.440ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.923ns (routing 0.896ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.814ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.517 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.923     4.440    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y140         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y140         FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.517 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/Q
                         net (fo=62, routed)          0.325     4.842    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[5]_0[0]
    SLICE_X9Y138         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     4.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.160 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948     6.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.738 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.976 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.719     8.695    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X9Y138         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.274     8.421    
                         clock uncertainty           -0.272     8.149    
    SLICE_X9Y138         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074     8.075    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[1]
  -------------------------------------------------------------------
                         required time                          8.075    
                         arrival time                          -4.842    
  -------------------------------------------------------------------
                         slack                                  3.233    

Slack (MET) :             3.233ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.077ns (19.154%)  route 0.325ns (80.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.695ns = ( 8.695 - 4.000 ) 
    Source Clock Delay      (SCD):    4.440ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.923ns (routing 0.896ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.814ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.517 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.923     4.440    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y140         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y140         FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.517 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/Q
                         net (fo=62, routed)          0.325     4.842    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[5]_0[0]
    SLICE_X9Y138         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     4.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.160 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948     6.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.738 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.976 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.719     8.695    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X9Y138         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.274     8.421    
                         clock uncertainty           -0.272     8.149    
    SLICE_X9Y138         FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.074     8.075    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[2]
  -------------------------------------------------------------------
                         required time                          8.075    
                         arrival time                          -4.842    
  -------------------------------------------------------------------
                         slack                                  3.233    

Slack (MET) :             3.233ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.077ns (19.154%)  route 0.325ns (80.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.695ns = ( 8.695 - 4.000 ) 
    Source Clock Delay      (SCD):    4.440ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.923ns (routing 0.896ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.814ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.517 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.923     4.440    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y140         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y140         FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.517 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/Q
                         net (fo=62, routed)          0.325     4.842    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[5]_0[0]
    SLICE_X9Y138         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     4.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.160 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948     6.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.738 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.976 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.719     8.695    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X9Y138         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.274     8.421    
                         clock uncertainty           -0.272     8.149    
    SLICE_X9Y138         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074     8.075    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[3]
  -------------------------------------------------------------------
                         required time                          8.075    
                         arrival time                          -4.842    
  -------------------------------------------------------------------
                         slack                                  3.233    

Slack (MET) :             3.233ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.077ns (19.154%)  route 0.325ns (80.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.695ns = ( 8.695 - 4.000 ) 
    Source Clock Delay      (SCD):    4.440ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.923ns (routing 0.896ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.814ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.517 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.923     4.440    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y140         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y140         FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.517 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/Q
                         net (fo=62, routed)          0.325     4.842    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[5]_0[0]
    SLICE_X9Y138         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     4.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.160 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948     6.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.738 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.976 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.719     8.695    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X9Y138         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.274     8.421    
                         clock uncertainty           -0.272     8.149    
    SLICE_X9Y138         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.074     8.075    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[4]
  -------------------------------------------------------------------
                         required time                          8.075    
                         arrival time                          -4.842    
  -------------------------------------------------------------------
                         slack                                  3.233    

Slack (MET) :             3.233ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.077ns (19.154%)  route 0.325ns (80.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.695ns = ( 8.695 - 4.000 ) 
    Source Clock Delay      (SCD):    4.440ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.923ns (routing 0.896ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.814ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.517 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.923     4.440    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y140         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y140         FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.517 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/Q
                         net (fo=62, routed)          0.325     4.842    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[5]_0[0]
    SLICE_X9Y138         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     4.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.160 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948     6.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.738 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.976 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.719     8.695    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X9Y138         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.274     8.421    
                         clock uncertainty           -0.272     8.149    
    SLICE_X9Y138         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074     8.075    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[5]
  -------------------------------------------------------------------
                         required time                          8.075    
                         arrival time                          -4.842    
  -------------------------------------------------------------------
                         slack                                  3.233    

Slack (MET) :             3.425ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 fall@4.000ns)
  Data Path Delay:        0.294ns  (logic 0.081ns (27.551%)  route 0.213ns (72.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.697ns = ( 12.697 - 8.000 ) 
    Source Clock Delay      (SCD):    4.465ns = ( 8.465 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.948ns (routing 0.896ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.814ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     4.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     4.199 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     6.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     6.245 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     6.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.517 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.948     8.465    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X9Y138         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y138         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     8.546 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[2]/Q
                         net (fo=1, routed)           0.213     8.759    i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGrayRd_I[2]
    SLICE_X9Y138         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    10.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.721    12.697    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X9Y138         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_reg[2]/C
                         clock pessimism             -0.266    12.431    
                         clock uncertainty           -0.272    12.159    
    SLICE_X9Y138         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    12.184    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_reg[2]
  -------------------------------------------------------------------
                         required time                         12.184    
                         arrival time                          -8.759    
  -------------------------------------------------------------------
                         slack                                  3.425    

Slack (MET) :             3.427ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 fall@4.000ns)
  Data Path Delay:        0.292ns  (logic 0.079ns (27.055%)  route 0.213ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.697ns = ( 12.697 - 8.000 ) 
    Source Clock Delay      (SCD):    4.465ns = ( 8.465 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.948ns (routing 0.896ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.814ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     4.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     4.199 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     6.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     6.245 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     6.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.517 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.948     8.465    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X9Y138         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y138         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     8.544 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[5]/Q
                         net (fo=1, routed)           0.213     8.757    i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGrayRd_I[5]
    SLICE_X9Y138         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    10.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.721    12.697    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X9Y138         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_reg[5]/C
                         clock pessimism             -0.266    12.431    
                         clock uncertainty           -0.272    12.159    
    SLICE_X9Y138         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025    12.184    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_reg[5]
  -------------------------------------------------------------------
                         required time                         12.184    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                  3.427    

Slack (MET) :             3.427ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 fall@4.000ns)
  Data Path Delay:        0.284ns  (logic 0.079ns (27.817%)  route 0.205ns (72.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 12.698 - 8.000 ) 
    Source Clock Delay      (SCD):    4.465ns = ( 8.465 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.948ns (routing 0.896ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.722ns (routing 0.814ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     4.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     4.199 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     6.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     6.245 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     6.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.517 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.948     8.465    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X9Y138         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y138         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     8.544 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[3]/Q
                         net (fo=1, routed)           0.205     8.749    i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGrayRd_I[3]
    SLICE_X9Y137         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    10.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.722    12.698    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X9Y137         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_reg[3]/C
                         clock pessimism             -0.275    12.423    
                         clock uncertainty           -0.272    12.151    
    SLICE_X9Y137         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025    12.176    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_reg[3]
  -------------------------------------------------------------------
                         required time                         12.176    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                  3.427    

Slack (MET) :             3.438ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 fall@4.000ns)
  Data Path Delay:        0.288ns  (logic 0.077ns (26.736%)  route 0.211ns (73.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 12.694 - 8.000 ) 
    Source Clock Delay      (SCD):    4.455ns = ( 8.455 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.265ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.938ns (routing 0.896ns, distribution 1.042ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.814ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     4.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     4.199 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     6.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     6.245 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     6.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.517 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.938     8.455    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X7Y138         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     8.532 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[0]/Q
                         net (fo=1, routed)           0.211     8.743    i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGrayRd_I[0]
    SLICE_X7Y138         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    10.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.718    12.694    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X7Y138         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_reg[0]/C
                         clock pessimism             -0.265    12.429    
                         clock uncertainty           -0.272    12.156    
    SLICE_X7Y138         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    12.181    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_reg[0]
  -------------------------------------------------------------------
                         required time                         12.181    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  3.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.RdAddr_I_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.061ns (46.923%)  route 0.069ns (53.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.462ns
    Source Clock Delay      (SCD):    4.696ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Net Delay (Source):      1.720ns (routing 0.814ns, distribution 0.906ns)
  Clock Net Delay (Destination): 1.945ns (routing 0.896ns, distribution 1.049ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948     2.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.720     4.696    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X9Y137         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.757 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[4]/Q
                         net (fo=5, routed)           0.069     4.826    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[4]
    SLICE_X9Y135         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.RdAddr_I_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.517 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.945     4.462    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X9Y135         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.RdAddr_I_reg[4]/C
                         clock pessimism              0.275     4.737    
    SLICE_X9Y135         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     4.799    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.RdAddr_I_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.799    
                         arrival time                           4.826    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.RdAddr_I_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.058ns (40.559%)  route 0.085ns (59.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.477ns
    Source Clock Delay      (SCD):    4.703ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Net Delay (Source):      1.727ns (routing 0.814ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.896ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948     2.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.727     4.703    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X8Y137         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.761 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[0]/Q
                         net (fo=9, routed)           0.085     4.846    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[0]
    SLICE_X8Y136         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.RdAddr_I_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.517 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.960     4.477    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X8Y136         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.RdAddr_I_reg[0]/C
                         clock pessimism              0.275     4.752    
    SLICE_X8Y136         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     4.814    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.RdAddr_I_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.814    
                         arrival time                           4.846    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.RdAddr_I_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.038ns (35.514%)  route 0.069ns (64.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.573ns
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    -0.211ns
  Clock Net Delay (Source):      1.073ns (routing 0.493ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.212ns (routing 0.550ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.073     2.762    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X8Y137         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.800 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[1]/Q
                         net (fo=8, routed)           0.069     2.869    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[1]
    SLICE_X8Y136         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.RdAddr_I_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.342    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.361 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.212     2.573    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X8Y136         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.RdAddr_I_reg[1]/C
                         clock pessimism              0.211     2.784    
    SLICE_X8Y136         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.831    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.RdAddr_I_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.831    
                         arrival time                           2.869    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.062ns (63.918%)  route 0.035ns (36.082%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    -0.199ns
  Clock Net Delay (Source):      1.054ns (routing 0.493ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.550ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.054     2.743    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y151         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.782 r  i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[1]/Q
                         net (fo=6, routed)           0.027     2.809    i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[1]
    SLICE_X8Y151         LUT5 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.023     2.832 r  i_gmii2rgmii/i_rgmii_gmii/CycleCnt[4]_i_1/O
                         net (fo=1, routed)           0.008     2.840    i_gmii2rgmii/i_rgmii_gmii/plusOp__0[4]
    SLICE_X8Y151         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.342    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.361 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.189     2.550    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y151         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[4]/C
                         clock pessimism              0.199     2.749    
    SLICE_X8Y151         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.796    i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.796    
                         arrival time                           2.840    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Empty_I_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Empty_I_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    -0.197ns
  Clock Net Delay (Source):      1.068ns (routing 0.493ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.550ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.068     2.757    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X9Y136         FDSE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Empty_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y136         FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.796 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Empty_I_reg/Q
                         net (fo=4, routed)           0.029     2.825    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Empty_I
    SLICE_X9Y136         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     2.840 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Empty_I_i_1/O
                         net (fo=1, routed)           0.015     2.855    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Empty_I_i_1_n_0
    SLICE_X9Y136         FDSE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Empty_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.342    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.361 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.205     2.566    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X9Y136         FDSE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Empty_I_reg/C
                         clock pessimism              0.197     2.763    
    SLICE_X9Y136         FDSE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.809    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Empty_I_reg
  -------------------------------------------------------------------
                         required time                         -2.809    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.060ns (60.000%)  route 0.040ns (40.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.573ns
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    -0.195ns
  Clock Net Delay (Source):      1.073ns (routing 0.493ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.212ns (routing 0.550ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.073     2.762    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X8Y138         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.800 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[2]/Q
                         net (fo=19, routed)          0.032     2.832    i_gmii2rgmii/i_rgmii_gmii/i_fifo/i_RdAddrInc/RdAddrGray[2]
    SLICE_X8Y138         LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.022     2.854 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/i_RdAddrInc/RdAddrGray[3]_i_1/O
                         net (fo=1, routed)           0.008     2.862    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGrayInc[3]
    SLICE_X8Y138         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.342    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.361 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.212     2.573    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X8Y138         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[3]/C
                         clock pessimism              0.195     2.768    
    SLICE_X8Y138         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     2.815    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.815    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    -0.197ns
  Clock Net Delay (Source):      1.064ns (routing 0.493ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.550ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.064     2.753    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y145         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y145         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.791 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]/Q
                         net (fo=1, routed)           0.063     2.854    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[0]
    SLICE_X8Y145         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.342    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.361 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.201     2.562    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y145         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]/C
                         clock pessimism              0.197     2.759    
    SLICE_X8Y145         FDPE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.806    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.806    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.RdAddrGray_I_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Net Delay (Source):      1.073ns (routing 0.493ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.200ns (routing 0.550ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.073     2.762    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X8Y138         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     2.801 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[1]/Q
                         net (fo=20, routed)          0.099     2.900    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray[1]
    SLICE_X7Y139         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.RdAddrGray_I_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.342    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.361 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.200     2.561    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X7Y139         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.RdAddrGray_I_reg[1]/C
                         clock pessimism              0.240     2.801    
    SLICE_X7Y139         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     2.847    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.RdAddrGray_I_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.847    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.063ns (54.783%)  route 0.052ns (45.217%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.583ns
    Source Clock Delay      (SCD):    2.770ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.081ns (routing 0.493ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.550ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.081     2.770    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y210         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.809 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]/Q
                         net (fo=2, routed)           0.043     2.852    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[0]
    SLICE_X1Y210         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.024     2.876 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[4]_i_1/O
                         net (fo=1, routed)           0.009     2.885    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[4]_i_1_n_0
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.342    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.361 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.222     2.583    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]/C
                         clock pessimism              0.201     2.784    
    SLICE_X1Y210         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     2.831    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.831    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/TxCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/TxCnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.052ns (46.018%)  route 0.061ns (53.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.555ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    -0.205ns
  Clock Net Delay (Source):      1.059ns (routing 0.493ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.194ns (routing 0.550ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.059     2.748    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y149         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/TxCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y149         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.786 r  i_gmii2rgmii/i_rgmii_gmii/TxCnt_reg[2]/Q
                         net (fo=8, routed)           0.037     2.823    i_gmii2rgmii/i_rgmii_gmii/TxCnt_reg[2]
    SLICE_X8Y149         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.014     2.837 r  i_gmii2rgmii/i_rgmii_gmii/TxCnt[5]_i_2/O
                         net (fo=1, routed)           0.024     2.861    i_gmii2rgmii/i_rgmii_gmii/plusOp__1[5]
    SLICE_X8Y149         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/TxCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.342    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.361 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.194     2.555    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y149         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/TxCnt_reg[5]/C
                         clock pessimism              0.205     2.760    
    SLICE_X8Y149         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     2.806    i_gmii2rgmii/i_rgmii_gmii/TxCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.806    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     OSERDESE3/CLK           n/a            8.000         8.000       0.000      HDIOLOGIC_S_X0Y29  i_gmii2rgmii/i_rgmii_txctl/CLK
Min Period        n/a     OSERDESE3/CLK           n/a            8.000         8.000       0.000      HDIOLOGIC_M_X0Y26  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
Min Period        n/a     OSERDESE3/CLK           n/a            8.000         8.000       0.000      HDIOLOGIC_S_X0Y26  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
Min Period        n/a     OSERDESE3/CLK           n/a            8.000         8.000       0.000      HDIOLOGIC_M_X0Y27  i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/CLK
Min Period        n/a     OSERDESE3/CLK           n/a            8.000         8.000       0.000      HDIOLOGIC_S_X0Y27  i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/CLK
Min Period        n/a     PS8/EMIOENET1GMIIRXCLK  n/a            8.000         8.000       0.000      PS8_X0Y0           design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
Min Period        n/a     PS8/EMIOENET1GMIITXCLK  n/a            8.000         8.000       0.000      PS8_X0Y0           design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
Min Period        n/a     BUFGCE/I                n/a            1.290         8.000       6.710      BUFGCE_X0Y20       design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     BUFGCTRL/I1             n/a            1.290         8.000       6.710      BUFGCTRL_X0Y12     i_gmii2rgmii/i_rgmii_mux0/I1
Min Period        n/a     MMCME4_ADV/CLKOUT0      n/a            1.071         8.000       6.929      MMCM_X0Y0          design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
Low Pulse Width   Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y29  i_gmii2rgmii/i_rgmii_txctl/CLK
Low Pulse Width   Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y29  i_gmii2rgmii/i_rgmii_txctl/CLK
Low Pulse Width   Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y26  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
Low Pulse Width   Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y26  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
Low Pulse Width   Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y26  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
Low Pulse Width   Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y26  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
Low Pulse Width   Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y27  i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/CLK
Low Pulse Width   Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y27  i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/CLK
Low Pulse Width   Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y27  i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/CLK
Low Pulse Width   Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y27  i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/CLK
High Pulse Width  Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y29  i_gmii2rgmii/i_rgmii_txctl/CLK
High Pulse Width  Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y29  i_gmii2rgmii/i_rgmii_txctl/CLK
High Pulse Width  Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y26  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
High Pulse Width  Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y26  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
High Pulse Width  Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y26  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
High Pulse Width  Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y26  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
High Pulse Width  Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y27  i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/CLK
High Pulse Width  Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y27  i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/CLK
High Pulse Width  Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y27  i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/CLK
High Pulse Width  Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y27  i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     OSERDESE3/CLK       n/a            8.000         8.000       0.000      HDIOLOGIC_M_X0Y29  i_gmii2rgmii/i_rgmii_txclk/CLK
Min Period        n/a     BUFGCE/I            n/a            1.290         8.000       6.710      BUFGCE_X0Y2        design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         8.000       6.929      MMCM_X0Y0          design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
Low Pulse Width   Slow    OSERDESE3/CLK       n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y29  i_gmii2rgmii/i_rgmii_txclk/CLK
Low Pulse Width   Fast    OSERDESE3/CLK       n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y29  i_gmii2rgmii/i_rgmii_txclk/CLK
High Pulse Width  Slow    OSERDESE3/CLK       n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y29  i_gmii2rgmii/i_rgmii_txclk/CLK
High Pulse Width  Fast    OSERDESE3/CLK       n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y29  i_gmii2rgmii/i_rgmii_txclk/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0_0
  To Clock:  clk_out3_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       36.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.617ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.375ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[3]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.079ns (8.307%)  route 0.872ns (91.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.457ns = ( 45.457 - 40.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.523ns (routing 0.704ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.639ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.492    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.520 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.480    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.573 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.657    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.749 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.523     5.272    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y165         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     5.351 r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/Q
                         net (fo=1, routed)           0.872     6.223    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[3]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    42.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.954    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.850    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.930 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.002    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.081 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.376    45.457    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.267    45.190    
                         clock uncertainty           -0.095    45.095    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[3])
                                                     -2.497    42.598    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.598    
                         arrival time                          -6.223    
  -------------------------------------------------------------------
                         slack                                 36.375    

Slack (MET) :             36.379ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[6]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.078ns (8.525%)  route 0.837ns (91.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.457ns = ( 45.457 - 40.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.523ns (routing 0.704ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.639ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.492    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.520 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.480    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.573 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.657    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.749 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.523     5.272    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y165         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     5.350 r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/Q
                         net (fo=1, routed)           0.837     6.187    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[6]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    42.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.954    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.850    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.930 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.002    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.081 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.376    45.457    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.267    45.190    
                         clock uncertainty           -0.095    45.095    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[6])
                                                     -2.529    42.566    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.566    
                         arrival time                          -6.187    
  -------------------------------------------------------------------
                         slack                                 36.379    

Slack (MET) :             36.411ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[4]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.076ns (8.025%)  route 0.871ns (91.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.457ns = ( 45.457 - 40.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.523ns (routing 0.704ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.639ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.492    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.520 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.480    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.573 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.657    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.749 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.523     5.272    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y165         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     5.348 r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/Q
                         net (fo=1, routed)           0.871     6.219    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[4]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    42.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.954    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.850    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.930 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.002    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.081 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.376    45.457    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.267    45.190    
                         clock uncertainty           -0.095    45.095    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[4])
                                                     -2.465    42.630    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.630    
                         arrival time                          -6.219    
  -------------------------------------------------------------------
                         slack                                 36.411    

Slack (MET) :             36.446ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxDv_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXDV
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.076ns (7.787%)  route 0.900ns (92.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.457ns = ( 45.457 - 40.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.506ns (routing 0.704ns, distribution 0.802ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.639ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.492    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.520 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.480    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.573 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.657    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.749 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.506     5.255    i_gmii2rgmii/GMII_tx_clk
    SLICE_X8Y152         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y152         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.331 r  i_gmii2rgmii/Gmii_RxDv_sync_reg/Q
                         net (fo=3, routed)           0.900     6.231    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_dv
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXDV
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    42.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.954    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.850    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.930 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.002    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.081 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.376    45.457    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.267    45.190    
                         clock uncertainty           -0.095    45.095    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXDV)
                                                     -2.418    42.677    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.677    
                         arrival time                          -6.231    
  -------------------------------------------------------------------
                         slack                                 36.446    

Slack (MET) :             36.452ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[5]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.079ns (8.987%)  route 0.800ns (91.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.457ns = ( 45.457 - 40.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.523ns (routing 0.704ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.639ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.492    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.520 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.480    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.573 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.657    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.749 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.523     5.272    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y165         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     5.351 r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/Q
                         net (fo=1, routed)           0.800     6.151    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[5]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    42.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.954    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.850    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.930 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.002    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.081 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.376    45.457    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.267    45.190    
                         clock uncertainty           -0.095    45.095    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[5])
                                                     -2.492    42.603    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.603    
                         arrival time                          -6.151    
  -------------------------------------------------------------------
                         slack                                 36.452    

Slack (MET) :             36.463ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[7]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.079ns (8.927%)  route 0.806ns (91.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.457ns = ( 45.457 - 40.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.523ns (routing 0.704ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.639ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.492    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.520 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.480    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.573 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.657    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.749 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.523     5.272    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y165         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     5.351 r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/Q
                         net (fo=1, routed)           0.806     6.157    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[7]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    42.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.954    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.850    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.930 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.002    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.081 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.376    45.457    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.267    45.190    
                         clock uncertainty           -0.095    45.095    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[7])
                                                     -2.475    42.620    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.620    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                 36.463    

Slack (MET) :             36.543ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxEr_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXER
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.079ns (8.325%)  route 0.870ns (91.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.457ns = ( 45.457 - 40.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.523ns (routing 0.704ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.639ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.492    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.520 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.480    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.573 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.657    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.749 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.523     5.272    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y165         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     5.351 r  i_gmii2rgmii/Gmii_RxEr_sync_reg/Q
                         net (fo=1, routed)           0.870     6.221    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_er
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXER
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    42.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.954    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.850    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.930 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.002    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.081 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.376    45.457    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.267    45.190    
                         clock uncertainty           -0.095    45.095    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXER)
                                                     -2.331    42.764    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.764    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                 36.543    

Slack (MET) :             36.599ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[1]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.079ns (10.450%)  route 0.677ns (89.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.457ns = ( 45.457 - 40.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.528ns (routing 0.704ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.639ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.492    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.520 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.480    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.573 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.657    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.749 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.528     5.277    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y169         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y169         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.356 r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/Q
                         net (fo=1, routed)           0.677     6.033    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[1]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    42.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.954    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.850    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.930 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.002    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.081 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.376    45.457    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.267    45.190    
                         clock uncertainty           -0.095    45.095    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[1])
                                                     -2.463    42.632    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.632    
                         arrival time                          -6.033    
  -------------------------------------------------------------------
                         slack                                 36.599    

Slack (MET) :             36.606ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[2]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.081ns (11.142%)  route 0.646ns (88.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.457ns = ( 45.457 - 40.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.528ns (routing 0.704ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.639ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.492    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.520 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.480    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.573 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.657    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.749 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.528     5.277    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y169         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y169         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     5.358 r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/Q
                         net (fo=1, routed)           0.646     6.004    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[2]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    42.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.954    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.850    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.930 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.002    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.081 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.376    45.457    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.267    45.190    
                         clock uncertainty           -0.095    45.095    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[2])
                                                     -2.485    42.610    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.610    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                 36.606    

Slack (MET) :             36.747ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[0]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.076ns (8.225%)  route 0.848ns (91.775%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.457ns = ( 45.457 - 40.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.523ns (routing 0.704ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.639ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.492    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.520 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.480    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.573 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.657    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.749 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.523     5.272    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y165         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.348 r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/Q
                         net (fo=1, routed)           0.848     6.196    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[0]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    42.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.954    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.850    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.930 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.002    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.081 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.376    45.457    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.267    45.190    
                         clock uncertainty           -0.095    45.095    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[0])
                                                     -2.152    42.943    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.943    
                         arrival time                          -6.196    
  -------------------------------------------------------------------
                         slack                                 36.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[0]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.038ns (7.851%)  route 0.446ns (92.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    3.220ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Net Delay (Source):      0.845ns (routing 0.387ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.673    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.690 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.221    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.274 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.323    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.845     3.220    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y165         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     3.258 r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/Q
                         net (fo=1, routed)           0.446     3.704    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[0]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.343    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.362 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.946    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.008 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.064    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.125 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.972     3.097    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.207     3.304    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[0])
                                                     -0.217     3.087    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.087    
                         arrival time                           3.704    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[2]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.040ns (10.471%)  route 0.342ns (89.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Net Delay (Source):      0.849ns (routing 0.387ns, distribution 0.462ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.673    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.690 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.221    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.274 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.323    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.849     3.224    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y169         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y169         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.264 r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/Q
                         net (fo=1, routed)           0.342     3.606    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[2]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.343    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.362 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.946    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.008 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.064    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.125 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.972     3.097    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.207     3.304    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[2])
                                                     -0.396     2.908    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -2.908    
                         arrival time                           3.606    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[1]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.039ns (9.799%)  route 0.359ns (90.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Net Delay (Source):      0.849ns (routing 0.387ns, distribution 0.462ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.673    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.690 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.221    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.274 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.323    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.849     3.224    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y169         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y169         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.263 r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/Q
                         net (fo=1, routed)           0.359     3.622    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[1]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.343    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.362 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.946    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.008 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.064    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.125 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.972     3.097    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.207     3.304    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[1])
                                                     -0.395     2.909    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -2.909    
                         arrival time                           3.622    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxEr_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXER
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.039ns (7.879%)  route 0.456ns (92.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    3.220ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Net Delay (Source):      0.845ns (routing 0.387ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.673    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.690 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.221    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.274 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.323    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.845     3.220    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y165         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     3.259 r  i_gmii2rgmii/Gmii_RxEr_sync_reg/Q
                         net (fo=1, routed)           0.456     3.715    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_er
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXER
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.343    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.362 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.946    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.008 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.064    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.125 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.972     3.097    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.207     3.304    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXER)
                                                     -0.306     2.998    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -2.998    
                         arrival time                           3.715    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[5]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.040ns (8.677%)  route 0.421ns (91.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    3.220ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Net Delay (Source):      0.845ns (routing 0.387ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.673    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.690 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.221    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.274 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.323    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.845     3.220    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y165         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     3.260 r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/Q
                         net (fo=1, routed)           0.421     3.681    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[5]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.343    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.362 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.946    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.008 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.064    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.125 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.972     3.097    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.207     3.304    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[5])
                                                     -0.414     2.890    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -2.890    
                         arrival time                           3.681    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[7]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.039ns (8.460%)  route 0.422ns (91.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    3.220ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Net Delay (Source):      0.845ns (routing 0.387ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.673    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.690 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.221    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.274 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.323    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.845     3.220    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y165         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     3.259 r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/Q
                         net (fo=1, routed)           0.422     3.681    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[7]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.343    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.362 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.946    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.008 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.064    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.125 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.972     3.097    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.207     3.304    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[7])
                                                     -0.417     2.887    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -2.887    
                         arrival time                           3.681    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[6]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.039ns (8.228%)  route 0.435ns (91.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    3.220ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Net Delay (Source):      0.845ns (routing 0.387ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.673    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.690 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.221    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.274 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.323    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.845     3.220    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y165         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     3.259 r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/Q
                         net (fo=1, routed)           0.435     3.694    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[6]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.343    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.362 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.946    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.008 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.064    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.125 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.972     3.097    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.207     3.304    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[6])
                                                     -0.412     2.892    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -2.892    
                         arrival time                           3.694    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxDv_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXDV
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.038ns (7.322%)  route 0.481ns (92.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Net Delay (Source):      0.837ns (routing 0.387ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.673    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.690 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.221    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.274 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.323    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.837     3.212    i_gmii2rgmii/GMII_tx_clk
    SLICE_X8Y152         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y152         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     3.250 r  i_gmii2rgmii/Gmii_RxDv_sync_reg/Q
                         net (fo=3, routed)           0.481     3.731    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_dv
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXDV
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.343    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.362 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.946    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.008 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.064    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.125 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.972     3.097    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.207     3.304    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXDV)
                                                     -0.385     2.919    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -2.919    
                         arrival time                           3.731    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[3]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.039ns (7.769%)  route 0.463ns (92.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    3.220ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Net Delay (Source):      0.845ns (routing 0.387ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.673    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.690 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.221    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.274 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.323    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.845     3.220    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y165         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.259 r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/Q
                         net (fo=1, routed)           0.463     3.722    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[3]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.343    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.362 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.946    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.008 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.064    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.125 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.972     3.097    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.207     3.304    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[3])
                                                     -0.399     2.905    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           3.722    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[4]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.037ns (7.445%)  route 0.460ns (92.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    3.220ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Net Delay (Source):      0.845ns (routing 0.387ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.673    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.690 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.221    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.274 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.323    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.845     3.220    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y165         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     3.257 r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/Q
                         net (fo=1, routed)           0.460     3.717    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[4]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.343    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.362 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.946    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.008 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.064    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.125 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.972     3.097    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.207     3.304    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[4])
                                                     -0.438     2.866    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -2.866    
                         arrival time                           3.717    
  -------------------------------------------------------------------
                         slack                                  0.851    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PS8/EMIOENET1GMIIRXCLK  n/a            8.000         40.000      32.000     PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
Min Period        n/a     PS8/EMIOENET1GMIITXCLK  n/a            8.000         40.000      32.000     PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
Min Period        n/a     BUFGCE/I                n/a            1.290         40.000      38.710     BUFGCE_X0Y8     design_1_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     BUFGCTRL/I0             n/a            1.290         40.000      38.710     BUFGCTRL_X0Y12  i_gmii2rgmii/i_rgmii_mux0/I0
Min Period        n/a     BUFGCTRL/I1             n/a            1.290         40.000      38.710     BUFGCTRL_X0Y13  i_gmii2rgmii/i_rgmii_mux1/I1
Min Period        n/a     MMCME4_ADV/CLKOUT2      n/a            1.071         40.000      38.929     MMCM_X0Y0       design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C                  n/a            0.550         40.000      39.450     SLICE_X5Y165    i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
Min Period        n/a     FDRE/C                  n/a            0.550         40.000      39.450     SLICE_X3Y169    i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
Min Period        n/a     FDRE/C                  n/a            0.550         40.000      39.450     SLICE_X3Y169    i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
Min Period        n/a     FDRE/C                  n/a            0.550         40.000      39.450     SLICE_X5Y165    i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
Low Pulse Width   Slow    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         20.000      16.000     PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
Low Pulse Width   Fast    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         20.000      16.000     PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
Low Pulse Width   Fast    PS8/EMIOENET1GMIITXCLK  n/a            4.000         20.000      16.000     PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
Low Pulse Width   Slow    PS8/EMIOENET1GMIITXCLK  n/a            4.000         20.000      16.000     PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
Low Pulse Width   Slow    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X5Y165    i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X3Y169    i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X3Y169    i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X5Y165    i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X5Y165    i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X5Y165    i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
High Pulse Width  Slow    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         20.000      16.000     PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
High Pulse Width  Fast    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         20.000      16.000     PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
High Pulse Width  Slow    PS8/EMIOENET1GMIITXCLK  n/a            4.000         20.000      16.000     PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
High Pulse Width  Fast    PS8/EMIOENET1GMIITXCLK  n/a            4.000         20.000      16.000     PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
High Pulse Width  Fast    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X5Y165    i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X3Y169    i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X3Y169    i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X5Y165    i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X5Y165    i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X5Y165    i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_design_1_clk_wiz_0_0
  To Clock:  clk_out4_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       98.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE_DIV/I        n/a            1.071         100.000     98.929     BUFGCE_DIV_X0Y2  i_gmii2rgmii/i_rgmii_Div4/I
Min Period  n/a     MMCME4_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCM_X0Y0        design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  Clk2_5
  To Clock:  Clk2_5

Setup :            0  Failing Endpoints,  Worst Slack      396.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.617ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      196.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             396.346ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[3]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.079ns (8.307%)  route 0.872ns (91.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.734ns = ( 405.734 - 400.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.523ns (routing 0.704ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.639ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.500    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.652 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.789    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.881 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.965    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.057 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.523     5.580    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y165         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     5.659 r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/Q
                         net (fo=1, routed)           0.872     6.531    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[3]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[3]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948   402.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.962    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.094 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.128    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.207 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.279    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.358 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.376   405.734    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.236   405.498    
                         clock uncertainty           -0.124   405.374    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[3])
                                                     -2.497   402.877    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        402.877    
                         arrival time                          -6.531    
  -------------------------------------------------------------------
                         slack                                396.346    

Slack (MET) :             396.350ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[6]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.078ns (8.525%)  route 0.837ns (91.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.734ns = ( 405.734 - 400.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.523ns (routing 0.704ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.639ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.500    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.652 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.789    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.881 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.965    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.057 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.523     5.580    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y165         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     5.658 r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/Q
                         net (fo=1, routed)           0.837     6.495    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[6]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[6]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948   402.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.962    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.094 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.128    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.207 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.279    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.358 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.376   405.734    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.236   405.498    
                         clock uncertainty           -0.124   405.374    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[6])
                                                     -2.529   402.845    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        402.845    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                396.350    

Slack (MET) :             396.382ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[4]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.076ns (8.025%)  route 0.871ns (91.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.734ns = ( 405.734 - 400.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.523ns (routing 0.704ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.639ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.500    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.652 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.789    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.881 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.965    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.057 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.523     5.580    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y165         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     5.656 r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/Q
                         net (fo=1, routed)           0.871     6.527    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[4]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[4]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948   402.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.962    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.094 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.128    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.207 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.279    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.358 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.376   405.734    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.236   405.498    
                         clock uncertainty           -0.124   405.374    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[4])
                                                     -2.465   402.909    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        402.909    
                         arrival time                          -6.527    
  -------------------------------------------------------------------
                         slack                                396.382    

Slack (MET) :             396.417ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxDv_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXDV
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.076ns (7.787%)  route 0.900ns (92.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.734ns = ( 405.734 - 400.000 ) 
    Source Clock Delay      (SCD):    5.563ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.506ns (routing 0.704ns, distribution 0.802ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.639ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.500    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.652 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.789    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.881 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.965    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.057 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.506     5.563    i_gmii2rgmii/GMII_tx_clk
    SLICE_X8Y152         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y152         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.639 r  i_gmii2rgmii/Gmii_RxDv_sync_reg/Q
                         net (fo=3, routed)           0.900     6.539    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_dv
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXDV
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948   402.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.962    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.094 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.128    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.207 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.279    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.358 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.376   405.734    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.236   405.498    
                         clock uncertainty           -0.124   405.374    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXDV)
                                                     -2.418   402.956    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        402.956    
                         arrival time                          -6.539    
  -------------------------------------------------------------------
                         slack                                396.417    

Slack (MET) :             396.423ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[5]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.079ns (8.987%)  route 0.800ns (91.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.734ns = ( 405.734 - 400.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.523ns (routing 0.704ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.639ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.500    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.652 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.789    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.881 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.965    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.057 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.523     5.580    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y165         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     5.659 r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/Q
                         net (fo=1, routed)           0.800     6.459    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[5]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[5]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948   402.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.962    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.094 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.128    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.207 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.279    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.358 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.376   405.734    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.236   405.498    
                         clock uncertainty           -0.124   405.374    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[5])
                                                     -2.492   402.882    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        402.882    
                         arrival time                          -6.459    
  -------------------------------------------------------------------
                         slack                                396.423    

Slack (MET) :             396.434ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[7]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.079ns (8.927%)  route 0.806ns (91.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.734ns = ( 405.734 - 400.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.523ns (routing 0.704ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.639ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.500    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.652 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.789    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.881 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.965    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.057 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.523     5.580    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y165         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     5.659 r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/Q
                         net (fo=1, routed)           0.806     6.465    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[7]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[7]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948   402.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.962    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.094 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.128    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.207 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.279    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.358 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.376   405.734    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.236   405.498    
                         clock uncertainty           -0.124   405.374    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[7])
                                                     -2.475   402.899    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        402.899    
                         arrival time                          -6.465    
  -------------------------------------------------------------------
                         slack                                396.434    

Slack (MET) :             396.514ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxEr_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXER
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.079ns (8.325%)  route 0.870ns (91.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.734ns = ( 405.734 - 400.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.523ns (routing 0.704ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.639ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.500    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.652 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.789    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.881 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.965    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.057 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.523     5.580    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y165         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     5.659 r  i_gmii2rgmii/Gmii_RxEr_sync_reg/Q
                         net (fo=1, routed)           0.870     6.529    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_er
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXER
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948   402.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.962    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.094 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.128    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.207 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.279    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.358 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.376   405.734    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.236   405.498    
                         clock uncertainty           -0.124   405.374    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXER)
                                                     -2.331   403.043    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        403.043    
                         arrival time                          -6.529    
  -------------------------------------------------------------------
                         slack                                396.514    

Slack (MET) :             396.570ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[1]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.079ns (10.450%)  route 0.677ns (89.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.734ns = ( 405.734 - 400.000 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.528ns (routing 0.704ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.639ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.500    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.652 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.789    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.881 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.965    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.057 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.528     5.585    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y169         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y169         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.664 r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/Q
                         net (fo=1, routed)           0.677     6.341    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[1]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[1]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948   402.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.962    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.094 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.128    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.207 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.279    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.358 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.376   405.734    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.236   405.498    
                         clock uncertainty           -0.124   405.374    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[1])
                                                     -2.463   402.911    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        402.911    
                         arrival time                          -6.341    
  -------------------------------------------------------------------
                         slack                                396.570    

Slack (MET) :             396.577ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[2]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.081ns (11.142%)  route 0.646ns (88.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.734ns = ( 405.734 - 400.000 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.528ns (routing 0.704ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.639ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.500    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.652 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.789    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.881 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.965    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.057 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.528     5.585    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y169         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y169         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     5.666 r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/Q
                         net (fo=1, routed)           0.646     6.312    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[2]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[2]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948   402.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.962    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.094 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.128    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.207 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.279    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.358 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.376   405.734    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.236   405.498    
                         clock uncertainty           -0.124   405.374    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[2])
                                                     -2.485   402.889    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        402.889    
                         arrival time                          -6.312    
  -------------------------------------------------------------------
                         slack                                396.577    

Slack (MET) :             396.718ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[0]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.076ns (8.225%)  route 0.848ns (91.775%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.734ns = ( 405.734 - 400.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.523ns (routing 0.704ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.639ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.500    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.652 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.789    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.881 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.965    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.057 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.523     5.580    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y165         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.656 r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/Q
                         net (fo=1, routed)           0.848     6.504    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[0]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948   402.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.962    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.094 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.128    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.207 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.279    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.358 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.376   405.734    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.236   405.498    
                         clock uncertainty           -0.124   405.374    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[0])
                                                     -2.152   403.222    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        403.222    
                         arrival time                          -6.504    
  -------------------------------------------------------------------
                         slack                                396.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[0]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.038ns (7.851%)  route 0.446ns (92.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.294ns
    Source Clock Delay      (SCD):    3.396ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Net Delay (Source):      0.845ns (routing 0.387ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.679    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.768 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.398    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.450 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.499    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.551 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.845     3.396    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y165         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     3.434 r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/Q
                         net (fo=1, routed)           0.446     3.880    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[0]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.349    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.450 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.694     2.144    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.205 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.261    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.322 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.972     3.294    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.186     3.480    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[0])
                                                     -0.217     3.263    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.263    
                         arrival time                           3.880    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[2]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.040ns (10.471%)  route 0.342ns (89.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.294ns
    Source Clock Delay      (SCD):    3.400ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Net Delay (Source):      0.849ns (routing 0.387ns, distribution 0.462ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.679    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.768 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.398    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.450 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.499    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.551 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.849     3.400    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y169         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y169         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.440 r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/Q
                         net (fo=1, routed)           0.342     3.782    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[2]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[2]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.349    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.450 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.694     2.144    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.205 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.261    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.322 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.972     3.294    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.186     3.480    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[2])
                                                     -0.396     3.084    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.084    
                         arrival time                           3.782    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[1]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.039ns (9.799%)  route 0.359ns (90.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.294ns
    Source Clock Delay      (SCD):    3.400ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Net Delay (Source):      0.849ns (routing 0.387ns, distribution 0.462ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.679    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.768 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.398    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.450 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.499    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.551 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.849     3.400    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y169         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y169         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.439 r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/Q
                         net (fo=1, routed)           0.359     3.798    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[1]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[1]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.349    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.450 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.694     2.144    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.205 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.261    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.322 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.972     3.294    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.186     3.480    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[1])
                                                     -0.395     3.085    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.085    
                         arrival time                           3.798    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxEr_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXER
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.039ns (7.879%)  route 0.456ns (92.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.294ns
    Source Clock Delay      (SCD):    3.396ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Net Delay (Source):      0.845ns (routing 0.387ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.679    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.768 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.398    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.450 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.499    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.551 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.845     3.396    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y165         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     3.435 r  i_gmii2rgmii/Gmii_RxEr_sync_reg/Q
                         net (fo=1, routed)           0.456     3.891    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_er
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXER
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.349    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.450 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.694     2.144    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.205 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.261    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.322 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.972     3.294    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.186     3.480    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXER)
                                                     -0.306     3.174    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.174    
                         arrival time                           3.891    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[5]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.040ns (8.677%)  route 0.421ns (91.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.294ns
    Source Clock Delay      (SCD):    3.396ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Net Delay (Source):      0.845ns (routing 0.387ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.679    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.768 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.398    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.450 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.499    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.551 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.845     3.396    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y165         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     3.436 r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/Q
                         net (fo=1, routed)           0.421     3.857    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[5]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[5]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.349    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.450 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.694     2.144    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.205 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.261    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.322 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.972     3.294    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.186     3.480    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[5])
                                                     -0.414     3.066    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.066    
                         arrival time                           3.857    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[7]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.039ns (8.460%)  route 0.422ns (91.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.294ns
    Source Clock Delay      (SCD):    3.396ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Net Delay (Source):      0.845ns (routing 0.387ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.679    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.768 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.398    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.450 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.499    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.551 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.845     3.396    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y165         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     3.435 r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/Q
                         net (fo=1, routed)           0.422     3.857    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[7]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[7]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.349    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.450 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.694     2.144    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.205 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.261    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.322 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.972     3.294    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.186     3.480    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[7])
                                                     -0.417     3.063    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.063    
                         arrival time                           3.857    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[6]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.039ns (8.228%)  route 0.435ns (91.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.294ns
    Source Clock Delay      (SCD):    3.396ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Net Delay (Source):      0.845ns (routing 0.387ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.679    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.768 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.398    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.450 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.499    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.551 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.845     3.396    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y165         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     3.435 r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/Q
                         net (fo=1, routed)           0.435     3.870    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[6]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[6]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.349    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.450 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.694     2.144    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.205 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.261    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.322 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.972     3.294    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.186     3.480    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[6])
                                                     -0.412     3.068    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.068    
                         arrival time                           3.870    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxDv_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXDV
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.038ns (7.322%)  route 0.481ns (92.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.294ns
    Source Clock Delay      (SCD):    3.388ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Net Delay (Source):      0.837ns (routing 0.387ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.679    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.768 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.398    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.450 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.499    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.551 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.837     3.388    i_gmii2rgmii/GMII_tx_clk
    SLICE_X8Y152         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y152         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     3.426 r  i_gmii2rgmii/Gmii_RxDv_sync_reg/Q
                         net (fo=3, routed)           0.481     3.907    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_dv
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXDV
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.349    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.450 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.694     2.144    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.205 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.261    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.322 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.972     3.294    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.186     3.480    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXDV)
                                                     -0.385     3.095    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.095    
                         arrival time                           3.907    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[3]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.039ns (7.769%)  route 0.463ns (92.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.294ns
    Source Clock Delay      (SCD):    3.396ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Net Delay (Source):      0.845ns (routing 0.387ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.679    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.768 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.398    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.450 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.499    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.551 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.845     3.396    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y165         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.435 r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/Q
                         net (fo=1, routed)           0.463     3.898    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[3]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[3]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.349    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.450 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.694     2.144    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.205 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.261    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.322 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.972     3.294    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.186     3.480    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[3])
                                                     -0.399     3.081    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.081    
                         arrival time                           3.898    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[4]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.037ns (7.445%)  route 0.460ns (92.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.294ns
    Source Clock Delay      (SCD):    3.396ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Net Delay (Source):      0.845ns (routing 0.387ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.679    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.768 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.398    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.450 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.499    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.551 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.845     3.396    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y165         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     3.433 r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/Q
                         net (fo=1, routed)           0.460     3.893    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[4]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[4]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.349    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.450 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.694     2.144    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.205 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.261    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.322 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.972     3.294    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.186     3.480    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[4])
                                                     -0.438     3.042    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.042    
                         arrival time                           3.893    
  -------------------------------------------------------------------
                         slack                                  0.851    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk2_5
Waveform(ns):       { 0.000 200.000 }
Period(ns):         400.000
Sources:            { i_gmii2rgmii/i_rgmii_Div4/O }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PS8/EMIOENET1GMIIRXCLK  n/a            8.000         400.000     392.000    PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
Min Period        n/a     PS8/EMIOENET1GMIITXCLK  n/a            8.000         400.000     392.000    PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
Min Period        n/a     BUFGCTRL/I0             n/a            1.290         400.000     398.710    BUFGCTRL_X0Y12  i_gmii2rgmii/i_rgmii_mux0/I0
Min Period        n/a     BUFGCTRL/I0             n/a            1.290         400.000     398.710    BUFGCTRL_X0Y13  i_gmii2rgmii/i_rgmii_mux1/I0
Min Period        n/a     FDRE/C                  n/a            0.550         400.000     399.450    SLICE_X5Y165    i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
Min Period        n/a     FDRE/C                  n/a            0.550         400.000     399.450    SLICE_X3Y169    i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
Min Period        n/a     FDRE/C                  n/a            0.550         400.000     399.450    SLICE_X3Y169    i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
Min Period        n/a     FDRE/C                  n/a            0.550         400.000     399.450    SLICE_X5Y165    i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
Min Period        n/a     FDRE/C                  n/a            0.550         400.000     399.450    SLICE_X5Y165    i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
Min Period        n/a     FDRE/C                  n/a            0.550         400.000     399.450    SLICE_X5Y165    i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
Low Pulse Width   Slow    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         200.000     196.000    PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
Low Pulse Width   Slow    PS8/EMIOENET1GMIITXCLK  n/a            4.000         200.000     196.000    PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
Low Pulse Width   Fast    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         200.000     196.000    PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
Low Pulse Width   Fast    PS8/EMIOENET1GMIITXCLK  n/a            4.000         200.000     196.000    PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
Low Pulse Width   Slow    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X5Y165    i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X5Y165    i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X5Y165    i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X5Y165    i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X5Y165    i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X5Y165    i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
High Pulse Width  Fast    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         200.000     196.000    PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
High Pulse Width  Fast    PS8/EMIOENET1GMIITXCLK  n/a            4.000         200.000     196.000    PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
High Pulse Width  Slow    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         200.000     196.000    PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
High Pulse Width  Slow    PS8/EMIOENET1GMIITXCLK  n/a            4.000         200.000     196.000    PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
High Pulse Width  Slow    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X5Y165    i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X5Y165    i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X3Y169    i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X3Y169    i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X3Y169    i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X3Y169    i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       14.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.322ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_mux/inst/mux_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.452ns (14.259%)  route 2.718ns (85.741%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -7.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    7.273ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.347ns (routing 0.171ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.598     5.898    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.926 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         1.347     7.273    design_1_i/debug_bridge_0/U0/bs_mux/inst/mux_ctrl_tck
    SLICE_X50Y159        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_mux/inst/mux_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y159        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     7.352 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/mux_i_reg/Q
                         net (fo=17, routed)          1.461     8.813    design_1_i/debug_bridge_0/U0/bs_mux/inst/mux
    SLICE_X50Y166        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     8.864 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_en_INST_0/O
                         net (fo=4, routed)           0.092     8.956    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscanid_en
    SLICE_X50Y168        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.035     8.991 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=2, routed)           0.089     9.080    design_1_i/debug_bridge_0/U0/bs_mux/inst/tdo
    SLICE_X50Y168        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     9.169 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/prim_tdo_INST_0/O
                         net (fo=1, routed)           0.207     9.376    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/m_bscan_tdo[1]
    SLICE_X50Y160        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099     9.475 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_3/O
                         net (fo=2, routed)           0.209     9.684    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_3_n_0
    SLICE_X49Y155        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     9.783 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.660    10.443    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -10.443    
  -------------------------------------------------------------------
                         slack                                 14.322    

Slack (MET) :             20.092ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.463ns  (logic 5.472ns (73.322%)  route 1.991ns (26.678%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 52.765 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.169ns (routing 0.155ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    30.100 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=36, routed)          0.897    30.997    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X49Y155        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050    31.047 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/O
                         net (fo=36, routed)          0.376    31.423    design_1_i/debug_bridge_0/U0/bs_mux/inst/prim_bscanid_en
    SLICE_X50Y166        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099    31.522 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_en_INST_0/O
                         net (fo=4, routed)           0.092    31.614    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscanid_en
    SLICE_X50Y168        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.035    31.649 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=2, routed)           0.089    31.738    design_1_i/debug_bridge_0/U0/bs_mux/inst/tdo
    SLICE_X50Y168        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089    31.827 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/prim_tdo_INST_0/O
                         net (fo=1, routed)           0.207    32.034    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/m_bscan_tdo[1]
    SLICE_X50Y160        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099    32.133 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_3/O
                         net (fo=2, routed)           0.330    32.463    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_3_n_0
    SLICE_X49Y154        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.107    51.572    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.596 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         1.169    52.765    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y154        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C
                         clock pessimism              0.000    52.765    
                         clock uncertainty           -0.235    52.530    
    SLICE_X49Y154        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    52.555    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]
  -------------------------------------------------------------------
                         required time                         52.555    
                         arrival time                         -32.463    
  -------------------------------------------------------------------
                         slack                                 20.092    

Slack (MET) :             20.367ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.086ns  (logic 5.190ns (73.243%)  route 1.896ns (26.757%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 52.762 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.166ns (routing 0.155ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    30.100 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=36, routed)          1.202    31.302    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X48Y151        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090    31.392 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.694    32.086    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X50Y154        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.107    51.572    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.596 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         1.166    52.762    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y154        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/C
                         clock pessimism              0.000    52.762    
                         clock uncertainty           -0.235    52.527    
    SLICE_X50Y154        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.074    52.453    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                         52.453    
                         arrival time                         -32.086    
  -------------------------------------------------------------------
                         slack                                 20.367    

Slack (MET) :             20.434ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.353ns  (logic 5.153ns (81.111%)  route 1.200ns (18.889%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.066ns = ( 52.066 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.749ns (routing 0.096ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    30.100 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=36, routed)          0.825    30.925    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X48Y151        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.053    30.978 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.375    31.353    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X49Y154        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835    51.300    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.317 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.749    52.066    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y154        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[30]/C
                         clock pessimism              0.000    52.066    
                         clock uncertainty           -0.235    51.831    
    SLICE_X49Y154        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.044    51.787    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[30]
  -------------------------------------------------------------------
                         required time                         51.787    
                         arrival time                         -31.353    
  -------------------------------------------------------------------
                         slack                                 20.434    

Slack (MET) :             20.434ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.353ns  (logic 5.153ns (81.111%)  route 1.200ns (18.889%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.066ns = ( 52.066 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.749ns (routing 0.096ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    30.100 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=36, routed)          0.825    30.925    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X48Y151        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.053    30.978 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.375    31.353    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X49Y154        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835    51.300    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.317 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.749    52.066    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y154        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C
                         clock pessimism              0.000    52.066    
                         clock uncertainty           -0.235    51.831    
    SLICE_X49Y154        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.044    51.787    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]
  -------------------------------------------------------------------
                         required time                         51.787    
                         arrival time                         -31.353    
  -------------------------------------------------------------------
                         slack                                 20.434    

Slack (MET) :             20.454ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.333ns  (logic 5.153ns (81.367%)  route 1.180ns (18.633%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.066ns = ( 52.066 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.749ns (routing 0.096ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    30.100 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=36, routed)          0.825    30.925    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X48Y151        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.053    30.978 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.355    31.333    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X50Y152        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835    51.300    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.317 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.749    52.066    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y152        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/C
                         clock pessimism              0.000    52.066    
                         clock uncertainty           -0.235    51.831    
    SLICE_X50Y152        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.044    51.787    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]
  -------------------------------------------------------------------
                         required time                         51.787    
                         arrival time                         -31.333    
  -------------------------------------------------------------------
                         slack                                 20.454    

Slack (MET) :             20.454ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.333ns  (logic 5.153ns (81.367%)  route 1.180ns (18.633%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.066ns = ( 52.066 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.749ns (routing 0.096ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    30.100 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=36, routed)          0.825    30.925    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X48Y151        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.053    30.978 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.355    31.333    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X50Y152        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835    51.300    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.317 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.749    52.066    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y152        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]/C
                         clock pessimism              0.000    52.066    
                         clock uncertainty           -0.235    51.831    
    SLICE_X50Y152        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.044    51.787    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]
  -------------------------------------------------------------------
                         required time                         51.787    
                         arrival time                         -31.333    
  -------------------------------------------------------------------
                         slack                                 20.454    

Slack (MET) :             20.454ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.333ns  (logic 5.153ns (81.367%)  route 1.180ns (18.633%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.066ns = ( 52.066 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.749ns (routing 0.096ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    30.100 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=36, routed)          0.825    30.925    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X48Y151        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.053    30.978 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.355    31.333    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X50Y152        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835    51.300    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.317 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.749    52.066    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y152        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[12]/C
                         clock pessimism              0.000    52.066    
                         clock uncertainty           -0.235    51.831    
    SLICE_X50Y152        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.044    51.787    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[12]
  -------------------------------------------------------------------
                         required time                         51.787    
                         arrival time                         -31.333    
  -------------------------------------------------------------------
                         slack                                 20.454    

Slack (MET) :             20.459ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.326ns  (logic 5.153ns (81.457%)  route 1.173ns (18.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 52.064 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.747ns (routing 0.096ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    30.100 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=36, routed)          0.825    30.925    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X48Y151        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.053    30.978 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.348    31.326    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X49Y151        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835    51.300    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.317 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.747    52.064    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y151        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[16]/C
                         clock pessimism              0.000    52.064    
                         clock uncertainty           -0.235    51.829    
    SLICE_X49Y151        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.044    51.785    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[16]
  -------------------------------------------------------------------
                         required time                         51.785    
                         arrival time                         -31.326    
  -------------------------------------------------------------------
                         slack                                 20.459    

Slack (MET) :             20.459ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.326ns  (logic 5.153ns (81.457%)  route 1.173ns (18.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 52.064 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.747ns (routing 0.096ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    30.100 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=36, routed)          0.825    30.925    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X48Y151        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.053    30.978 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.348    31.326    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X49Y151        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835    51.300    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.317 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.747    52.064    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y151        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/C
                         clock pessimism              0.000    52.064    
                         clock uncertainty           -0.235    51.829    
    SLICE_X49Y151        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.044    51.785    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]
  -------------------------------------------------------------------
                         required time                         51.785    
                         arrival time                         -31.326    
  -------------------------------------------------------------------
                         slack                                 20.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.284ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    4.210ns
  Clock Net Delay (Source):      0.751ns (routing 0.096ns, distribution 0.655ns)
  Clock Net Delay (Destination): 0.856ns (routing 0.108ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     1.300    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.317 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.751     2.068    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y153        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.107 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[11]/Q
                         net (fo=2, routed)           0.037     2.144    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[11]
    SLICE_X49Y153        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.109     5.409    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.428 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.856     6.284    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y153        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[10]/C
                         clock pessimism             -4.210     2.074    
    SLICE_X49Y153        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.121    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.265ns
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    4.207ns
  Clock Net Delay (Source):      0.735ns (routing 0.096ns, distribution 0.639ns)
  Clock Net Delay (Destination): 0.837ns (routing 0.108ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     1.300    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.317 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.735     2.052    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y154        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y154        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.091 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]/Q
                         net (fo=2, routed)           0.037     2.128    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[25]
    SLICE_X48Y154        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.109     5.409    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.428 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.837     6.265    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y154        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]/C
                         clock pessimism             -4.207     2.058    
    SLICE_X48Y154        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.105    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.040ns (40.000%)  route 0.060ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.264ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    4.196ns
  Clock Net Delay (Source):      0.732ns (routing 0.096ns, distribution 0.636ns)
  Clock Net Delay (Destination): 0.836ns (routing 0.108ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     1.300    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.317 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.732     2.049    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y154        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y154        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.089 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]/Q
                         net (fo=2, routed)           0.060     2.149    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[22]
    SLICE_X48Y152        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.109     5.409    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.428 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.836     6.264    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y152        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[21]/C
                         clock pessimism             -4.196     2.068    
    SLICE_X48Y152        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.115    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.059ns (42.446%)  route 0.080ns (57.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.289ns
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    4.474ns
  Clock Net Delay (Source):      1.181ns (routing 0.155ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.363ns (routing 0.171ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.107     1.572    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.596 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         1.181     2.777    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y155        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y155        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     2.836 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/Q
                         net (fo=2, routed)           0.080     2.916    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_temp[4]
    SLICE_X51Y155        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.598     5.898    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.926 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         1.363     7.289    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y155        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                         clock pessimism             -4.474     2.815    
    SLICE_X51Y155        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.875    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.875    
                         arrival time                           2.916    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.291ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    4.210ns
  Clock Net Delay (Source):      0.758ns (routing 0.096ns, distribution 0.662ns)
  Clock Net Delay (Destination): 0.863ns (routing 0.108ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     1.300    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.317 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.758     2.075    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y155        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y155        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.114 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/Q
                         net (fo=4, routed)           0.025     2.139    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[3]
    SLICE_X50Y155        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     2.154 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[3]_i_1/O
                         net (fo=1, routed)           0.015     2.169    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[3]_i_1_n_0
    SLICE_X50Y155        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.109     5.409    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.428 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.863     6.291    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y155        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/C
                         clock pessimism             -4.210     2.081    
    SLICE_X50Y155        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.127    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.792%)  route 0.067ns (63.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.295ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    4.203ns
  Clock Net Delay (Source):      0.758ns (routing 0.096ns, distribution 0.662ns)
  Clock Net Delay (Destination): 0.867ns (routing 0.108ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     1.300    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.317 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.758     2.075    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y155        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y155        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.114 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/Q
                         net (fo=2, routed)           0.067     2.181    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_temp[2]
    SLICE_X51Y155        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.109     5.409    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.428 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.867     6.295    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y155        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                         clock pessimism             -4.203     2.092    
    SLICE_X51Y155        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.138    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.053ns (55.789%)  route 0.042ns (44.211%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.284ns
    Source Clock Delay      (SCD):    2.069ns
    Clock Pessimism Removal (CPR):    4.209ns
  Clock Net Delay (Source):      0.752ns (routing 0.096ns, distribution 0.656ns)
  Clock Net Delay (Destination): 0.856ns (routing 0.108ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     1.300    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.317 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.752     2.069    design_1_i/debug_bridge_0/U0/bs_mux/inst/mux_ctrl_tck
    SLICE_X49Y159        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y159        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.108 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[18]/Q
                         net (fo=2, routed)           0.026     2.134    design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid[18]
    SLICE_X49Y159        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     2.148 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid[17]_i_1/O
                         net (fo=1, routed)           0.016     2.164    design_1_i/debug_bridge_0/U0/bs_mux/inst/p_1_in[17]
    SLICE_X49Y159        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.109     5.409    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.428 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.856     6.284    design_1_i/debug_bridge_0/U0/bs_mux/inst/mux_ctrl_tck
    SLICE_X49Y159        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[17]/C
                         clock pessimism             -4.209     2.075    
    SLICE_X49Y159        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.121    design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.053ns (55.789%)  route 0.042ns (44.211%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.264ns
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    4.207ns
  Clock Net Delay (Source):      0.734ns (routing 0.096ns, distribution 0.638ns)
  Clock Net Delay (Destination): 0.836ns (routing 0.108ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     1.300    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.317 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.734     2.051    design_1_i/debug_bridge_0/U0/bs_mux/inst/mux_ctrl_tck
    SLICE_X47Y160        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y160        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.090 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[29]/Q
                         net (fo=2, routed)           0.026     2.116    design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid[29]
    SLICE_X47Y160        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     2.130 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid[28]_i_1/O
                         net (fo=1, routed)           0.016     2.146    design_1_i/debug_bridge_0/U0/bs_mux/inst/p_1_in[28]
    SLICE_X47Y160        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.109     5.409    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.428 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.836     6.264    design_1_i/debug_bridge_0/U0/bs_mux/inst/mux_ctrl_tck
    SLICE_X47Y160        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[28]/C
                         clock pessimism             -4.207     2.057    
    SLICE_X47Y160        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.103    design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.284ns
    Source Clock Delay      (SCD):    2.069ns
    Clock Pessimism Removal (CPR):    4.209ns
  Clock Net Delay (Source):      0.752ns (routing 0.096ns, distribution 0.656ns)
  Clock Net Delay (Destination): 0.856ns (routing 0.108ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     1.300    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.317 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.752     2.069    design_1_i/debug_bridge_0/U0/bs_mux/inst/mux_ctrl_tck
    SLICE_X49Y159        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y159        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.108 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[18]/Q
                         net (fo=2, routed)           0.026     2.134    design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid[18]
    SLICE_X49Y159        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     2.148 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid[18]_i_1/O
                         net (fo=1, routed)           0.017     2.165    design_1_i/debug_bridge_0/U0/bs_mux/inst/p_1_in[18]
    SLICE_X49Y159        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.109     5.409    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.428 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.856     6.284    design_1_i/debug_bridge_0/U0/bs_mux/inst/mux_ctrl_tck
    SLICE_X49Y159        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[18]/C
                         clock pessimism             -4.209     2.075    
    SLICE_X49Y159        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.121    design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.269ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    4.208ns
  Clock Net Delay (Source):      0.738ns (routing 0.096ns, distribution 0.642ns)
  Clock Net Delay (Destination): 0.841ns (routing 0.108ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     1.300    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.317 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.738     2.055    design_1_i/debug_bridge_0/U0/bs_mux/inst/mux_ctrl_tck
    SLICE_X48Y159        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y159        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.094 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[13]/Q
                         net (fo=2, routed)           0.025     2.119    design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid[13]
    SLICE_X48Y159        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     2.134 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid[13]_i_1/O
                         net (fo=1, routed)           0.017     2.151    design_1_i/debug_bridge_0/U0/bs_mux/inst/p_1_in[13]
    SLICE_X48Y159        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.109     5.409    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.428 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.841     6.269    design_1_i/debug_bridge_0/U0/bs_mux/inst/mux_ctrl_tck
    SLICE_X48Y159        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[13]/C
                         clock pessimism             -4.208     2.061    
    SLICE_X48Y159        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.107    design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I     n/a            1.290         50.000      48.710     BUFGCE_X0Y38   design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     BUFGCTRL/I1  n/a            1.290         50.000      48.710     BUFGCTRL_X0Y6  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/I1
Min Period        n/a     FDRE/C       n/a            0.550         50.000      49.450     SLICE_X51Y155  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
Min Period        n/a     FDRE/C       n/a            0.550         50.000      49.450     SLICE_X51Y155  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
Min Period        n/a     FDRE/C       n/a            0.550         50.000      49.450     SLICE_X51Y155  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
Min Period        n/a     FDRE/C       n/a            0.550         50.000      49.450     SLICE_X51Y155  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
Min Period        n/a     FDRE/C       n/a            0.550         50.000      49.450     SLICE_X51Y155  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
Min Period        n/a     FDRE/C       n/a            0.550         50.000      49.450     SLICE_X51Y155  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
Min Period        n/a     FDRE/C       n/a            0.550         50.000      49.450     SLICE_X51Y155  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
Min Period        n/a     FDRE/C       n/a            0.550         50.000      49.450     SLICE_X51Y155  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X50Y152  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X50Y152  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X50Y152  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X49Y151  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[16]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X49Y151  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X49Y151  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[18]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X49Y151  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[19]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X48Y151  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X48Y151  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[21]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X48Y153  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[24]/C
High Pulse Width  Slow    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X51Y155  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X51Y155  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X51Y155  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X51Y155  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X51Y155  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
High Pulse Width  Slow    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X51Y155  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
High Pulse Width  Slow    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X50Y155  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X50Y155  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
High Pulse Width  Slow    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X48Y151  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]/C
High Pulse Width  Slow    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X48Y151  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  mdio1_mdc_clock
  To Clock:  mdio1_mdc_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mdio1_mdc_clock
Waveform(ns):       { 0.000 240.002 }
Period(ns):         480.004
Sources:            { design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1MDIOMDC }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PS8/EMIOENET1MDIOMDC  n/a            400.000       480.004     80.004     PS8_X0Y0  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1MDIOMDC
Low Pulse Width   Slow    PS8/EMIOENET1MDIOMDC  n/a            200.000       240.002     40.002     PS8_X0Y0  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1MDIOMDC
Low Pulse Width   Fast    PS8/EMIOENET1MDIOMDC  n/a            200.000       240.002     40.002     PS8_X0Y0  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1MDIOMDC
High Pulse Width  Slow    PS8/EMIOENET1MDIOMDC  n/a            200.000       240.002     40.002     PS8_X0Y0  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1MDIOMDC
High Pulse Width  Fast    PS8/EMIOENET1MDIOMDC  n/a            200.000       240.002     40.002     PS8_X0Y0  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1MDIOMDC



---------------------------------------------------------------------------------------------------
From Clock:  RGMII_RX_CLK_VIRT
  To Clock:  RGMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.491ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (required time - arrival time)
  Source:                 ETH1_RXCTL
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_rxctl/D
                            (rising edge-triggered cell IDDRE1 clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 1.018ns (90.971%)  route 0.101ns (9.029%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns = ( 4.376 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.168ns (routing 0.462ns, distribution 0.706ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    F10                                               0.000     0.500 r  ETH1_RXCTL (IN)
                         net (fo=0)                   0.000     0.500    ETH1_RXCTL_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.018     1.518 r  ETH1_RXCTL_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.518    ETH1_RXCTL_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.518 r  ETH1_RXCTL_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.101     1.619    i_gmii2rgmii/RGMII_rxctl
    HDIOLOGIC_S_X0Y28    IDDRE1                                       r  i_gmii2rgmii/i_rgmii_rxctl/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.168     4.376    i_gmii2rgmii/RGMII_rxclk_buf
    HDIOLOGIC_S_X0Y28    IDDRE1                                       f  i_gmii2rgmii/i_rgmii_rxctl/CB  (IS_INVERTED)
                         clock pessimism              0.000     4.376    
                         clock uncertainty           -0.025     4.351    
    HDIOLOGIC_S_X0Y28    IDDRE1 (Setup_IDDR_HDIOLOGIC_S_CB_D)
                                                     -2.668     1.683    i_gmii2rgmii/i_rgmii_rxctl
  -------------------------------------------------------------------
                         required time                          1.683    
                         arrival time                          -1.619    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 ETH1_RXD[1]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/D
                            (rising edge-triggered cell IDDRE1 clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 1.020ns (90.991%)  route 0.101ns (9.009%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.388ns = ( 4.388 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.180ns (routing 0.462ns, distribution 0.718ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    J10                                               0.000     0.500 r  ETH1_RXD[1] (IN)
                         net (fo=0)                   0.000     0.500    ETH1_RXD_IBUF[1]_inst/I
    J10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.020     1.520 r  ETH1_RXD_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.520    ETH1_RXD_IBUF[1]_inst/OUT
    J10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.520 r  ETH1_RXD_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.101     1.621    i_gmii2rgmii/RGMII_rxd[1]
    HDIOLOGIC_S_X0Y24    IDDRE1                                       r  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.180     4.388    i_gmii2rgmii/RGMII_rxclk_buf
    HDIOLOGIC_S_X0Y24    IDDRE1                                       f  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/CB  (IS_INVERTED)
                         clock pessimism              0.000     4.388    
                         clock uncertainty           -0.025     4.363    
    HDIOLOGIC_S_X0Y24    IDDRE1 (Setup_IDDR_HDIOLOGIC_S_CB_D)
                                                     -2.668     1.695    i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd
  -------------------------------------------------------------------
                         required time                          1.695    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 ETH1_RXD[2]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/D
                            (rising edge-triggered cell IDDRE1 clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 1.019ns (90.983%)  route 0.101ns (9.017%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.388ns = ( 4.388 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.180ns (routing 0.462ns, distribution 0.718ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    K13                                               0.000     0.500 r  ETH1_RXD[2] (IN)
                         net (fo=0)                   0.000     0.500    ETH1_RXD_IBUF[2]_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.519 r  ETH1_RXD_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.519    ETH1_RXD_IBUF[2]_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.519 r  ETH1_RXD_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.101     1.620    i_gmii2rgmii/RGMII_rxd[2]
    HDIOLOGIC_M_X0Y25    IDDRE1                                       r  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.180     4.388    i_gmii2rgmii/RGMII_rxclk_buf
    HDIOLOGIC_M_X0Y25    IDDRE1                                       f  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/CB  (IS_INVERTED)
                         clock pessimism              0.000     4.388    
                         clock uncertainty           -0.025     4.363    
    HDIOLOGIC_M_X0Y25    IDDRE1 (Setup_IDDR_HDIOLOGIC_M_CB_D)
                                                     -2.666     1.697    i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd
  -------------------------------------------------------------------
                         required time                          1.697    
                         arrival time                          -1.620    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 ETH1_RXD[0]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/D
                            (rising edge-triggered cell IDDRE1 clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 1.011ns (90.918%)  route 0.101ns (9.082%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.388ns = ( 4.388 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.180ns (routing 0.462ns, distribution 0.718ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    J11                                               0.000     0.500 r  ETH1_RXD[0] (IN)
                         net (fo=0)                   0.000     0.500    ETH1_RXD_IBUF[0]_inst/I
    J11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.011     1.511 r  ETH1_RXD_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.511    ETH1_RXD_IBUF[0]_inst/OUT
    J11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.511 r  ETH1_RXD_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.101     1.612    i_gmii2rgmii/RGMII_rxd[0]
    HDIOLOGIC_M_X0Y24    IDDRE1                                       r  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.180     4.388    i_gmii2rgmii/RGMII_rxclk_buf
    HDIOLOGIC_M_X0Y24    IDDRE1                                       f  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/CB  (IS_INVERTED)
                         clock pessimism              0.000     4.388    
                         clock uncertainty           -0.025     4.363    
    HDIOLOGIC_M_X0Y24    IDDRE1 (Setup_IDDR_HDIOLOGIC_M_CB_D)
                                                     -2.666     1.697    i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd
  -------------------------------------------------------------------
                         required time                          1.697    
                         arrival time                          -1.612    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 ETH1_RXD[3]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/D
                            (rising edge-triggered cell IDDRE1 clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 1.008ns (90.893%)  route 0.101ns (9.107%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.387ns = ( 4.387 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.179ns (routing 0.462ns, distribution 0.717ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    K12                                               0.000     0.500 r  ETH1_RXD[3] (IN)
                         net (fo=0)                   0.000     0.500    ETH1_RXD_IBUF[3]_inst/I
    K12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.008     1.508 r  ETH1_RXD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.508    ETH1_RXD_IBUF[3]_inst/OUT
    K12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.508 r  ETH1_RXD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.101     1.609    i_gmii2rgmii/RGMII_rxd[3]
    HDIOLOGIC_S_X0Y25    IDDRE1                                       r  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.179     4.387    i_gmii2rgmii/RGMII_rxclk_buf
    HDIOLOGIC_S_X0Y25    IDDRE1                                       f  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/CB  (IS_INVERTED)
                         clock pessimism              0.000     4.387    
                         clock uncertainty           -0.025     4.362    
    HDIOLOGIC_S_X0Y25    IDDRE1 (Setup_IDDR_HDIOLOGIC_S_CB_D)
                                                     -2.668     1.694    i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd
  -------------------------------------------------------------------
                         required time                          1.694    
                         arrival time                          -1.609    
  -------------------------------------------------------------------
                         slack                                  0.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 ETH1_RXD[0]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/D
                            (rising edge-triggered cell IDDRE1 clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT fall@4.000ns)
  Data Path Delay:        0.554ns  (logic 0.504ns (90.976%)  route 0.050ns (9.024%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        3.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.422ns = ( 5.422 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.360ns (routing 0.509ns, distribution 0.851ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -0.500     3.500    
    J11                                               0.000     3.500 r  ETH1_RXD[0] (IN)
                         net (fo=0)                   0.000     3.500    ETH1_RXD_IBUF[0]_inst/I
    J11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.504     4.004 r  ETH1_RXD_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.004    ETH1_RXD_IBUF[0]_inst/OUT
    J11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.004 r  ETH1_RXD_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.050     4.054    i_gmii2rgmii/RGMII_rxd[0]
    HDIOLOGIC_M_X0Y24    IDDRE1                                       r  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.360     5.422    i_gmii2rgmii/RGMII_rxclk_buf
    HDIOLOGIC_M_X0Y24    IDDRE1                                       r  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/C
                         clock pessimism              0.000     5.422    
                         clock uncertainty            0.025     5.447    
    HDIOLOGIC_M_X0Y24    IDDRE1 (Hold_IDDR_HDIOLOGIC_M_C_D)
                                                     -1.884     3.563    i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd
  -------------------------------------------------------------------
                         required time                         -3.563    
                         arrival time                           4.054    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 ETH1_RXD[3]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/D
                            (rising edge-triggered cell IDDRE1 clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK_VIRT rise@8.000ns)
  Data Path Delay:        0.551ns  (logic 0.501ns (90.927%)  route 0.050ns (9.073%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        3.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.421ns = ( 9.421 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.359ns (routing 0.509ns, distribution 0.850ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         input delay                 -0.500     7.500    
    K12                                               0.000     7.500 r  ETH1_RXD[3] (IN)
                         net (fo=0)                   0.000     7.500    ETH1_RXD_IBUF[3]_inst/I
    K12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.501     8.001 r  ETH1_RXD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.001    ETH1_RXD_IBUF[3]_inst/OUT
    K12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     8.001 r  ETH1_RXD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.050     8.051    i_gmii2rgmii/RGMII_rxd[3]
    HDIOLOGIC_S_X0Y25    IDDRE1                                       r  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     8.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     8.062 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.359     9.421    i_gmii2rgmii/RGMII_rxclk_buf
    HDIOLOGIC_S_X0Y25    IDDRE1                                       f  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/C
                         clock pessimism              0.000     9.421    
                         clock uncertainty            0.025     9.446    
    HDIOLOGIC_S_X0Y25    IDDRE1 (Hold_IDDR_HDIOLOGIC_S_C_D)
                                                     -1.890     7.556    i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd
  -------------------------------------------------------------------
                         required time                         -7.556    
                         arrival time                           8.051    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 ETH1_RXD[2]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/D
                            (rising edge-triggered cell IDDRE1 clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT fall@4.000ns)
  Data Path Delay:        0.562ns  (logic 0.512ns (91.105%)  route 0.050ns (8.895%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        3.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.422ns = ( 5.422 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.360ns (routing 0.509ns, distribution 0.851ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -0.500     3.500    
    K13                                               0.000     3.500 r  ETH1_RXD[2] (IN)
                         net (fo=0)                   0.000     3.500    ETH1_RXD_IBUF[2]_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.512     4.012 r  ETH1_RXD_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.012    ETH1_RXD_IBUF[2]_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.012 r  ETH1_RXD_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.050     4.062    i_gmii2rgmii/RGMII_rxd[2]
    HDIOLOGIC_M_X0Y25    IDDRE1                                       r  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.360     5.422    i_gmii2rgmii/RGMII_rxclk_buf
    HDIOLOGIC_M_X0Y25    IDDRE1                                       r  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/C
                         clock pessimism              0.000     5.422    
                         clock uncertainty            0.025     5.447    
    HDIOLOGIC_M_X0Y25    IDDRE1 (Hold_IDDR_HDIOLOGIC_M_C_D)
                                                     -1.884     3.563    i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd
  -------------------------------------------------------------------
                         required time                         -3.563    
                         arrival time                           4.062    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 ETH1_RXD[1]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/D
                            (rising edge-triggered cell IDDRE1 clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK_VIRT rise@8.000ns)
  Data Path Delay:        0.563ns  (logic 0.513ns (91.120%)  route 0.050ns (8.880%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        3.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.422ns = ( 9.422 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.360ns (routing 0.509ns, distribution 0.851ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         input delay                 -0.500     7.500    
    J10                                               0.000     7.500 r  ETH1_RXD[1] (IN)
                         net (fo=0)                   0.000     7.500    ETH1_RXD_IBUF[1]_inst/I
    J10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.513     8.013 r  ETH1_RXD_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.013    ETH1_RXD_IBUF[1]_inst/OUT
    J10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     8.013 r  ETH1_RXD_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.050     8.063    i_gmii2rgmii/RGMII_rxd[1]
    HDIOLOGIC_S_X0Y24    IDDRE1                                       r  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     8.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     8.062 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.360     9.422    i_gmii2rgmii/RGMII_rxclk_buf
    HDIOLOGIC_S_X0Y24    IDDRE1                                       f  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/C
                         clock pessimism              0.000     9.422    
                         clock uncertainty            0.025     9.447    
    HDIOLOGIC_S_X0Y24    IDDRE1 (Hold_IDDR_HDIOLOGIC_S_C_D)
                                                     -1.890     7.557    i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd
  -------------------------------------------------------------------
                         required time                         -7.557    
                         arrival time                           8.063    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 ETH1_RXCTL
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_rxctl/D
                            (rising edge-triggered cell IDDRE1 clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK_VIRT rise@8.000ns)
  Data Path Delay:        0.561ns  (logic 0.511ns (91.081%)  route 0.050ns (8.919%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        3.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns = ( 9.409 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.347ns (routing 0.509ns, distribution 0.838ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         input delay                 -0.500     7.500    
    F10                                               0.000     7.500 r  ETH1_RXCTL (IN)
                         net (fo=0)                   0.000     7.500    ETH1_RXCTL_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.511     8.011 r  ETH1_RXCTL_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.011    ETH1_RXCTL_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     8.011 r  ETH1_RXCTL_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.050     8.061    i_gmii2rgmii/RGMII_rxctl
    HDIOLOGIC_S_X0Y28    IDDRE1                                       r  i_gmii2rgmii/i_rgmii_rxctl/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     8.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     8.062 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.347     9.409    i_gmii2rgmii/RGMII_rxclk_buf
    HDIOLOGIC_S_X0Y28    IDDRE1                                       f  i_gmii2rgmii/i_rgmii_rxctl/C
                         clock pessimism              0.000     9.409    
                         clock uncertainty            0.025     9.434    
    HDIOLOGIC_S_X0Y28    IDDRE1 (Hold_IDDR_HDIOLOGIC_S_C_D)
                                                     -1.890     7.544    i_gmii2rgmii/i_rgmii_rxctl
  -------------------------------------------------------------------
                         required time                         -7.544    
                         arrival time                           8.061    
  -------------------------------------------------------------------
                         slack                                  0.516    





---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        9.095ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.095ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.053ns (7.771%)  route 0.629ns (92.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 11.514 - 10.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.542ns (routing 0.709ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.639ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.542     1.741    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.820 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.571     2.391    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck
    SLICE_X21Y177        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     2.444 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_i_1/O
                         net (fo=1, routed)           0.058     2.502    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_i_1_n_0
    SLICE_X21Y177        FDRE                                         r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        1.354    11.514    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE                                         r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
                         clock pessimism              0.218    11.732    
                         clock uncertainty           -0.160    11.572    
    SLICE_X21Y177        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.597    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg
  -------------------------------------------------------------------
                         required time                         11.597    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                  9.095    

Slack (MET) :             37.984ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[11][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        2.041ns  (logic 0.221ns (10.828%)  route 1.820ns (89.172%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y172                                     0.000     0.000 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X52Y172        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           1.337     1.418    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X19Y175        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     1.468 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.432     1.900    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X15Y173        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     1.990 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[11][0]_i_1/O
                         net (fo=1, routed)           0.051     2.041    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[11][0]_i_1_n_0
    SLICE_X15Y173        FDRE                                         r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[11][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X15Y173        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    40.025    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[11][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -2.041    
  -------------------------------------------------------------------
                         slack                                 37.984    

Slack (MET) :             37.988ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[12][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        2.037ns  (logic 0.220ns (10.800%)  route 1.817ns (89.200%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y172                                     0.000     0.000 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X52Y172        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           1.337     1.418    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X19Y175        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     1.468 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.432     1.900    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X15Y173        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     1.989 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[12][0]_i_1/O
                         net (fo=1, routed)           0.048     2.037    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[12][0]_i_1_n_0
    SLICE_X15Y173        FDRE                                         r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X15Y173        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    40.025    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[12][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -2.037    
  -------------------------------------------------------------------
                         slack                                 37.988    

Slack (MET) :             37.996ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[13][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        2.029ns  (logic 0.220ns (10.843%)  route 1.809ns (89.157%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y172                                     0.000     0.000 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X52Y172        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           1.337     1.418    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X19Y175        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     1.468 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.423     1.891    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X15Y173        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     1.980 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[13][0]_i_1/O
                         net (fo=1, routed)           0.049     2.029    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[13][0]_i_1_n_0
    SLICE_X15Y173        FDRE                                         r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[13][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X15Y173        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    40.025    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[13][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -2.029    
  -------------------------------------------------------------------
                         slack                                 37.996    

Slack (MET) :             38.037ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[25][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.988ns  (logic 0.230ns (11.569%)  route 1.758ns (88.431%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y172                                     0.000     0.000 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X52Y172        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           1.337     1.418    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X19Y175        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     1.468 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.349     1.817    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X17Y177        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     1.916 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[25][0]_i_1/O
                         net (fo=1, routed)           0.072     1.988    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[25][0]_i_1_n_0
    SLICE_X17Y177        FDRE                                         r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[25][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X17Y177        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[25][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.988    
  -------------------------------------------------------------------
                         slack                                 38.037    

Slack (MET) :             38.040ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[14][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.985ns  (logic 0.167ns (8.413%)  route 1.818ns (91.587%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y172                                     0.000     0.000 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X52Y172        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           1.337     1.418    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X19Y175        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     1.468 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.430     1.898    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X15Y174        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     1.934 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[14][0]_i_1/O
                         net (fo=1, routed)           0.051     1.985    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[14][0]_i_1_n_0
    SLICE_X15Y174        FDRE                                         r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[14][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X15Y174        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    40.025    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[14][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.985    
  -------------------------------------------------------------------
                         slack                                 38.040    

Slack (MET) :             38.047ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[26][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.978ns  (logic 0.229ns (11.577%)  route 1.749ns (88.423%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y172                                     0.000     0.000 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X52Y172        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           1.337     1.418    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X19Y175        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     1.468 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.346     1.814    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X17Y177        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     1.912 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[26][0]_i_1/O
                         net (fo=1, routed)           0.066     1.978    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[26][0]_i_1_n_0
    SLICE_X17Y177        FDRE                                         r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[26][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X17Y177        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[26][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.978    
  -------------------------------------------------------------------
                         slack                                 38.047    

Slack (MET) :             38.076ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[20][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.949ns  (logic 0.230ns (11.801%)  route 1.719ns (88.199%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y172                                     0.000     0.000 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X52Y172        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           1.337     1.418    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X19Y175        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     1.468 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.331     1.799    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X16Y179        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     1.898 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[20][0]_i_1/O
                         net (fo=1, routed)           0.051     1.949    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[20][0]_i_1_n_0
    SLICE_X16Y179        FDRE                                         r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[20][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X16Y179        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    40.025    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[20][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.949    
  -------------------------------------------------------------------
                         slack                                 38.076    

Slack (MET) :             38.081ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[21][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.944ns  (logic 0.228ns (11.728%)  route 1.716ns (88.272%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y172                                     0.000     0.000 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X52Y172        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           1.337     1.418    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X19Y175        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     1.468 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.331     1.799    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X16Y179        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     1.896 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[21][0]_i_1/O
                         net (fo=1, routed)           0.048     1.944    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[21][0]_i_1_n_0
    SLICE_X16Y179        FDRE                                         r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[21][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X16Y179        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    40.025    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[21][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.944    
  -------------------------------------------------------------------
                         slack                                 38.081    

Slack (MET) :             38.090ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[15][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.935ns  (logic 0.221ns (11.421%)  route 1.714ns (88.579%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y172                                     0.000     0.000 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X52Y172        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           1.337     1.418    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X19Y175        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     1.468 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.326     1.794    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X15Y176        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     1.884 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[15][0]_i_1/O
                         net (fo=1, routed)           0.051     1.935    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[15][0]_i_1_n_0
    SLICE_X15Y176        FDRE                                         r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[15][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X15Y176        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    40.025    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[15][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.935    
  -------------------------------------------------------------------
                         slack                                 38.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@40.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.340ns  (logic 0.023ns (6.765%)  route 0.317ns (93.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.105ns = ( 41.105 - 40.000 ) 
    Source Clock Delay      (SCD):    0.998ns = ( 40.998 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.848ns (routing 0.386ns, distribution 0.462ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.436ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094    40.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017    40.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        0.848    40.959    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039    40.998 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.296    41.294    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck
    SLICE_X21Y177        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.023    41.317 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_i_1/O
                         net (fo=1, routed)           0.021    41.338    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_i_1_n_0
    SLICE_X21Y177        FDRE                                         r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120    40.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018    40.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=7199, routed)        0.967    41.105    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE                                         r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
                         clock pessimism             -0.140    40.965    
    SLICE_X21Y177        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046    41.011    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg
  -------------------------------------------------------------------
                         required time                        -41.011    
                         arrival time                          41.338    
  -------------------------------------------------------------------
                         slack                                  0.327    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       38.197ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.197ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.828ns  (logic 0.219ns (11.980%)  route 1.609ns (88.020%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y175                                     0.000     0.000 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X19Y175        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=5, routed)           1.409     1.488    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tdi
    SLICE_X49Y167        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     1.577 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/tdi_INST_0/O
                         net (fo=3, routed)           0.151     1.728    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X50Y171        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     1.779 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.049     1.828    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X50Y171        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X50Y171        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    40.025    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[31]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                 38.197    

Slack (MET) :             38.207ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.818ns  (logic 0.218ns (11.991%)  route 1.600ns (88.009%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y175                                     0.000     0.000 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X19Y175        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=5, routed)           1.409     1.488    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tdi
    SLICE_X49Y167        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     1.577 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/tdi_INST_0/O
                         net (fo=3, routed)           0.141     1.718    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X50Y165        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     1.768 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.050     1.818    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X50Y165        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X50Y165        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    40.025    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[31]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.818    
  -------------------------------------------------------------------
                         slack                                 38.207    

Slack (MET) :             38.299ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_BYPASS/sh_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.726ns  (logic 0.237ns (13.731%)  route 1.489ns (86.269%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y175                                     0.000     0.000 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X19Y175        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=5, routed)           1.192     1.271    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tap_tdi
    SLICE_X52Y172        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     1.429 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/sh_reg[0]_i_1/O
                         net (fo=1, routed)           0.297     1.726    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_BYPASS/sh_reg_reg[0]_0
    SLICE_X52Y172        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_BYPASS/sh_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X52Y172        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    40.025    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_BYPASS/sh_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.726    
  -------------------------------------------------------------------
                         slack                                 38.299    

Slack (MET) :             38.319ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.706ns  (logic 0.229ns (13.423%)  route 1.477ns (86.577%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y175                                     0.000     0.000 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X19Y175        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=5, routed)           1.424     1.503    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/tap_tdi
    SLICE_X54Y172        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     1.653 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg[5]_i_2/O
                         net (fo=1, routed)           0.053     1.706    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg[5]_i_2_n_0
    SLICE_X54Y172        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X54Y172        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.706    
  -------------------------------------------------------------------
                         slack                                 38.319    

Slack (MET) :             38.401ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.624ns  (logic 0.130ns (8.005%)  route 1.494ns (91.995%))
  Logic Levels:           1  (LUT5=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y174                                     0.000     0.000 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/C
    SLICE_X19Y174        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=5, routed)           1.422     1.501    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tap_tms
    SLICE_X53Y173        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051     1.552 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state[0]_i_1/O
                         net (fo=1, routed)           0.072     1.624    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/next_state__0[0]
    SLICE_X53Y173        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X53Y173        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.624    
  -------------------------------------------------------------------
                         slack                                 38.401    

Slack (MET) :             38.405ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.620ns  (logic 0.130ns (8.025%)  route 1.490ns (91.975%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y174                                     0.000     0.000 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/C
    SLICE_X19Y174        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=5, routed)           1.424     1.503    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tap_tms
    SLICE_X53Y173        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     1.554 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state[2]_i_1/O
                         net (fo=1, routed)           0.066     1.620    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/next_state__0[2]
    SLICE_X53Y173        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X53Y173        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.620    
  -------------------------------------------------------------------
                         slack                                 38.405    

Slack (MET) :             38.427ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.598ns  (logic 0.147ns (9.199%)  route 1.451ns (90.801%))
  Logic Levels:           1  (LUT5=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y174                                     0.000     0.000 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/C
    SLICE_X19Y174        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=5, routed)           1.424     1.503    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tap_tms
    SLICE_X53Y173        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.068     1.571 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state[3]_i_1/O
                         net (fo=1, routed)           0.027     1.598    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/next_state__0[3]
    SLICE_X53Y173        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X53Y173        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.598    
  -------------------------------------------------------------------
                         slack                                 38.427    

Slack (MET) :             38.428ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.597ns  (logic 0.145ns (9.080%)  route 1.452ns (90.920%))
  Logic Levels:           1  (LUT5=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y174                                     0.000     0.000 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/C
    SLICE_X19Y174        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=5, routed)           1.422     1.501    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tap_tms
    SLICE_X53Y173        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     1.567 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state[1]_i_1/O
                         net (fo=1, routed)           0.030     1.597    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/next_state__0[1]
    SLICE_X53Y173        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X53Y173        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.597    
  -------------------------------------------------------------------
                         slack                                 38.428    

Slack (MET) :             38.436ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.589ns  (logic 0.079ns (4.972%)  route 1.510ns (95.028%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y175                                     0.000     0.000 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X19Y175        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=5, routed)           1.510     1.589    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/tap_tdi
    SLICE_X56Y175        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X56Y175        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    40.025    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.589    
  -------------------------------------------------------------------
                         slack                                 38.436    





---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
  To Clock:  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       36.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.431ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.246ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        4.865ns  (logic 0.386ns (7.934%)  route 4.479ns (92.066%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        1.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.202ns = ( 85.202 - 80.000 ) 
    Source Clock Delay      (SCD):    4.645ns = ( 44.645 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.347ns (routing 0.171ns, distribution 1.176ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.996ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.542    41.741    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    41.820 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.373    43.193    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.221 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.347    44.568    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y172        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    44.645 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.434    45.079    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X52Y172        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073    45.152 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           1.084    46.236    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_update
    SLICE_X50Y168        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066    46.302 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.715    47.017    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X49Y169        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124    47.141 f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           2.198    49.339    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X47Y168        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123    49.462 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.048    49.510    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X47Y168        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.354    81.514    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058    81.572 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.944    82.516    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.540 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.852    83.392    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    83.471 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.731    85.202    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y168        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.689    85.891    
                         clock uncertainty           -0.160    85.731    
    SLICE_X47Y168        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    85.756    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         85.756    
                         arrival time                         -49.510    
  -------------------------------------------------------------------
                         slack                                 36.246    

Slack (MET) :             36.272ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        4.838ns  (logic 0.362ns (7.482%)  route 4.476ns (92.518%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        1.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 85.201 - 80.000 ) 
    Source Clock Delay      (SCD):    4.645ns = ( 44.645 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.347ns (routing 0.171ns, distribution 1.176ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.996ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.542    41.741    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    41.820 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.373    43.193    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.221 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.347    44.568    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y172        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    44.645 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.434    45.079    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X52Y172        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073    45.152 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           1.084    46.236    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_update
    SLICE_X50Y168        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066    46.302 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.715    47.017    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X49Y169        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124    47.141 f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           2.192    49.333    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X48Y168        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099    49.432 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.051    49.483    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X48Y168        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.354    81.514    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058    81.572 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.944    82.516    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.540 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.852    83.392    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    83.471 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.730    85.201    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y168        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.689    85.890    
                         clock uncertainty           -0.160    85.730    
    SLICE_X48Y168        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    85.755    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         85.755    
                         arrival time                         -49.483    
  -------------------------------------------------------------------
                         slack                                 36.272    

Slack (MET) :             36.280ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        4.830ns  (logic 0.313ns (6.480%)  route 4.517ns (93.520%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        1.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 85.201 - 80.000 ) 
    Source Clock Delay      (SCD):    4.645ns = ( 44.645 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.347ns (routing 0.171ns, distribution 1.176ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.996ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.542    41.741    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    41.820 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.373    43.193    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.221 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.347    44.568    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y172        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    44.645 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.434    45.079    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X52Y172        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073    45.152 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           1.084    46.236    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_update
    SLICE_X50Y168        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066    46.302 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.715    47.017    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X49Y169        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124    47.141 f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           2.236    49.377    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X48Y168        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050    49.427 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.048    49.475    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X48Y168        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.354    81.514    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058    81.572 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.944    82.516    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.540 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.852    83.392    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    83.471 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.730    85.201    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y168        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.689    85.890    
                         clock uncertainty           -0.160    85.730    
    SLICE_X48Y168        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    85.755    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         85.755    
                         arrival time                         -49.475    
  -------------------------------------------------------------------
                         slack                                 36.280    

Slack (MET) :             36.298ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        4.812ns  (logic 0.372ns (7.731%)  route 4.440ns (92.269%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        1.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 85.201 - 80.000 ) 
    Source Clock Delay      (SCD):    4.645ns = ( 44.645 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.347ns (routing 0.171ns, distribution 1.176ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.996ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.542    41.741    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    41.820 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.373    43.193    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.221 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.347    44.568    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y172        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    44.645 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.434    45.079    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X52Y172        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073    45.152 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           1.084    46.236    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_update
    SLICE_X50Y168        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066    46.302 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.715    47.017    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X49Y169        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124    47.141 f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           2.192    49.333    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X48Y168        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.109    49.442 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.015    49.457    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X48Y168        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.354    81.514    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058    81.572 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.944    82.516    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.540 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.852    83.392    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    83.471 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.730    85.201    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y168        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.689    85.890    
                         clock uncertainty           -0.160    85.730    
    SLICE_X48Y168        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    85.755    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         85.755    
                         arrival time                         -49.457    
  -------------------------------------------------------------------
                         slack                                 36.298    

Slack (MET) :             36.337ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        4.774ns  (logic 0.299ns (6.263%)  route 4.475ns (93.737%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        1.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.202ns = ( 85.202 - 80.000 ) 
    Source Clock Delay      (SCD):    4.645ns = ( 44.645 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.347ns (routing 0.171ns, distribution 1.176ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.996ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.542    41.741    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    41.820 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.373    43.193    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.221 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.347    44.568    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y172        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    44.645 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.434    45.079    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X52Y172        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073    45.152 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           1.084    46.236    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_update
    SLICE_X50Y168        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066    46.302 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.715    47.017    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X49Y169        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124    47.141 f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           2.191    49.332    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X47Y168        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036    49.368 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.051    49.419    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X47Y168        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.354    81.514    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058    81.572 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.944    82.516    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.540 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.852    83.392    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    83.471 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.731    85.202    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y168        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.689    85.891    
                         clock uncertainty           -0.160    85.731    
    SLICE_X47Y168        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    85.756    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         85.756    
                         arrival time                         -49.419    
  -------------------------------------------------------------------
                         slack                                 36.337    

Slack (MET) :             36.341ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        4.769ns  (logic 0.298ns (6.249%)  route 4.471ns (93.751%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        1.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 85.201 - 80.000 ) 
    Source Clock Delay      (SCD):    4.645ns = ( 44.645 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.347ns (routing 0.171ns, distribution 1.176ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.996ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.542    41.741    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    41.820 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.373    43.193    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.221 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.347    44.568    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y172        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    44.645 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.434    45.079    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X52Y172        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073    45.152 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           1.084    46.236    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_update
    SLICE_X50Y168        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066    46.302 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.715    47.017    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X49Y169        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124    47.141 f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           2.187    49.328    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X48Y168        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035    49.363 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.051    49.414    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X48Y168        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.354    81.514    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058    81.572 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.944    82.516    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.540 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.852    83.392    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    83.471 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.730    85.201    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y168        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.689    85.890    
                         clock uncertainty           -0.160    85.730    
    SLICE_X48Y168        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    85.755    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         85.755    
                         arrival time                         -49.414    
  -------------------------------------------------------------------
                         slack                                 36.341    

Slack (MET) :             36.881ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        4.213ns  (logic 0.362ns (8.592%)  route 3.851ns (91.408%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 85.185 - 80.000 ) 
    Source Clock Delay      (SCD):    4.645ns = ( 44.645 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.347ns (routing 0.171ns, distribution 1.176ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.996ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.542    41.741    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    41.820 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.373    43.193    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.221 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.347    44.568    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y172        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    44.645 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.434    45.079    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X52Y172        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073    45.152 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           1.084    46.236    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_update
    SLICE_X50Y168        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066    46.302 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.715    47.017    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X49Y169        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124    47.141 f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.569    48.710    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X50Y169        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099    48.809 f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.049    48.858    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X50Y169        FDRE                                         f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.354    81.514    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058    81.572 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.944    82.516    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.540 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.852    83.392    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    83.471 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.714    85.185    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y169        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.689    85.874    
                         clock uncertainty           -0.160    85.714    
    SLICE_X50Y169        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    85.739    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         85.739    
                         arrival time                         -48.858    
  -------------------------------------------------------------------
                         slack                                 36.881    

Slack (MET) :             37.296ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        3.798ns  (logic 0.347ns (9.136%)  route 3.451ns (90.864%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        1.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 85.185 - 80.000 ) 
    Source Clock Delay      (SCD):    4.645ns = ( 44.645 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.347ns (routing 0.171ns, distribution 1.176ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.996ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.542    41.741    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    41.820 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.373    43.193    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.221 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.347    44.568    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y172        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    44.645 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.434    45.079    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X52Y172        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073    45.152 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           1.084    46.236    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_update
    SLICE_X50Y168        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066    46.302 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.634    46.936    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X50Y169        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123    47.059 f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.326    47.385    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X50Y169        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    47.420 f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.923    48.343    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X51Y169        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050    48.393 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.050    48.443    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X51Y169        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.354    81.514    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058    81.572 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.944    82.516    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.540 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.852    83.392    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    83.471 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.714    85.185    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y169        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.689    85.874    
                         clock uncertainty           -0.160    85.714    
    SLICE_X51Y169        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    85.739    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         85.739    
                         arrival time                         -48.443    
  -------------------------------------------------------------------
                         slack                                 37.296    

Slack (MET) :             37.514ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        3.580ns  (logic 0.286ns (7.989%)  route 3.294ns (92.011%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        1.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 85.185 - 80.000 ) 
    Source Clock Delay      (SCD):    4.645ns = ( 44.645 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.347ns (routing 0.171ns, distribution 1.176ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.996ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.542    41.741    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    41.820 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.373    43.193    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.221 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.347    44.568    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y172        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    44.645 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.434    45.079    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X52Y172        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073    45.152 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           1.084    46.236    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_update
    SLICE_X50Y168        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066    46.302 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.681    46.983    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X50Y169        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051    47.034 f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           1.045    48.079    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X50Y169        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096    48.175 f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.050    48.225    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X50Y169        FDRE                                         f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.354    81.514    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058    81.572 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.944    82.516    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.540 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.852    83.392    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    83.471 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.714    85.185    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y169        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.689    85.874    
                         clock uncertainty           -0.160    85.714    
    SLICE_X50Y169        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    85.739    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         85.739    
                         arrival time                         -48.225    
  -------------------------------------------------------------------
                         slack                                 37.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.167ns (7.516%)  route 2.055ns (92.484%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        1.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.195ns
    Source Clock Delay      (SCD):    3.775ns
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Net Delay (Source):      1.177ns (routing 0.155ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.945ns (routing 1.098ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.354     1.514    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.572 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.944     2.516    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.540 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.177     3.717    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y172        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     3.775 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.308     4.083    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X52Y172        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.032     4.115 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           0.754     4.869    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_update
    SLICE_X50Y168        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.032     4.901 f  design_1_i/debug_bridge_0/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.425     5.326    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X50Y169        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.081     5.407 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.546     5.953    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X50Y169        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     5.975 f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.022     5.997    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X50Y169        FDRE                                         f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.542     1.741    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.820 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.373     3.193    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.221 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.937     4.158    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.250 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.945     6.195    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y169        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism             -0.689     5.506    
    SLICE_X50Y169        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     5.566    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.566    
                         arrival time                           5.997    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.238ns (10.210%)  route 2.093ns (89.790%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        1.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.195ns
    Source Clock Delay      (SCD):    3.775ns
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Net Delay (Source):      1.177ns (routing 0.155ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.945ns (routing 1.098ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.354     1.514    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.572 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.944     2.516    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.540 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.177     3.717    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y172        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     3.775 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.308     4.083    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X52Y172        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.032     4.115 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           0.754     4.869    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_update
    SLICE_X50Y168        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.032     4.901 f  design_1_i/debug_bridge_0/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.425     5.326    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X50Y169        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.081     5.407 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.582     5.989    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X50Y169        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.093     6.082 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.024     6.106    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X50Y169        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.542     1.741    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.820 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.373     3.193    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.221 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.937     4.158    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.250 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.945     6.195    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y169        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism             -0.689     5.506    
    SLICE_X50Y169        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     5.566    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.566    
                         arrival time                           6.106    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        2.535ns  (logic 0.202ns (7.968%)  route 2.333ns (92.032%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        1.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.195ns
    Source Clock Delay      (SCD):    3.775ns
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Net Delay (Source):      1.177ns (routing 0.155ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.945ns (routing 1.098ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.354     1.514    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.572 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.944     2.516    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.540 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.177     3.717    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y172        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     3.775 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.308     4.083    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X52Y172        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.032     4.115 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           0.754     4.869    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_update
    SLICE_X50Y168        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.032     4.901 f  design_1_i/debug_bridge_0/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.425     5.326    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X50Y169        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.081     5.407 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.223     5.630    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X50Y169        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.022     5.652 f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.599     6.251    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X51Y169        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     6.286 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.024     6.310    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X51Y169        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.542     1.741    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.820 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.373     3.193    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.221 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.937     4.158    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.250 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.945     6.195    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y169        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism             -0.689     5.506    
    SLICE_X51Y169        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     5.566    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.566    
                         arrival time                           6.310    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             1.305ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        2.397ns  (logic 0.105ns (4.380%)  route 2.292ns (95.620%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        1.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.967ns
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Net Delay (Source):      0.755ns (routing 0.096ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.667ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.848     0.959    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.998 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.723     1.721    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.738 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.755     2.493    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y172        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.531 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.226     2.757    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X52Y172        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     2.778 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           0.572     3.350    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_update
    SLICE_X50Y168        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     3.370 f  design_1_i/debug_bridge_0/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.365     3.735    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X49Y169        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.050     3.785 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.111     4.896    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X48Y168        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.014     4.910 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.018     4.928    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X48Y168        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.967     1.105    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.052     1.157 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.946     2.103    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.122 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.573     2.695    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.756 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.211     3.967    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y168        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism             -0.390     3.577    
    SLICE_X48Y168        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     3.623    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.623    
                         arrival time                           4.928    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.305ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.106ns (4.420%)  route 2.292ns (95.580%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        1.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.968ns
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Net Delay (Source):      0.755ns (routing 0.096ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.212ns (routing 0.667ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.848     0.959    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.998 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.723     1.721    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.738 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.755     2.493    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y172        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.531 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.226     2.757    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X52Y172        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     2.778 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           0.572     3.350    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_update
    SLICE_X50Y168        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     3.370 f  design_1_i/debug_bridge_0/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.365     3.735    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X49Y169        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.050     3.785 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.112     4.897    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X47Y168        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     4.912 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.017     4.929    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X47Y168        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.967     1.105    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.052     1.157 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.946     2.103    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.122 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.573     2.695    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.756 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.212     3.968    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y168        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism             -0.390     3.578    
    SLICE_X47Y168        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     3.624    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.624    
                         arrival time                           4.929    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.318ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.129ns (5.350%)  route 2.282ns (94.650%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        1.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.967ns
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Net Delay (Source):      0.755ns (routing 0.096ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.667ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.848     0.959    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.998 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.723     1.721    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.738 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.755     2.493    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y172        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.531 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.226     2.757    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X52Y172        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     2.778 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           0.572     3.350    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_update
    SLICE_X50Y168        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     3.370 f  design_1_i/debug_bridge_0/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.365     3.735    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X49Y169        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.050     3.785 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.113     4.898    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X48Y168        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.038     4.936 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.006     4.942    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X48Y168        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.967     1.105    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.052     1.157 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.946     2.103    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.122 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.573     2.695    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.756 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.211     3.967    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y168        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism             -0.390     3.577    
    SLICE_X48Y168        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.624    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.624    
                         arrival time                           4.942    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.332ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        2.424ns  (logic 0.113ns (4.662%)  route 2.311ns (95.338%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        1.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.967ns
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Net Delay (Source):      0.755ns (routing 0.096ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.667ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.848     0.959    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.998 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.723     1.721    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.738 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.755     2.493    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y172        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.531 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.226     2.757    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X52Y172        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     2.778 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           0.572     3.350    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_update
    SLICE_X50Y168        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     3.370 f  design_1_i/debug_bridge_0/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.365     3.735    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X49Y169        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.050     3.785 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.132     4.917    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X48Y168        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     4.939 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.016     4.955    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X48Y168        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.967     1.105    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.052     1.157 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.946     2.103    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.122 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.573     2.695    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.756 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.211     3.967    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y168        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism             -0.390     3.577    
    SLICE_X48Y168        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     3.623    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.623    
                         arrival time                           4.955    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.333ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        2.425ns  (logic 0.132ns (5.443%)  route 2.293ns (94.557%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        1.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.967ns
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Net Delay (Source):      0.755ns (routing 0.096ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.667ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.848     0.959    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.998 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.723     1.721    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.738 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.755     2.493    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y172        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.531 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.226     2.757    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X52Y172        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     2.778 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           0.572     3.350    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_update
    SLICE_X50Y168        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     3.370 f  design_1_i/debug_bridge_0/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.365     3.735    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X49Y169        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.050     3.785 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.113     4.898    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X48Y168        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.041     4.939 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.017     4.956    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X48Y168        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.967     1.105    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.052     1.157 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.946     2.103    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.122 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.573     2.695    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.756 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.211     3.967    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y168        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism             -0.390     3.577    
    SLICE_X48Y168        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     3.623    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.623    
                         arrival time                           4.956    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.343ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.141ns (5.788%)  route 2.295ns (94.212%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        1.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.968ns
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Net Delay (Source):      0.755ns (routing 0.096ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.212ns (routing 0.667ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.848     0.959    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.998 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.723     1.721    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.738 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.755     2.493    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y172        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.531 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.226     2.757    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X52Y172        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     2.778 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           0.572     3.350    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_update
    SLICE_X50Y168        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     3.370 f  design_1_i/debug_bridge_0/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.365     3.735    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X49Y169        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.050     3.785 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.116     4.901    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X47Y168        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     4.951 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.016     4.967    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X47Y168        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.967     1.105    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.052     1.157 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.946     2.103    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.122 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.573     2.695    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.756 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X2Y2 (CLOCK_ROOT)    net (fo=136, routed)         1.212     3.968    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y168        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism             -0.390     3.578    
    SLICE_X47Y168        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     3.624    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.624    
                         arrival time                           4.967    
  -------------------------------------------------------------------
                         slack                                  1.343    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.240ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 2.643ns (74.957%)  route 0.883ns (25.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.741ns = ( 12.741 - 8.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.814ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.492    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.520 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.480    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.573 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.657    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.749 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.298    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[2])
                                                      2.491     7.789 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[2]
                         net (fo=2, routed)           0.825     8.614    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[2]
    SLICE_X7Y185         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     8.766 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[2]_i_1/O
                         net (fo=1, routed)           0.058     8.824    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[2]_i_1_n_0
    SLICE_X7Y185         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    10.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.765    12.741    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y185         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[2]/C
                         clock pessimism             -0.493    12.248    
                         clock uncertainty           -0.209    12.039    
    SLICE_X7Y185         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    12.064    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.064    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                  3.240    

Slack (MET) :             3.306ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 2.590ns (74.834%)  route 0.871ns (25.166%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.742ns = ( 12.742 - 8.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.766ns (routing 0.814ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.492    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.520 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.480    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.573 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.657    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.749 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.298    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[2])
                                                      2.491     7.789 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[2]
                         net (fo=2, routed)           0.799     8.588    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[2]
    SLICE_X7Y185         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     8.687 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[2]_i_1/O
                         net (fo=1, routed)           0.072     8.759    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[2]_i_1_n_0
    SLICE_X7Y185         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    10.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.766    12.742    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y185         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[2]/C
                         clock pessimism             -0.493    12.249    
                         clock uncertainty           -0.209    12.040    
    SLICE_X7Y185         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    12.065    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[2]
  -------------------------------------------------------------------
                         required time                         12.065    
                         arrival time                          -8.759    
  -------------------------------------------------------------------
                         slack                                  3.306    

Slack (MET) :             3.328ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.438ns  (logic 2.673ns (77.749%)  route 0.765ns (22.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.741ns = ( 12.741 - 8.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.814ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.492    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.520 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.480    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.573 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.657    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.749 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.298    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      2.577     7.875 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[3]
                         net (fo=2, routed)           0.747     8.622    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[3]
    SLICE_X7Y185         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.096     8.718 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_2/O
                         net (fo=1, routed)           0.018     8.736    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_2_n_0
    SLICE_X7Y185         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    10.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.765    12.741    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y185         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/C
                         clock pessimism             -0.493    12.248    
                         clock uncertainty           -0.209    12.039    
    SLICE_X7Y185         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    12.064    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.064    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                  3.328    

Slack (MET) :             3.329ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 2.708ns (79.297%)  route 0.707ns (20.703%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -1.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.719ns = ( 12.719 - 8.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.814ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.492    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.520 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.480    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.573 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.657    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.749 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.298    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.572     7.870 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.475     8.345    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X1Y209         LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     8.444 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_3/O
                         net (fo=1, routed)           0.173     8.617    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_3_n_0
    SLICE_X1Y209         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.037     8.654 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_1/O
                         net (fo=1, routed)           0.059     8.713    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_1_n_0
    SLICE_X1Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    10.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.743    12.719    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X1Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/C
                         clock pessimism             -0.493    12.226    
                         clock uncertainty           -0.209    12.017    
    SLICE_X1Y209         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    12.042    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]
  -------------------------------------------------------------------
                         required time                         12.042    
                         arrival time                          -8.713    
  -------------------------------------------------------------------
                         slack                                  3.329    

Slack (MET) :             3.330ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 2.643ns (76.898%)  route 0.794ns (23.102%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.742ns = ( 12.742 - 8.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.766ns (routing 0.814ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.492    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.520 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.480    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.573 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.657    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.749 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.298    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[7])
                                                      2.532     7.830 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[7]
                         net (fo=1, routed)           0.767     8.597    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[7]
    SLICE_X7Y185         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.111     8.708 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[7]_i_1/O
                         net (fo=1, routed)           0.027     8.735    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[7]_i_1_n_0
    SLICE_X7Y185         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    10.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.766    12.742    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y185         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]/C
                         clock pessimism             -0.493    12.249    
                         clock uncertainty           -0.209    12.040    
    SLICE_X7Y185         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    12.065    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]
  -------------------------------------------------------------------
                         required time                         12.065    
                         arrival time                          -8.735    
  -------------------------------------------------------------------
                         slack                                  3.330    

Slack (MET) :             3.341ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 2.665ns (77.788%)  route 0.761ns (22.212%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.742ns = ( 12.742 - 8.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.766ns (routing 0.814ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.492    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.520 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.480    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.573 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.657    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.749 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.298    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      2.577     7.875 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[3]
                         net (fo=2, routed)           0.695     8.570    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[3]
    SLICE_X7Y185         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.088     8.658 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[3]_i_1/O
                         net (fo=1, routed)           0.066     8.724    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[3]_i_1_n_0
    SLICE_X7Y185         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    10.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.766    12.742    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y185         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/C
                         clock pessimism             -0.493    12.249    
                         clock uncertainty           -0.209    12.040    
    SLICE_X7Y185         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    12.065    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]
  -------------------------------------------------------------------
                         required time                         12.065    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                                  3.341    

Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 2.684ns (80.941%)  route 0.632ns (19.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 12.720 - 8.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.744ns (routing 0.814ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.492    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.520 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.480    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.573 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.657    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.749 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.298    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.572     7.870 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.609     8.479    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X1Y210         LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.112     8.591 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_i_1/O
                         net (fo=1, routed)           0.023     8.614    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    10.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.744    12.720    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/C
                         clock pessimism             -0.493    12.227    
                         clock uncertainty           -0.209    12.018    
    SLICE_X1Y210         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    12.043    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg
  -------------------------------------------------------------------
                         required time                         12.043    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                  3.429    

Slack (MET) :             3.460ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 2.697ns (82.125%)  route 0.587ns (17.875%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.719ns = ( 12.719 - 8.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.814ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.492    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.520 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.480    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.573 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.657    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.749 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.298    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.572     7.870 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.475     8.345    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X1Y209         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     8.433 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_2/O
                         net (fo=1, routed)           0.040     8.473    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_2_n_0
    SLICE_X1Y209         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     8.510 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_1/O
                         net (fo=1, routed)           0.072     8.582    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_1_n_0
    SLICE_X1Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    10.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.743    12.719    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X1Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/C
                         clock pessimism             -0.493    12.226    
                         clock uncertainty           -0.209    12.017    
    SLICE_X1Y209         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    12.042    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]
  -------------------------------------------------------------------
                         required time                         12.042    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                  3.460    

Slack (MET) :             3.473ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 2.629ns (80.348%)  route 0.643ns (19.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 12.720 - 8.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.744ns (routing 0.814ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.492    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.520 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.480    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.573 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.657    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.749 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.298    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXER)
                                                      2.468     7.766 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXER
                         net (fo=2, routed)           0.625     8.391    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_er
    SLICE_X1Y210         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     8.552 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_i_1/O
                         net (fo=1, routed)           0.018     8.570    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_i_1_n_0
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    10.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.744    12.720    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/C
                         clock pessimism             -0.493    12.227    
                         clock uncertainty           -0.209    12.018    
    SLICE_X1Y210         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    12.043    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg
  -------------------------------------------------------------------
                         required time                         12.043    
                         arrival time                          -8.570    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.483ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 2.732ns (83.752%)  route 0.530ns (16.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 12.720 - 8.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.744ns (routing 0.814ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.492    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.520 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.480    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.573 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.657    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.749 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.298    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      2.582     7.880 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[1]
                         net (fo=2, routed)           0.471     8.351    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[1]
    SLICE_X1Y210         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     8.501 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]_i_1/O
                         net (fo=1, routed)           0.059     8.560    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]_i_1_n_0
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    10.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.744    12.720    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/C
                         clock pessimism             -0.493    12.227    
                         clock uncertainty           -0.209    12.018    
    SLICE_X1Y210         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    12.043    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.043    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  3.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.520ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 1.229ns (83.492%)  route 0.243ns (16.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.583ns
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.550ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.673    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.690 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.221    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.274 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.323    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.861     3.236    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[0])
                                                      1.179     4.415 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[0]
                         net (fo=2, routed)           0.217     4.632    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[0]
    SLICE_X1Y210         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.050     4.682 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[0]_i_1/O
                         net (fo=1, routed)           0.026     4.708    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[0]_i_1_n_0
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.342    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.361 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.222     2.583    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[0]/C
                         clock pessimism              0.350     2.933    
                         clock uncertainty            0.209     3.142    
    SLICE_X1Y210         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     3.188    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.188    
                         arrival time                           4.708    
  -------------------------------------------------------------------
                         slack                                  1.520    

Slack (MET) :             1.529ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.479ns  (logic 1.220ns (82.488%)  route 0.259ns (17.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.581ns
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.550ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.673    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.690 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.221    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.274 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.323    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.861     3.236    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[0])
                                                      1.179     4.415 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[0]
                         net (fo=2, routed)           0.238     4.653    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[0]
    SLICE_X1Y210         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     4.694 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[0]_i_1/O
                         net (fo=1, routed)           0.021     4.715    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[0]_i_1_n_0
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.342    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.361 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.220     2.581    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]/C
                         clock pessimism              0.350     2.931    
                         clock uncertainty            0.209     3.140    
    SLICE_X1Y210         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     3.186    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.186    
                         arrival time                           4.715    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.530ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 1.228ns (82.805%)  route 0.255ns (17.195%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.583ns
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.550ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.673    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.690 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.221    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.274 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.323    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.861     3.236    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[4])
                                                      1.186     4.422 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[4]
                         net (fo=1, routed)           0.246     4.668    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[4]
    SLICE_X1Y210         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.042     4.710 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[4]_i_1/O
                         net (fo=1, routed)           0.009     4.719    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[4]_i_1_n_0
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.342    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.361 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.222     2.583    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]/C
                         clock pessimism              0.350     2.933    
                         clock uncertainty            0.209     3.142    
    SLICE_X1Y210         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     3.189    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.189    
                         arrival time                           4.719    
  -------------------------------------------------------------------
                         slack                                  1.530    

Slack (MET) :             1.552ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 1.251ns (83.178%)  route 0.253ns (16.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.583ns
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.550ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.673    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.690 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.221    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.274 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.323    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.861     3.236    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      1.211     4.447 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[1]
                         net (fo=2, routed)           0.229     4.676    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[1]
    SLICE_X1Y210         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.040     4.716 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[1]_i_1/O
                         net (fo=1, routed)           0.024     4.740    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[1]_i_1_n_0
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.342    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.361 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.222     2.583    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/C
                         clock pessimism              0.350     2.933    
                         clock uncertainty            0.209     3.142    
    SLICE_X1Y210         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     3.188    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.188    
                         arrival time                           4.740    
  -------------------------------------------------------------------
                         slack                                  1.552    

Slack (MET) :             1.574ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 1.247ns (81.663%)  route 0.280ns (18.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.583ns
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.550ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.673    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.690 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.221    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.274 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.323    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.861     3.236    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[5])
                                                      1.187     4.423 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[5]
                         net (fo=1, routed)           0.272     4.695    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[5]
    SLICE_X1Y210         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.060     4.755 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[5]_i_1/O
                         net (fo=1, routed)           0.008     4.763    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[5]_i_1_n_0
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.342    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.361 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.222     2.583    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/C
                         clock pessimism              0.350     2.933    
                         clock uncertainty            0.209     3.142    
    SLICE_X1Y210         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     3.189    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.189    
                         arrival time                           4.763    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.586ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 1.271ns (82.747%)  route 0.265ns (17.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.581ns
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.550ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.673    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.690 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.221    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.274 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.323    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.861     3.236    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      1.211     4.447 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[1]
                         net (fo=2, routed)           0.244     4.691    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[1]
    SLICE_X1Y210         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.060     4.751 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]_i_1/O
                         net (fo=1, routed)           0.021     4.772    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]_i_1_n_0
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.342    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.361 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.220     2.581    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/C
                         clock pessimism              0.350     2.931    
                         clock uncertainty            0.209     3.140    
    SLICE_X1Y210         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     3.186    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.186    
                         arrival time                           4.772    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.589ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.540ns  (logic 1.233ns (80.065%)  route 0.307ns (19.935%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.581ns
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.550ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.673    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.690 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.221    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.274 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.323    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.861     3.236    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXER)
                                                      1.174     4.410 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXER
                         net (fo=2, routed)           0.301     4.711    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_er
    SLICE_X1Y210         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.059     4.770 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_i_1/O
                         net (fo=1, routed)           0.006     4.776    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_i_1_n_0
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.342    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.361 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.220     2.581    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/C
                         clock pessimism              0.350     2.931    
                         clock uncertainty            0.209     3.140    
    SLICE_X1Y210         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     3.187    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg
  -------------------------------------------------------------------
                         required time                         -3.187    
                         arrival time                           4.776    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.629ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 1.284ns (81.266%)  route 0.296ns (18.734%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.582ns
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.550ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.673    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.690 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.221    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.274 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.323    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.861     3.236    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      1.235     4.471 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.248     4.719    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X1Y209         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.035     4.754 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_2/O
                         net (fo=1, routed)           0.022     4.776    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_2_n_0
    SLICE_X1Y209         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     4.790 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_1/O
                         net (fo=1, routed)           0.026     4.816    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_1_n_0
    SLICE_X1Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.342    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.361 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.221     2.582    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X1Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/C
                         clock pessimism              0.350     2.932    
                         clock uncertainty            0.209     3.141    
    SLICE_X1Y209         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     3.187    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.187    
                         arrival time                           4.816    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.629ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 1.210ns (75.910%)  route 0.384ns (24.090%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.234ns (routing 0.550ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.673    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.690 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.221    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.274 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.323    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.861     3.236    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[6])
                                                      1.173     4.409 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[6]
                         net (fo=1, routed)           0.375     4.784    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[6]
    SLICE_X7Y185         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.037     4.821 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[6]_i_1/O
                         net (fo=1, routed)           0.009     4.830    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[6]_i_1_n_0
    SLICE_X7Y185         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.342    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.361 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.234     2.595    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y185         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[6]/C
                         clock pessimism              0.350     2.945    
                         clock uncertainty            0.209     3.154    
    SLICE_X7Y185         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     3.201    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.201    
                         arrival time                           4.830    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.645ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 1.275ns (79.887%)  route 0.321ns (20.113%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.581ns
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.550ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.673    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.690 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.221    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.274 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.323    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.861     3.236    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      1.235     4.471 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.313     4.784    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X1Y210         LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.040     4.824 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_i_1/O
                         net (fo=1, routed)           0.008     4.832    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.342    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.361 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.220     2.581    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/C
                         clock pessimism              0.350     2.931    
                         clock uncertainty            0.209     3.140    
    SLICE_X1Y210         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     3.187    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg
  -------------------------------------------------------------------
                         required time                         -3.187    
                         arrival time                           4.832    
  -------------------------------------------------------------------
                         slack                                  1.645    





---------------------------------------------------------------------------------------------------
From Clock:  Clk2_5
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.919ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 2.643ns (74.957%)  route 0.883ns (25.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.741ns = ( 12.741 - 8.000 ) 
    Source Clock Delay      (SCD):    5.606ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.814ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.500    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.652 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.789    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.881 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.965    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.057 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.606    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[2])
                                                      2.491     8.097 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[2]
                         net (fo=2, routed)           0.825     8.922    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[2]
    SLICE_X7Y185         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     9.074 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[2]_i_1/O
                         net (fo=1, routed)           0.058     9.132    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[2]_i_1_n_0
    SLICE_X7Y185         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    10.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.765    12.741    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y185         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[2]/C
                         clock pessimism             -0.493    12.248    
                         clock uncertainty           -0.222    12.026    
    SLICE_X7Y185         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    12.051    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.051    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             2.985ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 2.590ns (74.834%)  route 0.871ns (25.166%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.742ns = ( 12.742 - 8.000 ) 
    Source Clock Delay      (SCD):    5.606ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.766ns (routing 0.814ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.500    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.652 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.789    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.881 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.965    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.057 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.606    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[2])
                                                      2.491     8.097 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[2]
                         net (fo=2, routed)           0.799     8.896    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[2]
    SLICE_X7Y185         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     8.995 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[2]_i_1/O
                         net (fo=1, routed)           0.072     9.067    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[2]_i_1_n_0
    SLICE_X7Y185         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    10.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.766    12.742    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y185         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[2]/C
                         clock pessimism             -0.493    12.249    
                         clock uncertainty           -0.222    12.027    
    SLICE_X7Y185         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    12.052    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[2]
  -------------------------------------------------------------------
                         required time                         12.052    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                  2.985    

Slack (MET) :             3.007ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.438ns  (logic 2.673ns (77.749%)  route 0.765ns (22.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.741ns = ( 12.741 - 8.000 ) 
    Source Clock Delay      (SCD):    5.606ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.814ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.500    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.652 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.789    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.881 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.965    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.057 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.606    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      2.577     8.183 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[3]
                         net (fo=2, routed)           0.747     8.930    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[3]
    SLICE_X7Y185         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.096     9.026 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_2/O
                         net (fo=1, routed)           0.018     9.044    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_2_n_0
    SLICE_X7Y185         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    10.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.765    12.741    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y185         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/C
                         clock pessimism             -0.493    12.248    
                         clock uncertainty           -0.222    12.026    
    SLICE_X7Y185         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    12.051    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.051    
                         arrival time                          -9.044    
  -------------------------------------------------------------------
                         slack                                  3.007    

Slack (MET) :             3.008ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 2.708ns (79.297%)  route 0.707ns (20.703%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -1.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.719ns = ( 12.719 - 8.000 ) 
    Source Clock Delay      (SCD):    5.606ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.814ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.500    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.652 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.789    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.881 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.965    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.057 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.606    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.572     8.178 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.475     8.653    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X1Y209         LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     8.752 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_3/O
                         net (fo=1, routed)           0.173     8.925    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_3_n_0
    SLICE_X1Y209         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.037     8.962 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_1/O
                         net (fo=1, routed)           0.059     9.021    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_1_n_0
    SLICE_X1Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    10.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.743    12.719    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X1Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/C
                         clock pessimism             -0.493    12.226    
                         clock uncertainty           -0.222    12.004    
    SLICE_X1Y209         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    12.029    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]
  -------------------------------------------------------------------
                         required time                         12.029    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  3.008    

Slack (MET) :             3.009ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 2.643ns (76.898%)  route 0.794ns (23.102%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.742ns = ( 12.742 - 8.000 ) 
    Source Clock Delay      (SCD):    5.606ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.766ns (routing 0.814ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.500    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.652 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.789    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.881 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.965    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.057 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.606    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[7])
                                                      2.532     8.138 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[7]
                         net (fo=1, routed)           0.767     8.905    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[7]
    SLICE_X7Y185         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.111     9.016 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[7]_i_1/O
                         net (fo=1, routed)           0.027     9.043    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[7]_i_1_n_0
    SLICE_X7Y185         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    10.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.766    12.742    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y185         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]/C
                         clock pessimism             -0.493    12.249    
                         clock uncertainty           -0.222    12.027    
    SLICE_X7Y185         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    12.052    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]
  -------------------------------------------------------------------
                         required time                         12.052    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  3.009    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 2.665ns (77.788%)  route 0.761ns (22.212%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.742ns = ( 12.742 - 8.000 ) 
    Source Clock Delay      (SCD):    5.606ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.766ns (routing 0.814ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.500    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.652 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.789    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.881 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.965    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.057 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.606    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      2.577     8.183 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[3]
                         net (fo=2, routed)           0.695     8.878    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[3]
    SLICE_X7Y185         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.088     8.966 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[3]_i_1/O
                         net (fo=1, routed)           0.066     9.032    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[3]_i_1_n_0
    SLICE_X7Y185         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    10.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.766    12.742    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y185         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/C
                         clock pessimism             -0.493    12.249    
                         clock uncertainty           -0.222    12.027    
    SLICE_X7Y185         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    12.052    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]
  -------------------------------------------------------------------
                         required time                         12.052    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.108ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 2.684ns (80.941%)  route 0.632ns (19.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 12.720 - 8.000 ) 
    Source Clock Delay      (SCD):    5.606ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.744ns (routing 0.814ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.500    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.652 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.789    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.881 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.965    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.057 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.606    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.572     8.178 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.609     8.787    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X1Y210         LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.112     8.899 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_i_1/O
                         net (fo=1, routed)           0.023     8.922    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    10.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.744    12.720    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/C
                         clock pessimism             -0.493    12.227    
                         clock uncertainty           -0.222    12.005    
    SLICE_X1Y210         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    12.030    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg
  -------------------------------------------------------------------
                         required time                         12.030    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                  3.108    

Slack (MET) :             3.139ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 2.697ns (82.125%)  route 0.587ns (17.875%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.719ns = ( 12.719 - 8.000 ) 
    Source Clock Delay      (SCD):    5.606ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.814ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.500    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.652 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.789    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.881 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.965    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.057 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.606    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.572     8.178 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.475     8.653    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X1Y209         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     8.741 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_2/O
                         net (fo=1, routed)           0.040     8.781    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_2_n_0
    SLICE_X1Y209         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     8.818 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_1/O
                         net (fo=1, routed)           0.072     8.890    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_1_n_0
    SLICE_X1Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    10.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.743    12.719    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X1Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/C
                         clock pessimism             -0.493    12.226    
                         clock uncertainty           -0.222    12.004    
    SLICE_X1Y209         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    12.029    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]
  -------------------------------------------------------------------
                         required time                         12.029    
                         arrival time                          -8.890    
  -------------------------------------------------------------------
                         slack                                  3.139    

Slack (MET) :             3.152ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 2.629ns (80.348%)  route 0.643ns (19.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 12.720 - 8.000 ) 
    Source Clock Delay      (SCD):    5.606ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.744ns (routing 0.814ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.500    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.652 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.789    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.881 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.965    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.057 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.606    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXER)
                                                      2.468     8.074 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXER
                         net (fo=2, routed)           0.625     8.699    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_er
    SLICE_X1Y210         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     8.860 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_i_1/O
                         net (fo=1, routed)           0.018     8.878    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_i_1_n_0
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    10.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.744    12.720    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/C
                         clock pessimism             -0.493    12.227    
                         clock uncertainty           -0.222    12.005    
    SLICE_X1Y210         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    12.030    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg
  -------------------------------------------------------------------
                         required time                         12.030    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  3.152    

Slack (MET) :             3.162ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 2.732ns (83.752%)  route 0.530ns (16.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 12.720 - 8.000 ) 
    Source Clock Delay      (SCD):    5.606ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.744ns (routing 0.814ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.500    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.652 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.789    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.881 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.965    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.057 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.606    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      2.582     8.188 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[1]
                         net (fo=2, routed)           0.471     8.659    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[1]
    SLICE_X1Y210         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     8.809 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]_i_1/O
                         net (fo=1, routed)           0.059     8.868    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]_i_1_n_0
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    10.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.744    12.720    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/C
                         clock pessimism             -0.493    12.227    
                         clock uncertainty           -0.222    12.005    
    SLICE_X1Y210         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    12.030    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.030    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                  3.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.683ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 1.229ns (83.492%)  route 0.243ns (16.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.583ns
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.550ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.679    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.768 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.398    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.450 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.499    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.551 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.861     3.412    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[0])
                                                      1.179     4.591 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[0]
                         net (fo=2, routed)           0.217     4.808    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[0]
    SLICE_X1Y210         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.050     4.858 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[0]_i_1/O
                         net (fo=1, routed)           0.026     4.884    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[0]_i_1_n_0
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.342    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.361 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.222     2.583    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[0]/C
                         clock pessimism              0.350     2.933    
                         clock uncertainty            0.222     3.155    
    SLICE_X1Y210         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     3.201    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.201    
                         arrival time                           4.884    
  -------------------------------------------------------------------
                         slack                                  1.683    

Slack (MET) :             1.692ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.479ns  (logic 1.220ns (82.488%)  route 0.259ns (17.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.581ns
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.550ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.679    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.768 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.398    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.450 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.499    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.551 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.861     3.412    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[0])
                                                      1.179     4.591 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[0]
                         net (fo=2, routed)           0.238     4.829    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[0]
    SLICE_X1Y210         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     4.870 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[0]_i_1/O
                         net (fo=1, routed)           0.021     4.891    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[0]_i_1_n_0
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.342    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.361 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.220     2.581    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]/C
                         clock pessimism              0.350     2.931    
                         clock uncertainty            0.222     3.153    
    SLICE_X1Y210         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     3.199    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.199    
                         arrival time                           4.891    
  -------------------------------------------------------------------
                         slack                                  1.692    

Slack (MET) :             1.693ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 1.228ns (82.805%)  route 0.255ns (17.195%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.583ns
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.550ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.679    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.768 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.398    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.450 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.499    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.551 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.861     3.412    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[4])
                                                      1.186     4.598 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[4]
                         net (fo=1, routed)           0.246     4.844    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[4]
    SLICE_X1Y210         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.042     4.886 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[4]_i_1/O
                         net (fo=1, routed)           0.009     4.895    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[4]_i_1_n_0
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.342    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.361 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.222     2.583    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]/C
                         clock pessimism              0.350     2.933    
                         clock uncertainty            0.222     3.155    
    SLICE_X1Y210         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     3.202    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.202    
                         arrival time                           4.895    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.715ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 1.251ns (83.178%)  route 0.253ns (16.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.583ns
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.550ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.679    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.768 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.398    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.450 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.499    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.551 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.861     3.412    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      1.211     4.623 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[1]
                         net (fo=2, routed)           0.229     4.852    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[1]
    SLICE_X1Y210         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.040     4.892 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[1]_i_1/O
                         net (fo=1, routed)           0.024     4.916    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[1]_i_1_n_0
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.342    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.361 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.222     2.583    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/C
                         clock pessimism              0.350     2.933    
                         clock uncertainty            0.222     3.155    
    SLICE_X1Y210         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     3.201    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.201    
                         arrival time                           4.916    
  -------------------------------------------------------------------
                         slack                                  1.715    

Slack (MET) :             1.737ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 1.247ns (81.663%)  route 0.280ns (18.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.583ns
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.550ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.679    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.768 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.398    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.450 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.499    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.551 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.861     3.412    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[5])
                                                      1.187     4.599 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[5]
                         net (fo=1, routed)           0.272     4.871    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[5]
    SLICE_X1Y210         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.060     4.931 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[5]_i_1/O
                         net (fo=1, routed)           0.008     4.939    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[5]_i_1_n_0
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.342    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.361 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.222     2.583    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/C
                         clock pessimism              0.350     2.933    
                         clock uncertainty            0.222     3.155    
    SLICE_X1Y210         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     3.202    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.202    
                         arrival time                           4.939    
  -------------------------------------------------------------------
                         slack                                  1.737    

Slack (MET) :             1.749ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 1.271ns (82.747%)  route 0.265ns (17.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.581ns
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.550ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.679    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.768 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.398    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.450 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.499    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.551 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.861     3.412    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      1.211     4.623 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[1]
                         net (fo=2, routed)           0.244     4.867    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[1]
    SLICE_X1Y210         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.060     4.927 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]_i_1/O
                         net (fo=1, routed)           0.021     4.948    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]_i_1_n_0
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.342    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.361 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.220     2.581    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/C
                         clock pessimism              0.350     2.931    
                         clock uncertainty            0.222     3.153    
    SLICE_X1Y210         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     3.199    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.199    
                         arrival time                           4.948    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             1.752ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.540ns  (logic 1.233ns (80.065%)  route 0.307ns (19.935%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.581ns
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.550ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.679    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.768 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.398    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.450 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.499    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.551 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.861     3.412    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXER)
                                                      1.174     4.586 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXER
                         net (fo=2, routed)           0.301     4.887    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_er
    SLICE_X1Y210         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.059     4.946 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_i_1/O
                         net (fo=1, routed)           0.006     4.952    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_i_1_n_0
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.342    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.361 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.220     2.581    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/C
                         clock pessimism              0.350     2.931    
                         clock uncertainty            0.222     3.153    
    SLICE_X1Y210         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     3.200    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg
  -------------------------------------------------------------------
                         required time                         -3.200    
                         arrival time                           4.952    
  -------------------------------------------------------------------
                         slack                                  1.752    

Slack (MET) :             1.792ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 1.284ns (81.266%)  route 0.296ns (18.734%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.582ns
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.550ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.679    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.768 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.398    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.450 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.499    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.551 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.861     3.412    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      1.235     4.647 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.248     4.895    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X1Y209         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.035     4.930 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_2/O
                         net (fo=1, routed)           0.022     4.952    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_2_n_0
    SLICE_X1Y209         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     4.966 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_1/O
                         net (fo=1, routed)           0.026     4.992    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_1_n_0
    SLICE_X1Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.342    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.361 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.221     2.582    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X1Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/C
                         clock pessimism              0.350     2.932    
                         clock uncertainty            0.222     3.154    
    SLICE_X1Y209         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     3.200    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.200    
                         arrival time                           4.992    
  -------------------------------------------------------------------
                         slack                                  1.792    

Slack (MET) :             1.792ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 1.210ns (75.910%)  route 0.384ns (24.090%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.234ns (routing 0.550ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.679    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.768 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.398    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.450 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.499    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.551 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.861     3.412    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[6])
                                                      1.173     4.585 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[6]
                         net (fo=1, routed)           0.375     4.960    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[6]
    SLICE_X7Y185         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.037     4.997 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[6]_i_1/O
                         net (fo=1, routed)           0.009     5.006    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[6]_i_1_n_0
    SLICE_X7Y185         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.342    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.361 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.234     2.595    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y185         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[6]/C
                         clock pessimism              0.350     2.945    
                         clock uncertainty            0.222     3.167    
    SLICE_X7Y185         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     3.214    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.214    
                         arrival time                           5.006    
  -------------------------------------------------------------------
                         slack                                  1.792    

Slack (MET) :             1.808ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 1.275ns (79.887%)  route 0.321ns (20.113%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.581ns
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.550ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.679    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.768 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.398    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.450 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.499    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.551 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.861     3.412    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      1.235     4.647 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.313     4.960    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X1Y210         LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.040     5.000 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_i_1/O
                         net (fo=1, routed)           0.008     5.008    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.342    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.361 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.220     2.581    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X1Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/C
                         clock pessimism              0.350     2.931    
                         clock uncertainty            0.222     3.153    
    SLICE_X1Y210         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     3.200    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg
  -------------------------------------------------------------------
                         required time                         -3.200    
                         arrival time                           5.008    
  -------------------------------------------------------------------
                         slack                                  1.808    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.477ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_txclk/D[4]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 0.079ns (1.362%)  route 5.722ns (98.638%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    2.000ns
  Clock Path Skew:        1.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.635ns = ( 14.635 - 8.000 ) 
    Source Clock Delay      (SCD):    4.451ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.934ns (routing 0.896ns, distribution 1.038ns)
  Clock Net Delay (Destination): 1.654ns (routing 0.951ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.517 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.934     4.451    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y145         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y145         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.530 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[1]/Q
                         net (fo=1, routed)           5.722    10.252    i_gmii2rgmii/D2
    HDIOLOGIC_M_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txclk/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    10.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      2.630    12.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.957    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.981 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.654    14.635    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txclk/CLK
                         clock pessimism             -0.493    14.142    
                         clock uncertainty           -0.191    13.951    
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Setup_OPTFF_HDIOLOGIC_M_CLK_D[4])
                                                     -0.222    13.729    i_gmii2rgmii/i_rgmii_txclk
  -------------------------------------------------------------------
                         required time                         13.729    
                         arrival time                         -10.252    
  -------------------------------------------------------------------
                         slack                                  3.477    

Slack (MET) :             4.661ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_txclk/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 0.080ns (1.730%)  route 4.545ns (98.270%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    2.000ns
  Clock Path Skew:        1.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.635ns = ( 14.635 - 8.000 ) 
    Source Clock Delay      (SCD):    4.457ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.940ns (routing 0.896ns, distribution 1.044ns)
  Clock Net Delay (Destination): 1.654ns (routing 0.951ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.517 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.940     4.457    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y145         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y145         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     4.537 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[0]/Q
                         net (fo=1, routed)           4.545     9.082    i_gmii2rgmii/D1
    HDIOLOGIC_M_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txclk/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    10.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      2.630    12.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.957    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.981 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.654    14.635    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txclk/CLK
                         clock pessimism             -0.493    14.142    
                         clock uncertainty           -0.191    13.951    
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Setup_OPTFF_HDIOLOGIC_M_CLK_D[0])
                                                     -0.208    13.743    i_gmii2rgmii/i_rgmii_txclk
  -------------------------------------------------------------------
                         required time                         13.743    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                  4.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_txclk/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.040ns (1.619%)  route 2.430ns (98.381%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    2.000ns
  Clock Path Skew:        2.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.551ns
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.065ns (routing 0.493ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.186ns (routing 0.636ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.065     2.754    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y145         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y145         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     2.794 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[0]/Q
                         net (fo=1, routed)           2.430     5.224    i_gmii2rgmii/D1
    HDIOLOGIC_M_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txclk/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      1.705     3.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     3.346    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.365 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.186     4.551    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txclk/CLK
                         clock pessimism              0.350     4.901    
                         clock uncertainty            0.191     5.092    
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Hold_OPTFF_HDIOLOGIC_M_CLK_D[0])
                                                     -0.042     5.050    i_gmii2rgmii/i_rgmii_txclk
  -------------------------------------------------------------------
                         required time                         -5.050    
                         arrival time                           5.224    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_txclk/D[4]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.039ns (1.319%)  route 2.918ns (98.681%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    2.000ns
  Clock Path Skew:        2.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.551ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.062ns (routing 0.493ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.186ns (routing 0.636ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.062     2.751    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X9Y145         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y145         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.790 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[1]/Q
                         net (fo=1, routed)           2.918     5.708    i_gmii2rgmii/D2
    HDIOLOGIC_M_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txclk/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      1.705     3.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     3.346    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.365 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.186     4.551    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txclk/CLK
                         clock pessimism              0.350     4.901    
                         clock uncertainty            0.191     5.092    
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Hold_OPTFF_HDIOLOGIC_M_CLK_D[4])
                                                     -0.038     5.054    i_gmii2rgmii/i_rgmii_txclk
  -------------------------------------------------------------------
                         required time                         -5.054    
                         arrival time                           5.708    
  -------------------------------------------------------------------
                         slack                                  0.654    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  RGMII_TX_CLK_90

Setup :            0  Failing Endpoints,  Worst Slack        0.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.436ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXD[1]
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (RGMII_TX_CLK_90 fall@12.000ns - clk_out1_design_1_clk_wiz_0_0 fall@12.000ns)
  Data Path Delay:        2.728ns  (logic 2.725ns (99.890%)  route 0.003ns (0.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        4.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.455ns = ( 20.455 - 12.000 ) 
    Source Clock Delay      (SCD):    4.473ns = ( 8.473 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.956ns (routing 0.896ns, distribution 1.060ns)
  Timing Exception:       MultiCycle Path   Setup -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     12.000    12.000 f  
    PS8_X0Y0             PS8                          0.000    12.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    12.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    12.199 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173    14.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    14.245 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    14.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    14.517 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.956    16.473    i_gmii2rgmii/Clk125
    HDIOLOGIC_S_X0Y26    OSERDESE3                                    f  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X0Y26    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.819    17.292 r  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/OQ
                         net (fo=1, routed)           0.003    17.295    ETH1_TXD_OBUF[1]
    G10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.906    19.201 r  ETH1_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.201    ETH1_TXD[1]
    G10                                                               r  ETH1_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                     12.000    12.000 r  
    PS8_X0Y0             PS8                          0.000    12.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    12.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    12.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    14.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      2.630    16.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    16.957    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.981 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.654    18.635    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.262    18.897 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.002    18.899    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.556    20.455 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    20.455    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism              0.264    20.719    
                         clock uncertainty           -0.191    20.527    
                         output delay                -1.000    19.527    
  -------------------------------------------------------------------
                         required time                         19.527    
                         arrival time                         -19.201    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXD[0]
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (RGMII_TX_CLK_90 fall@12.000ns - clk_out1_design_1_clk_wiz_0_0 fall@12.000ns)
  Data Path Delay:        2.723ns  (logic 2.720ns (99.890%)  route 0.003ns (0.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        4.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.455ns = ( 20.455 - 12.000 ) 
    Source Clock Delay      (SCD):    4.474ns = ( 8.474 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.957ns (routing 0.896ns, distribution 1.061ns)
  Timing Exception:       MultiCycle Path   Setup -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     12.000    12.000 f  
    PS8_X0Y0             PS8                          0.000    12.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    12.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    12.199 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173    14.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    14.245 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    14.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    14.517 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.957    16.474    i_gmii2rgmii/Clk125
    HDIOLOGIC_M_X0Y26    OSERDESE3                                    f  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_M_X0Y26    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.818    17.292 r  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/OQ
                         net (fo=1, routed)           0.003    17.295    ETH1_TXD_OBUF[0]
    H11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.902    19.197 r  ETH1_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.197    ETH1_TXD[0]
    H11                                                               r  ETH1_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                     12.000    12.000 r  
    PS8_X0Y0             PS8                          0.000    12.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    12.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    12.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    14.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      2.630    16.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    16.957    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.981 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.654    18.635    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.262    18.897 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.002    18.899    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.556    20.455 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    20.455    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism              0.264    20.719    
                         clock uncertainty           -0.191    20.527    
                         output delay                -1.000    19.527    
  -------------------------------------------------------------------
                         required time                         19.527    
                         arrival time                         -19.197    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXD[2]
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (RGMII_TX_CLK_90 fall@12.000ns - clk_out1_design_1_clk_wiz_0_0 fall@12.000ns)
  Data Path Delay:        2.724ns  (logic 2.721ns (99.890%)  route 0.003ns (0.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        4.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.455ns = ( 20.455 - 12.000 ) 
    Source Clock Delay      (SCD):    4.471ns = ( 8.471 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.954ns (routing 0.896ns, distribution 1.058ns)
  Timing Exception:       MultiCycle Path   Setup -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     12.000    12.000 f  
    PS8_X0Y0             PS8                          0.000    12.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    12.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    12.199 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173    14.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    14.245 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    14.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    14.517 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.954    16.471    i_gmii2rgmii/Clk125
    HDIOLOGIC_M_X0Y27    OSERDESE3                                    f  i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_M_X0Y27    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.818    17.289 r  i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/OQ
                         net (fo=1, routed)           0.003    17.292    ETH1_TXD_OBUF[2]
    J12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.903    19.195 r  ETH1_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.195    ETH1_TXD[2]
    J12                                                               r  ETH1_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                     12.000    12.000 r  
    PS8_X0Y0             PS8                          0.000    12.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    12.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    12.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    14.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      2.630    16.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    16.957    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.981 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.654    18.635    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.262    18.897 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.002    18.899    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.556    20.455 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    20.455    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism              0.264    20.719    
                         clock uncertainty           -0.191    20.527    
                         output delay                -1.000    19.527    
  -------------------------------------------------------------------
                         required time                         19.527    
                         arrival time                         -19.195    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXD[3]
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (RGMII_TX_CLK_90 fall@12.000ns - clk_out1_design_1_clk_wiz_0_0 fall@12.000ns)
  Data Path Delay:        2.720ns  (logic 2.717ns (99.890%)  route 0.003ns (0.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        4.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.455ns = ( 20.455 - 12.000 ) 
    Source Clock Delay      (SCD):    4.469ns = ( 8.469 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.952ns (routing 0.896ns, distribution 1.056ns)
  Timing Exception:       MultiCycle Path   Setup -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     12.000    12.000 f  
    PS8_X0Y0             PS8                          0.000    12.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    12.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    12.199 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173    14.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    14.245 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    14.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    14.517 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.952    16.469    i_gmii2rgmii/Clk125
    HDIOLOGIC_S_X0Y27    OSERDESE3                                    f  i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X0Y27    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.819    17.288 r  i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/OQ
                         net (fo=1, routed)           0.003    17.291    ETH1_TXD_OBUF[3]
    H12                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.898    19.189 r  ETH1_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.189    ETH1_TXD[3]
    H12                                                               r  ETH1_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                     12.000    12.000 r  
    PS8_X0Y0             PS8                          0.000    12.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    12.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    12.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    14.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      2.630    16.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    16.957    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.981 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.654    18.635    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.262    18.897 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.002    18.899    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.556    20.455 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    20.455    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism              0.264    20.719    
                         clock uncertainty           -0.191    20.527    
                         output delay                -1.000    19.527    
  -------------------------------------------------------------------
                         required time                         19.527    
                         arrival time                         -19.189    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_txctl/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXCTL
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (RGMII_TX_CLK_90 fall@12.000ns - clk_out1_design_1_clk_wiz_0_0 fall@12.000ns)
  Data Path Delay:        2.729ns  (logic 2.726ns (99.890%)  route 0.003ns (0.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        4.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.455ns = ( 20.455 - 12.000 ) 
    Source Clock Delay      (SCD):    4.457ns = ( 8.457 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.940ns (routing 0.896ns, distribution 1.044ns)
  Timing Exception:       MultiCycle Path   Setup -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     12.000    12.000 f  
    PS8_X0Y0             PS8                          0.000    12.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    12.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    12.199 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173    14.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    14.245 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    14.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    14.517 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.940    16.457    i_gmii2rgmii/Clk125
    HDIOLOGIC_S_X0Y29    OSERDESE3                                    f  i_gmii2rgmii/i_rgmii_txctl/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.819    17.276 r  i_gmii2rgmii/i_rgmii_txctl/OQ
                         net (fo=1, routed)           0.003    17.279    ETH1_TXCTL_OBUF
    F11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.907    19.186 r  ETH1_TXCTL_OBUF_inst/O
                         net (fo=0)                   0.000    19.186    ETH1_TXCTL
    F11                                                               r  ETH1_TXCTL (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                     12.000    12.000 r  
    PS8_X0Y0             PS8                          0.000    12.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    12.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    12.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    14.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      2.630    16.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    16.957    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.981 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.654    18.635    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.262    18.897 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.002    18.899    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.556    20.455 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    20.455    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism              0.264    20.719    
                         clock uncertainty           -0.191    20.527    
                         output delay                -1.000    19.527    
  -------------------------------------------------------------------
                         required time                         19.527    
                         arrival time                         -19.186    
  -------------------------------------------------------------------
                         slack                                  0.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_txctl/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXCTL
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (RGMII_TX_CLK_90 fall@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        1.811ns  (logic 1.809ns (99.890%)  route 0.002ns (0.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        4.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.124ns = ( 13.124 - 4.000 ) 
    Source Clock Delay      (SCD):    4.676ns = ( 12.676 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.700ns (routing 0.814ns, distribution 0.886ns)
  Timing Exception:       MultiCycle Path   Hold  -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    10.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.700    12.676    i_gmii2rgmii/Clk125
    HDIOLOGIC_S_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txctl/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.253    12.929 r  i_gmii2rgmii/i_rgmii_txctl/OQ
                         net (fo=1, routed)           0.002    12.931    ETH1_TXCTL_OBUF
    F11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.556    14.487 r  ETH1_TXCTL_OBUF_inst/O
                         net (fo=0)                   0.000    14.487    ETH1_TXCTL
    F11                                                               r  ETH1_TXCTL (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     4.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     4.199 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     6.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      1.873     8.245 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     8.495    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.523 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.873    10.396    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.818    11.214 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.003    11.217    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.907    13.124 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    13.124    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism             -0.264    12.860    
                         clock uncertainty            0.191    13.051    
                         output delay                 1.000    14.051    
  -------------------------------------------------------------------
                         required time                        -14.051    
                         arrival time                          14.487    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXD[3]
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (RGMII_TX_CLK_90 fall@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        1.802ns  (logic 1.800ns (99.889%)  route 0.002ns (0.111%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        4.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.124ns = ( 13.124 - 4.000 ) 
    Source Clock Delay      (SCD):    4.688ns = ( 12.688 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.712ns (routing 0.814ns, distribution 0.898ns)
  Timing Exception:       MultiCycle Path   Hold  -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    10.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.712    12.688    i_gmii2rgmii/Clk125
    HDIOLOGIC_S_X0Y27    OSERDESE3                                    r  i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X0Y27    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.253    12.941 r  i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/OQ
                         net (fo=1, routed)           0.002    12.943    ETH1_TXD_OBUF[3]
    H12                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.547    14.490 r  ETH1_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.490    ETH1_TXD[3]
    H12                                                               r  ETH1_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     4.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     4.199 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     6.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      1.873     8.245 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     8.495    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.523 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.873    10.396    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.818    11.214 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.003    11.217    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.907    13.124 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    13.124    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism             -0.264    12.860    
                         clock uncertainty            0.191    13.051    
                         output delay                 1.000    14.051    
  -------------------------------------------------------------------
                         required time                        -14.051    
                         arrival time                          14.490    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXD[1]
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (RGMII_TX_CLK_90 fall@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        1.810ns  (logic 1.808ns (99.890%)  route 0.002ns (0.111%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        4.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.124ns = ( 13.124 - 4.000 ) 
    Source Clock Delay      (SCD):    4.691ns = ( 12.691 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.715ns (routing 0.814ns, distribution 0.901ns)
  Timing Exception:       MultiCycle Path   Hold  -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    10.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.715    12.691    i_gmii2rgmii/Clk125
    HDIOLOGIC_S_X0Y26    OSERDESE3                                    r  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X0Y26    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.253    12.944 r  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/OQ
                         net (fo=1, routed)           0.002    12.946    ETH1_TXD_OBUF[1]
    G10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.555    14.501 r  ETH1_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.501    ETH1_TXD[1]
    G10                                                               r  ETH1_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     4.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     4.199 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     6.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      1.873     8.245 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     8.495    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.523 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.873    10.396    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.818    11.214 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.003    11.217    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.907    13.124 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    13.124    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism             -0.264    12.860    
                         clock uncertainty            0.191    13.051    
                         output delay                 1.000    14.051    
  -------------------------------------------------------------------
                         required time                        -14.051    
                         arrival time                          14.501    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXD[2]
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (RGMII_TX_CLK_90 fall@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        1.816ns  (logic 1.814ns (99.890%)  route 0.002ns (0.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        4.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.124ns = ( 13.124 - 4.000 ) 
    Source Clock Delay      (SCD):    4.690ns = ( 12.690 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.714ns (routing 0.814ns, distribution 0.900ns)
  Timing Exception:       MultiCycle Path   Hold  -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    10.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.714    12.690    i_gmii2rgmii/Clk125
    HDIOLOGIC_M_X0Y27    OSERDESE3                                    r  i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_M_X0Y27    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.262    12.952 r  i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/OQ
                         net (fo=1, routed)           0.002    12.954    ETH1_TXD_OBUF[2]
    J12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.552    14.506 r  ETH1_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.506    ETH1_TXD[2]
    J12                                                               r  ETH1_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     4.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     4.199 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     6.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      1.873     8.245 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     8.495    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.523 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.873    10.396    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.818    11.214 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.003    11.217    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.907    13.124 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    13.124    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism             -0.264    12.860    
                         clock uncertainty            0.191    13.051    
                         output delay                 1.000    14.051    
  -------------------------------------------------------------------
                         required time                        -14.051    
                         arrival time                          14.506    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXD[0]
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (RGMII_TX_CLK_90 fall@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        1.815ns  (logic 1.813ns (99.890%)  route 0.002ns (0.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        4.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.124ns = ( 13.124 - 4.000 ) 
    Source Clock Delay      (SCD):    4.692ns = ( 12.692 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.716ns (routing 0.814ns, distribution 0.902ns)
  Timing Exception:       MultiCycle Path   Hold  -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    10.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.716    12.692    i_gmii2rgmii/Clk125
    HDIOLOGIC_M_X0Y26    OSERDESE3                                    r  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_M_X0Y26    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.262    12.954 r  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/OQ
                         net (fo=1, routed)           0.002    12.956    ETH1_TXD_OBUF[0]
    H11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.551    14.507 r  ETH1_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.507    ETH1_TXD[0]
    H11                                                               r  ETH1_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     4.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     4.199 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     6.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      1.873     8.245 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     8.495    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.523 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.873    10.396    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.818    11.214 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.003    11.217    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.907    13.124 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    13.124    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism             -0.264    12.860    
                         clock uncertainty            0.191    13.051    
                         output delay                 1.000    14.051    
  -------------------------------------------------------------------
                         required time                        -14.051    
                         arrival time                          14.507    
  -------------------------------------------------------------------
                         slack                                  0.456    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out3_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.841ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.309ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.841ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_mux1/CE1
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        1.893ns  (logic 0.146ns (7.713%)  route 1.747ns (92.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 43.850 - 40.000 ) 
    Source Clock Delay      (SCD):    4.419ns = ( 36.419 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.902ns (routing 0.896ns, distribution 1.006ns)
  Clock Net Delay (Destination): 0.872ns (routing 0.001ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173    34.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    34.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.517 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.902    36.419    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y150         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y150         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    36.497 f  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/Q
                         net (fo=41, routed)          0.301    36.798    i_gmii2rgmii/i_rgmii_gmii/BitRate[0]
    SLICE_X8Y145         LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.068    36.866 r  i_gmii2rgmii/i_rgmii_gmii/Speed100En_INST_0/O
                         net (fo=2, routed)           1.446    38.312    i_gmii2rgmii/Speed100En
    BUFGCTRL_X0Y13       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux1/CE1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    42.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.954    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.872    43.850    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux1/I1
                         clock pessimism             -0.493    43.357    
                         clock uncertainty           -0.209    43.148    
    BUFGCTRL_X0Y13       BUFGCTRL (Setup_BUFGCTRL_I1_CE1)
                                                      0.005    43.153    i_gmii2rgmii/i_rgmii_mux1
  -------------------------------------------------------------------
                         required time                         43.153    
                         arrival time                         -38.312    
  -------------------------------------------------------------------
                         slack                                  4.841    

Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_mux0/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        1.880ns  (logic 0.215ns (11.436%)  route 1.665ns (88.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.002ns = ( 44.002 - 40.000 ) 
    Source Clock Delay      (SCD):    4.441ns = ( 36.441 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.924ns (routing 0.896ns, distribution 1.028ns)
  Clock Net Delay (Destination): 0.072ns (routing 0.004ns, distribution 0.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173    34.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    34.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.517 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.924    36.441    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y147         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y147         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    36.519 f  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[1]/Q
                         net (fo=41, routed)          0.199    36.718    i_gmii2rgmii/i_rgmii_gmii/BitRate[1]
    SLICE_X8Y150         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137    36.855 f  i_gmii2rgmii/i_rgmii_gmii/Speed1000En_INST_0/O
                         net (fo=3, routed)           1.466    38.321    i_gmii2rgmii/Speed1000En
    BUFGCTRL_X0Y12       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux0/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    42.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.954    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.850    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.930 r  i_gmii2rgmii/i_rgmii_mux1/O
    X1Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.072    44.002    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux0/I0
                         clock pessimism             -0.493    43.509    
                         clock uncertainty           -0.209    43.300    
    BUFGCTRL_X0Y12       BUFGCTRL (Setup_BUFGCTRL_I0_CE0)
                                                      0.005    43.305    i_gmii2rgmii/i_rgmii_mux0
  -------------------------------------------------------------------
                         required time                         43.305    
                         arrival time                         -38.321    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        3.003ns  (logic 0.077ns (2.564%)  route 2.926ns (97.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 45.430 - 40.000 ) 
    Source Clock Delay      (SCD):    4.433ns = ( 36.433 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.916ns (routing 0.896ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.639ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173    34.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    34.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.517 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.916    36.433    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y147         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    36.510 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/Q
                         net (fo=1, routed)           2.926    39.436    i_gmii2rgmii/Gmii_RxD[2]
    SLICE_X3Y169         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    42.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.954    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.850    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.930 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.002    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.081 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.349    45.430    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y169         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
                         clock pessimism             -0.493    44.937    
                         clock uncertainty           -0.209    44.728    
    SLICE_X3Y169         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025    44.753    i_gmii2rgmii/Gmii_RxD_sync_reg[2]
  -------------------------------------------------------------------
                         required time                         44.753    
                         arrival time                         -39.436    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.438ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxDv_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        2.853ns  (logic 0.080ns (2.804%)  route 2.773ns (97.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.410ns = ( 45.410 - 40.000 ) 
    Source Clock Delay      (SCD):    4.442ns = ( 36.442 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.925ns (routing 0.896ns, distribution 1.029ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.639ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173    34.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    34.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.517 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.925    36.442    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y147         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y147         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    36.522 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/Q
                         net (fo=1, routed)           2.773    39.295    i_gmii2rgmii/Gmii_RxDv
    SLICE_X8Y152         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    42.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.954    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.850    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.930 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.002    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.081 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.329    45.410    i_gmii2rgmii/GMII_tx_clk
    SLICE_X8Y152         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/C
                         clock pessimism             -0.493    44.917    
                         clock uncertainty           -0.209    44.708    
    SLICE_X8Y152         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    44.733    i_gmii2rgmii/Gmii_RxDv_sync_reg
  -------------------------------------------------------------------
                         required time                         44.733    
                         arrival time                         -39.295    
  -------------------------------------------------------------------
                         slack                                  5.438    

Slack (MET) :             5.497ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        2.819ns  (logic 0.077ns (2.731%)  route 2.742ns (97.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns = ( 45.426 - 40.000 ) 
    Source Clock Delay      (SCD):    4.433ns = ( 36.433 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.916ns (routing 0.896ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.639ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173    34.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    34.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.517 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.916    36.433    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y147         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077    36.510 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/Q
                         net (fo=1, routed)           2.742    39.252    i_gmii2rgmii/Gmii_RxD[4]
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    42.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.954    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.850    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.930 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.002    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.081 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.345    45.426    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
                         clock pessimism             -0.493    44.933    
                         clock uncertainty           -0.209    44.724    
    SLICE_X5Y165         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    44.749    i_gmii2rgmii/Gmii_RxD_sync_reg[4]
  -------------------------------------------------------------------
                         required time                         44.749    
                         arrival time                         -39.252    
  -------------------------------------------------------------------
                         slack                                  5.497    

Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        2.650ns  (logic 0.078ns (2.943%)  route 2.572ns (97.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns = ( 45.426 - 40.000 ) 
    Source Clock Delay      (SCD):    4.442ns = ( 36.442 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.925ns (routing 0.896ns, distribution 1.029ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.639ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173    34.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    34.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.517 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.925    36.442    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y147         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y147         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    36.520 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/Q
                         net (fo=1, routed)           2.572    39.092    i_gmii2rgmii/Gmii_RxD[7]
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    42.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.954    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.850    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.930 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.002    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.081 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.345    45.426    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
                         clock pessimism             -0.493    44.933    
                         clock uncertainty           -0.209    44.724    
    SLICE_X5Y165         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    44.749    i_gmii2rgmii/Gmii_RxD_sync_reg[7]
  -------------------------------------------------------------------
                         required time                         44.749    
                         arrival time                         -39.092    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        2.616ns  (logic 0.078ns (2.982%)  route 2.538ns (97.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 45.430 - 40.000 ) 
    Source Clock Delay      (SCD):    4.433ns = ( 36.433 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.916ns (routing 0.896ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.639ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173    34.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    34.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.517 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.916    36.433    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y147         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078    36.511 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/Q
                         net (fo=1, routed)           2.538    39.049    i_gmii2rgmii/Gmii_RxD[1]
    SLICE_X3Y169         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    42.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.954    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.850    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.930 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.002    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.081 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.349    45.430    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y169         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
                         clock pessimism             -0.493    44.937    
                         clock uncertainty           -0.209    44.728    
    SLICE_X3Y169         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    44.753    i_gmii2rgmii/Gmii_RxD_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         44.753    
                         arrival time                         -39.049    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.708ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        2.608ns  (logic 0.078ns (2.991%)  route 2.530ns (97.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns = ( 45.426 - 40.000 ) 
    Source Clock Delay      (SCD):    4.433ns = ( 36.433 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.916ns (routing 0.896ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.639ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173    34.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    34.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.517 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.916    36.433    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y147         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    36.511 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/Q
                         net (fo=1, routed)           2.530    39.041    i_gmii2rgmii/Gmii_RxD[0]
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    42.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.954    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.850    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.930 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.002    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.081 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.345    45.426    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
                         clock pessimism             -0.493    44.933    
                         clock uncertainty           -0.209    44.724    
    SLICE_X5Y165         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    44.749    i_gmii2rgmii/Gmii_RxD_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         44.749    
                         arrival time                         -39.041    
  -------------------------------------------------------------------
                         slack                                  5.708    

Slack (MET) :             5.748ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        2.568ns  (logic 0.080ns (3.115%)  route 2.488ns (96.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns = ( 45.426 - 40.000 ) 
    Source Clock Delay      (SCD):    4.433ns = ( 36.433 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.916ns (routing 0.896ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.639ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173    34.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    34.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.517 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.916    36.433    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y147         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080    36.513 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/Q
                         net (fo=1, routed)           2.488    39.001    i_gmii2rgmii/Gmii_RxD[5]
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    42.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.954    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.850    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.930 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.002    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.081 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.345    45.426    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
                         clock pessimism             -0.493    44.933    
                         clock uncertainty           -0.209    44.724    
    SLICE_X5Y165         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    44.749    i_gmii2rgmii/Gmii_RxD_sync_reg[5]
  -------------------------------------------------------------------
                         required time                         44.749    
                         arrival time                         -39.001    
  -------------------------------------------------------------------
                         slack                                  5.748    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        2.554ns  (logic 0.080ns (3.132%)  route 2.474ns (96.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns = ( 45.426 - 40.000 ) 
    Source Clock Delay      (SCD):    4.433ns = ( 36.433 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.916ns (routing 0.896ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.639ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173    34.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    34.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.517 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.916    36.433    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y147         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080    36.513 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/Q
                         net (fo=1, routed)           2.474    38.987    i_gmii2rgmii/Gmii_RxD[6]
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    42.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.954    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.850    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.930 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.002    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.081 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.345    45.426    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
                         clock pessimism             -0.493    44.933    
                         clock uncertainty           -0.209    44.724    
    SLICE_X5Y165         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    44.749    i_gmii2rgmii/Gmii_RxD_sync_reg[6]
  -------------------------------------------------------------------
                         required time                         44.749    
                         arrival time                         -38.987    
  -------------------------------------------------------------------
                         slack                                  5.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.041ns (3.272%)  route 1.212ns (96.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.084ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.057ns (routing 0.493ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.959ns (routing 0.430ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.057     2.746    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y147         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.787 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/Q
                         net (fo=1, routed)           1.212     3.999    i_gmii2rgmii/Gmii_RxD[3]
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.343    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.362 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.946    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.008 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.064    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.125 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.959     3.084    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
                         clock pessimism              0.350     3.434    
                         clock uncertainty            0.209     3.643    
    SLICE_X5Y165         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     3.690    i_gmii2rgmii/Gmii_RxD_sync_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.690    
                         arrival time                           3.999    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxEr_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.038ns (2.999%)  route 1.229ns (97.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.084ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.057ns (routing 0.493ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.959ns (routing 0.430ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.057     2.746    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y146         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y146         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.784 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/Q
                         net (fo=2, routed)           1.229     4.013    i_gmii2rgmii/Gmii_RxEr
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.343    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.362 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.946    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.008 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.064    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.125 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.959     3.084    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/C
                         clock pessimism              0.350     3.434    
                         clock uncertainty            0.209     3.643    
    SLICE_X5Y165         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     3.689    i_gmii2rgmii/Gmii_RxEr_sync_reg
  -------------------------------------------------------------------
                         required time                         -3.689    
                         arrival time                           4.013    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.039ns (3.000%)  route 1.261ns (97.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.084ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.057ns (routing 0.493ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.959ns (routing 0.430ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.057     2.746    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y147         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.785 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/Q
                         net (fo=1, routed)           1.261     4.046    i_gmii2rgmii/Gmii_RxD[6]
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.343    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.362 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.946    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.008 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.064    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.125 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.959     3.084    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
                         clock pessimism              0.350     3.434    
                         clock uncertainty            0.209     3.643    
    SLICE_X5Y165         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     3.689    i_gmii2rgmii/Gmii_RxD_sync_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.689    
                         arrival time                           4.046    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.040ns (3.075%)  route 1.261ns (96.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.084ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.057ns (routing 0.493ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.959ns (routing 0.430ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.057     2.746    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y147         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     2.786 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/Q
                         net (fo=1, routed)           1.261     4.047    i_gmii2rgmii/Gmii_RxD[5]
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.343    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.362 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.946    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.008 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.064    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.125 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.959     3.084    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
                         clock pessimism              0.350     3.434    
                         clock uncertainty            0.209     3.643    
    SLICE_X5Y165         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     3.690    i_gmii2rgmii/Gmii_RxD_sync_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.690    
                         arrival time                           4.047    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.303ns  (logic 0.038ns (2.916%)  route 1.265ns (97.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.084ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.057ns (routing 0.493ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.959ns (routing 0.430ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.057     2.746    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y147         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.784 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/Q
                         net (fo=1, routed)           1.265     4.049    i_gmii2rgmii/Gmii_RxD[0]
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.343    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.362 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.946    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.008 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.064    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.125 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.959     3.084    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
                         clock pessimism              0.350     3.434    
                         clock uncertainty            0.209     3.643    
    SLICE_X5Y165         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     3.689    i_gmii2rgmii/Gmii_RxD_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.689    
                         arrival time                           4.049    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.330ns  (logic 0.038ns (2.857%)  route 1.292ns (97.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.088ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.057ns (routing 0.493ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.963ns (routing 0.430ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.057     2.746    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y147         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.784 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/Q
                         net (fo=1, routed)           1.292     4.076    i_gmii2rgmii/Gmii_RxD[1]
    SLICE_X3Y169         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.343    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.362 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.946    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.008 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.064    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.125 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.963     3.088    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y169         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
                         clock pessimism              0.350     3.438    
                         clock uncertainty            0.209     3.647    
    SLICE_X3Y169         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     3.693    i_gmii2rgmii/Gmii_RxD_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.693    
                         arrival time                           4.076    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.039ns (2.941%)  route 1.287ns (97.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.084ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.060ns (routing 0.493ns, distribution 0.567ns)
  Clock Net Delay (Destination): 0.959ns (routing 0.430ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.060     2.749    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y147         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y147         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.788 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/Q
                         net (fo=1, routed)           1.287     4.075    i_gmii2rgmii/Gmii_RxD[7]
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.343    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.362 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.946    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.008 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.064    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.125 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.959     3.084    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
                         clock pessimism              0.350     3.434    
                         clock uncertainty            0.209     3.643    
    SLICE_X5Y165         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     3.690    i_gmii2rgmii/Gmii_RxD_sync_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.690    
                         arrival time                           4.075    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.039ns (2.776%)  route 1.366ns (97.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.084ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.057ns (routing 0.493ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.959ns (routing 0.430ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.057     2.746    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y147         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     2.785 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/Q
                         net (fo=1, routed)           1.366     4.151    i_gmii2rgmii/Gmii_RxD[4]
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.343    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.362 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.946    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.008 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.064    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.125 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.959     3.084    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
                         clock pessimism              0.350     3.434    
                         clock uncertainty            0.209     3.643    
    SLICE_X5Y165         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     3.689    i_gmii2rgmii/Gmii_RxD_sync_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.689    
                         arrival time                           4.151    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxDv_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.041ns (2.900%)  route 1.373ns (97.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.074ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.060ns (routing 0.493ns, distribution 0.567ns)
  Clock Net Delay (Destination): 0.949ns (routing 0.430ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.060     2.749    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y147         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y147         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.790 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/Q
                         net (fo=1, routed)           1.373     4.163    i_gmii2rgmii/Gmii_RxDv
    SLICE_X8Y152         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.343    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.362 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.946    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.008 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.064    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.125 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.949     3.074    i_gmii2rgmii/GMII_tx_clk
    SLICE_X8Y152         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/C
                         clock pessimism              0.350     3.424    
                         clock uncertainty            0.209     3.633    
    SLICE_X8Y152         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     3.679    i_gmii2rgmii/Gmii_RxDv_sync_reg
  -------------------------------------------------------------------
                         required time                         -3.679    
                         arrival time                           4.163    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.038ns (2.535%)  route 1.461ns (97.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.088ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.057ns (routing 0.493ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.963ns (routing 0.430ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.057     2.746    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y147         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.784 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/Q
                         net (fo=1, routed)           1.461     4.245    i_gmii2rgmii/Gmii_RxD[2]
    SLICE_X3Y169         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.343    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.362 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.946    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.008 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.064    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.125 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.963     3.088    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y169         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
                         clock pessimism              0.350     3.438    
                         clock uncertainty            0.209     3.647    
    SLICE_X3Y169         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     3.694    i_gmii2rgmii/Gmii_RxD_sync_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.694    
                         arrival time                           4.245    
  -------------------------------------------------------------------
                         slack                                  0.551    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  Clk2_5

Setup :            0  Failing Endpoints,  Worst Slack        5.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.065ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_mux1/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_design_1_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        1.934ns  (logic 0.146ns (7.549%)  route 1.788ns (92.451%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.128ns = ( 404.128 - 400.000 ) 
    Source Clock Delay      (SCD):    4.419ns = ( 396.419 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.902ns (routing 0.896ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.009ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173   394.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244   394.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.517 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.902   396.419    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y150         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y150         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078   396.497 r  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/Q
                         net (fo=41, routed)          0.301   396.798    i_gmii2rgmii/i_rgmii_gmii/BitRate[0]
    SLICE_X8Y145         LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.068   396.866 f  i_gmii2rgmii/i_rgmii_gmii/Speed100En_INST_0/O
                         net (fo=2, routed)           1.487   398.353    i_gmii2rgmii/Speed100En
    BUFGCTRL_X0Y13       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux1/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948   402.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.962    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.094 r  i_gmii2rgmii/i_rgmii_Div4/O
    X1Y0 (CLOCK_ROOT)    net (fo=1, routed)           1.034   404.128    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux1/I0
                         clock pessimism             -0.493   403.635    
                         clock uncertainty           -0.222   403.413    
    BUFGCTRL_X0Y13       BUFGCTRL (Setup_BUFGCTRL_I0_CE0)
                                                      0.005   403.418    i_gmii2rgmii/i_rgmii_mux1
  -------------------------------------------------------------------
                         required time                        403.418    
                         arrival time                        -398.353    
  -------------------------------------------------------------------
                         slack                                  5.065    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_mux0/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_design_1_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        1.880ns  (logic 0.215ns (11.436%)  route 1.665ns (88.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 404.279 - 400.000 ) 
    Source Clock Delay      (SCD):    4.441ns = ( 396.441 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.924ns (routing 0.896ns, distribution 1.028ns)
  Clock Net Delay (Destination): 0.072ns (routing 0.004ns, distribution 0.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173   394.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244   394.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.517 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.924   396.441    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y147         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y147         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078   396.519 f  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[1]/Q
                         net (fo=41, routed)          0.199   396.718    i_gmii2rgmii/i_rgmii_gmii/BitRate[1]
    SLICE_X8Y150         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137   396.855 f  i_gmii2rgmii/i_rgmii_gmii/Speed1000En_INST_0/O
                         net (fo=3, routed)           1.466   398.321    i_gmii2rgmii/Speed1000En
    BUFGCTRL_X0Y12       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux0/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948   402.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.962    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.094 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.128    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.207 r  i_gmii2rgmii/i_rgmii_mux1/O
    X1Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.072   404.279    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux0/I0
                         clock pessimism             -0.493   403.786    
                         clock uncertainty           -0.222   403.564    
    BUFGCTRL_X0Y12       BUFGCTRL (Setup_BUFGCTRL_I0_CE0)
                                                      0.005   403.569    i_gmii2rgmii/i_rgmii_mux0
  -------------------------------------------------------------------
                         required time                        403.569    
                         arrival time                        -398.321    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.581ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_design_1_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        3.003ns  (logic 0.077ns (2.564%)  route 2.926ns (97.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.707ns = ( 405.707 - 400.000 ) 
    Source Clock Delay      (SCD):    4.433ns = ( 396.433 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.916ns (routing 0.896ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.639ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173   394.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244   394.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.517 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.916   396.433    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y147         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077   396.510 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/Q
                         net (fo=1, routed)           2.926   399.436    i_gmii2rgmii/Gmii_RxD[2]
    SLICE_X3Y169         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948   402.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.962    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.094 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.128    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.207 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.279    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.358 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.349   405.707    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y169         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
                         clock pessimism             -0.493   405.214    
                         clock uncertainty           -0.222   404.992    
    SLICE_X3Y169         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025   405.017    i_gmii2rgmii/Gmii_RxD_sync_reg[2]
  -------------------------------------------------------------------
                         required time                        405.017    
                         arrival time                        -399.436    
  -------------------------------------------------------------------
                         slack                                  5.581    

Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxDv_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_design_1_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        2.853ns  (logic 0.080ns (2.804%)  route 2.773ns (97.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.687ns = ( 405.687 - 400.000 ) 
    Source Clock Delay      (SCD):    4.442ns = ( 396.442 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.925ns (routing 0.896ns, distribution 1.029ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.639ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173   394.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244   394.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.517 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.925   396.442    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y147         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y147         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080   396.522 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/Q
                         net (fo=1, routed)           2.773   399.295    i_gmii2rgmii/Gmii_RxDv
    SLICE_X8Y152         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948   402.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.962    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.094 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.128    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.207 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.279    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.358 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.329   405.687    i_gmii2rgmii/GMII_tx_clk
    SLICE_X8Y152         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/C
                         clock pessimism             -0.493   405.194    
                         clock uncertainty           -0.222   404.972    
    SLICE_X8Y152         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025   404.997    i_gmii2rgmii/Gmii_RxDv_sync_reg
  -------------------------------------------------------------------
                         required time                        404.997    
                         arrival time                        -399.295    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_design_1_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        2.819ns  (logic 0.077ns (2.731%)  route 2.742ns (97.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.703ns = ( 405.703 - 400.000 ) 
    Source Clock Delay      (SCD):    4.433ns = ( 396.433 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.916ns (routing 0.896ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.639ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173   394.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244   394.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.517 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.916   396.433    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y147         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077   396.510 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/Q
                         net (fo=1, routed)           2.742   399.252    i_gmii2rgmii/Gmii_RxD[4]
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948   402.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.962    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.094 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.128    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.207 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.279    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.358 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.345   405.703    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
                         clock pessimism             -0.493   405.210    
                         clock uncertainty           -0.222   404.988    
    SLICE_X5Y165         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025   405.013    i_gmii2rgmii/Gmii_RxD_sync_reg[4]
  -------------------------------------------------------------------
                         required time                        405.013    
                         arrival time                        -399.252    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.921ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_design_1_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        2.650ns  (logic 0.078ns (2.943%)  route 2.572ns (97.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.703ns = ( 405.703 - 400.000 ) 
    Source Clock Delay      (SCD):    4.442ns = ( 396.442 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.925ns (routing 0.896ns, distribution 1.029ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.639ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173   394.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244   394.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.517 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.925   396.442    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y147         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y147         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078   396.520 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/Q
                         net (fo=1, routed)           2.572   399.092    i_gmii2rgmii/Gmii_RxD[7]
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948   402.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.962    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.094 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.128    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.207 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.279    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.358 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.345   405.703    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
                         clock pessimism             -0.493   405.210    
                         clock uncertainty           -0.222   404.988    
    SLICE_X5Y165         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025   405.013    i_gmii2rgmii/Gmii_RxD_sync_reg[7]
  -------------------------------------------------------------------
                         required time                        405.013    
                         arrival time                        -399.092    
  -------------------------------------------------------------------
                         slack                                  5.921    

Slack (MET) :             5.968ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_design_1_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        2.616ns  (logic 0.078ns (2.982%)  route 2.538ns (97.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.707ns = ( 405.707 - 400.000 ) 
    Source Clock Delay      (SCD):    4.433ns = ( 396.433 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.916ns (routing 0.896ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.639ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173   394.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244   394.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.517 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.916   396.433    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y147         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078   396.511 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/Q
                         net (fo=1, routed)           2.538   399.049    i_gmii2rgmii/Gmii_RxD[1]
    SLICE_X3Y169         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948   402.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.962    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.094 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.128    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.207 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.279    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.358 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.349   405.707    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y169         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
                         clock pessimism             -0.493   405.214    
                         clock uncertainty           -0.222   404.992    
    SLICE_X3Y169         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025   405.017    i_gmii2rgmii/Gmii_RxD_sync_reg[1]
  -------------------------------------------------------------------
                         required time                        405.017    
                         arrival time                        -399.049    
  -------------------------------------------------------------------
                         slack                                  5.968    

Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_design_1_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        2.608ns  (logic 0.078ns (2.991%)  route 2.530ns (97.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.703ns = ( 405.703 - 400.000 ) 
    Source Clock Delay      (SCD):    4.433ns = ( 396.433 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.916ns (routing 0.896ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.639ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173   394.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244   394.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.517 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.916   396.433    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y147         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078   396.511 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/Q
                         net (fo=1, routed)           2.530   399.041    i_gmii2rgmii/Gmii_RxD[0]
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948   402.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.962    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.094 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.128    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.207 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.279    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.358 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.345   405.703    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
                         clock pessimism             -0.493   405.210    
                         clock uncertainty           -0.222   404.988    
    SLICE_X5Y165         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025   405.013    i_gmii2rgmii/Gmii_RxD_sync_reg[0]
  -------------------------------------------------------------------
                         required time                        405.013    
                         arrival time                        -399.041    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             6.012ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_design_1_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        2.568ns  (logic 0.080ns (3.115%)  route 2.488ns (96.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.703ns = ( 405.703 - 400.000 ) 
    Source Clock Delay      (SCD):    4.433ns = ( 396.433 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.916ns (routing 0.896ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.639ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173   394.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244   394.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.517 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.916   396.433    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y147         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080   396.513 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/Q
                         net (fo=1, routed)           2.488   399.001    i_gmii2rgmii/Gmii_RxD[5]
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948   402.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.962    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.094 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.128    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.207 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.279    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.358 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.345   405.703    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
                         clock pessimism             -0.493   405.210    
                         clock uncertainty           -0.222   404.988    
    SLICE_X5Y165         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025   405.013    i_gmii2rgmii/Gmii_RxD_sync_reg[5]
  -------------------------------------------------------------------
                         required time                        405.013    
                         arrival time                        -399.001    
  -------------------------------------------------------------------
                         slack                                  6.012    

Slack (MET) :             6.026ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_design_1_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        2.554ns  (logic 0.080ns (3.132%)  route 2.474ns (96.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.703ns = ( 405.703 - 400.000 ) 
    Source Clock Delay      (SCD):    4.433ns = ( 396.433 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.916ns (routing 0.896ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.639ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173   394.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244   394.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.517 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.916   396.433    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y147         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080   396.513 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/Q
                         net (fo=1, routed)           2.474   398.987    i_gmii2rgmii/Gmii_RxD[6]
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948   402.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.962    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.094 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.128    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.207 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.279    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.358 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.345   405.703    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
                         clock pessimism             -0.493   405.210    
                         clock uncertainty           -0.222   404.988    
    SLICE_X5Y165         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025   405.013    i_gmii2rgmii/Gmii_RxD_sync_reg[6]
  -------------------------------------------------------------------
                         required time                        405.013    
                         arrival time                        -398.987    
  -------------------------------------------------------------------
                         slack                                  6.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.061ns (3.595%)  route 1.636ns (96.405%))
  Logic Levels:           0  
  Clock Path Skew:        1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.580ns
    Source Clock Delay      (SCD):    4.679ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.703ns (routing 0.814ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.704ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948     2.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.703     4.679    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y147         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     4.740 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/Q
                         net (fo=1, routed)           1.636     6.376    i_gmii2rgmii/Gmii_RxD[3]
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.500    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.652 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.789    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.881 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.965    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.057 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.523     5.580    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
                         clock pessimism              0.493     6.073    
                         clock uncertainty            0.222     6.295    
    SLICE_X5Y165         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     6.357    i_gmii2rgmii/Gmii_RxD_sync_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.357    
                         arrival time                           6.376    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxEr_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.058ns (3.394%)  route 1.651ns (96.606%))
  Logic Levels:           0  
  Clock Path Skew:        1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.580ns
    Source Clock Delay      (SCD):    4.679ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.703ns (routing 0.814ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.704ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948     2.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.703     4.679    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y146         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y146         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     4.737 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/Q
                         net (fo=2, routed)           1.651     6.388    i_gmii2rgmii/Gmii_RxEr
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.500    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.652 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.789    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.881 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.965    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.057 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.523     5.580    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/C
                         clock pessimism              0.493     6.073    
                         clock uncertainty            0.222     6.295    
    SLICE_X5Y165         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     6.355    i_gmii2rgmii/Gmii_RxEr_sync_reg
  -------------------------------------------------------------------
                         required time                         -6.355    
                         arrival time                           6.388    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.060ns (3.407%)  route 1.701ns (96.593%))
  Logic Levels:           0  
  Clock Path Skew:        1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.580ns
    Source Clock Delay      (SCD):    4.679ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.703ns (routing 0.814ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.704ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948     2.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.703     4.679    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y147         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     4.739 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/Q
                         net (fo=1, routed)           1.701     6.440    i_gmii2rgmii/Gmii_RxD[6]
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.500    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.652 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.789    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.881 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.965    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.057 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.523     5.580    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
                         clock pessimism              0.493     6.073    
                         clock uncertainty            0.222     6.295    
    SLICE_X5Y165         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     6.355    i_gmii2rgmii/Gmii_RxD_sync_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.355    
                         arrival time                           6.440    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.058ns (3.292%)  route 1.704ns (96.708%))
  Logic Levels:           0  
  Clock Path Skew:        1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.580ns
    Source Clock Delay      (SCD):    4.679ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.703ns (routing 0.814ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.704ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948     2.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.703     4.679    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y147         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     4.737 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/Q
                         net (fo=1, routed)           1.704     6.441    i_gmii2rgmii/Gmii_RxD[0]
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.500    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.652 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.789    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.881 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.965    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.057 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.523     5.580    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
                         clock pessimism              0.493     6.073    
                         clock uncertainty            0.222     6.295    
    SLICE_X5Y165         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     6.355    i_gmii2rgmii/Gmii_RxD_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.355    
                         arrival time                           6.441    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.060ns (3.396%)  route 1.707ns (96.604%))
  Logic Levels:           0  
  Clock Path Skew:        1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.580ns
    Source Clock Delay      (SCD):    4.679ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.703ns (routing 0.814ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.704ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948     2.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.703     4.679    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y147         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     4.739 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/Q
                         net (fo=1, routed)           1.707     6.446    i_gmii2rgmii/Gmii_RxD[5]
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.500    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.652 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.789    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.881 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.965    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.057 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.523     5.580    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
                         clock pessimism              0.493     6.073    
                         clock uncertainty            0.222     6.295    
    SLICE_X5Y165         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     6.357    i_gmii2rgmii/Gmii_RxD_sync_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.357    
                         arrival time                           6.446    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.058ns (3.260%)  route 1.721ns (96.740%))
  Logic Levels:           0  
  Clock Path Skew:        1.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.580ns
    Source Clock Delay      (SCD):    4.682ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.706ns (routing 0.814ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.704ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948     2.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.706     4.682    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y147         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y147         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.740 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/Q
                         net (fo=1, routed)           1.721     6.461    i_gmii2rgmii/Gmii_RxD[7]
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.500    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.652 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.789    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.881 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.965    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.057 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.523     5.580    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
                         clock pessimism              0.493     6.073    
                         clock uncertainty            0.222     6.295    
    SLICE_X5Y165         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     6.357    i_gmii2rgmii/Gmii_RxD_sync_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.357    
                         arrival time                           6.461    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.058ns (3.229%)  route 1.738ns (96.771%))
  Logic Levels:           0  
  Clock Path Skew:        1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.585ns
    Source Clock Delay      (SCD):    4.679ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.703ns (routing 0.814ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.704ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948     2.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.703     4.679    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y147         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     4.737 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/Q
                         net (fo=1, routed)           1.738     6.475    i_gmii2rgmii/Gmii_RxD[1]
    SLICE_X3Y169         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.500    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.652 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.789    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.881 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.965    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.057 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.528     5.585    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y169         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
                         clock pessimism              0.493     6.078    
                         clock uncertainty            0.222     6.300    
    SLICE_X3Y169         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     6.360    i_gmii2rgmii/Gmii_RxD_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.360    
                         arrival time                           6.475    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.059ns (3.070%)  route 1.863ns (96.930%))
  Logic Levels:           0  
  Clock Path Skew:        1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.580ns
    Source Clock Delay      (SCD):    4.679ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.703ns (routing 0.814ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.704ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948     2.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.703     4.679    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y147         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     4.738 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/Q
                         net (fo=1, routed)           1.863     6.601    i_gmii2rgmii/Gmii_RxD[4]
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.500    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.652 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.789    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.881 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.965    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.057 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.523     5.580    i_gmii2rgmii/GMII_tx_clk
    SLICE_X5Y165         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
                         clock pessimism              0.493     6.073    
                         clock uncertainty            0.222     6.295    
    SLICE_X5Y165         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.060     6.355    i_gmii2rgmii/Gmii_RxD_sync_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.355    
                         arrival time                           6.601    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxDv_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.911ns  (logic 0.061ns (3.192%)  route 1.850ns (96.808%))
  Logic Levels:           0  
  Clock Path Skew:        1.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.563ns
    Source Clock Delay      (SCD):    4.682ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.706ns (routing 0.814ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.506ns (routing 0.704ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948     2.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.706     4.682    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y147         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y147         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     4.743 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/Q
                         net (fo=1, routed)           1.850     6.593    i_gmii2rgmii/Gmii_RxDv
    SLICE_X8Y152         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.500    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.652 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.789    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.881 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.965    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.057 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.506     5.563    i_gmii2rgmii/GMII_tx_clk
    SLICE_X8Y152         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/C
                         clock pessimism              0.493     6.056    
                         clock uncertainty            0.222     6.278    
    SLICE_X8Y152         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     6.338    i_gmii2rgmii/Gmii_RxDv_sync_reg
  -------------------------------------------------------------------
                         required time                         -6.338    
                         arrival time                           6.593    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.038ns (2.535%)  route 1.461ns (97.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.285ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.057ns (routing 0.493ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.963ns (routing 0.430ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.057     2.746    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y147         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.784 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/Q
                         net (fo=1, routed)           1.461     4.245    i_gmii2rgmii/Gmii_RxD[2]
    SLICE_X3Y169         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.349    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.450 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.694     2.144    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.205 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.261    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.322 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.963     3.285    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y169         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
                         clock pessimism              0.350     3.635    
                         clock uncertainty            0.222     3.857    
    SLICE_X3Y169         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     3.904    i_gmii2rgmii/Gmii_RxD_sync_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.904    
                         arrival time                           4.245    
  -------------------------------------------------------------------
                         slack                                  0.341    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RGMII_RX_CLK
  To Clock:  RGMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        6.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.422ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/PRE
                            (recovery check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.999ns  (logic 0.216ns (21.622%)  route 0.783ns (78.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.367ns = ( 12.367 - 10.000 ) 
    Source Clock Delay      (SCD):    3.373ns = ( 5.373 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.311ns (routing 0.509ns, distribution 0.802ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.462ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.311     5.373    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X9Y146         FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y146         FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     5.454 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.279     5.733    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X8Y145         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     5.868 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.504     6.372    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X8Y140         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674    11.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.159    12.367    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X8Y140         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
                         clock pessimism              0.986    13.353    
                         clock uncertainty           -0.035    13.318    
    SLICE_X8Y140         FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.066    13.252    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]
  -------------------------------------------------------------------
                         required time                         13.252    
                         arrival time                          -6.372    
  -------------------------------------------------------------------
                         slack                                  6.880    

Slack (MET) :             6.964ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[0]/PRE
                            (recovery check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.903ns  (logic 0.216ns (23.920%)  route 0.687ns (76.080%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.355ns = ( 12.355 - 10.000 ) 
    Source Clock Delay      (SCD):    3.373ns = ( 5.373 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.311ns (routing 0.509ns, distribution 0.802ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.462ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.311     5.373    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X9Y146         FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y146         FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     5.454 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.279     5.733    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X8Y145         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     5.868 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.408     6.276    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X8Y143         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674    11.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.147    12.355    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X8Y143         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[0]/C
                         clock pessimism              0.986    13.342    
                         clock uncertainty           -0.035    13.306    
    SLICE_X8Y143         FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.066    13.240    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.240    
                         arrival time                          -6.276    
  -------------------------------------------------------------------
                         slack                                  6.964    

Slack (MET) :             6.964ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[1]/PRE
                            (recovery check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.903ns  (logic 0.216ns (23.920%)  route 0.687ns (76.080%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.355ns = ( 12.355 - 10.000 ) 
    Source Clock Delay      (SCD):    3.373ns = ( 5.373 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.311ns (routing 0.509ns, distribution 0.802ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.462ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.311     5.373    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X9Y146         FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y146         FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     5.454 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.279     5.733    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X8Y145         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     5.868 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.408     6.276    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X8Y143         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674    11.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.147    12.355    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X8Y143         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[1]/C
                         clock pessimism              0.986    13.342    
                         clock uncertainty           -0.035    13.306    
    SLICE_X8Y143         FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.066    13.240    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.240    
                         arrival time                          -6.276    
  -------------------------------------------------------------------
                         slack                                  6.964    

Slack (MET) :             6.964ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[2]/PRE
                            (recovery check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.903ns  (logic 0.216ns (23.920%)  route 0.687ns (76.080%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.355ns = ( 12.355 - 10.000 ) 
    Source Clock Delay      (SCD):    3.373ns = ( 5.373 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.311ns (routing 0.509ns, distribution 0.802ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.462ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.311     5.373    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X9Y146         FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y146         FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     5.454 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.279     5.733    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X8Y145         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     5.868 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.408     6.276    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X8Y143         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674    11.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.147    12.355    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X8Y143         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[2]/C
                         clock pessimism              0.986    13.342    
                         clock uncertainty           -0.035    13.306    
    SLICE_X8Y143         FDPE (Recov_FFF_SLICEM_C_PRE)
                                                     -0.066    13.240    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.240    
                         arrival time                          -6.276    
  -------------------------------------------------------------------
                         slack                                  6.964    

Slack (MET) :             6.964ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[3]/PRE
                            (recovery check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.903ns  (logic 0.216ns (23.920%)  route 0.687ns (76.080%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.355ns = ( 12.355 - 10.000 ) 
    Source Clock Delay      (SCD):    3.373ns = ( 5.373 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.311ns (routing 0.509ns, distribution 0.802ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.462ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.311     5.373    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X9Y146         FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y146         FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     5.454 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.279     5.733    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X8Y145         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     5.868 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.408     6.276    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X8Y143         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674    11.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.147    12.355    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X8Y143         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[3]/C
                         clock pessimism              0.986    13.342    
                         clock uncertainty           -0.035    13.306    
    SLICE_X8Y143         FDPE (Recov_FFF2_SLICEM_C_PRE)
                                                     -0.066    13.240    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.240    
                         arrival time                          -6.276    
  -------------------------------------------------------------------
                         slack                                  6.964    

Slack (MET) :             6.964ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[4]/PRE
                            (recovery check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.903ns  (logic 0.216ns (23.920%)  route 0.687ns (76.080%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.355ns = ( 12.355 - 10.000 ) 
    Source Clock Delay      (SCD):    3.373ns = ( 5.373 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.311ns (routing 0.509ns, distribution 0.802ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.462ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.311     5.373    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X9Y146         FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y146         FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     5.454 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.279     5.733    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X8Y145         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     5.868 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.408     6.276    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X8Y143         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674    11.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.147    12.355    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X8Y143         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[4]/C
                         clock pessimism              0.986    13.342    
                         clock uncertainty           -0.035    13.306    
    SLICE_X8Y143         FDPE (Recov_GFF_SLICEM_C_PRE)
                                                     -0.066    13.240    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         13.240    
                         arrival time                          -6.276    
  -------------------------------------------------------------------
                         slack                                  6.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[0]/PRE
                            (removal check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.417ns  (logic 0.091ns (21.823%)  route 0.326ns (78.177%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns = ( 4.223 - 2.000 ) 
    Source Clock Delay      (SCD):    1.601ns = ( 3.601 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Net Delay (Source):      0.731ns (routing 0.282ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.831ns (routing 0.315ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.351     2.351 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.351    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.351 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.502     2.853    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     2.870 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          0.731     3.601    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X9Y146         FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y146         FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     3.641 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.140     3.781    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X8Y145         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.051     3.832 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.186     4.018    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X8Y143         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.639     2.639 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.639    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.639 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.734     3.373    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     3.392 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          0.831     4.223    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X8Y143         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[0]/C
                         clock pessimism             -0.607     3.616    
    SLICE_X8Y143         FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     3.596    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.596    
                         arrival time                           4.018    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[1]/PRE
                            (removal check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.417ns  (logic 0.091ns (21.823%)  route 0.326ns (78.177%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns = ( 4.223 - 2.000 ) 
    Source Clock Delay      (SCD):    1.601ns = ( 3.601 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Net Delay (Source):      0.731ns (routing 0.282ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.831ns (routing 0.315ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.351     2.351 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.351    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.351 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.502     2.853    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     2.870 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          0.731     3.601    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X9Y146         FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y146         FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     3.641 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.140     3.781    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X8Y145         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.051     3.832 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.186     4.018    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X8Y143         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.639     2.639 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.639    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.639 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.734     3.373    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     3.392 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          0.831     4.223    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X8Y143         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[1]/C
                         clock pessimism             -0.607     3.616    
    SLICE_X8Y143         FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.020     3.596    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.596    
                         arrival time                           4.018    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[2]/PRE
                            (removal check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.417ns  (logic 0.091ns (21.823%)  route 0.326ns (78.177%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns = ( 4.223 - 2.000 ) 
    Source Clock Delay      (SCD):    1.601ns = ( 3.601 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Net Delay (Source):      0.731ns (routing 0.282ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.831ns (routing 0.315ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.351     2.351 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.351    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.351 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.502     2.853    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     2.870 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          0.731     3.601    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X9Y146         FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y146         FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     3.641 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.140     3.781    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X8Y145         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.051     3.832 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.186     4.018    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X8Y143         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.639     2.639 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.639    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.639 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.734     3.373    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     3.392 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          0.831     4.223    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X8Y143         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[2]/C
                         clock pessimism             -0.607     3.616    
    SLICE_X8Y143         FDPE (Remov_FFF_SLICEM_C_PRE)
                                                     -0.020     3.596    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.596    
                         arrival time                           4.018    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[3]/PRE
                            (removal check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.417ns  (logic 0.091ns (21.823%)  route 0.326ns (78.177%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns = ( 4.223 - 2.000 ) 
    Source Clock Delay      (SCD):    1.601ns = ( 3.601 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Net Delay (Source):      0.731ns (routing 0.282ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.831ns (routing 0.315ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.351     2.351 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.351    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.351 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.502     2.853    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     2.870 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          0.731     3.601    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X9Y146         FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y146         FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     3.641 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.140     3.781    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X8Y145         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.051     3.832 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.186     4.018    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X8Y143         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.639     2.639 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.639    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.639 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.734     3.373    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     3.392 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          0.831     4.223    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X8Y143         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[3]/C
                         clock pessimism             -0.607     3.616    
    SLICE_X8Y143         FDPE (Remov_FFF2_SLICEM_C_PRE)
                                                     -0.020     3.596    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.596    
                         arrival time                           4.018    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[4]/PRE
                            (removal check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.417ns  (logic 0.091ns (21.823%)  route 0.326ns (78.177%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns = ( 4.223 - 2.000 ) 
    Source Clock Delay      (SCD):    1.601ns = ( 3.601 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Net Delay (Source):      0.731ns (routing 0.282ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.831ns (routing 0.315ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.351     2.351 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.351    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.351 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.502     2.853    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     2.870 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          0.731     3.601    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X9Y146         FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y146         FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     3.641 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.140     3.781    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X8Y145         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.051     3.832 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.186     4.018    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X8Y143         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.639     2.639 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.639    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.639 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.734     3.373    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     3.392 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          0.831     4.223    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X8Y143         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[4]/C
                         clock pessimism             -0.607     3.616    
    SLICE_X8Y143         FDPE (Remov_GFF_SLICEM_C_PRE)
                                                     -0.020     3.596    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.596    
                         arrival time                           4.018    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/PRE
                            (removal check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.464ns  (logic 0.091ns (19.612%)  route 0.373ns (80.388%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns = ( 4.233 - 2.000 ) 
    Source Clock Delay      (SCD):    1.601ns = ( 3.601 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Net Delay (Source):      0.731ns (routing 0.282ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.841ns (routing 0.315ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.351     2.351 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.351    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.351 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.502     2.853    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     2.870 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          0.731     3.601    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X9Y146         FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y146         FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     3.641 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.140     3.781    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X8Y145         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.051     3.832 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.233     4.065    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X8Y140         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.639     2.639 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.639    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.639 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.734     3.373    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     3.392 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          0.841     4.233    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X8Y140         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
                         clock pessimism             -0.607     3.626    
    SLICE_X8Y140         FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     3.606    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.606    
                         arrival time                           4.065    
  -------------------------------------------------------------------
                         slack                                  0.459    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.489ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.489ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.167ns (12.896%)  route 1.128ns (87.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 12.686 - 8.000 ) 
    Source Clock Delay      (SCD):    4.437ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.920ns (routing 0.896ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.710ns (routing 0.814ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.517 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.920     4.437    i_gmii2rgmii/Clk125
    SLICE_X6Y168         FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y168         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.516 f  i_gmii2rgmii/EthTxRstChain_reg[3]/Q
                         net (fo=40, routed)          0.794     5.310    i_gmii2rgmii/i_rgmii_gmii/Q[0]
    SLICE_X8Y145         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     5.398 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.334     5.732    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X8Y140         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    10.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.710    12.686    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y140         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
                         clock pessimism             -0.327    12.359    
                         clock uncertainty           -0.072    12.287    
    SLICE_X8Y140         FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.066    12.221    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.221    
                         arrival time                          -5.732    
  -------------------------------------------------------------------
                         slack                                  6.489    

Slack (MET) :             6.606ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.167ns (14.141%)  route 1.014ns (85.859%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 12.689 - 8.000 ) 
    Source Clock Delay      (SCD):    4.437ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.920ns (routing 0.896ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.814ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.517 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.920     4.437    i_gmii2rgmii/Clk125
    SLICE_X6Y168         FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y168         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.516 f  i_gmii2rgmii/EthTxRstChain_reg[3]/Q
                         net (fo=40, routed)          0.794     5.310    i_gmii2rgmii/i_rgmii_gmii/Q[0]
    SLICE_X8Y145         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     5.398 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.220     5.618    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X8Y145         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    10.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.713    12.689    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y145         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]/C
                         clock pessimism             -0.327    12.362    
                         clock uncertainty           -0.072    12.290    
    SLICE_X8Y145         FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.066    12.224    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.224    
                         arrival time                          -5.618    
  -------------------------------------------------------------------
                         slack                                  6.606    

Slack (MET) :             6.606ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.167ns (14.141%)  route 1.014ns (85.859%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 12.689 - 8.000 ) 
    Source Clock Delay      (SCD):    4.437ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.920ns (routing 0.896ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.814ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.517 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.920     4.437    i_gmii2rgmii/Clk125
    SLICE_X6Y168         FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y168         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.516 f  i_gmii2rgmii/EthTxRstChain_reg[3]/Q
                         net (fo=40, routed)          0.794     5.310    i_gmii2rgmii/i_rgmii_gmii/Q[0]
    SLICE_X8Y145         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     5.398 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.220     5.618    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X8Y145         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    10.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.713    12.689    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y145         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]/C
                         clock pessimism             -0.327    12.362    
                         clock uncertainty           -0.072    12.290    
    SLICE_X8Y145         FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.066    12.224    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.224    
                         arrival time                          -5.618    
  -------------------------------------------------------------------
                         slack                                  6.606    

Slack (MET) :             6.606ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.167ns (14.141%)  route 1.014ns (85.859%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 12.689 - 8.000 ) 
    Source Clock Delay      (SCD):    4.437ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.920ns (routing 0.896ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.814ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.517 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.920     4.437    i_gmii2rgmii/Clk125
    SLICE_X6Y168         FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y168         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.516 f  i_gmii2rgmii/EthTxRstChain_reg[3]/Q
                         net (fo=40, routed)          0.794     5.310    i_gmii2rgmii/i_rgmii_gmii/Q[0]
    SLICE_X8Y145         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     5.398 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.220     5.618    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X8Y145         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    10.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.713    12.689    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y145         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[2]/C
                         clock pessimism             -0.327    12.362    
                         clock uncertainty           -0.072    12.290    
    SLICE_X8Y145         FDPE (Recov_FFF_SLICEM_C_PRE)
                                                     -0.066    12.224    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.224    
                         arrival time                          -5.618    
  -------------------------------------------------------------------
                         slack                                  6.606    

Slack (MET) :             6.606ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.167ns (14.141%)  route 1.014ns (85.859%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 12.689 - 8.000 ) 
    Source Clock Delay      (SCD):    4.437ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.920ns (routing 0.896ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.814ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.517 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.920     4.437    i_gmii2rgmii/Clk125
    SLICE_X6Y168         FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y168         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.516 f  i_gmii2rgmii/EthTxRstChain_reg[3]/Q
                         net (fo=40, routed)          0.794     5.310    i_gmii2rgmii/i_rgmii_gmii/Q[0]
    SLICE_X8Y145         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     5.398 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.220     5.618    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X8Y145         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    10.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.713    12.689    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y145         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[3]/C
                         clock pessimism             -0.327    12.362    
                         clock uncertainty           -0.072    12.290    
    SLICE_X8Y145         FDPE (Recov_FFF2_SLICEM_C_PRE)
                                                     -0.066    12.224    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.224    
                         arrival time                          -5.618    
  -------------------------------------------------------------------
                         slack                                  6.606    

Slack (MET) :             6.606ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.167ns (14.141%)  route 1.014ns (85.859%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 12.689 - 8.000 ) 
    Source Clock Delay      (SCD):    4.437ns
    Clock Pessimism Removal (CPR):    -0.327ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.920ns (routing 0.896ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.814ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.173     2.372    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.245 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.489    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.517 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.920     4.437    i_gmii2rgmii/Clk125
    SLICE_X6Y168         FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y168         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.516 f  i_gmii2rgmii/EthTxRstChain_reg[3]/Q
                         net (fo=40, routed)          0.794     5.310    i_gmii2rgmii/i_rgmii_gmii/Q[0]
    SLICE_X8Y145         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     5.398 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.220     5.618    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X8Y145         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.948    10.108    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.738 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.952    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.976 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.713    12.689    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y145         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[4]/C
                         clock pessimism             -0.327    12.362    
                         clock uncertainty           -0.072    12.290    
    SLICE_X8Y145         FDPE (Recov_GFF_SLICEM_C_PRE)
                                                     -0.066    12.224    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.224    
                         arrival time                          -5.618    
  -------------------------------------------------------------------
                         slack                                  6.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.060ns (26.201%)  route 0.169ns (73.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    -0.205ns
  Clock Net Delay (Source):      1.065ns (routing 0.493ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.550ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.065     2.754    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y145         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y145         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.792 f  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/Q
                         net (fo=2, routed)           0.075     2.867    i_gmii2rgmii/i_rgmii_gmii/BitChangeReset
    SLICE_X8Y145         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     2.889 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.094     2.983    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X8Y145         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.342    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.361 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.201     2.562    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y145         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]/C
                         clock pessimism              0.205     2.767    
    SLICE_X8Y145         FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     2.747    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.060ns (26.201%)  route 0.169ns (73.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    -0.205ns
  Clock Net Delay (Source):      1.065ns (routing 0.493ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.550ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.065     2.754    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y145         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y145         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.792 f  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/Q
                         net (fo=2, routed)           0.075     2.867    i_gmii2rgmii/i_rgmii_gmii/BitChangeReset
    SLICE_X8Y145         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     2.889 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.094     2.983    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X8Y145         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.342    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.361 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.201     2.562    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y145         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]/C
                         clock pessimism              0.205     2.767    
    SLICE_X8Y145         FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.020     2.747    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.060ns (26.201%)  route 0.169ns (73.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    -0.205ns
  Clock Net Delay (Source):      1.065ns (routing 0.493ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.550ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.065     2.754    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y145         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y145         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.792 f  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/Q
                         net (fo=2, routed)           0.075     2.867    i_gmii2rgmii/i_rgmii_gmii/BitChangeReset
    SLICE_X8Y145         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     2.889 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.094     2.983    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X8Y145         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.342    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.361 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.201     2.562    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y145         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[2]/C
                         clock pessimism              0.205     2.767    
    SLICE_X8Y145         FDPE (Remov_FFF_SLICEM_C_PRE)
                                                     -0.020     2.747    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.060ns (26.201%)  route 0.169ns (73.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    -0.205ns
  Clock Net Delay (Source):      1.065ns (routing 0.493ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.550ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.065     2.754    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y145         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y145         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.792 f  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/Q
                         net (fo=2, routed)           0.075     2.867    i_gmii2rgmii/i_rgmii_gmii/BitChangeReset
    SLICE_X8Y145         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     2.889 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.094     2.983    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X8Y145         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.342    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.361 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.201     2.562    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y145         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[3]/C
                         clock pessimism              0.205     2.767    
    SLICE_X8Y145         FDPE (Remov_FFF2_SLICEM_C_PRE)
                                                     -0.020     2.747    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[4]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.060ns (26.201%)  route 0.169ns (73.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    -0.205ns
  Clock Net Delay (Source):      1.065ns (routing 0.493ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.550ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.065     2.754    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y145         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y145         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.792 f  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/Q
                         net (fo=2, routed)           0.075     2.867    i_gmii2rgmii/i_rgmii_gmii/BitChangeReset
    SLICE_X8Y145         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     2.889 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.094     2.983    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X8Y145         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.342    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.361 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.201     2.562    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y145         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[4]/C
                         clock pessimism              0.205     2.767    
    SLICE_X8Y145         FDPE (Remov_GFF_SLICEM_C_PRE)
                                                     -0.020     2.747    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.060ns (20.979%)  route 0.226ns (79.021%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.559ns
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Net Delay (Source):      1.065ns (routing 0.493ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.198ns (routing 0.550ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.186     1.297    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.527 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.672    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.065     2.754    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y145         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y145         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.792 f  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/Q
                         net (fo=2, routed)           0.075     2.867    i_gmii2rgmii/i_rgmii_gmii/BitChangeReset
    SLICE_X8Y145         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     2.889 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.151     3.040    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X8Y140         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.334     1.472    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.177 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.342    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.361 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.198     2.559    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y140         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
                         clock pessimism              0.210     2.769    
    SLICE_X8Y140         FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     2.749    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.749    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.291    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       39.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.162ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/PRE
                            (recovery check against rising-edge clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.324ns  (logic 0.078ns (24.074%)  route 0.246ns (75.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.717ns = ( 83.717 - 80.000 ) 
    Source Clock Delay      (SCD):    4.568ns = ( 44.568 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.763ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.347ns (routing 0.171ns, distribution 1.176ns)
  Clock Net Delay (Destination): 1.177ns (routing 0.155ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.542    41.741    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    41.820 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.373    43.193    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.221 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.347    44.568    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X53Y172        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y172        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    44.646 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=8, routed)           0.246    44.892    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X54Y172        FDPE                                         f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.354    81.514    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058    81.572 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.944    82.516    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.540 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.177    83.717    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X54Y172        FDPE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/C
                         clock pessimism              0.763    84.480    
                         clock uncertainty           -0.360    84.120    
    SLICE_X54Y172        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.066    84.054    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]
  -------------------------------------------------------------------
                         required time                         84.054    
                         arrival time                         -44.892    
  -------------------------------------------------------------------
                         slack                                 39.162    

Slack (MET) :             39.162ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.324ns  (logic 0.078ns (24.074%)  route 0.246ns (75.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.717ns = ( 83.717 - 80.000 ) 
    Source Clock Delay      (SCD):    4.568ns = ( 44.568 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.763ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.347ns (routing 0.171ns, distribution 1.176ns)
  Clock Net Delay (Destination): 1.177ns (routing 0.155ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.542    41.741    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    41.820 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.373    43.193    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.221 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.347    44.568    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X53Y172        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y172        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    44.646 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=8, routed)           0.246    44.892    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X54Y172        FDCE                                         f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.354    81.514    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058    81.572 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.944    82.516    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.540 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.177    83.717    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X54Y172        FDCE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/C
                         clock pessimism              0.763    84.480    
                         clock uncertainty           -0.360    84.120    
    SLICE_X54Y172        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    84.054    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]
  -------------------------------------------------------------------
                         required time                         84.054    
                         arrival time                         -44.892    
  -------------------------------------------------------------------
                         slack                                 39.162    

Slack (MET) :             39.162ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.324ns  (logic 0.078ns (24.074%)  route 0.246ns (75.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.717ns = ( 83.717 - 80.000 ) 
    Source Clock Delay      (SCD):    4.568ns = ( 44.568 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.763ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.347ns (routing 0.171ns, distribution 1.176ns)
  Clock Net Delay (Destination): 1.177ns (routing 0.155ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.542    41.741    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    41.820 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.373    43.193    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.221 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.347    44.568    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X53Y172        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y172        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    44.646 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=8, routed)           0.246    44.892    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X54Y172        FDCE                                         f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.354    81.514    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058    81.572 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.944    82.516    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.540 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.177    83.717    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X54Y172        FDCE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/C
                         clock pessimism              0.763    84.480    
                         clock uncertainty           -0.360    84.120    
    SLICE_X54Y172        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    84.054    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]
  -------------------------------------------------------------------
                         required time                         84.054    
                         arrival time                         -44.892    
  -------------------------------------------------------------------
                         slack                                 39.162    

Slack (MET) :             39.162ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/PRE
                            (recovery check against rising-edge clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.324ns  (logic 0.078ns (24.074%)  route 0.246ns (75.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.717ns = ( 83.717 - 80.000 ) 
    Source Clock Delay      (SCD):    4.568ns = ( 44.568 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.763ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.347ns (routing 0.171ns, distribution 1.176ns)
  Clock Net Delay (Destination): 1.177ns (routing 0.155ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.542    41.741    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    41.820 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.373    43.193    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.221 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.347    44.568    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X53Y172        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y172        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    44.646 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=8, routed)           0.246    44.892    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X54Y172        FDPE                                         f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.354    81.514    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058    81.572 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.944    82.516    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.540 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.177    83.717    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X54Y172        FDPE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/C
                         clock pessimism              0.763    84.480    
                         clock uncertainty           -0.360    84.120    
    SLICE_X54Y172        FDPE (Recov_FFF2_SLICEM_C_PRE)
                                                     -0.066    84.054    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]
  -------------------------------------------------------------------
                         required time                         84.054    
                         arrival time                         -44.892    
  -------------------------------------------------------------------
                         slack                                 39.162    

Slack (MET) :             39.162ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.324ns  (logic 0.078ns (24.074%)  route 0.246ns (75.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.717ns = ( 83.717 - 80.000 ) 
    Source Clock Delay      (SCD):    4.568ns = ( 44.568 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.763ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.347ns (routing 0.171ns, distribution 1.176ns)
  Clock Net Delay (Destination): 1.177ns (routing 0.155ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.542    41.741    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    41.820 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.373    43.193    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.221 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.347    44.568    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X53Y172        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y172        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    44.646 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=8, routed)           0.246    44.892    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X54Y172        FDCE                                         f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.354    81.514    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058    81.572 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.944    82.516    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.540 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.177    83.717    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X54Y172        FDCE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/C
                         clock pessimism              0.763    84.480    
                         clock uncertainty           -0.360    84.120    
    SLICE_X54Y172        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    84.054    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]
  -------------------------------------------------------------------
                         required time                         84.054    
                         arrival time                         -44.892    
  -------------------------------------------------------------------
                         slack                                 39.162    

Slack (MET) :             39.162ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.324ns  (logic 0.078ns (24.074%)  route 0.246ns (75.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.717ns = ( 83.717 - 80.000 ) 
    Source Clock Delay      (SCD):    4.568ns = ( 44.568 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.763ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.347ns (routing 0.171ns, distribution 1.176ns)
  Clock Net Delay (Destination): 1.177ns (routing 0.155ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.542    41.741    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    41.820 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.373    43.193    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.221 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.347    44.568    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X53Y172        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y172        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    44.646 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=8, routed)           0.246    44.892    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X54Y172        FDCE                                         f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.354    81.514    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058    81.572 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.944    82.516    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.540 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.177    83.717    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X54Y172        FDCE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/C
                         clock pessimism              0.763    84.480    
                         clock uncertainty           -0.360    84.120    
    SLICE_X54Y172        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066    84.054    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]
  -------------------------------------------------------------------
                         required time                         84.054    
                         arrival time                         -44.892    
  -------------------------------------------------------------------
                         slack                                 39.162    

Slack (MET) :             79.182ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/CLR
                            (recovery check against rising-edge clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@120.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.503ns  (logic 0.078ns (15.507%)  route 0.425ns (84.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.716ns = ( 123.716 - 120.000 ) 
    Source Clock Delay      (SCD):    4.568ns = ( 44.568 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.763ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.347ns (routing 0.171ns, distribution 1.176ns)
  Clock Net Delay (Destination): 1.176ns (routing 0.155ns, distribution 1.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.542    41.741    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    41.820 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.373    43.193    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    43.221 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.347    44.568    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X53Y172        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y172        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    44.646 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=8, routed)           0.425    45.071    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/AS[0]
    SLICE_X52Y172        FDCE                                         f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                    120.000   120.000 r  
    PS8_X0Y0             PS8                          0.000   120.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135   120.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   120.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        1.354   121.514    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058   121.572 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.944   122.516    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   122.540 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.176   123.716    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O_reg
    SLICE_X52Y172        FDCE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C  (IS_INVERTED)
                         clock pessimism              0.763   124.479    
                         clock uncertainty           -0.160   124.319    
    SLICE_X52Y172        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066   124.253    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg
  -------------------------------------------------------------------
                         required time                        124.253    
                         arrival time                         -45.071    
  -------------------------------------------------------------------
                         slack                                 79.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/CLR
                            (removal check against rising-edge clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.237ns  (logic 0.038ns (16.034%)  route 0.199ns (83.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 42.979 - 40.000 ) 
    Source Clock Delay      (SCD):    2.493ns = ( 42.493 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Net Delay (Source):      0.755ns (routing 0.096ns, distribution 0.659ns)
  Clock Net Delay (Destination): 0.857ns (routing 0.108ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094    40.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017    40.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.848    40.959    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039    40.998 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.723    41.721    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    41.738 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.755    42.493    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X53Y172        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y172        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038    42.531 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=8, routed)           0.199    42.730    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/AS[0]
    SLICE_X52Y172        FDCE                                         f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120    40.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018    40.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.967    41.105    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.052    41.157 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.946    42.103    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    42.122 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.857    42.979    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O_reg
    SLICE_X52Y172        FDCE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C  (IS_INVERTED)
                         clock pessimism             -0.436    42.543    
    SLICE_X52Y172        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020    42.523    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg
  -------------------------------------------------------------------
                         required time                        -42.523    
                         arrival time                          42.730    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             39.758ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/PRE
                            (removal check against rising-edge clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.148ns  (logic 0.038ns (25.676%)  route 0.110ns (74.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    2.493ns = ( 42.493 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.755ns (routing 0.096ns, distribution 0.659ns)
  Clock Net Delay (Destination): 0.857ns (routing 0.108ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094    40.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017    40.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.848    40.959    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039    40.998 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.723    41.721    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    41.738 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.755    42.493    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X53Y172        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y172        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038    42.531 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=8, routed)           0.110    42.641    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X54Y172        FDPE                                         f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.967     1.105    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.052     1.157 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.946     2.103    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.122 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.857     2.979    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X54Y172        FDPE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/C
                         clock pessimism             -0.436     2.543    
                         clock uncertainty            0.360     2.903    
    SLICE_X54Y172        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     2.883    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.883    
                         arrival time                          42.641    
  -------------------------------------------------------------------
                         slack                                 39.758    

Slack (MET) :             39.758ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/CLR
                            (removal check against rising-edge clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.148ns  (logic 0.038ns (25.676%)  route 0.110ns (74.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    2.493ns = ( 42.493 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.755ns (routing 0.096ns, distribution 0.659ns)
  Clock Net Delay (Destination): 0.857ns (routing 0.108ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094    40.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017    40.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.848    40.959    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039    40.998 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.723    41.721    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    41.738 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.755    42.493    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X53Y172        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y172        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038    42.531 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=8, routed)           0.110    42.641    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X54Y172        FDCE                                         f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.967     1.105    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.052     1.157 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.946     2.103    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.122 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.857     2.979    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X54Y172        FDCE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/C
                         clock pessimism             -0.436     2.543    
                         clock uncertainty            0.360     2.903    
    SLICE_X54Y172        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     2.883    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.883    
                         arrival time                          42.641    
  -------------------------------------------------------------------
                         slack                                 39.758    

Slack (MET) :             39.758ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/CLR
                            (removal check against rising-edge clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.148ns  (logic 0.038ns (25.676%)  route 0.110ns (74.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    2.493ns = ( 42.493 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.755ns (routing 0.096ns, distribution 0.659ns)
  Clock Net Delay (Destination): 0.857ns (routing 0.108ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094    40.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017    40.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.848    40.959    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039    40.998 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.723    41.721    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    41.738 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.755    42.493    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X53Y172        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y172        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038    42.531 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=8, routed)           0.110    42.641    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X54Y172        FDCE                                         f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.967     1.105    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.052     1.157 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.946     2.103    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.122 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.857     2.979    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X54Y172        FDCE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/C
                         clock pessimism             -0.436     2.543    
                         clock uncertainty            0.360     2.903    
    SLICE_X54Y172        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     2.883    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.883    
                         arrival time                          42.641    
  -------------------------------------------------------------------
                         slack                                 39.758    

Slack (MET) :             39.758ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/PRE
                            (removal check against rising-edge clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.148ns  (logic 0.038ns (25.676%)  route 0.110ns (74.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    2.493ns = ( 42.493 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.755ns (routing 0.096ns, distribution 0.659ns)
  Clock Net Delay (Destination): 0.857ns (routing 0.108ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094    40.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017    40.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.848    40.959    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039    40.998 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.723    41.721    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    41.738 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.755    42.493    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X53Y172        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y172        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038    42.531 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=8, routed)           0.110    42.641    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X54Y172        FDPE                                         f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.967     1.105    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.052     1.157 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.946     2.103    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.122 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.857     2.979    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X54Y172        FDPE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/C
                         clock pessimism             -0.436     2.543    
                         clock uncertainty            0.360     2.903    
    SLICE_X54Y172        FDPE (Remov_FFF2_SLICEM_C_PRE)
                                                     -0.020     2.883    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.883    
                         arrival time                          42.641    
  -------------------------------------------------------------------
                         slack                                 39.758    

Slack (MET) :             39.758ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/CLR
                            (removal check against rising-edge clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.148ns  (logic 0.038ns (25.676%)  route 0.110ns (74.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    2.493ns = ( 42.493 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.755ns (routing 0.096ns, distribution 0.659ns)
  Clock Net Delay (Destination): 0.857ns (routing 0.108ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094    40.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017    40.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.848    40.959    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039    40.998 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.723    41.721    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    41.738 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.755    42.493    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X53Y172        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y172        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038    42.531 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=8, routed)           0.110    42.641    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X54Y172        FDCE                                         f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.967     1.105    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.052     1.157 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.946     2.103    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.122 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.857     2.979    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X54Y172        FDCE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/C
                         clock pessimism             -0.436     2.543    
                         clock uncertainty            0.360     2.903    
    SLICE_X54Y172        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     2.883    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.883    
                         arrival time                          42.641    
  -------------------------------------------------------------------
                         slack                                 39.758    

Slack (MET) :             39.758ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/CLR
                            (removal check against rising-edge clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.148ns  (logic 0.038ns (25.676%)  route 0.110ns (74.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    2.493ns = ( 42.493 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.755ns (routing 0.096ns, distribution 0.659ns)
  Clock Net Delay (Destination): 0.857ns (routing 0.108ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094    40.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017    40.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.848    40.959    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039    40.998 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.723    41.721    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    41.738 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.755    42.493    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X53Y172        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y172        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038    42.531 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=8, routed)           0.110    42.641    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X54Y172        FDCE                                         f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7199, routed)        0.967     1.105    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X21Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.052     1.157 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.946     2.103    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.122 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.857     2.979    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X54Y172        FDCE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/C
                         clock pessimism             -0.436     2.543    
                         clock uncertainty            0.360     2.903    
    SLICE_X54Y172        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     2.883    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.883    
                         arrival time                          42.641    
  -------------------------------------------------------------------
                         slack                                 39.758    





