// Seed: 4136035407
`default_nettype wire `timescale 1 ps / 1 ps
module module_0 (
    output id_0,
    output logic id_1,
    input logic id_2,
    output id_3,
    output reg id_4,
    output id_5,
    output id_6,
    input logic id_7,
    input id_8,
    output id_9,
    output id_10,
    input tri0 id_11,
    input logic id_12,
    input logic id_13,
    input logic id_14,
    input logic id_15,
    input id_16
);
  assign id_6 = 1;
  assign id_0 = 1'b0 + id_13 - id_16;
  logic id_17;
  uwire id_18 = id_11;
  always @(*) begin
    if (1) if (id_14) id_4 <= id_18[1];
  end
endmodule
