m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/19.1
vfAdder
Z0 !s110 1705975462
!i10b 1
!s100 @PL4ImfRhG0QK4;4?U5=U3
IF7fWG7ClKWU<]a9YAH9Z?3
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/Tao Wang/Desktop/EEC180/lab2/test/partI
w1705559512
8C:/Users/Tao Wang/Desktop/EEC180/lab2/hdl/fAdder.v
FC:/Users/Tao Wang/Desktop/EEC180/lab2/hdl/fAdder.v
L0 3
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1705975462.000000
!s107 C:/Users/Tao Wang/Desktop/EEC180/lab2/hdl/fAdder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Tao Wang/Desktop/EEC180/lab2/hdl/fAdder.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
nf@adder
vpartI
R0
!i10b 1
!s100 ?TbW9G_;lX4ddcJm7=m_P3
Ic]]15CWXXVSjFjj1C873c2
R1
R2
Z7 w1705824275
Z8 8C:/Users/Tao Wang/Desktop/EEC180/lab2/synthesis/partI/partI.v
Z9 FC:/Users/Tao Wang/Desktop/EEC180/lab2/synthesis/partI/partI.v
L0 6
R3
r1
!s85 0
31
R4
Z10 !s107 C:/Users/Tao Wang/Desktop/EEC180/lab2/synthesis/partI/partI.v|
Z11 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Tao Wang/Desktop/EEC180/lab2/synthesis/partI/partI.v|
!i113 1
R5
R6
npart@i
vpartI_add
R0
!i10b 1
!s100 0lHeh>Ii:f5RW1l]WCeQ33
IO31]Vg4^6^iXA6WZXLHX21
R1
R2
R7
R8
R9
L0 28
R3
r1
!s85 0
31
R4
R10
R11
!i113 1
R5
R6
npart@i_add
vtBench
R0
!i10b 1
!s100 jmk8iSEaZMH8ekfkfi@@O0
IFWzHP:0K8L8A8iU:RiS@21
R1
R2
R7
8C:/Users/Tao Wang/Desktop/EEC180/lab2/test/partI/tb_partI.v
FC:/Users/Tao Wang/Desktop/EEC180/lab2/test/partI/tb_partI.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/Tao Wang/Desktop/EEC180/lab2/test/partI/tb_partI.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Tao Wang/Desktop/EEC180/lab2/test/partI/tb_partI.v|
!i113 1
R5
R6
nt@bench
