// Seed: 3591195017
module module_0 (
    input tri0 id_0,
    input wand id_1,
    output tri1 id_2,
    input supply1 id_3,
    output tri id_4,
    input tri0 id_5,
    output supply1 id_6,
    input tri0 id_7,
    input wor id_8,
    output tri0 id_9,
    output uwire id_10,
    output wand id_11,
    input tri1 id_12,
    output wire id_13,
    output wor id_14
);
  genvar id_16;
  assign id_4 = 1;
  wire id_17;
  wire id_18;
endmodule
module module_1 (
    output wire id_0,
    input supply1 id_1,
    input tri id_2,
    output wire id_3,
    output tri1 id_4,
    output supply1 id_5,
    input tri1 id_6,
    output tri id_7,
    output tri id_8,
    input supply0 id_9
    , id_16,
    output uwire id_10,
    input uwire id_11,
    input uwire id_12,
    input wor id_13,
    output wor id_14
);
  assign id_14 = 1;
  module_0(
      id_6, id_9, id_14, id_1, id_5, id_1, id_8, id_12, id_12, id_14, id_3, id_8, id_6, id_10, id_4
  );
endmodule
