{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590884981723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590884981731 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 31 01:29:41 2020 " "Processing started: Sun May 31 01:29:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590884981731 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590884981731 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador -c DataPath " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c DataPath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590884981731 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590884982186 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590884982186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath-shell " "Found design unit 1: DataPath-shell" {  } { { "DataPath.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/DataPath.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590884991445 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/DataPath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590884991445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590884991445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Regs-behavioral " "Found design unit 1: Regs-behavioral" {  } { { "Regs.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/Regs.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590884991447 ""} { "Info" "ISGN_ENTITY_NAME" "1 Regs " "Found entity 1: Regs" {  } { { "Regs.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/Regs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590884991447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590884991447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2_1-behavioral " "Found design unit 1: Mux2_1-behavioral" {  } { { "Mux2_1.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/Mux2_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590884991451 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Found entity 1: Mux2_1" {  } { { "Mux2_1.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/Mux2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590884991451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590884991451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioral " "Found design unit 1: ALU-behavioral" {  } { { "ALU.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590884991454 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590884991454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590884991454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMemory-behavioral " "Found design unit 1: DMemory-behavioral" {  } { { "DMemory.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/DMemory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590884991457 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMemory " "Found entity 1: DMemory" {  } { { "DMemory.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/DMemory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590884991457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590884991457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IMemory-behavioral " "Found design unit 1: IMemory-behavioral" {  } { { "IMemory.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/IMemory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590884991460 ""} { "Info" "ISGN_ENTITY_NAME" "1 IMemory " "Found entity 1: IMemory" {  } { { "IMemory.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/IMemory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590884991460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590884991460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-behavioral " "Found design unit 1: SignExtend-behavioral" {  } { { "SignExtend.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/SignExtend.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590884991463 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/SignExtend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590884991463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590884991463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavioral " "Found design unit 1: PC-behavioral" {  } { { "PC.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/PC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590884991466 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590884991466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590884991466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-behavioral " "Found design unit 1: Reg-behavioral" {  } { { "Reg.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/Reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590884991469 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Reg.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/Reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590884991469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590884991469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec3_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dec3_8-behavioral " "Found design unit 1: Dec3_8-behavioral" {  } { { "Dec3_8.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/Dec3_8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590884991472 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dec3_8 " "Found entity 1: Dec3_8" {  } { { "Dec3_8.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/Dec3_8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590884991472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590884991472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux8_1-behavioral " "Found design unit 1: Mux8_1-behavioral" {  } { { "Mux8_1.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/Mux8_1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590884991475 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux8_1 " "Found entity 1: Mux8_1" {  } { { "Mux8_1.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/Mux8_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590884991475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590884991475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all.vhd 0 0 " "Found 0 design units, including 0 entities, in source file all.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590884991478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-behavioral " "Found design unit 1: ControlUnit-behavioral" {  } { { "ControlUnit.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/ControlUnit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590884991481 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/ControlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590884991481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590884991481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fase3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fase3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fase3-behavioral " "Found design unit 1: Fase3-behavioral" {  } { { "Fase3.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/Fase3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590884991484 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fase3 " "Found entity 1: Fase3" {  } { { "Fase3.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/Fase3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590884991484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590884991484 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataPath " "Elaborating entity \"DataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590884991517 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUOut DataPath.vhd(24) " "Verilog HDL or VHDL warning at DataPath.vhd(24): object \"ALUOut\" assigned a value but never read" {  } { { "DataPath.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/DataPath.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1590884991519 "|DataPath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PC PC:Pc A:behavioral " "Elaborating entity \"PC\" using architecture \"A:behavioral\" for hierarchy \"PC:Pc\"" {  } { { "DataPath.vhd" "Pc" { Text "C:/intelFPGA/Projeto/Fase3/DataPath.vhd" 30 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590884991553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux2_1 Mux2_1:Mux2_1_0 A:behavioral " "Elaborating entity \"Mux2_1\" using architecture \"A:behavioral\" for hierarchy \"Mux2_1:Mux2_1_0\"" {  } { { "DataPath.vhd" "Mux2_1_0" { Text "C:/intelFPGA/Projeto/Fase3/DataPath.vhd" 37 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590884991589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux2_1 Mux2_1:Mux2_1_1 A:behavioral " "Elaborating entity \"Mux2_1\" using architecture \"A:behavioral\" for hierarchy \"Mux2_1:Mux2_1_1\"" {  } { { "DataPath.vhd" "Mux2_1_1" { Text "C:/intelFPGA/Projeto/Fase3/DataPath.vhd" 44 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590884991614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ALU ALU:ALU A:behavioral " "Elaborating entity \"ALU\" using architecture \"A:behavioral\" for hierarchy \"ALU:ALU\"" {  } { { "DataPath.vhd" "ALU" { Text "C:/intelFPGA/Projeto/Fase3/DataPath.vhd" 52 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590884991632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DMemory DMemory:DMemory A:behavioral " "Elaborating entity \"DMemory\" using architecture \"A:behavioral\" for hierarchy \"DMemory:DMemory\"" {  } { { "DataPath.vhd" "DMemory" { Text "C:/intelFPGA/Projeto/Fase3/DataPath.vhd" 58 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590884991652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "IMemory IMemory:IMemory A:behavioral " "Elaborating entity \"IMemory\" using architecture \"A:behavioral\" for hierarchy \"IMemory:IMemory\"" {  } { { "DataPath.vhd" "IMemory" { Text "C:/intelFPGA/Projeto/Fase3/DataPath.vhd" 65 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590884991683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SignExtend SignExtend:SignExtend A:behavioral " "Elaborating entity \"SignExtend\" using architecture \"A:behavioral\" for hierarchy \"SignExtend:SignExtend\"" {  } { { "DataPath.vhd" "SignExtend" { Text "C:/intelFPGA/Projeto/Fase3/DataPath.vhd" 71 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590884991704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Regs Regs:Regs A:behavioral " "Elaborating entity \"Regs\" using architecture \"A:behavioral\" for hierarchy \"Regs:Regs\"" {  } { { "DataPath.vhd" "Regs" { Text "C:/intelFPGA/Projeto/Fase3/DataPath.vhd" 75 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590884991722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Dec3_8 Regs:Regs\|Dec3_8:dec3_8 A:behavioral " "Elaborating entity \"Dec3_8\" using architecture \"A:behavioral\" for hierarchy \"Regs:Regs\|Dec3_8:dec3_8\"" {  } { { "Regs.vhd" "dec3_8" { Text "C:/intelFPGA/Projeto/Fase3/Regs.vhd" 20 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590884991745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Reg Regs:Regs\|Reg:Reg_0 A:behavioral " "Elaborating entity \"Reg\" using architecture \"A:behavioral\" for hierarchy \"Regs:Regs\|Reg:Reg_0\"" {  } { { "Regs.vhd" "Reg_0" { Text "C:/intelFPGA/Projeto/Fase3/Regs.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590884991767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux8_1 Regs:Regs\|Mux8_1:Mux8_1_0 A:behavioral " "Elaborating entity \"Mux8_1\" using architecture \"A:behavioral\" for hierarchy \"Regs:Regs\|Mux8_1:Mux8_1_0\"" {  } { { "Regs.vhd" "Mux8_1_0" { Text "C:/intelFPGA/Projeto/Fase3/Regs.vhd" 90 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590884991793 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1590884992463 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590884992463 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "DataPath.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/DataPath.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590884992590 "|DataPath|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "DataPath.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/DataPath.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590884992590 "|DataPath|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EnPc " "No output dependent on input pin \"EnPc\"" {  } { { "DataPath.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/DataPath.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590884992590 "|DataPath|EnPc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RI " "No output dependent on input pin \"RI\"" {  } { { "DataPath.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/DataPath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590884992590 "|DataPath|RI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RegDst " "No output dependent on input pin \"RegDst\"" {  } { { "DataPath.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/DataPath.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590884992590 "|DataPath|RegDst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RegWr " "No output dependent on input pin \"RegWr\"" {  } { { "DataPath.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/DataPath.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590884992590 "|DataPath|RegWr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOp\[0\] " "No output dependent on input pin \"ALUOp\[0\]\"" {  } { { "DataPath.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/DataPath.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590884992590 "|DataPath|ALUOp[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOp\[1\] " "No output dependent on input pin \"ALUOp\[1\]\"" {  } { { "DataPath.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/DataPath.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590884992590 "|DataPath|ALUOp[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOp\[2\] " "No output dependent on input pin \"ALUOp\[2\]\"" {  } { { "DataPath.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/DataPath.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590884992590 "|DataPath|ALUOp[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOp\[3\] " "No output dependent on input pin \"ALUOp\[3\]\"" {  } { { "DataPath.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/DataPath.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590884992590 "|DataPath|ALUOp[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUSrc " "No output dependent on input pin \"ALUSrc\"" {  } { { "DataPath.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/DataPath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590884992590 "|DataPath|ALUSrc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MemWr " "No output dependent on input pin \"MemWr\"" {  } { { "DataPath.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/DataPath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590884992590 "|DataPath|MemWr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MemToReg\[0\] " "No output dependent on input pin \"MemToReg\[0\]\"" {  } { { "DataPath.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/DataPath.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590884992590 "|DataPath|MemToReg[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MemToReg\[1\] " "No output dependent on input pin \"MemToReg\[1\]\"" {  } { { "DataPath.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/DataPath.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590884992590 "|DataPath|MemToReg[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MemToReg\[2\] " "No output dependent on input pin \"MemToReg\[2\]\"" {  } { { "DataPath.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/DataPath.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590884992590 "|DataPath|MemToReg[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MemToReg\[3\] " "No output dependent on input pin \"MemToReg\[3\]\"" {  } { { "DataPath.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/DataPath.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590884992590 "|DataPath|MemToReg[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MemToReg\[4\] " "No output dependent on input pin \"MemToReg\[4\]\"" {  } { { "DataPath.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/DataPath.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590884992590 "|DataPath|MemToReg[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MemToReg\[5\] " "No output dependent on input pin \"MemToReg\[5\]\"" {  } { { "DataPath.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/DataPath.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590884992590 "|DataPath|MemToReg[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MemToReg\[6\] " "No output dependent on input pin \"MemToReg\[6\]\"" {  } { { "DataPath.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/DataPath.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590884992590 "|DataPath|MemToReg[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MemToReg\[7\] " "No output dependent on input pin \"MemToReg\[7\]\"" {  } { { "DataPath.vhd" "" { Text "C:/intelFPGA/Projeto/Fase3/DataPath.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590884992590 "|DataPath|MemToReg[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1590884992590 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1590884992590 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1590884992590 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1590884992590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590884992654 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 31 01:29:52 2020 " "Processing ended: Sun May 31 01:29:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590884992654 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590884992654 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590884992654 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590884992654 ""}
