{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763657269519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763657269520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 20 11:47:49 2025 " "Processing started: Thu Nov 20 11:47:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763657269520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657269520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off step_sequencer -c step_sequencer " "Command: quartus_map --read_settings_files=on --write_settings_files=off step_sequencer -c step_sequencer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657269520 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1763657269803 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1763657269803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/rom/rom512x16.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/rom/rom512x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom512x16 " "Found entity 1: rom512x16" {  } { { "modules/rom/rom512x16.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/rom/rom512x16.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "modules/vga_adapter/vga_pll.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/vga_adapter/vga_display.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/vga_adapter/vga_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_display " "Found entity 1: vga_display" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "modules/vga_adapter/vga_controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_controller.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "modules/vga_adapter/vga_address_translator.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "modules/vga_adapter/vga_adapter.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_adapter.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ps2_controller/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/ps2_controller/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "modules/ps2_controller/PS2_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/ps2_controller/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ps2_controller/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/ps2_controller/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "modules/ps2_controller/Altera_UP_PS2_Data_In.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/ps2_controller/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ps2_controller/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/ps2_controller/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "modules/ps2_controller/Altera_UP_PS2_Command_Out.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/ps2_controller/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/input_controllers/sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/input_controllers/sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "modules/input_controllers/sevenseg.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/input_controllers/move_input.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/input_controllers/move_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 move_input " "Found entity 1: move_input" {  } { { "modules/input_controllers/move_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/move_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/input_controllers/loop_input.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/input_controllers/loop_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 loop_input " "Found entity 1: loop_input" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/loop_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/input_controllers/bpm_input.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/input_controllers/bpm_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 bpm_input " "Found entity 1: bpm_input" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/bpm_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/dac_controller/dac_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file modules/dac_controller/dac_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC_controller " "Found entity 1: DAC_controller" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/dac_controller/DAC_controller.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289237 ""} { "Info" "ISGN_ENTITY_NAME" "2 clkGen50MHz_781kHz " "Found entity 2: clkGen50MHz_781kHz" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/dac_controller/DAC_controller.v" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/avconf/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/avconf/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "modules/avconf/I2C_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/avconf/I2C_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/avconf/avconf.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/avconf/avconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Found entity 1: avconf" {  } { { "modules/avconf/avconf.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/avconf/avconf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_generators/loop_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_generators/loop_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 loop_counter " "Found entity 1: loop_counter" {  } { { "modules/audio_generators/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/loop_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_generators/bpm_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_generators/bpm_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BPM_counter " "Found entity 1: BPM_counter" {  } { { "modules/audio_generators/BPM_counter.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/BPM_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289240 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "audio_generator_16b_signed.v(36) " "Verilog HDL information at audio_generator_16b_signed.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1763657289240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_generators/audio_generator_16b_signed.v 3 3 " "Found 3 design units, including 3 entities, in source file modules/audio_generators/audio_generator_16b_signed.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_generator_16b_signed " "Found entity 1: audio_generator_16b_signed" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289241 ""} { "Info" "ISGN_ENTITY_NAME" "2 waveform_generator_16b " "Found entity 2: waveform_generator_16b" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289241 ""} { "Info" "ISGN_ENTITY_NAME" "3 numerically_controlled_oscillator_16b " "Found entity 3: numerically_controlled_oscillator_16b" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289241 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "audio_generator_12b_unsigned.v(36) " "Verilog HDL information at audio_generator_12b_unsigned.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1763657289241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_generators/audio_generator_12b_unsigned.v 3 3 " "Found 3 design units, including 3 entities, in source file modules/audio_generators/audio_generator_12b_unsigned.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_generator_12b_unsigned " "Found entity 1: audio_generator_12b_unsigned" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289242 ""} { "Info" "ISGN_ENTITY_NAME" "2 waveform_generator_12b " "Found entity 2: waveform_generator_12b" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289242 ""} { "Info" "ISGN_ENTITY_NAME" "3 numerically_controlled_oscillator_12b " "Found entity 3: numerically_controlled_oscillator_12b" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/audio_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/audio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "modules/audio_controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_controller/Audio_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "modules/audio_controller/Audio_Clock.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_controller/Audio_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "modules/audio_controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_controller/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "modules/audio_controller/Altera_UP_Clock_Edge.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_controller/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "modules/audio_controller/Altera_UP_Audio_Out_Serializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_controller/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "modules/audio_controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_controller/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "modules/audio_controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_controller/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file step_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 step_sequencer " "Found entity 1: step_sequencer" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file input_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_interface " "Found entity 1: input_interface" {  } { { "input_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/input_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file display_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_interface " "Found entity 1: display_interface" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/display_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_interface " "Found entity 1: audio_interface" {  } { { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/rom/rom256x12.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/rom/rom256x12.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom256x12 " "Found entity 1: rom256x12" {  } { { "modules/rom/rom256x12.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/rom/rom256x12.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289251 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "step_sequencer " "Elaborating entity \"step_sequencer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1763657289336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_interface audio_interface:A1 " "Elaborating entity \"audio_interface\" for hierarchy \"audio_interface:A1\"" {  } { { "step_sequencer.v" "A1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BPM_counter audio_interface:A1\|BPM_counter:B1 " "Elaborating entity \"BPM_counter\" for hierarchy \"audio_interface:A1\|BPM_counter:B1\"" {  } { { "audio_interface.v" "B1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loop_counter audio_interface:A1\|loop_counter:L1 " "Elaborating entity \"loop_counter\" for hierarchy \"audio_interface:A1\|loop_counter:L1\"" {  } { { "audio_interface.v" "L1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289340 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 loop_counter.v(81) " "Verilog HDL assignment warning at loop_counter.v(81): truncated value with size 32 to match size of target (12)" {  } { { "modules/audio_generators/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/loop_counter.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657289341 "|step_sequencer|audio_interface:A1|loop_counter:L1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_generator_16b_signed audio_interface:A1\|audio_generator_16b_signed:A1 " "Elaborating entity \"audio_generator_16b_signed\" for hierarchy \"audio_interface:A1\|audio_generator_16b_signed:A1\"" {  } { { "audio_interface.v" "A1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289341 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 audio_generator_16b_signed.v(43) " "Verilog HDL assignment warning at audio_generator_16b_signed.v(43): truncated value with size 32 to match size of target (16)" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657289342 "|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waveform_generator_16b audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1 " "Elaborating entity \"waveform_generator_16b\" for hierarchy \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\"" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "W1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numerically_controlled_oscillator_16b audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|numerically_controlled_oscillator_16b:N1 " "Elaborating entity \"numerically_controlled_oscillator_16b\" for hierarchy \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|numerically_controlled_oscillator_16b:N1\"" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "N1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom512x16 audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1 " "Elaborating entity \"rom512x16\" for hierarchy \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\"" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "U1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component\"" {  } { { "modules/rom/rom512x16.v" "altsyncram_component" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/rom/rom512x16.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289369 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component\"" {  } { { "modules/rom/rom512x16.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/rom/rom512x16.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sine512.mif " "Parameter \"init_file\" = \"sine512.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289372 ""}  } { { "modules/rom/rom512x16.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/rom/rom512x16.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763657289372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n4g1 " "Found entity 1: altsyncram_n4g1" {  } { { "db/altsyncram_n4g1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n4g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n4g1 audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component\|altsyncram_n4g1:auto_generated " "Elaborating entity \"altsyncram_n4g1\" for hierarchy \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component\|altsyncram_n4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_generator_12b_unsigned audio_interface:A1\|audio_generator_12b_unsigned:A2 " "Elaborating entity \"audio_generator_12b_unsigned\" for hierarchy \"audio_interface:A1\|audio_generator_12b_unsigned:A2\"" {  } { { "audio_interface.v" "A2" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289521 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 audio_generator_12b_unsigned.v(43) " "Verilog HDL assignment warning at audio_generator_12b_unsigned.v(43): truncated value with size 32 to match size of target (12)" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657289523 "|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waveform_generator_12b audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1 " "Elaborating entity \"waveform_generator_12b\" for hierarchy \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\"" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "W1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numerically_controlled_oscillator_12b audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|numerically_controlled_oscillator_12b:N1 " "Elaborating entity \"numerically_controlled_oscillator_12b\" for hierarchy \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|numerically_controlled_oscillator_12b:N1\"" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "N1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom256x12 audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1 " "Elaborating entity \"rom256x12\" for hierarchy \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\"" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "U1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component\"" {  } { { "modules/rom/rom256x12.v" "altsyncram_component" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/rom/rom256x12.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component\"" {  } { { "modules/rom/rom256x12.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/rom/rom256x12.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sine256.mif " "Parameter \"init_file\" = \"sine256.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289548 ""}  } { { "modules/rom/rom256x12.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/rom/rom256x12.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763657289548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s4g1 " "Found entity 1: altsyncram_s4g1" {  } { { "db/altsyncram_s4g1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_s4g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s4g1 audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component\|altsyncram_s4g1:auto_generated " "Elaborating entity \"altsyncram_s4g1\" for hierarchy \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component\|altsyncram_s4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Controller audio_interface:A1\|Audio_Controller:AC1 " "Elaborating entity \"Audio_Controller\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\"" {  } { { "audio_interface.v" "AC1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "modules/Audio_Controller/Audio_Controller.v" "Bit_Clock_Edges" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "modules/Audio_Controller/Audio_Controller.v" "Audio_In_Deserializer" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657290275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657290277 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657290277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657290277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657290277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657290277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657290277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657290277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657290277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657290277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657290277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657290277 ""}  } { { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763657290277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7ba1 " "Found entity 1: scfifo_7ba1" {  } { { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657290348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657290348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7ba1 audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated " "Elaborating entity \"scfifo_7ba1\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657290348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q2a1 " "Found entity 1: a_dpfifo_q2a1" {  } { { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657290372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657290372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q2a1 audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo " "Elaborating entity \"a_dpfifo_q2a1\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\"" {  } { { "db/scfifo_7ba1.tdf" "dpfifo" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657290373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n3i1 " "Found entity 1: altsyncram_n3i1" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657290446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657290446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n3i1 audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram " "Elaborating entity \"altsyncram_n3i1\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\"" {  } { { "db/a_dpfifo_q2a1.tdf" "FIFOram" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657290446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/cmpr_6l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657290524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657290524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_q2a1.tdf" "almost_full_comparer" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657290525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_q2a1.tdf" "three_comparison" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657290528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/cntr_h2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657290606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657290606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_q2a1.tdf" "rd_ptr_msb" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657290607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/cntr_u27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657290692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657290692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_q2a1.tdf" "usedw_counter" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657290694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/cntr_i2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657290804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657290804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_q2a1.tdf" "wr_ptr" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657290805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "modules/Audio_Controller/Audio_Controller.v" "Audio_Out_Serializer" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657291028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock " "Elaborating entity \"Audio_Clock\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\"" {  } { { "modules/Audio_Controller/Audio_Controller.v" "Audio_Clock" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657291615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "modules/Audio_Controller/Audio_Clock.v" "altpll_component" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657291741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborated megafunction instantiation \"audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "modules/Audio_Controller/Audio_Clock.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657291746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Instantiated megafunction \"audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Audio_Clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Audio_Clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""}  } { { "modules/Audio_Controller/Audio_Clock.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763657291747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/audio_clock_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/audio_clock_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock_altpll " "Found entity 1: Audio_Clock_altpll" {  } { { "db/audio_clock_altpll.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/audio_clock_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657291835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657291835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock_altpll audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated " "Elaborating entity \"Audio_Clock_altpll\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657291836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avconf audio_interface:A1\|avconf:AVC1 " "Elaborating entity \"avconf\" for hierarchy \"audio_interface:A1\|avconf:AVC1\"" {  } { { "audio_interface.v" "AVC1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657291842 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(68) " "Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16)" {  } { { "modules/avconf/avconf.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/avconf/avconf.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291844 "|step_sequencer|audio_interface:A1|avconf:AVC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 avconf.v(119) " "Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6)" {  } { { "modules/avconf/avconf.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/avconf/avconf.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291844 "|step_sequencer|audio_interface:A1|avconf:AVC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(137) " "Verilog HDL assignment warning at avconf.v(137): truncated value with size 32 to match size of target (16)" {  } { { "modules/avconf/avconf.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/avconf/avconf.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291844 "|step_sequencer|audio_interface:A1|avconf:AVC1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "avconf.v(131) " "Verilog HDL Case Statement warning at avconf.v(131): incomplete case statement has no default case item" {  } { { "modules/avconf/avconf.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/avconf/avconf.v" 131 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763657291844 "|step_sequencer|audio_interface:A1|avconf:AVC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller audio_interface:A1\|avconf:AVC1\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"audio_interface:A1\|avconf:AVC1\|I2C_Controller:u0\"" {  } { { "modules/avconf/avconf.v" "u0" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/avconf/avconf.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657291845 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(79) " "Verilog HDL assignment warning at I2C_Controller.v(79): truncated value with size 32 to match size of target (1)" {  } { { "modules/avconf/I2C_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/avconf/I2C_Controller.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291846 "|step_sequencer|audio_interface:A1|avconf:AVC1|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "modules/avconf/I2C_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/avconf/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291846 "|step_sequencer|audio_interface:A1|avconf:AVC1|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(91) " "Verilog HDL assignment warning at I2C_Controller.v(91): truncated value with size 32 to match size of target (6)" {  } { { "modules/avconf/I2C_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/avconf/I2C_Controller.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291846 "|step_sequencer|audio_interface:A1|avconf:AVC1|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkGen50MHz_781kHz audio_interface:A1\|clkGen50MHz_781kHz:CG1 " "Elaborating entity \"clkGen50MHz_781kHz\" for hierarchy \"audio_interface:A1\|clkGen50MHz_781kHz:CG1\"" {  } { { "audio_interface.v" "CG1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657291847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC_controller audio_interface:A1\|DAC_controller:DC1 " "Elaborating entity \"DAC_controller\" for hierarchy \"audio_interface:A1\|DAC_controller:DC1\"" {  } { { "audio_interface.v" "DC1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657291849 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "SCL_d DAC_controller.v(87) " "Verilog HDL warning at DAC_controller.v(87): object SCL_d used but never assigned" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/dac_controller/DAC_controller.v" 87 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1763657291852 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stopCondition DAC_controller.v(103) " "Verilog HDL or VHDL warning at DAC_controller.v(103): object \"stopCondition\" assigned a value but never read" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/dac_controller/DAC_controller.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763657291852 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "startCondition DAC_controller.v(104) " "Verilog HDL or VHDL warning at DAC_controller.v(104): object \"startCondition\" assigned a value but never read" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/dac_controller/DAC_controller.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763657291852 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inUPDATE DAC_controller.v(122) " "Verilog HDL or VHDL warning at DAC_controller.v(122): object \"inUPDATE\" assigned a value but never read" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/dac_controller/DAC_controller.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763657291852 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DAC_controller.v(178) " "Verilog HDL Case Statement information at DAC_controller.v(178): all case item expressions in this case statement are onehot" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/dac_controller/DAC_controller.v" 178 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763657291852 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DAC_controller.v(188) " "Verilog HDL Case Statement information at DAC_controller.v(188): all case item expressions in this case statement are onehot" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/dac_controller/DAC_controller.v" 188 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763657291852 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DAC_controller.v(200) " "Verilog HDL Case Statement information at DAC_controller.v(200): all case item expressions in this case statement are onehot" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/dac_controller/DAC_controller.v" 200 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763657291852 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DAC_controller.v(206) " "Verilog HDL Case Statement information at DAC_controller.v(206): all case item expressions in this case statement are onehot" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/dac_controller/DAC_controller.v" 206 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763657291852 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 DAC_controller.v(233) " "Verilog HDL assignment warning at DAC_controller.v(233): truncated value with size 9 to match size of target (8)" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/dac_controller/DAC_controller.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291852 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SCL_d 0 DAC_controller.v(87) " "Net \"SCL_d\" at DAC_controller.v(87) has no driver or initial value, using a default initial value '0'" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/dac_controller/DAC_controller.v" 87 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763657291852 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_interface input_interface:I1 " "Elaborating entity \"input_interface\" for hierarchy \"input_interface:I1\"" {  } { { "step_sequencer.v" "I1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657291853 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "input_interface.v(231) " "Verilog HDL Case Statement information at input_interface.v(231): all case item expressions in this case statement are onehot" {  } { { "input_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/input_interface.v" 231 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763657291856 "|step_sequencer|input_interface:I1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller input_interface:I1\|PS2_Controller:P1 " "Elaborating entity \"PS2_Controller\" for hierarchy \"input_interface:I1\|PS2_Controller:P1\"" {  } { { "input_interface.v" "P1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/input_interface.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657291857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In input_interface:I1\|PS2_Controller:P1\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"input_interface:I1\|PS2_Controller:P1\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "modules/PS2_controller/PS2_Controller.v" "PS2_Data_In" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/PS2_controller/PS2_Controller.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657291859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out input_interface:I1\|PS2_Controller:P1\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"input_interface:I1\|PS2_Controller:P1\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "modules/PS2_controller/PS2_Controller.v" "PS2_Command_Out" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/PS2_controller/PS2_Controller.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657291861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loop_input input_interface:I1\|loop_input:LOOP_IN " "Elaborating entity \"loop_input\" for hierarchy \"input_interface:I1\|loop_input:LOOP_IN\"" {  } { { "input_interface.v" "LOOP_IN" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/input_interface.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657291864 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 loop_input.v(108) " "Verilog HDL assignment warning at loop_input.v(108): truncated value with size 32 to match size of target (7)" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/loop_input.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291866 "|step_sequencer|input_interface:I1|loop_input:LOOP_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 loop_input.v(126) " "Verilog HDL assignment warning at loop_input.v(126): truncated value with size 32 to match size of target (7)" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/loop_input.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291866 "|step_sequencer|input_interface:I1|loop_input:LOOP_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 loop_input.v(139) " "Verilog HDL assignment warning at loop_input.v(139): truncated value with size 32 to match size of target (7)" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/loop_input.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291866 "|step_sequencer|input_interface:I1|loop_input:LOOP_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 loop_input.v(179) " "Verilog HDL assignment warning at loop_input.v(179): truncated value with size 32 to match size of target (7)" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/loop_input.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291866 "|step_sequencer|input_interface:I1|loop_input:LOOP_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 loop_input.v(181) " "Verilog HDL assignment warning at loop_input.v(181): truncated value with size 32 to match size of target (4)" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/loop_input.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291866 "|step_sequencer|input_interface:I1|loop_input:LOOP_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 loop_input.v(182) " "Verilog HDL assignment warning at loop_input.v(182): truncated value with size 32 to match size of target (4)" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/loop_input.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291866 "|step_sequencer|input_interface:I1|loop_input:LOOP_IN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg input_interface:I1\|loop_input:LOOP_IN\|sevenseg:S0 " "Elaborating entity \"sevenseg\" for hierarchy \"input_interface:I1\|loop_input:LOOP_IN\|sevenseg:S0\"" {  } { { "modules/input_controllers/loop_input.v" "S0" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/loop_input.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657291867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bpm_input input_interface:I1\|bpm_input:BPM_IN " "Elaborating entity \"bpm_input\" for hierarchy \"input_interface:I1\|bpm_input:BPM_IN\"" {  } { { "input_interface.v" "BPM_IN" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/input_interface.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657291869 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bpm_input.v(118) " "Verilog HDL assignment warning at bpm_input.v(118): truncated value with size 32 to match size of target (10)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/bpm_input.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291871 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bpm_input.v(138) " "Verilog HDL assignment warning at bpm_input.v(138): truncated value with size 32 to match size of target (10)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/bpm_input.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291871 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bpm_input.v(158) " "Verilog HDL assignment warning at bpm_input.v(158): truncated value with size 32 to match size of target (10)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/bpm_input.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291871 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bpm_input.v(172) " "Verilog HDL assignment warning at bpm_input.v(172): truncated value with size 32 to match size of target (10)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/bpm_input.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291871 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bpm_input.v(211) " "Verilog HDL assignment warning at bpm_input.v(211): truncated value with size 32 to match size of target (10)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/bpm_input.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291871 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bpm_input.v(213) " "Verilog HDL assignment warning at bpm_input.v(213): truncated value with size 32 to match size of target (4)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/bpm_input.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291871 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bpm_input.v(214) " "Verilog HDL assignment warning at bpm_input.v(214): truncated value with size 32 to match size of target (4)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/bpm_input.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291871 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bpm_input.v(215) " "Verilog HDL assignment warning at bpm_input.v(215): truncated value with size 32 to match size of target (4)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/bpm_input.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291871 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move_input input_interface:I1\|move_input:MOVE_IN " "Elaborating entity \"move_input\" for hierarchy \"input_interface:I1\|move_input:MOVE_IN\"" {  } { { "input_interface.v" "MOVE_IN" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/input_interface.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657291873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_interface display_interface:D1 " "Elaborating entity \"display_interface\" for hierarchy \"display_interface:D1\"" {  } { { "step_sequencer.v" "D1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657291875 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 display_interface.v(48) " "Verilog HDL assignment warning at display_interface.v(48): truncated value with size 32 to match size of target (10)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/display_interface.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291879 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 display_interface.v(49) " "Verilog HDL assignment warning at display_interface.v(49): truncated value with size 32 to match size of target (9)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/display_interface.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291879 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_interface.v(110) " "Verilog HDL assignment warning at display_interface.v(110): truncated value with size 32 to match size of target (4)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/display_interface.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291879 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_interface.v(111) " "Verilog HDL assignment warning at display_interface.v(111): truncated value with size 32 to match size of target (4)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/display_interface.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291879 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_interface.v(112) " "Verilog HDL assignment warning at display_interface.v(112): truncated value with size 32 to match size of target (4)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/display_interface.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291879 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_interface.v(113) " "Verilog HDL assignment warning at display_interface.v(113): truncated value with size 32 to match size of target (4)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/display_interface.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291879 "|step_sequencer|display_interface:D1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "display_interface.v(109) " "Verilog HDL Case Statement information at display_interface.v(109): all case item expressions in this case statement are onehot" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/display_interface.v" 109 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763657291879 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i display_interface.v(120) " "Verilog HDL Always Construct warning at display_interface.v(120): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/display_interface.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763657291879 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_interface.v(174) " "Verilog HDL assignment warning at display_interface.v(174): truncated value with size 32 to match size of target (4)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/display_interface.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291879 "|step_sequencer|display_interface:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_display display_interface:D1\|vga_display:V1 " "Elaborating entity \"vga_display\" for hierarchy \"display_interface:D1\|vga_display:V1\"" {  } { { "display_interface.v" "V1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/display_interface.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657291880 ""}
{ "Error" "EVRFX_VERI_UNSUPPORTED_MIXED_EDGE_EVENT_EXPRESSION" "vga_display.v(61) " "Verilog HDL Event Control error at vga_display.v(61): mixed single- and double-edge expressions are not supported" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_display.v" 61 0 0 } }  } 0 10122 "Verilog HDL Event Control error at %1!s!: mixed single- and double-edge expressions are not supported" 0 0 "Analysis & Synthesis" 0 -1 1763657291882 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "next_state vga_display.v(69) " "Verilog HDL Always Construct warning at vga_display.v(69): variable \"next_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_display.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1763657291882 "|step_sequencer|display_interface:D1|vga_display:V1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_display.v(111) " "Verilog HDL assignment warning at vga_display.v(111): truncated value with size 32 to match size of target (9)" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_display.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291883 "|step_sequencer|display_interface:D1|vga_display:V1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vga_display.v(114) " "Verilog HDL assignment warning at vga_display.v(114): truncated value with size 32 to match size of target (6)" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_display.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291883 "|step_sequencer|display_interface:D1|vga_display:V1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vga_display.v(119) " "Verilog HDL assignment warning at vga_display.v(119): truncated value with size 32 to match size of target (6)" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_display.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291883 "|step_sequencer|display_interface:D1|vga_display:V1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_display.v(124) " "Verilog HDL assignment warning at vga_display.v(124): truncated value with size 32 to match size of target (4)" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_display.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291883 "|step_sequencer|display_interface:D1|vga_display:V1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_display.v(129) " "Verilog HDL assignment warning at vga_display.v(129): truncated value with size 32 to match size of target (4)" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_display.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291883 "|step_sequencer|display_interface:D1|vga_display:V1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vga_display.v(155) " "Verilog HDL assignment warning at vga_display.v(155): truncated value with size 32 to match size of target (6)" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_display.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291884 "|step_sequencer|display_interface:D1|vga_display:V1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vga_display.v(160) " "Verilog HDL assignment warning at vga_display.v(160): truncated value with size 32 to match size of target (6)" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_display.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291884 "|step_sequencer|display_interface:D1|vga_display:V1"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "display_interface:D1\|vga_display:V1 " "Can't elaborate user hierarchy \"display_interface:D1\|vga_display:V1\"" {  } { { "display_interface.v" "V1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/display_interface.v" 200 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657291892 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub/ECE241-Project/Quartus/step_sequencer/output_files/step_sequencer.map.smsg " "Generated suppressed messages file D:/GitHub/ECE241-Project/Quartus/step_sequencer/output_files/step_sequencer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657292138 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 47 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763657292225 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 20 11:48:12 2025 " "Processing ended: Thu Nov 20 11:48:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763657292225 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763657292225 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763657292225 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657292225 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 47 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 47 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657292919 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763657269519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763657269520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 20 11:47:49 2025 " "Processing started: Thu Nov 20 11:47:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763657269520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657269520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off step_sequencer -c step_sequencer " "Command: quartus_map --read_settings_files=on --write_settings_files=off step_sequencer -c step_sequencer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657269520 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1763657269803 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1763657269803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/rom/rom512x16.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/rom/rom512x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom512x16 " "Found entity 1: rom512x16" {  } { { "modules/rom/rom512x16.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/rom/rom512x16.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "modules/vga_adapter/vga_pll.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/vga_adapter/vga_display.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/vga_adapter/vga_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_display " "Found entity 1: vga_display" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "modules/vga_adapter/vga_controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_controller.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "modules/vga_adapter/vga_address_translator.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "modules/vga_adapter/vga_adapter.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_adapter.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ps2_controller/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/ps2_controller/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "modules/ps2_controller/PS2_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/ps2_controller/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ps2_controller/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/ps2_controller/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "modules/ps2_controller/Altera_UP_PS2_Data_In.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/ps2_controller/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ps2_controller/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/ps2_controller/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "modules/ps2_controller/Altera_UP_PS2_Command_Out.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/ps2_controller/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/input_controllers/sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/input_controllers/sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "modules/input_controllers/sevenseg.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/input_controllers/move_input.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/input_controllers/move_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 move_input " "Found entity 1: move_input" {  } { { "modules/input_controllers/move_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/move_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/input_controllers/loop_input.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/input_controllers/loop_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 loop_input " "Found entity 1: loop_input" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/loop_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/input_controllers/bpm_input.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/input_controllers/bpm_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 bpm_input " "Found entity 1: bpm_input" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/bpm_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/dac_controller/dac_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file modules/dac_controller/dac_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC_controller " "Found entity 1: DAC_controller" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/dac_controller/DAC_controller.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289237 ""} { "Info" "ISGN_ENTITY_NAME" "2 clkGen50MHz_781kHz " "Found entity 2: clkGen50MHz_781kHz" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/dac_controller/DAC_controller.v" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/avconf/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/avconf/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "modules/avconf/I2C_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/avconf/I2C_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/avconf/avconf.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/avconf/avconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Found entity 1: avconf" {  } { { "modules/avconf/avconf.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/avconf/avconf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_generators/loop_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_generators/loop_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 loop_counter " "Found entity 1: loop_counter" {  } { { "modules/audio_generators/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/loop_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_generators/bpm_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_generators/bpm_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BPM_counter " "Found entity 1: BPM_counter" {  } { { "modules/audio_generators/BPM_counter.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/BPM_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289240 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "audio_generator_16b_signed.v(36) " "Verilog HDL information at audio_generator_16b_signed.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1763657289240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_generators/audio_generator_16b_signed.v 3 3 " "Found 3 design units, including 3 entities, in source file modules/audio_generators/audio_generator_16b_signed.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_generator_16b_signed " "Found entity 1: audio_generator_16b_signed" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289241 ""} { "Info" "ISGN_ENTITY_NAME" "2 waveform_generator_16b " "Found entity 2: waveform_generator_16b" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289241 ""} { "Info" "ISGN_ENTITY_NAME" "3 numerically_controlled_oscillator_16b " "Found entity 3: numerically_controlled_oscillator_16b" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289241 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "audio_generator_12b_unsigned.v(36) " "Verilog HDL information at audio_generator_12b_unsigned.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1763657289241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_generators/audio_generator_12b_unsigned.v 3 3 " "Found 3 design units, including 3 entities, in source file modules/audio_generators/audio_generator_12b_unsigned.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_generator_12b_unsigned " "Found entity 1: audio_generator_12b_unsigned" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289242 ""} { "Info" "ISGN_ENTITY_NAME" "2 waveform_generator_12b " "Found entity 2: waveform_generator_12b" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289242 ""} { "Info" "ISGN_ENTITY_NAME" "3 numerically_controlled_oscillator_12b " "Found entity 3: numerically_controlled_oscillator_12b" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/audio_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/audio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "modules/audio_controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_controller/Audio_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "modules/audio_controller/Audio_Clock.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_controller/Audio_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "modules/audio_controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_controller/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "modules/audio_controller/Altera_UP_Clock_Edge.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_controller/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "modules/audio_controller/Altera_UP_Audio_Out_Serializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_controller/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "modules/audio_controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_controller/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "modules/audio_controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_controller/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file step_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 step_sequencer " "Found entity 1: step_sequencer" {  } { { "step_sequencer.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file input_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_interface " "Found entity 1: input_interface" {  } { { "input_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/input_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file display_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_interface " "Found entity 1: display_interface" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/display_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_interface " "Found entity 1: audio_interface" {  } { { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/rom/rom256x12.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/rom/rom256x12.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom256x12 " "Found entity 1: rom256x12" {  } { { "modules/rom/rom256x12.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/rom/rom256x12.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289251 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "step_sequencer " "Elaborating entity \"step_sequencer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1763657289336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_interface audio_interface:A1 " "Elaborating entity \"audio_interface\" for hierarchy \"audio_interface:A1\"" {  } { { "step_sequencer.v" "A1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BPM_counter audio_interface:A1\|BPM_counter:B1 " "Elaborating entity \"BPM_counter\" for hierarchy \"audio_interface:A1\|BPM_counter:B1\"" {  } { { "audio_interface.v" "B1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loop_counter audio_interface:A1\|loop_counter:L1 " "Elaborating entity \"loop_counter\" for hierarchy \"audio_interface:A1\|loop_counter:L1\"" {  } { { "audio_interface.v" "L1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289340 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 loop_counter.v(81) " "Verilog HDL assignment warning at loop_counter.v(81): truncated value with size 32 to match size of target (12)" {  } { { "modules/audio_generators/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/loop_counter.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657289341 "|step_sequencer|audio_interface:A1|loop_counter:L1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_generator_16b_signed audio_interface:A1\|audio_generator_16b_signed:A1 " "Elaborating entity \"audio_generator_16b_signed\" for hierarchy \"audio_interface:A1\|audio_generator_16b_signed:A1\"" {  } { { "audio_interface.v" "A1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289341 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 audio_generator_16b_signed.v(43) " "Verilog HDL assignment warning at audio_generator_16b_signed.v(43): truncated value with size 32 to match size of target (16)" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657289342 "|step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waveform_generator_16b audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1 " "Elaborating entity \"waveform_generator_16b\" for hierarchy \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\"" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "W1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numerically_controlled_oscillator_16b audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|numerically_controlled_oscillator_16b:N1 " "Elaborating entity \"numerically_controlled_oscillator_16b\" for hierarchy \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|numerically_controlled_oscillator_16b:N1\"" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "N1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom512x16 audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1 " "Elaborating entity \"rom512x16\" for hierarchy \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\"" {  } { { "modules/audio_generators/audio_generator_16b_signed.v" "U1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component\"" {  } { { "modules/rom/rom512x16.v" "altsyncram_component" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/rom/rom512x16.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289369 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component\"" {  } { { "modules/rom/rom512x16.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/rom/rom512x16.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sine512.mif " "Parameter \"init_file\" = \"sine512.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289372 ""}  } { { "modules/rom/rom512x16.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/rom/rom512x16.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763657289372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n4g1 " "Found entity 1: altsyncram_n4g1" {  } { { "db/altsyncram_n4g1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n4g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n4g1 audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component\|altsyncram_n4g1:auto_generated " "Elaborating entity \"altsyncram_n4g1\" for hierarchy \"audio_interface:A1\|audio_generator_16b_signed:A1\|waveform_generator_16b:W1\|rom512x16:U1\|altsyncram:altsyncram_component\|altsyncram_n4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_generator_12b_unsigned audio_interface:A1\|audio_generator_12b_unsigned:A2 " "Elaborating entity \"audio_generator_12b_unsigned\" for hierarchy \"audio_interface:A1\|audio_generator_12b_unsigned:A2\"" {  } { { "audio_interface.v" "A2" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289521 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 audio_generator_12b_unsigned.v(43) " "Verilog HDL assignment warning at audio_generator_12b_unsigned.v(43): truncated value with size 32 to match size of target (12)" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657289523 "|step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waveform_generator_12b audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1 " "Elaborating entity \"waveform_generator_12b\" for hierarchy \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\"" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "W1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numerically_controlled_oscillator_12b audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|numerically_controlled_oscillator_12b:N1 " "Elaborating entity \"numerically_controlled_oscillator_12b\" for hierarchy \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|numerically_controlled_oscillator_12b:N1\"" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "N1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom256x12 audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1 " "Elaborating entity \"rom256x12\" for hierarchy \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\"" {  } { { "modules/audio_generators/audio_generator_12b_unsigned.v" "U1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component\"" {  } { { "modules/rom/rom256x12.v" "altsyncram_component" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/rom/rom256x12.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component\"" {  } { { "modules/rom/rom256x12.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/rom/rom256x12.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sine256.mif " "Parameter \"init_file\" = \"sine256.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657289548 ""}  } { { "modules/rom/rom256x12.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/rom/rom256x12.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763657289548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s4g1 " "Found entity 1: altsyncram_s4g1" {  } { { "db/altsyncram_s4g1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_s4g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657289628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657289628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s4g1 audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component\|altsyncram_s4g1:auto_generated " "Elaborating entity \"altsyncram_s4g1\" for hierarchy \"audio_interface:A1\|audio_generator_12b_unsigned:A2\|waveform_generator_12b:W1\|rom256x12:U1\|altsyncram:altsyncram_component\|altsyncram_s4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Controller audio_interface:A1\|Audio_Controller:AC1 " "Elaborating entity \"Audio_Controller\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\"" {  } { { "audio_interface.v" "AC1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "modules/Audio_Controller/Audio_Controller.v" "Bit_Clock_Edges" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "modules/Audio_Controller/Audio_Controller.v" "Audio_In_Deserializer" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657289980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657290275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657290277 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657290277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657290277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657290277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657290277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657290277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657290277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657290277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657290277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657290277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657290277 ""}  } { { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763657290277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7ba1 " "Found entity 1: scfifo_7ba1" {  } { { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657290348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657290348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7ba1 audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated " "Elaborating entity \"scfifo_7ba1\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657290348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q2a1 " "Found entity 1: a_dpfifo_q2a1" {  } { { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657290372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657290372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q2a1 audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo " "Elaborating entity \"a_dpfifo_q2a1\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\"" {  } { { "db/scfifo_7ba1.tdf" "dpfifo" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/scfifo_7ba1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657290373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n3i1 " "Found entity 1: altsyncram_n3i1" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/altsyncram_n3i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657290446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657290446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n3i1 audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram " "Elaborating entity \"altsyncram_n3i1\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\"" {  } { { "db/a_dpfifo_q2a1.tdf" "FIFOram" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657290446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/cmpr_6l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657290524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657290524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_q2a1.tdf" "almost_full_comparer" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657290525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_q2a1.tdf" "three_comparison" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657290528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/cntr_h2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657290606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657290606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_q2a1.tdf" "rd_ptr_msb" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657290607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/cntr_u27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657290692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657290692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_q2a1.tdf" "usedw_counter" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657290694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/cntr_i2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657290804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657290804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_q2a1.tdf" "wr_ptr" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/a_dpfifo_q2a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657290805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "modules/Audio_Controller/Audio_Controller.v" "Audio_Out_Serializer" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657291028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock " "Elaborating entity \"Audio_Clock\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\"" {  } { { "modules/Audio_Controller/Audio_Controller.v" "Audio_Clock" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Controller.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657291615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "modules/Audio_Controller/Audio_Clock.v" "altpll_component" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657291741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborated megafunction instantiation \"audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "modules/Audio_Controller/Audio_Clock.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657291746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Instantiated megafunction \"audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Audio_Clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Audio_Clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763657291747 ""}  } { { "modules/Audio_Controller/Audio_Clock.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763657291747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/audio_clock_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/audio_clock_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock_altpll " "Found entity 1: Audio_Clock_altpll" {  } { { "db/audio_clock_altpll.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/db/audio_clock_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763657291835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657291835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock_altpll audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated " "Elaborating entity \"Audio_Clock_altpll\" for hierarchy \"audio_interface:A1\|Audio_Controller:AC1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657291836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avconf audio_interface:A1\|avconf:AVC1 " "Elaborating entity \"avconf\" for hierarchy \"audio_interface:A1\|avconf:AVC1\"" {  } { { "audio_interface.v" "AVC1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657291842 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(68) " "Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16)" {  } { { "modules/avconf/avconf.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/avconf/avconf.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291844 "|step_sequencer|audio_interface:A1|avconf:AVC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 avconf.v(119) " "Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6)" {  } { { "modules/avconf/avconf.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/avconf/avconf.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291844 "|step_sequencer|audio_interface:A1|avconf:AVC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(137) " "Verilog HDL assignment warning at avconf.v(137): truncated value with size 32 to match size of target (16)" {  } { { "modules/avconf/avconf.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/avconf/avconf.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291844 "|step_sequencer|audio_interface:A1|avconf:AVC1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "avconf.v(131) " "Verilog HDL Case Statement warning at avconf.v(131): incomplete case statement has no default case item" {  } { { "modules/avconf/avconf.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/avconf/avconf.v" 131 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763657291844 "|step_sequencer|audio_interface:A1|avconf:AVC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller audio_interface:A1\|avconf:AVC1\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"audio_interface:A1\|avconf:AVC1\|I2C_Controller:u0\"" {  } { { "modules/avconf/avconf.v" "u0" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/avconf/avconf.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657291845 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(79) " "Verilog HDL assignment warning at I2C_Controller.v(79): truncated value with size 32 to match size of target (1)" {  } { { "modules/avconf/I2C_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/avconf/I2C_Controller.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291846 "|step_sequencer|audio_interface:A1|avconf:AVC1|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "modules/avconf/I2C_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/avconf/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291846 "|step_sequencer|audio_interface:A1|avconf:AVC1|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(91) " "Verilog HDL assignment warning at I2C_Controller.v(91): truncated value with size 32 to match size of target (6)" {  } { { "modules/avconf/I2C_Controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/avconf/I2C_Controller.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291846 "|step_sequencer|audio_interface:A1|avconf:AVC1|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkGen50MHz_781kHz audio_interface:A1\|clkGen50MHz_781kHz:CG1 " "Elaborating entity \"clkGen50MHz_781kHz\" for hierarchy \"audio_interface:A1\|clkGen50MHz_781kHz:CG1\"" {  } { { "audio_interface.v" "CG1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657291847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC_controller audio_interface:A1\|DAC_controller:DC1 " "Elaborating entity \"DAC_controller\" for hierarchy \"audio_interface:A1\|DAC_controller:DC1\"" {  } { { "audio_interface.v" "DC1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/audio_interface.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657291849 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "SCL_d DAC_controller.v(87) " "Verilog HDL warning at DAC_controller.v(87): object SCL_d used but never assigned" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/dac_controller/DAC_controller.v" 87 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1763657291852 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stopCondition DAC_controller.v(103) " "Verilog HDL or VHDL warning at DAC_controller.v(103): object \"stopCondition\" assigned a value but never read" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/dac_controller/DAC_controller.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763657291852 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "startCondition DAC_controller.v(104) " "Verilog HDL or VHDL warning at DAC_controller.v(104): object \"startCondition\" assigned a value but never read" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/dac_controller/DAC_controller.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763657291852 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inUPDATE DAC_controller.v(122) " "Verilog HDL or VHDL warning at DAC_controller.v(122): object \"inUPDATE\" assigned a value but never read" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/dac_controller/DAC_controller.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763657291852 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DAC_controller.v(178) " "Verilog HDL Case Statement information at DAC_controller.v(178): all case item expressions in this case statement are onehot" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/dac_controller/DAC_controller.v" 178 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763657291852 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DAC_controller.v(188) " "Verilog HDL Case Statement information at DAC_controller.v(188): all case item expressions in this case statement are onehot" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/dac_controller/DAC_controller.v" 188 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763657291852 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DAC_controller.v(200) " "Verilog HDL Case Statement information at DAC_controller.v(200): all case item expressions in this case statement are onehot" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/dac_controller/DAC_controller.v" 200 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763657291852 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DAC_controller.v(206) " "Verilog HDL Case Statement information at DAC_controller.v(206): all case item expressions in this case statement are onehot" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/dac_controller/DAC_controller.v" 206 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763657291852 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 DAC_controller.v(233) " "Verilog HDL assignment warning at DAC_controller.v(233): truncated value with size 9 to match size of target (8)" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/dac_controller/DAC_controller.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291852 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SCL_d 0 DAC_controller.v(87) " "Net \"SCL_d\" at DAC_controller.v(87) has no driver or initial value, using a default initial value '0'" {  } { { "modules/dac_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/dac_controller/DAC_controller.v" 87 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763657291852 "|step_sequencer|audio_interface:A1|DAC_controller:DC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_interface input_interface:I1 " "Elaborating entity \"input_interface\" for hierarchy \"input_interface:I1\"" {  } { { "step_sequencer.v" "I1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657291853 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "input_interface.v(231) " "Verilog HDL Case Statement information at input_interface.v(231): all case item expressions in this case statement are onehot" {  } { { "input_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/input_interface.v" 231 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763657291856 "|step_sequencer|input_interface:I1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller input_interface:I1\|PS2_Controller:P1 " "Elaborating entity \"PS2_Controller\" for hierarchy \"input_interface:I1\|PS2_Controller:P1\"" {  } { { "input_interface.v" "P1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/input_interface.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657291857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In input_interface:I1\|PS2_Controller:P1\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"input_interface:I1\|PS2_Controller:P1\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "modules/PS2_controller/PS2_Controller.v" "PS2_Data_In" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/PS2_controller/PS2_Controller.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657291859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out input_interface:I1\|PS2_Controller:P1\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"input_interface:I1\|PS2_Controller:P1\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "modules/PS2_controller/PS2_Controller.v" "PS2_Command_Out" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/PS2_controller/PS2_Controller.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657291861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loop_input input_interface:I1\|loop_input:LOOP_IN " "Elaborating entity \"loop_input\" for hierarchy \"input_interface:I1\|loop_input:LOOP_IN\"" {  } { { "input_interface.v" "LOOP_IN" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/input_interface.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657291864 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 loop_input.v(108) " "Verilog HDL assignment warning at loop_input.v(108): truncated value with size 32 to match size of target (7)" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/loop_input.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291866 "|step_sequencer|input_interface:I1|loop_input:LOOP_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 loop_input.v(126) " "Verilog HDL assignment warning at loop_input.v(126): truncated value with size 32 to match size of target (7)" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/loop_input.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291866 "|step_sequencer|input_interface:I1|loop_input:LOOP_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 loop_input.v(139) " "Verilog HDL assignment warning at loop_input.v(139): truncated value with size 32 to match size of target (7)" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/loop_input.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291866 "|step_sequencer|input_interface:I1|loop_input:LOOP_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 loop_input.v(179) " "Verilog HDL assignment warning at loop_input.v(179): truncated value with size 32 to match size of target (7)" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/loop_input.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291866 "|step_sequencer|input_interface:I1|loop_input:LOOP_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 loop_input.v(181) " "Verilog HDL assignment warning at loop_input.v(181): truncated value with size 32 to match size of target (4)" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/loop_input.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291866 "|step_sequencer|input_interface:I1|loop_input:LOOP_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 loop_input.v(182) " "Verilog HDL assignment warning at loop_input.v(182): truncated value with size 32 to match size of target (4)" {  } { { "modules/input_controllers/loop_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/loop_input.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291866 "|step_sequencer|input_interface:I1|loop_input:LOOP_IN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg input_interface:I1\|loop_input:LOOP_IN\|sevenseg:S0 " "Elaborating entity \"sevenseg\" for hierarchy \"input_interface:I1\|loop_input:LOOP_IN\|sevenseg:S0\"" {  } { { "modules/input_controllers/loop_input.v" "S0" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/loop_input.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657291867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bpm_input input_interface:I1\|bpm_input:BPM_IN " "Elaborating entity \"bpm_input\" for hierarchy \"input_interface:I1\|bpm_input:BPM_IN\"" {  } { { "input_interface.v" "BPM_IN" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/input_interface.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657291869 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bpm_input.v(118) " "Verilog HDL assignment warning at bpm_input.v(118): truncated value with size 32 to match size of target (10)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/bpm_input.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291871 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bpm_input.v(138) " "Verilog HDL assignment warning at bpm_input.v(138): truncated value with size 32 to match size of target (10)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/bpm_input.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291871 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bpm_input.v(158) " "Verilog HDL assignment warning at bpm_input.v(158): truncated value with size 32 to match size of target (10)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/bpm_input.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291871 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bpm_input.v(172) " "Verilog HDL assignment warning at bpm_input.v(172): truncated value with size 32 to match size of target (10)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/bpm_input.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291871 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bpm_input.v(211) " "Verilog HDL assignment warning at bpm_input.v(211): truncated value with size 32 to match size of target (10)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/bpm_input.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291871 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bpm_input.v(213) " "Verilog HDL assignment warning at bpm_input.v(213): truncated value with size 32 to match size of target (4)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/bpm_input.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291871 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bpm_input.v(214) " "Verilog HDL assignment warning at bpm_input.v(214): truncated value with size 32 to match size of target (4)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/bpm_input.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291871 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bpm_input.v(215) " "Verilog HDL assignment warning at bpm_input.v(215): truncated value with size 32 to match size of target (4)" {  } { { "modules/input_controllers/bpm_input.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/input_controllers/bpm_input.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291871 "|step_sequencer|input_interface:I1|bpm_input:BPM_IN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move_input input_interface:I1\|move_input:MOVE_IN " "Elaborating entity \"move_input\" for hierarchy \"input_interface:I1\|move_input:MOVE_IN\"" {  } { { "input_interface.v" "MOVE_IN" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/input_interface.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657291873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_interface display_interface:D1 " "Elaborating entity \"display_interface\" for hierarchy \"display_interface:D1\"" {  } { { "step_sequencer.v" "D1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/step_sequencer.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657291875 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 display_interface.v(48) " "Verilog HDL assignment warning at display_interface.v(48): truncated value with size 32 to match size of target (10)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/display_interface.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291879 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 display_interface.v(49) " "Verilog HDL assignment warning at display_interface.v(49): truncated value with size 32 to match size of target (9)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/display_interface.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291879 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_interface.v(110) " "Verilog HDL assignment warning at display_interface.v(110): truncated value with size 32 to match size of target (4)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/display_interface.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291879 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_interface.v(111) " "Verilog HDL assignment warning at display_interface.v(111): truncated value with size 32 to match size of target (4)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/display_interface.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291879 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_interface.v(112) " "Verilog HDL assignment warning at display_interface.v(112): truncated value with size 32 to match size of target (4)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/display_interface.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291879 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_interface.v(113) " "Verilog HDL assignment warning at display_interface.v(113): truncated value with size 32 to match size of target (4)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/display_interface.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291879 "|step_sequencer|display_interface:D1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "display_interface.v(109) " "Verilog HDL Case Statement information at display_interface.v(109): all case item expressions in this case statement are onehot" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/display_interface.v" 109 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763657291879 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i display_interface.v(120) " "Verilog HDL Always Construct warning at display_interface.v(120): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/display_interface.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763657291879 "|step_sequencer|display_interface:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_interface.v(174) " "Verilog HDL assignment warning at display_interface.v(174): truncated value with size 32 to match size of target (4)" {  } { { "display_interface.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/display_interface.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291879 "|step_sequencer|display_interface:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_display display_interface:D1\|vga_display:V1 " "Elaborating entity \"vga_display\" for hierarchy \"display_interface:D1\|vga_display:V1\"" {  } { { "display_interface.v" "V1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/display_interface.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657291880 ""}
{ "Error" "EVRFX_VERI_UNSUPPORTED_MIXED_EDGE_EVENT_EXPRESSION" "vga_display.v(61) " "Verilog HDL Event Control error at vga_display.v(61): mixed single- and double-edge expressions are not supported" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_display.v" 61 0 0 } }  } 0 10122 "Verilog HDL Event Control error at %1!s!: mixed single- and double-edge expressions are not supported" 0 0 "Analysis & Synthesis" 0 -1 1763657291882 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "next_state vga_display.v(69) " "Verilog HDL Always Construct warning at vga_display.v(69): variable \"next_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_display.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1763657291882 "|step_sequencer|display_interface:D1|vga_display:V1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_display.v(111) " "Verilog HDL assignment warning at vga_display.v(111): truncated value with size 32 to match size of target (9)" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_display.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291883 "|step_sequencer|display_interface:D1|vga_display:V1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vga_display.v(114) " "Verilog HDL assignment warning at vga_display.v(114): truncated value with size 32 to match size of target (6)" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_display.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291883 "|step_sequencer|display_interface:D1|vga_display:V1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vga_display.v(119) " "Verilog HDL assignment warning at vga_display.v(119): truncated value with size 32 to match size of target (6)" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_display.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291883 "|step_sequencer|display_interface:D1|vga_display:V1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_display.v(124) " "Verilog HDL assignment warning at vga_display.v(124): truncated value with size 32 to match size of target (4)" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_display.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291883 "|step_sequencer|display_interface:D1|vga_display:V1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_display.v(129) " "Verilog HDL assignment warning at vga_display.v(129): truncated value with size 32 to match size of target (4)" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_display.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291883 "|step_sequencer|display_interface:D1|vga_display:V1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vga_display.v(155) " "Verilog HDL assignment warning at vga_display.v(155): truncated value with size 32 to match size of target (6)" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_display.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291884 "|step_sequencer|display_interface:D1|vga_display:V1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vga_display.v(160) " "Verilog HDL assignment warning at vga_display.v(160): truncated value with size 32 to match size of target (6)" {  } { { "modules/vga_adapter/vga_display.v" "" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/modules/vga_adapter/vga_display.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763657291884 "|step_sequencer|display_interface:D1|vga_display:V1"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "display_interface:D1\|vga_display:V1 " "Can't elaborate user hierarchy \"display_interface:D1\|vga_display:V1\"" {  } { { "display_interface.v" "V1" { Text "D:/GitHub/ECE241-Project/Quartus/step_sequencer/display_interface.v" 200 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763657291892 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub/ECE241-Project/Quartus/step_sequencer/output_files/step_sequencer.map.smsg " "Generated suppressed messages file D:/GitHub/ECE241-Project/Quartus/step_sequencer/output_files/step_sequencer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657292138 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 47 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763657292225 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 20 11:48:12 2025 " "Processing ended: Thu Nov 20 11:48:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763657292225 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763657292225 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763657292225 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763657292225 ""}
