///Register `EVT_ST0_CLR` writer
pub type W = crate::W<EVT_ST0_CLR_SPEC>;
///Field `GPIO_EVT_CH0_RISE_EDGE_ST_CLR` writer - Configures whether or not to clear GPIO_evt_ch0_rise_edge trigger status.\\0: Invalid, No effect\\1: Clear
pub type GPIO_EVT_CH0_RISE_EDGE_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GPIO_EVT_CH1_RISE_EDGE_ST_CLR` writer - Configures whether or not to clear GPIO_evt_ch1_rise_edge trigger status.\\0: Invalid, No effect\\1: Clear
pub type GPIO_EVT_CH1_RISE_EDGE_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GPIO_EVT_CH2_RISE_EDGE_ST_CLR` writer - Configures whether or not to clear GPIO_evt_ch2_rise_edge trigger status.\\0: Invalid, No effect\\1: Clear
pub type GPIO_EVT_CH2_RISE_EDGE_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GPIO_EVT_CH3_RISE_EDGE_ST_CLR` writer - Configures whether or not to clear GPIO_evt_ch3_rise_edge trigger status.\\0: Invalid, No effect\\1: Clear
pub type GPIO_EVT_CH3_RISE_EDGE_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GPIO_EVT_CH4_RISE_EDGE_ST_CLR` writer - Configures whether or not to clear GPIO_evt_ch4_rise_edge trigger status.\\0: Invalid, No effect\\1: Clear
pub type GPIO_EVT_CH4_RISE_EDGE_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GPIO_EVT_CH5_RISE_EDGE_ST_CLR` writer - Configures whether or not to clear GPIO_evt_ch5_rise_edge trigger status.\\0: Invalid, No effect\\1: Clear
pub type GPIO_EVT_CH5_RISE_EDGE_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GPIO_EVT_CH6_RISE_EDGE_ST_CLR` writer - Configures whether or not to clear GPIO_evt_ch6_rise_edge trigger status.\\0: Invalid, No effect\\1: Clear
pub type GPIO_EVT_CH6_RISE_EDGE_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GPIO_EVT_CH7_RISE_EDGE_ST_CLR` writer - Configures whether or not to clear GPIO_evt_ch7_rise_edge trigger status.\\0: Invalid, No effect\\1: Clear
pub type GPIO_EVT_CH7_RISE_EDGE_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GPIO_EVT_CH0_FALL_EDGE_ST_CLR` writer - Configures whether or not to clear GPIO_evt_ch0_fall_edge trigger status.\\0: Invalid, No effect\\1: Clear
pub type GPIO_EVT_CH0_FALL_EDGE_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GPIO_EVT_CH1_FALL_EDGE_ST_CLR` writer - Configures whether or not to clear GPIO_evt_ch1_fall_edge trigger status.\\0: Invalid, No effect\\1: Clear
pub type GPIO_EVT_CH1_FALL_EDGE_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GPIO_EVT_CH2_FALL_EDGE_ST_CLR` writer - Configures whether or not to clear GPIO_evt_ch2_fall_edge trigger status.\\0: Invalid, No effect\\1: Clear
pub type GPIO_EVT_CH2_FALL_EDGE_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GPIO_EVT_CH3_FALL_EDGE_ST_CLR` writer - Configures whether or not to clear GPIO_evt_ch3_fall_edge trigger status.\\0: Invalid, No effect\\1: Clear
pub type GPIO_EVT_CH3_FALL_EDGE_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GPIO_EVT_CH4_FALL_EDGE_ST_CLR` writer - Configures whether or not to clear GPIO_evt_ch4_fall_edge trigger status.\\0: Invalid, No effect\\1: Clear
pub type GPIO_EVT_CH4_FALL_EDGE_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GPIO_EVT_CH5_FALL_EDGE_ST_CLR` writer - Configures whether or not to clear GPIO_evt_ch5_fall_edge trigger status.\\0: Invalid, No effect\\1: Clear
pub type GPIO_EVT_CH5_FALL_EDGE_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GPIO_EVT_CH6_FALL_EDGE_ST_CLR` writer - Configures whether or not to clear GPIO_evt_ch6_fall_edge trigger status.\\0: Invalid, No effect\\1: Clear
pub type GPIO_EVT_CH6_FALL_EDGE_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GPIO_EVT_CH7_FALL_EDGE_ST_CLR` writer - Configures whether or not to clear GPIO_evt_ch7_fall_edge trigger status.\\0: Invalid, No effect\\1: Clear
pub type GPIO_EVT_CH7_FALL_EDGE_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GPIO_EVT_CH0_ANY_EDGE_ST_CLR` writer - Configures whether or not to clear GPIO_evt_ch0_any_edge trigger status.\\0: Invalid, No effect\\1: Clear
pub type GPIO_EVT_CH0_ANY_EDGE_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GPIO_EVT_CH1_ANY_EDGE_ST_CLR` writer - Configures whether or not to clear GPIO_evt_ch1_any_edge trigger status.\\0: Invalid, No effect\\1: Clear
pub type GPIO_EVT_CH1_ANY_EDGE_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GPIO_EVT_CH2_ANY_EDGE_ST_CLR` writer - Configures whether or not to clear GPIO_evt_ch2_any_edge trigger status.\\0: Invalid, No effect\\1: Clear
pub type GPIO_EVT_CH2_ANY_EDGE_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GPIO_EVT_CH3_ANY_EDGE_ST_CLR` writer - Configures whether or not to clear GPIO_evt_ch3_any_edge trigger status.\\0: Invalid, No effect\\1: Clear
pub type GPIO_EVT_CH3_ANY_EDGE_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GPIO_EVT_CH4_ANY_EDGE_ST_CLR` writer - Configures whether or not to clear GPIO_evt_ch4_any_edge trigger status.\\0: Invalid, No effect\\1: Clear
pub type GPIO_EVT_CH4_ANY_EDGE_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GPIO_EVT_CH5_ANY_EDGE_ST_CLR` writer - Configures whether or not to clear GPIO_evt_ch5_any_edge trigger status.\\0: Invalid, No effect\\1: Clear
pub type GPIO_EVT_CH5_ANY_EDGE_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GPIO_EVT_CH6_ANY_EDGE_ST_CLR` writer - Configures whether or not to clear GPIO_evt_ch6_any_edge trigger status.\\0: Invalid, No effect\\1: Clear
pub type GPIO_EVT_CH6_ANY_EDGE_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GPIO_EVT_CH7_ANY_EDGE_ST_CLR` writer - Configures whether or not to clear GPIO_evt_ch7_any_edge trigger status.\\0: Invalid, No effect\\1: Clear
pub type GPIO_EVT_CH7_ANY_EDGE_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GPIO_EVT_ZERO_DET_POS0_ST_CLR` writer - Configures whether or not to clear GPIO_evt_zero_det_pos0 trigger status.\\0: Invalid, No effect\\1: Clear
pub type GPIO_EVT_ZERO_DET_POS0_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GPIO_EVT_ZERO_DET_NEG0_ST_CLR` writer - Configures whether or not to clear GPIO_evt_zero_det_neg0 trigger status.\\0: Invalid, No effect\\1: Clear
pub type GPIO_EVT_ZERO_DET_NEG0_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GPIO_EVT_ZERO_DET_POS1_ST_CLR` writer - Configures whether or not to clear GPIO_evt_zero_det_pos1 trigger status.\\0: Invalid, No effect\\1: Clear
pub type GPIO_EVT_ZERO_DET_POS1_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GPIO_EVT_ZERO_DET_NEG1_ST_CLR` writer - Configures whether or not to clear GPIO_evt_zero_det_neg1 trigger status.\\0: Invalid, No effect\\1: Clear
pub type GPIO_EVT_ZERO_DET_NEG1_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LEDC_EVT_DUTY_CHNG_END_CH0_ST_CLR` writer - Configures whether or not to clear LEDC_evt_duty_chng_end_ch0 trigger status.\\0: Invalid, No effect\\1: Clear
pub type LEDC_EVT_DUTY_CHNG_END_CH0_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LEDC_EVT_DUTY_CHNG_END_CH1_ST_CLR` writer - Configures whether or not to clear LEDC_evt_duty_chng_end_ch1 trigger status.\\0: Invalid, No effect\\1: Clear
pub type LEDC_EVT_DUTY_CHNG_END_CH1_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LEDC_EVT_DUTY_CHNG_END_CH2_ST_CLR` writer - Configures whether or not to clear LEDC_evt_duty_chng_end_ch2 trigger status.\\0: Invalid, No effect\\1: Clear
pub type LEDC_EVT_DUTY_CHNG_END_CH2_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LEDC_EVT_DUTY_CHNG_END_CH3_ST_CLR` writer - Configures whether or not to clear LEDC_evt_duty_chng_end_ch3 trigger status.\\0: Invalid, No effect\\1: Clear
pub type LEDC_EVT_DUTY_CHNG_END_CH3_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<EVT_ST0_CLR_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        write!(f, "(not readable)")
    }
}
impl W {
    ///Bit 0 - Configures whether or not to clear GPIO_evt_ch0_rise_edge trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn gpio_evt_ch0_rise_edge_st_clr(
        &mut self,
    ) -> GPIO_EVT_CH0_RISE_EDGE_ST_CLR_W<EVT_ST0_CLR_SPEC> {
        GPIO_EVT_CH0_RISE_EDGE_ST_CLR_W::new(self, 0)
    }
    ///Bit 1 - Configures whether or not to clear GPIO_evt_ch1_rise_edge trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn gpio_evt_ch1_rise_edge_st_clr(
        &mut self,
    ) -> GPIO_EVT_CH1_RISE_EDGE_ST_CLR_W<EVT_ST0_CLR_SPEC> {
        GPIO_EVT_CH1_RISE_EDGE_ST_CLR_W::new(self, 1)
    }
    ///Bit 2 - Configures whether or not to clear GPIO_evt_ch2_rise_edge trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn gpio_evt_ch2_rise_edge_st_clr(
        &mut self,
    ) -> GPIO_EVT_CH2_RISE_EDGE_ST_CLR_W<EVT_ST0_CLR_SPEC> {
        GPIO_EVT_CH2_RISE_EDGE_ST_CLR_W::new(self, 2)
    }
    ///Bit 3 - Configures whether or not to clear GPIO_evt_ch3_rise_edge trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn gpio_evt_ch3_rise_edge_st_clr(
        &mut self,
    ) -> GPIO_EVT_CH3_RISE_EDGE_ST_CLR_W<EVT_ST0_CLR_SPEC> {
        GPIO_EVT_CH3_RISE_EDGE_ST_CLR_W::new(self, 3)
    }
    ///Bit 4 - Configures whether or not to clear GPIO_evt_ch4_rise_edge trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn gpio_evt_ch4_rise_edge_st_clr(
        &mut self,
    ) -> GPIO_EVT_CH4_RISE_EDGE_ST_CLR_W<EVT_ST0_CLR_SPEC> {
        GPIO_EVT_CH4_RISE_EDGE_ST_CLR_W::new(self, 4)
    }
    ///Bit 5 - Configures whether or not to clear GPIO_evt_ch5_rise_edge trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn gpio_evt_ch5_rise_edge_st_clr(
        &mut self,
    ) -> GPIO_EVT_CH5_RISE_EDGE_ST_CLR_W<EVT_ST0_CLR_SPEC> {
        GPIO_EVT_CH5_RISE_EDGE_ST_CLR_W::new(self, 5)
    }
    ///Bit 6 - Configures whether or not to clear GPIO_evt_ch6_rise_edge trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn gpio_evt_ch6_rise_edge_st_clr(
        &mut self,
    ) -> GPIO_EVT_CH6_RISE_EDGE_ST_CLR_W<EVT_ST0_CLR_SPEC> {
        GPIO_EVT_CH6_RISE_EDGE_ST_CLR_W::new(self, 6)
    }
    ///Bit 7 - Configures whether or not to clear GPIO_evt_ch7_rise_edge trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn gpio_evt_ch7_rise_edge_st_clr(
        &mut self,
    ) -> GPIO_EVT_CH7_RISE_EDGE_ST_CLR_W<EVT_ST0_CLR_SPEC> {
        GPIO_EVT_CH7_RISE_EDGE_ST_CLR_W::new(self, 7)
    }
    ///Bit 8 - Configures whether or not to clear GPIO_evt_ch0_fall_edge trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn gpio_evt_ch0_fall_edge_st_clr(
        &mut self,
    ) -> GPIO_EVT_CH0_FALL_EDGE_ST_CLR_W<EVT_ST0_CLR_SPEC> {
        GPIO_EVT_CH0_FALL_EDGE_ST_CLR_W::new(self, 8)
    }
    ///Bit 9 - Configures whether or not to clear GPIO_evt_ch1_fall_edge trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn gpio_evt_ch1_fall_edge_st_clr(
        &mut self,
    ) -> GPIO_EVT_CH1_FALL_EDGE_ST_CLR_W<EVT_ST0_CLR_SPEC> {
        GPIO_EVT_CH1_FALL_EDGE_ST_CLR_W::new(self, 9)
    }
    ///Bit 10 - Configures whether or not to clear GPIO_evt_ch2_fall_edge trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn gpio_evt_ch2_fall_edge_st_clr(
        &mut self,
    ) -> GPIO_EVT_CH2_FALL_EDGE_ST_CLR_W<EVT_ST0_CLR_SPEC> {
        GPIO_EVT_CH2_FALL_EDGE_ST_CLR_W::new(self, 10)
    }
    ///Bit 11 - Configures whether or not to clear GPIO_evt_ch3_fall_edge trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn gpio_evt_ch3_fall_edge_st_clr(
        &mut self,
    ) -> GPIO_EVT_CH3_FALL_EDGE_ST_CLR_W<EVT_ST0_CLR_SPEC> {
        GPIO_EVT_CH3_FALL_EDGE_ST_CLR_W::new(self, 11)
    }
    ///Bit 12 - Configures whether or not to clear GPIO_evt_ch4_fall_edge trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn gpio_evt_ch4_fall_edge_st_clr(
        &mut self,
    ) -> GPIO_EVT_CH4_FALL_EDGE_ST_CLR_W<EVT_ST0_CLR_SPEC> {
        GPIO_EVT_CH4_FALL_EDGE_ST_CLR_W::new(self, 12)
    }
    ///Bit 13 - Configures whether or not to clear GPIO_evt_ch5_fall_edge trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn gpio_evt_ch5_fall_edge_st_clr(
        &mut self,
    ) -> GPIO_EVT_CH5_FALL_EDGE_ST_CLR_W<EVT_ST0_CLR_SPEC> {
        GPIO_EVT_CH5_FALL_EDGE_ST_CLR_W::new(self, 13)
    }
    ///Bit 14 - Configures whether or not to clear GPIO_evt_ch6_fall_edge trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn gpio_evt_ch6_fall_edge_st_clr(
        &mut self,
    ) -> GPIO_EVT_CH6_FALL_EDGE_ST_CLR_W<EVT_ST0_CLR_SPEC> {
        GPIO_EVT_CH6_FALL_EDGE_ST_CLR_W::new(self, 14)
    }
    ///Bit 15 - Configures whether or not to clear GPIO_evt_ch7_fall_edge trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn gpio_evt_ch7_fall_edge_st_clr(
        &mut self,
    ) -> GPIO_EVT_CH7_FALL_EDGE_ST_CLR_W<EVT_ST0_CLR_SPEC> {
        GPIO_EVT_CH7_FALL_EDGE_ST_CLR_W::new(self, 15)
    }
    ///Bit 16 - Configures whether or not to clear GPIO_evt_ch0_any_edge trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn gpio_evt_ch0_any_edge_st_clr(
        &mut self,
    ) -> GPIO_EVT_CH0_ANY_EDGE_ST_CLR_W<EVT_ST0_CLR_SPEC> {
        GPIO_EVT_CH0_ANY_EDGE_ST_CLR_W::new(self, 16)
    }
    ///Bit 17 - Configures whether or not to clear GPIO_evt_ch1_any_edge trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn gpio_evt_ch1_any_edge_st_clr(
        &mut self,
    ) -> GPIO_EVT_CH1_ANY_EDGE_ST_CLR_W<EVT_ST0_CLR_SPEC> {
        GPIO_EVT_CH1_ANY_EDGE_ST_CLR_W::new(self, 17)
    }
    ///Bit 18 - Configures whether or not to clear GPIO_evt_ch2_any_edge trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn gpio_evt_ch2_any_edge_st_clr(
        &mut self,
    ) -> GPIO_EVT_CH2_ANY_EDGE_ST_CLR_W<EVT_ST0_CLR_SPEC> {
        GPIO_EVT_CH2_ANY_EDGE_ST_CLR_W::new(self, 18)
    }
    ///Bit 19 - Configures whether or not to clear GPIO_evt_ch3_any_edge trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn gpio_evt_ch3_any_edge_st_clr(
        &mut self,
    ) -> GPIO_EVT_CH3_ANY_EDGE_ST_CLR_W<EVT_ST0_CLR_SPEC> {
        GPIO_EVT_CH3_ANY_EDGE_ST_CLR_W::new(self, 19)
    }
    ///Bit 20 - Configures whether or not to clear GPIO_evt_ch4_any_edge trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn gpio_evt_ch4_any_edge_st_clr(
        &mut self,
    ) -> GPIO_EVT_CH4_ANY_EDGE_ST_CLR_W<EVT_ST0_CLR_SPEC> {
        GPIO_EVT_CH4_ANY_EDGE_ST_CLR_W::new(self, 20)
    }
    ///Bit 21 - Configures whether or not to clear GPIO_evt_ch5_any_edge trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn gpio_evt_ch5_any_edge_st_clr(
        &mut self,
    ) -> GPIO_EVT_CH5_ANY_EDGE_ST_CLR_W<EVT_ST0_CLR_SPEC> {
        GPIO_EVT_CH5_ANY_EDGE_ST_CLR_W::new(self, 21)
    }
    ///Bit 22 - Configures whether or not to clear GPIO_evt_ch6_any_edge trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn gpio_evt_ch6_any_edge_st_clr(
        &mut self,
    ) -> GPIO_EVT_CH6_ANY_EDGE_ST_CLR_W<EVT_ST0_CLR_SPEC> {
        GPIO_EVT_CH6_ANY_EDGE_ST_CLR_W::new(self, 22)
    }
    ///Bit 23 - Configures whether or not to clear GPIO_evt_ch7_any_edge trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn gpio_evt_ch7_any_edge_st_clr(
        &mut self,
    ) -> GPIO_EVT_CH7_ANY_EDGE_ST_CLR_W<EVT_ST0_CLR_SPEC> {
        GPIO_EVT_CH7_ANY_EDGE_ST_CLR_W::new(self, 23)
    }
    ///Bit 24 - Configures whether or not to clear GPIO_evt_zero_det_pos0 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn gpio_evt_zero_det_pos0_st_clr(
        &mut self,
    ) -> GPIO_EVT_ZERO_DET_POS0_ST_CLR_W<EVT_ST0_CLR_SPEC> {
        GPIO_EVT_ZERO_DET_POS0_ST_CLR_W::new(self, 24)
    }
    ///Bit 25 - Configures whether or not to clear GPIO_evt_zero_det_neg0 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn gpio_evt_zero_det_neg0_st_clr(
        &mut self,
    ) -> GPIO_EVT_ZERO_DET_NEG0_ST_CLR_W<EVT_ST0_CLR_SPEC> {
        GPIO_EVT_ZERO_DET_NEG0_ST_CLR_W::new(self, 25)
    }
    ///Bit 26 - Configures whether or not to clear GPIO_evt_zero_det_pos1 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn gpio_evt_zero_det_pos1_st_clr(
        &mut self,
    ) -> GPIO_EVT_ZERO_DET_POS1_ST_CLR_W<EVT_ST0_CLR_SPEC> {
        GPIO_EVT_ZERO_DET_POS1_ST_CLR_W::new(self, 26)
    }
    ///Bit 27 - Configures whether or not to clear GPIO_evt_zero_det_neg1 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn gpio_evt_zero_det_neg1_st_clr(
        &mut self,
    ) -> GPIO_EVT_ZERO_DET_NEG1_ST_CLR_W<EVT_ST0_CLR_SPEC> {
        GPIO_EVT_ZERO_DET_NEG1_ST_CLR_W::new(self, 27)
    }
    ///Bit 28 - Configures whether or not to clear LEDC_evt_duty_chng_end_ch0 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn ledc_evt_duty_chng_end_ch0_st_clr(
        &mut self,
    ) -> LEDC_EVT_DUTY_CHNG_END_CH0_ST_CLR_W<EVT_ST0_CLR_SPEC> {
        LEDC_EVT_DUTY_CHNG_END_CH0_ST_CLR_W::new(self, 28)
    }
    ///Bit 29 - Configures whether or not to clear LEDC_evt_duty_chng_end_ch1 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn ledc_evt_duty_chng_end_ch1_st_clr(
        &mut self,
    ) -> LEDC_EVT_DUTY_CHNG_END_CH1_ST_CLR_W<EVT_ST0_CLR_SPEC> {
        LEDC_EVT_DUTY_CHNG_END_CH1_ST_CLR_W::new(self, 29)
    }
    ///Bit 30 - Configures whether or not to clear LEDC_evt_duty_chng_end_ch2 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn ledc_evt_duty_chng_end_ch2_st_clr(
        &mut self,
    ) -> LEDC_EVT_DUTY_CHNG_END_CH2_ST_CLR_W<EVT_ST0_CLR_SPEC> {
        LEDC_EVT_DUTY_CHNG_END_CH2_ST_CLR_W::new(self, 30)
    }
    ///Bit 31 - Configures whether or not to clear LEDC_evt_duty_chng_end_ch3 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn ledc_evt_duty_chng_end_ch3_st_clr(
        &mut self,
    ) -> LEDC_EVT_DUTY_CHNG_END_CH3_ST_CLR_W<EVT_ST0_CLR_SPEC> {
        LEDC_EVT_DUTY_CHNG_END_CH3_ST_CLR_W::new(self, 31)
    }
}
/**Events trigger status clear register

You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`evt_st0_clr::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct EVT_ST0_CLR_SPEC;
impl crate::RegisterSpec for EVT_ST0_CLR_SPEC {
    type Ux = u32;
}
///`write(|w| ..)` method takes [`evt_st0_clr::W`](W) writer structure
impl crate::Writable for EVT_ST0_CLR_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
///`reset()` method sets EVT_ST0_CLR to value 0
impl crate::Resettable for EVT_ST0_CLR_SPEC {
    const RESET_VALUE: u32 = 0;
}
