
APPS_WSNDEMO1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004d98  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000078  20000000  00004d98  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000e38  20000078  00004e10  00010078  2**2
                  ALLOC
  3 .stack        00002000  20000eb0  00005c48  00010078  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00010078  2**0
                  CONTENTS, READONLY
  5 .comment      0000008e  00000000  00000000  000100a0  2**0
                  CONTENTS, READONLY
  6 .debug_info   00032c03  00000000  00000000  0001012e  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000064a5  00000000  00000000  00042d31  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000c1fc  00000000  00000000  000491d6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000c10  00000000  00000000  000553d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000010c8  00000000  00000000  00055fe2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0000db85  00000000  00000000  000570aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001a891  00000000  00000000  00064c2f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000866da  00000000  00000000  0007f4c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001fe8  00000000  00000000  00105b9c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
 */
enum status_code rtc_count_init(
		struct rtc_module *const module,
		Rtc *const hw,
		const struct rtc_count_config *const config)
{
       0:	20002eb0 	.word	0x20002eb0
       4:	00001761 	.word	0x00001761
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
       8:	0000175d 	.word	0x0000175d
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
       c:	0000175d 	.word	0x0000175d
	...

	/* Reset module to hardware defaults. */
	rtc_count_reset(module);

	/* Save conf_struct internally for continued use. */
	module->mode                = config->mode;
      2c:	0000175d 	.word	0x0000175d
	...
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
      38:	0000175d 	.word	0x0000175d

	rtc_module->MODE0.CTRL.reg = RTC_MODE0_CTRL_MODE(0) | config->prescaler;
      3c:	0000175d 	.word	0x0000175d

	/* Set mode and clear on match if applicable. */
	switch (config->mode) {
      40:	0000175d 	.word	0x0000175d
						(enum rtc_count_compare)i);
			}
			break;
		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
      44:	0000175d 	.word	0x0000175d
	Rtc *const rtc_module = module->hw;

	rtc_module->MODE0.CTRL.reg = RTC_MODE0_CTRL_MODE(0) | config->prescaler;

	/* Set mode and clear on match if applicable. */
	switch (config->mode) {
      48:	0000175d 	.word	0x0000175d
		case RTC_COUNT_MODE_32BIT:
			/* Set 32bit mode and clear on match if applicable. */
			rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MODE(0);
      4c:	000004cd 	.word	0x000004cd

			/* Check if clear on compare match should be set. */
			if (config->clear_on_match) {
      50:	00000329 	.word	0x00000329
      54:	0000175d 	.word	0x0000175d
				/* Set clear on match. */
				rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MATCHCLR;
      58:	0000175d 	.word	0x0000175d
      5c:	00000000 	.word	0x00000000
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP32; i++) {
				while (rtc_count_is_syncing(module)) {
      60:	0000175d 	.word	0x0000175d
      64:	00000759 	.word	0x00000759
					/* Wait for synchronization */
				}

				rtc_count_set_compare(module, config->compare_values[i],
      68:	00000769 	.word	0x00000769
      6c:	00000779 	.word	0x00000779
      70:	00000789 	.word	0x00000789
	...
			/* Set 16bit mode. */
			rtc_module->MODE1.CTRL.reg |= RTC_MODE1_CTRL_MODE(1);

			/* Check if match on clear is set, and return invalid
			 * argument if set. */
			if (config->clear_on_match) {
      7c:	0000175d 	.word	0x0000175d
      80:	0000175d 	.word	0x0000175d
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
				while (rtc_count_is_syncing(module)) {
      84:	0000175d 	.word	0x0000175d
      88:	000013fd 	.word	0x000013fd
      8c:	0000140d 	.word	0x0000140d
					/* Wait for synchronization */
				}

				rtc_count_set_compare(module, config->compare_values[i],
      90:	0000141d 	.word	0x0000141d
	...
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
	}

	/* Check to set continuously clock read update mode. */
	if (config->continuously_update) {
      ac:	0000175d 	.word	0x0000175d

000000b0 <__do_global_dtors_aux>:
      b0:	b510      	push	{r4, lr}
      b2:	4c06      	ldr	r4, [pc, #24]	; (cc <__do_global_dtors_aux+0x1c>)
		/* Set continuously mode. */
		rtc_module->MODE0.READREQ.reg |= RTC_READREQ_RCONT;
      b4:	7823      	ldrb	r3, [r4, #0]
      b6:	2b00      	cmp	r3, #0
      b8:	d107      	bne.n	ca <__do_global_dtors_aux+0x1a>
      ba:	4b05      	ldr	r3, [pc, #20]	; (d0 <__do_global_dtors_aux+0x20>)
      bc:	2b00      	cmp	r3, #0
      be:	d002      	beq.n	c6 <__do_global_dtors_aux+0x16>
				/* Set clear on match. */
				rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MATCHCLR;
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP32; i++) {
				while (rtc_count_is_syncing(module)) {
      c0:	4804      	ldr	r0, [pc, #16]	; (d4 <__do_global_dtors_aux+0x24>)
      c2:	e000      	b.n	c6 <__do_global_dtors_aux+0x16>
	_rtc_instance[_rtc_get_inst_index(hw)] = module;
#  endif

	/* Set config and return status. */
	return _rtc_count_set_config(module, config);
}
      c4:	bf00      	nop
      c6:	2301      	movs	r3, #1
      c8:	7023      	strb	r3, [r4, #0]
      ca:	bd10      	pop	{r4, pc}
      cc:	20000078 	.word	0x20000078
      d0:	00000000 	.word	0x00000000
      d4:	00004d98 	.word	0x00004d98

000000d8 <frame_dummy>:
      d8:	b508      	push	{r3, lr}
      da:	4b08      	ldr	r3, [pc, #32]	; (fc <frame_dummy+0x24>)
      dc:	2b00      	cmp	r3, #0
      de:	d003      	beq.n	e8 <frame_dummy+0x10>
      e0:	4807      	ldr	r0, [pc, #28]	; (100 <frame_dummy+0x28>)
      e2:	4908      	ldr	r1, [pc, #32]	; (104 <frame_dummy+0x2c>)
      e4:	e000      	b.n	e8 <frame_dummy+0x10>
      e6:	bf00      	nop
      e8:	4807      	ldr	r0, [pc, #28]	; (108 <frame_dummy+0x30>)
      ea:	6803      	ldr	r3, [r0, #0]
      ec:	2b00      	cmp	r3, #0
      ee:	d003      	beq.n	f8 <frame_dummy+0x20>
      f0:	4b06      	ldr	r3, [pc, #24]	; (10c <frame_dummy+0x34>)
      f2:	2b00      	cmp	r3, #0
      f4:	d000      	beq.n	f8 <frame_dummy+0x20>
      f6:	4798      	blx	r3
      f8:	bd08      	pop	{r3, pc}
      fa:	46c0      	nop			; (mov r8, r8)
      fc:	00000000 	.word	0x00000000
     100:	00004d98 	.word	0x00004d98
     104:	2000007c 	.word	0x2000007c
     108:	00004d98 	.word	0x00004d98
     10c:	00000000 	.word	0x00000000

00000110 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     110:	b510      	push	{r4, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     112:	2000      	movs	r0, #0
     114:	4b08      	ldr	r3, [pc, #32]	; (138 <delay_init+0x28>)
     116:	4798      	blx	r3
	cycles_per_ms /= 1000;
     118:	4c08      	ldr	r4, [pc, #32]	; (13c <delay_init+0x2c>)
     11a:	21fa      	movs	r1, #250	; 0xfa
     11c:	0089      	lsls	r1, r1, #2
     11e:	47a0      	blx	r4
     120:	4b07      	ldr	r3, [pc, #28]	; (140 <delay_init+0x30>)
     122:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     124:	21fa      	movs	r1, #250	; 0xfa
     126:	0089      	lsls	r1, r1, #2
     128:	47a0      	blx	r4
     12a:	4b06      	ldr	r3, [pc, #24]	; (144 <delay_init+0x34>)
     12c:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     12e:	2205      	movs	r2, #5
     130:	4b05      	ldr	r3, [pc, #20]	; (148 <delay_init+0x38>)
     132:	601a      	str	r2, [r3, #0]
}
     134:	bd10      	pop	{r4, pc}
     136:	46c0      	nop			; (mov r8, r8)
     138:	00001125 	.word	0x00001125
     13c:	00004941 	.word	0x00004941
     140:	20000004 	.word	0x20000004
     144:	20000000 	.word	0x20000000
     148:	e000e010 	.word	0xe000e010

0000014c <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
     14c:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
     14e:	4b08      	ldr	r3, [pc, #32]	; (170 <delay_cycles_us+0x24>)
     150:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     152:	4a08      	ldr	r2, [pc, #32]	; (174 <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
     154:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     156:	2180      	movs	r1, #128	; 0x80
     158:	0249      	lsls	r1, r1, #9
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
	while (n--) {
     15a:	e006      	b.n	16a <delay_cycles_us+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
     15c:	2c00      	cmp	r4, #0
     15e:	d004      	beq.n	16a <delay_cycles_us+0x1e>
		SysTick->LOAD = n;
     160:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     162:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     164:	6813      	ldr	r3, [r2, #0]
     166:	420b      	tst	r3, r1
     168:	d0fc      	beq.n	164 <delay_cycles_us+0x18>
     16a:	3801      	subs	r0, #1
     16c:	d2f6      	bcs.n	15c <delay_cycles_us+0x10>
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
	}
}
     16e:	bd30      	pop	{r4, r5, pc}
     170:	20000000 	.word	0x20000000
     174:	e000e010 	.word	0xe000e010

00000178 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     178:	4b0c      	ldr	r3, [pc, #48]	; (1ac <cpu_irq_enter_critical+0x34>)
     17a:	681b      	ldr	r3, [r3, #0]
     17c:	2b00      	cmp	r3, #0
     17e:	d110      	bne.n	1a2 <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     180:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     184:	2b00      	cmp	r3, #0
     186:	d109      	bne.n	19c <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
     188:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     18a:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     18e:	2200      	movs	r2, #0
     190:	4b07      	ldr	r3, [pc, #28]	; (1b0 <cpu_irq_enter_critical+0x38>)
     192:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     194:	2201      	movs	r2, #1
     196:	4b07      	ldr	r3, [pc, #28]	; (1b4 <cpu_irq_enter_critical+0x3c>)
     198:	701a      	strb	r2, [r3, #0]
     19a:	e002      	b.n	1a2 <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     19c:	2200      	movs	r2, #0
     19e:	4b05      	ldr	r3, [pc, #20]	; (1b4 <cpu_irq_enter_critical+0x3c>)
     1a0:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     1a2:	4b02      	ldr	r3, [pc, #8]	; (1ac <cpu_irq_enter_critical+0x34>)
     1a4:	681a      	ldr	r2, [r3, #0]
     1a6:	3201      	adds	r2, #1
     1a8:	601a      	str	r2, [r3, #0]
}
     1aa:	4770      	bx	lr
     1ac:	20000094 	.word	0x20000094
     1b0:	20000008 	.word	0x20000008
     1b4:	20000098 	.word	0x20000098

000001b8 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     1b8:	4b08      	ldr	r3, [pc, #32]	; (1dc <cpu_irq_leave_critical+0x24>)
     1ba:	681a      	ldr	r2, [r3, #0]
     1bc:	3a01      	subs	r2, #1
     1be:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     1c0:	681b      	ldr	r3, [r3, #0]
     1c2:	2b00      	cmp	r3, #0
     1c4:	d109      	bne.n	1da <cpu_irq_leave_critical+0x22>
     1c6:	4b06      	ldr	r3, [pc, #24]	; (1e0 <cpu_irq_leave_critical+0x28>)
     1c8:	781b      	ldrb	r3, [r3, #0]
     1ca:	2b00      	cmp	r3, #0
     1cc:	d005      	beq.n	1da <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     1ce:	2201      	movs	r2, #1
     1d0:	4b04      	ldr	r3, [pc, #16]	; (1e4 <cpu_irq_leave_critical+0x2c>)
     1d2:	701a      	strb	r2, [r3, #0]
     1d4:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
     1d8:	b662      	cpsie	i
	}
}
     1da:	4770      	bx	lr
     1dc:	20000094 	.word	0x20000094
     1e0:	20000098 	.word	0x20000098
     1e4:	20000008 	.word	0x20000008

000001e8 <system_board_init>:




void system_board_init(void)
{
     1e8:	b5f0      	push	{r4, r5, r6, r7, lr}
     1ea:	4647      	mov	r7, r8
     1ec:	b480      	push	{r7}
     1ee:	b082      	sub	sp, #8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     1f0:	ac01      	add	r4, sp, #4
     1f2:	2601      	movs	r6, #1
     1f4:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
     1f6:	2700      	movs	r7, #0
     1f8:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     1fa:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     1fc:	2013      	movs	r0, #19
     1fe:	1c21      	adds	r1, r4, #0
     200:	4d27      	ldr	r5, [pc, #156]	; (2a0 <system_board_init+0xb8>)
     202:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     204:	4a27      	ldr	r2, [pc, #156]	; (2a4 <system_board_init+0xbc>)
     206:	4690      	mov	r8, r2
     208:	2380      	movs	r3, #128	; 0x80
     20a:	031b      	lsls	r3, r3, #12
     20c:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     20e:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     210:	7066      	strb	r6, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     212:	201c      	movs	r0, #28
     214:	1c21      	adds	r1, r4, #0
     216:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     218:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
     21a:	70a7      	strb	r7, [r4, #2]
	
#ifdef CONF_BOARD_AT86RFX	

	port_get_config_defaults(&pin_conf);
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     21c:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_SCK, &pin_conf);
     21e:	2052      	movs	r0, #82	; 0x52
     220:	1c21      	adds	r1, r4, #0
     222:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_MOSI, &pin_conf);
     224:	203e      	movs	r0, #62	; 0x3e
     226:	1c21      	adds	r1, r4, #0
     228:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_CS, &pin_conf);
     22a:	203f      	movs	r0, #63	; 0x3f
     22c:	1c21      	adds	r1, r4, #0
     22e:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_RST_PIN, &pin_conf);
     230:	202f      	movs	r0, #47	; 0x2f
     232:	1c21      	adds	r1, r4, #0
     234:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SLP_PIN, &pin_conf);
     236:	2014      	movs	r0, #20
     238:	1c21      	adds	r1, r4, #0
     23a:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     23c:	2280      	movs	r2, #128	; 0x80
     23e:	02d2      	lsls	r2, r2, #11
     240:	4b19      	ldr	r3, [pc, #100]	; (2a8 <system_board_init+0xc0>)
     242:	619a      	str	r2, [r3, #24]
     244:	3b80      	subs	r3, #128	; 0x80
     246:	2280      	movs	r2, #128	; 0x80
     248:	05d2      	lsls	r2, r2, #23
     24a:	619a      	str	r2, [r3, #24]
     24c:	2280      	movs	r2, #128	; 0x80
     24e:	0612      	lsls	r2, r2, #24
     250:	619a      	str	r2, [r3, #24]
     252:	2280      	movs	r2, #128	; 0x80
     254:	0212      	lsls	r2, r2, #8
     256:	619a      	str	r2, [r3, #24]
     258:	2380      	movs	r3, #128	; 0x80
     25a:	035b      	lsls	r3, r3, #13
     25c:	4642      	mov	r2, r8
     25e:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(AT86RFX_SPI_MOSI, true);
	port_pin_set_output_level(AT86RFX_SPI_CS, true);
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);

	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     260:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
     262:	2053      	movs	r0, #83	; 0x53
     264:	1c21      	adds	r1, r4, #0
     266:	47a8      	blx	r5
	
	/* SAMR21 Antenna Diversity Configuration */

	PM->APBCMASK.reg |= (1<<PM_APBCMASK_RFCTRL_Pos);
     268:	4b10      	ldr	r3, [pc, #64]	; (2ac <system_board_init+0xc4>)
     26a:	6a19      	ldr	r1, [r3, #32]
     26c:	2280      	movs	r2, #128	; 0x80
     26e:	0392      	lsls	r2, r2, #14
     270:	430a      	orrs	r2, r1
     272:	621a      	str	r2, [r3, #32]
		
	/*Pins  PA12/RFCTRL2 and PA09/RFCTRL1 are used as DIG1 and DIG2 pins respectively in SAMR21 Xplained Pro*/	
	
	/* FECTRL register is Written with value 4 => F2CFG = 00 and F1CFG = 01 */	
	REG_RFCTRL_FECFG = RFCTRL_CFG_ANT_DIV;
     274:	2204      	movs	r2, #4
     276:	4b0e      	ldr	r3, [pc, #56]	; (2b0 <system_board_init+0xc8>)
     278:	801a      	strh	r2, [r3, #0]
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     27a:	466b      	mov	r3, sp
     27c:	709e      	strb	r6, [r3, #2]
	config->powersave    = false;
     27e:	70df      	strb	r7, [r3, #3]
	struct system_pinmux_config config_pinmux;
	system_pinmux_get_config_defaults(&config_pinmux);
	
	/*MUX Position is 'F' i.e 5 for FECTRL Function and is same for all  FECTRL supported pins
	 * as provided in the data sheet */
	config_pinmux.mux_position = MUX_PA09F_RFCTRL_FECTRL1 ;
     280:	2305      	movs	r3, #5
     282:	466a      	mov	r2, sp
     284:	7013      	strb	r3, [r2, #0]
	
	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;	
     286:	7056      	strb	r6, [r2, #1]
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
     288:	2009      	movs	r0, #9
     28a:	4669      	mov	r1, sp
     28c:	4c09      	ldr	r4, [pc, #36]	; (2b4 <system_board_init+0xcc>)
     28e:	47a0      	blx	r4
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
     290:	200c      	movs	r0, #12
     292:	4669      	mov	r1, sp
     294:	47a0      	blx	r4
#endif

}
     296:	b002      	add	sp, #8
     298:	bc04      	pop	{r2}
     29a:	4690      	mov	r8, r2
     29c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     29e:	46c0      	nop			; (mov r8, r8)
     2a0:	000004a9 	.word	0x000004a9
     2a4:	41004400 	.word	0x41004400
     2a8:	41004500 	.word	0x41004500
     2ac:	40000400 	.word	0x40000400
     2b0:	42005400 	.word	0x42005400
     2b4:	00001319 	.word	0x00001319

000002b8 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     2b8:	2317      	movs	r3, #23
	const enum extint_callback_type type)
{
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
     2ba:	2a00      	cmp	r2, #0
     2bc:	d10f      	bne.n	2de <extint_register_callback+0x26>
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	if (_extint_dev.callbacks[channel] == NULL) {
     2be:	008b      	lsls	r3, r1, #2
     2c0:	4a08      	ldr	r2, [pc, #32]	; (2e4 <extint_register_callback+0x2c>)
     2c2:	589a      	ldr	r2, [r3, r2]
     2c4:	2a00      	cmp	r2, #0
     2c6:	d104      	bne.n	2d2 <extint_register_callback+0x1a>
		_extint_dev.callbacks[channel] = callback;
     2c8:	1c19      	adds	r1, r3, #0
     2ca:	4b06      	ldr	r3, [pc, #24]	; (2e4 <extint_register_callback+0x2c>)
     2cc:	50c8      	str	r0, [r1, r3]
		return STATUS_OK;
     2ce:	2300      	movs	r3, #0
     2d0:	e005      	b.n	2de <extint_register_callback+0x26>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
     2d2:	231d      	movs	r3, #29

	if (_extint_dev.callbacks[channel] == NULL) {
		_extint_dev.callbacks[channel] = callback;
		return STATUS_OK;
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
     2d4:	1a12      	subs	r2, r2, r0
     2d6:	1e50      	subs	r0, r2, #1
     2d8:	4182      	sbcs	r2, r0
     2da:	4252      	negs	r2, r2
     2dc:	4013      	ands	r3, r2
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
     2de:	1c18      	adds	r0, r3, #0
     2e0:	4770      	bx	lr
     2e2:	46c0      	nop			; (mov r8, r8)
     2e4:	20000d58 	.word	0x20000d58

000002e8 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     2e8:	2317      	movs	r3, #23
 */
enum status_code extint_chan_enable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     2ea:	2900      	cmp	r1, #0
     2ec:	d107      	bne.n	2fe <extint_chan_enable_callback+0x16>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     2ee:	2300      	movs	r3, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     2f0:	281f      	cmp	r0, #31
     2f2:	d800      	bhi.n	2f6 <extint_chan_enable_callback+0xe>
		/* Array of available EICs. */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     2f4:	4b03      	ldr	r3, [pc, #12]	; (304 <extint_chan_enable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENSET.reg = (1UL << channel);
     2f6:	2201      	movs	r2, #1
     2f8:	4082      	lsls	r2, r0
     2fa:	60da      	str	r2, [r3, #12]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
     2fc:	2300      	movs	r3, #0
}
     2fe:	1c18      	adds	r0, r3, #0
     300:	4770      	bx	lr
     302:	46c0      	nop			; (mov r8, r8)
     304:	40001800 	.word	0x40001800

00000308 <extint_chan_disable_callback>:

		eic->INTENCLR.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     308:	2317      	movs	r3, #23
 */
enum status_code extint_chan_disable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     30a:	2900      	cmp	r1, #0
     30c:	d107      	bne.n	31e <extint_chan_disable_callback+0x16>
	} else {
		Assert(false);
		return NULL;
     30e:	2300      	movs	r3, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     310:	281f      	cmp	r0, #31
     312:	d800      	bhi.n	316 <extint_chan_disable_callback+0xe>
		/* Array of available EICs. */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     314:	4b03      	ldr	r3, [pc, #12]	; (324 <extint_chan_disable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENCLR.reg = (1UL << channel);
     316:	2201      	movs	r2, #1
     318:	4082      	lsls	r2, r0
     31a:	609a      	str	r2, [r3, #8]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
     31c:	2300      	movs	r3, #0
}
     31e:	1c18      	adds	r0, r3, #0
     320:	4770      	bx	lr
     322:	46c0      	nop			; (mov r8, r8)
     324:	40001800 	.word	0x40001800

00000328 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     328:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     32a:	2200      	movs	r2, #0
     32c:	4b16      	ldr	r3, [pc, #88]	; (388 <EIC_Handler+0x60>)
     32e:	701a      	strb	r2, [r3, #0]
     330:	2300      	movs	r3, #0
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     332:	261f      	movs	r6, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     334:	4d15      	ldr	r5, [pc, #84]	; (38c <EIC_Handler+0x64>)

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     336:	4c14      	ldr	r4, [pc, #80]	; (388 <EIC_Handler+0x60>)
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     338:	2b1f      	cmp	r3, #31
     33a:	d910      	bls.n	35e <EIC_Handler+0x36>
     33c:	e019      	b.n	372 <EIC_Handler+0x4a>
		/* Array of available EICs. */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     33e:	4914      	ldr	r1, [pc, #80]	; (390 <EIC_Handler+0x68>)
     340:	e000      	b.n	344 <EIC_Handler+0x1c>
	} else {
		Assert(false);
		return NULL;
     342:	2100      	movs	r1, #0
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     344:	610a      	str	r2, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     346:	009b      	lsls	r3, r3, #2
     348:	595b      	ldr	r3, [r3, r5]
     34a:	2b00      	cmp	r3, #0
     34c:	d000      	beq.n	350 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     34e:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     350:	7823      	ldrb	r3, [r4, #0]
     352:	3301      	adds	r3, #1
     354:	b2db      	uxtb	r3, r3
     356:	7023      	strb	r3, [r4, #0]
     358:	2b0f      	cmp	r3, #15
     35a:	d814      	bhi.n	386 <EIC_Handler+0x5e>
     35c:	e7ec      	b.n	338 <EIC_Handler+0x10>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     35e:	1c32      	adds	r2, r6, #0
     360:	401a      	ands	r2, r3
     362:	2101      	movs	r1, #1
     364:	4091      	lsls	r1, r2
     366:	1c0a      	adds	r2, r1, #0

	return (eic_module->INTFLAG.reg & eic_mask);
     368:	4909      	ldr	r1, [pc, #36]	; (390 <EIC_Handler+0x68>)
     36a:	6909      	ldr	r1, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
     36c:	4211      	tst	r1, r2
     36e:	d1e6      	bne.n	33e <EIC_Handler+0x16>
     370:	e7ee      	b.n	350 <EIC_Handler+0x28>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     372:	1c32      	adds	r2, r6, #0
     374:	401a      	ands	r2, r3
     376:	2101      	movs	r1, #1
     378:	4091      	lsls	r1, r2
     37a:	1c0a      	adds	r2, r1, #0

	return (eic_module->INTFLAG.reg & eic_mask);
     37c:	2100      	movs	r1, #0
     37e:	6909      	ldr	r1, [r1, #16]
     380:	4211      	tst	r1, r2
     382:	d1de      	bne.n	342 <EIC_Handler+0x1a>
     384:	e7e4      	b.n	350 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
     386:	bd70      	pop	{r4, r5, r6, pc}
     388:	20000d54 	.word	0x20000d54
     38c:	20000d58 	.word	0x20000d58
     390:	40001800 	.word	0x40001800

00000394 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     394:	4b05      	ldr	r3, [pc, #20]	; (3ac <_extint_enable+0x18>)
     396:	7819      	ldrb	r1, [r3, #0]
     398:	2202      	movs	r2, #2
     39a:	430a      	orrs	r2, r1
     39c:	701a      	strb	r2, [r3, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     39e:	1c1a      	adds	r2, r3, #0
     3a0:	7853      	ldrb	r3, [r2, #1]
     3a2:	b25b      	sxtb	r3, r3
     3a4:	2b00      	cmp	r3, #0
     3a6:	dbfb      	blt.n	3a0 <_extint_enable+0xc>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     3a8:	4770      	bx	lr
     3aa:	46c0      	nop			; (mov r8, r8)
     3ac:	40001800 	.word	0x40001800

000003b0 <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
     3b0:	b500      	push	{lr}
     3b2:	b083      	sub	sp, #12
     3b4:	4b12      	ldr	r3, [pc, #72]	; (400 <_system_extint_init+0x50>)
     3b6:	6999      	ldr	r1, [r3, #24]
     3b8:	2240      	movs	r2, #64	; 0x40
     3ba:	430a      	orrs	r2, r1
     3bc:	619a      	str	r2, [r3, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     3be:	a901      	add	r1, sp, #4
     3c0:	2300      	movs	r3, #0
     3c2:	700b      	strb	r3, [r1, #0]

	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     3c4:	2005      	movs	r0, #5
     3c6:	4b0f      	ldr	r3, [pc, #60]	; (404 <_system_extint_init+0x54>)
     3c8:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
     3ca:	2005      	movs	r0, #5
     3cc:	4b0e      	ldr	r3, [pc, #56]	; (408 <_system_extint_init+0x58>)
     3ce:	4798      	blx	r3

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     3d0:	4b0e      	ldr	r3, [pc, #56]	; (40c <_system_extint_init+0x5c>)
     3d2:	7819      	ldrb	r1, [r3, #0]
     3d4:	2201      	movs	r2, #1
     3d6:	430a      	orrs	r2, r1
     3d8:	701a      	strb	r2, [r3, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     3da:	1c1a      	adds	r2, r3, #0
     3dc:	7853      	ldrb	r3, [r2, #1]
     3de:	b25b      	sxtb	r3, r3
     3e0:	2b00      	cmp	r3, #0
     3e2:	dbfb      	blt.n	3dc <_system_extint_init+0x2c>
     3e4:	4b0a      	ldr	r3, [pc, #40]	; (410 <_system_extint_init+0x60>)
     3e6:	1c19      	adds	r1, r3, #0
     3e8:	3140      	adds	r1, #64	; 0x40

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
     3ea:	2200      	movs	r2, #0
     3ec:	c304      	stmia	r3!, {r2}
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     3ee:	428b      	cmp	r3, r1
     3f0:	d1fc      	bne.n	3ec <_system_extint_init+0x3c>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     3f2:	2210      	movs	r2, #16
     3f4:	4b07      	ldr	r3, [pc, #28]	; (414 <_system_extint_init+0x64>)
     3f6:	601a      	str	r2, [r3, #0]
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
     3f8:	4b07      	ldr	r3, [pc, #28]	; (418 <_system_extint_init+0x68>)
     3fa:	4798      	blx	r3
}
     3fc:	b003      	add	sp, #12
     3fe:	bd00      	pop	{pc}
     400:	40000400 	.word	0x40000400
     404:	0000123d 	.word	0x0000123d
     408:	000011b1 	.word	0x000011b1
     40c:	40001800 	.word	0x40001800
     410:	20000d58 	.word	0x20000d58
     414:	e000e100 	.word	0xe000e100
     418:	00000395 	.word	0x00000395

0000041c <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
     41c:	2300      	movs	r3, #0
     41e:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
     420:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
     422:	2201      	movs	r2, #1
     424:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
     426:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
     428:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
     42a:	2302      	movs	r3, #2
     42c:	72c3      	strb	r3, [r0, #11]
}
     42e:	4770      	bx	lr

00000430 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
     430:	b5f0      	push	{r4, r5, r6, r7, lr}
     432:	b083      	sub	sp, #12
     434:	1c05      	adds	r5, r0, #0
     436:	1c0c      	adds	r4, r1, #0
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     438:	a901      	add	r1, sp, #4
     43a:	2300      	movs	r3, #0
     43c:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     43e:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
     440:	6863      	ldr	r3, [r4, #4]
     442:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
     444:	7a23      	ldrb	r3, [r4, #8]
     446:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
     448:	7820      	ldrb	r0, [r4, #0]
     44a:	4b15      	ldr	r3, [pc, #84]	; (4a0 <extint_chan_set_config+0x70>)
     44c:	4798      	blx	r3
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     44e:	2300      	movs	r3, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     450:	2d1f      	cmp	r5, #31
     452:	d800      	bhi.n	456 <extint_chan_set_config+0x26>
		/* Array of available EICs. */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     454:	4b13      	ldr	r3, [pc, #76]	; (4a4 <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
     456:	2107      	movs	r1, #7
     458:	4029      	ands	r1, r5
     45a:	0089      	lsls	r1, r1, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
     45c:	7ae0      	ldrb	r0, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
     45e:	7aa2      	ldrb	r2, [r4, #10]
     460:	2a00      	cmp	r2, #0
     462:	d001      	beq.n	468 <extint_chan_set_config+0x38>
		new_config |= EIC_CONFIG_FILTEN0;
     464:	2208      	movs	r2, #8
     466:	4310      	orrs	r0, r2
     468:	08ea      	lsrs	r2, r5, #3
     46a:	0092      	lsls	r2, r2, #2
     46c:	189a      	adds	r2, r3, r2
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     46e:	6996      	ldr	r6, [r2, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
			(new_config << config_pos);
     470:	4088      	lsls	r0, r1
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     472:	270f      	movs	r7, #15
     474:	408f      	lsls	r7, r1
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     476:	43be      	bics	r6, r7
     478:	1c31      	adds	r1, r6, #0
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     47a:	4301      	orrs	r1, r0
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     47c:	6191      	str	r1, [r2, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
			(new_config << config_pos);

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
     47e:	7a62      	ldrb	r2, [r4, #9]
     480:	2a00      	cmp	r2, #0
     482:	d006      	beq.n	492 <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
     484:	695a      	ldr	r2, [r3, #20]
     486:	2101      	movs	r1, #1
     488:	40a9      	lsls	r1, r5
     48a:	1c0d      	adds	r5, r1, #0
     48c:	4315      	orrs	r5, r2
     48e:	615d      	str	r5, [r3, #20]
     490:	e004      	b.n	49c <extint_chan_set_config+0x6c>
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
     492:	695a      	ldr	r2, [r3, #20]
     494:	2101      	movs	r1, #1
     496:	40a9      	lsls	r1, r5
     498:	438a      	bics	r2, r1
     49a:	615a      	str	r2, [r3, #20]
	}
}
     49c:	b003      	add	sp, #12
     49e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     4a0:	00001319 	.word	0x00001319
     4a4:	40001800 	.word	0x40001800

000004a8 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     4a8:	b500      	push	{lr}
     4aa:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     4ac:	ab01      	add	r3, sp, #4
     4ae:	2280      	movs	r2, #128	; 0x80
     4b0:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     4b2:	780a      	ldrb	r2, [r1, #0]
     4b4:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     4b6:	784a      	ldrb	r2, [r1, #1]
     4b8:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     4ba:	788a      	ldrb	r2, [r1, #2]
     4bc:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     4be:	1c19      	adds	r1, r3, #0
     4c0:	4b01      	ldr	r3, [pc, #4]	; (4c8 <port_pin_set_config+0x20>)
     4c2:	4798      	blx	r3
}
     4c4:	b003      	add	sp, #12
     4c6:	bd00      	pop	{pc}
     4c8:	00001319 	.word	0x00001319

000004cc <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
     4cc:	b510      	push	{r4, lr}
 *
 * \param [in] instance_index  Default value 0
 */
static void _rtc_interrupt_handler(const uint32_t instance_index)
{
	struct rtc_module *module = _rtc_instance[instance_index];
     4ce:	4b12      	ldr	r3, [pc, #72]	; (518 <RTC_Handler+0x4c>)
     4d0:	681b      	ldr	r3, [r3, #0]

	Rtc *const rtc_module = module->hw;
     4d2:	681c      	ldr	r4, [r3, #0]

	/* Combine callback registered and enabled masks */
	uint16_t callback_mask = module->enabled_callback;
     4d4:	8ada      	ldrh	r2, [r3, #22]
	callback_mask &= module->registered_callback;
     4d6:	8a99      	ldrh	r1, [r3, #20]
     4d8:	1c08      	adds	r0, r1, #0
     4da:	4010      	ands	r0, r2

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = rtc_module->MODE0.INTFLAG.reg;
     4dc:	7a22      	ldrb	r2, [r4, #8]
	interrupt_status &= rtc_module->MODE0.INTENSET.reg;
     4de:	79e1      	ldrb	r1, [r4, #7]
     4e0:	400a      	ands	r2, r1

	if (interrupt_status & RTC_MODE0_INTFLAG_OVF) {
     4e2:	09d1      	lsrs	r1, r2, #7
     4e4:	d006      	beq.n	4f4 <RTC_Handler+0x28>
		/* Overflow interrupt */
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_OVERFLOW)) {
     4e6:	0741      	lsls	r1, r0, #29
     4e8:	d501      	bpl.n	4ee <RTC_Handler+0x22>
			module->callbacks[RTC_COUNT_CALLBACK_OVERFLOW]();
     4ea:	691b      	ldr	r3, [r3, #16]
     4ec:	4798      	blx	r3
		}

		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_OVF;
     4ee:	2380      	movs	r3, #128	; 0x80
     4f0:	7223      	strb	r3, [r4, #8]
     4f2:	e010      	b.n	516 <RTC_Handler+0x4a>

	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 0)) {
     4f4:	07d1      	lsls	r1, r2, #31
     4f6:	d506      	bpl.n	506 <RTC_Handler+0x3a>
		/* Compare 0 interrupt */
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_0)) {
     4f8:	07c2      	lsls	r2, r0, #31
     4fa:	d501      	bpl.n	500 <RTC_Handler+0x34>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_0]();
     4fc:	689b      	ldr	r3, [r3, #8]
     4fe:	4798      	blx	r3
		}
		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 0);
     500:	2301      	movs	r3, #1
     502:	7223      	strb	r3, [r4, #8]
     504:	e007      	b.n	516 <RTC_Handler+0x4a>

	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 1)) {
     506:	0791      	lsls	r1, r2, #30
     508:	d505      	bpl.n	516 <RTC_Handler+0x4a>
		#if (RTC_NUM_OF_COMP16 > 1) || defined(__DOXYGEN__)
		/* Compare 1 interrupt */
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_1)) {
     50a:	0782      	lsls	r2, r0, #30
     50c:	d501      	bpl.n	512 <RTC_Handler+0x46>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_1]();
     50e:	68db      	ldr	r3, [r3, #12]
     510:	4798      	blx	r3
		}
		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 1);
     512:	2302      	movs	r3, #2
     514:	7223      	strb	r3, [r4, #8]
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
	_rtc_interrupt_handler(0);
}
     516:	bd10      	pop	{r4, pc}
     518:	20000d98 	.word	0x20000d98

0000051c <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     51c:	b510      	push	{r4, lr}
     51e:	1c03      	adds	r3, r0, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range. */
	if (baudrate > (external_clock / 2)) {
     520:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     522:	2040      	movs	r0, #64	; 0x40
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range. */
	if (baudrate > (external_clock / 2)) {
     524:	4299      	cmp	r1, r3
     526:	d30c      	bcc.n	542 <_sercom_get_sync_baud_val+0x26>
     528:	2400      	movs	r4, #0
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
     52a:	1ac9      	subs	r1, r1, r3
		baud_calculated++;
     52c:	1c60      	adds	r0, r4, #1
     52e:	b280      	uxth	r0, r0
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
     530:	428b      	cmp	r3, r1
     532:	d801      	bhi.n	538 <_sercom_get_sync_baud_val+0x1c>
		clock_value = clock_value - baudrate;
		baud_calculated++;
     534:	1c04      	adds	r4, r0, #0
     536:	e7f8      	b.n	52a <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     538:	2040      	movs	r0, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
     53a:	2cff      	cmp	r4, #255	; 0xff
     53c:	d801      	bhi.n	542 <_sercom_get_sync_baud_val+0x26>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
     53e:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     540:	2000      	movs	r0, #0
	}
}
     542:	bd10      	pop	{r4, pc}

00000544 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     544:	b510      	push	{r4, lr}
     546:	b082      	sub	sp, #8
     548:	1c04      	adds	r4, r0, #0
	/* Check if valid option. */
	if (!_sercom_config.generator_is_set || force_change) {
     54a:	4b0f      	ldr	r3, [pc, #60]	; (588 <sercom_set_gclk_generator+0x44>)
     54c:	781b      	ldrb	r3, [r3, #0]
     54e:	2b00      	cmp	r3, #0
     550:	d001      	beq.n	556 <sercom_set_gclk_generator+0x12>
     552:	2900      	cmp	r1, #0
     554:	d00d      	beq.n	572 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config. */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
     556:	a901      	add	r1, sp, #4
     558:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     55a:	2013      	movs	r0, #19
     55c:	4b0b      	ldr	r3, [pc, #44]	; (58c <sercom_set_gclk_generator+0x48>)
     55e:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     560:	2013      	movs	r0, #19
     562:	4b0b      	ldr	r3, [pc, #44]	; (590 <sercom_set_gclk_generator+0x4c>)
     564:	4798      	blx	r3

		/* Save config. */
		_sercom_config.generator_source = generator_source;
     566:	4b08      	ldr	r3, [pc, #32]	; (588 <sercom_set_gclk_generator+0x44>)
     568:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     56a:	2201      	movs	r2, #1
     56c:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
     56e:	2000      	movs	r0, #0
     570:	e007      	b.n	582 <sercom_set_gclk_generator+0x3e>
	} else if (generator_source == _sercom_config.generator_source) {
     572:	4b05      	ldr	r3, [pc, #20]	; (588 <sercom_set_gclk_generator+0x44>)
     574:	785a      	ldrb	r2, [r3, #1]
		/* Return status OK if same config. */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK. */
	return STATUS_ERR_ALREADY_INITIALIZED;
     576:	201d      	movs	r0, #29
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config. */
		return STATUS_OK;
     578:	1b14      	subs	r4, r2, r4
     57a:	1e62      	subs	r2, r4, #1
     57c:	4194      	sbcs	r4, r2
     57e:	4264      	negs	r4, r4
     580:	4020      	ands	r0, r4
	}

	/* Return invalid config to already initialized GCLK. */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
     582:	b002      	add	sp, #8
     584:	bd10      	pop	{r4, pc}
     586:	46c0      	nop			; (mov r8, r8)
     588:	2000009c 	.word	0x2000009c
     58c:	0000123d 	.word	0x0000123d
     590:	000011b1 	.word	0x000011b1

00000594 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     594:	4b44      	ldr	r3, [pc, #272]	; (6a8 <_sercom_get_default_pad+0x114>)
     596:	4298      	cmp	r0, r3
     598:	d033      	beq.n	602 <_sercom_get_default_pad+0x6e>
     59a:	d806      	bhi.n	5aa <_sercom_get_default_pad+0x16>
     59c:	4b43      	ldr	r3, [pc, #268]	; (6ac <_sercom_get_default_pad+0x118>)
     59e:	4298      	cmp	r0, r3
     5a0:	d00d      	beq.n	5be <_sercom_get_default_pad+0x2a>
     5a2:	4b43      	ldr	r3, [pc, #268]	; (6b0 <_sercom_get_default_pad+0x11c>)
     5a4:	4298      	cmp	r0, r3
     5a6:	d01b      	beq.n	5e0 <_sercom_get_default_pad+0x4c>
     5a8:	e06f      	b.n	68a <_sercom_get_default_pad+0xf6>
     5aa:	4b42      	ldr	r3, [pc, #264]	; (6b4 <_sercom_get_default_pad+0x120>)
     5ac:	4298      	cmp	r0, r3
     5ae:	d04a      	beq.n	646 <_sercom_get_default_pad+0xb2>
     5b0:	4b41      	ldr	r3, [pc, #260]	; (6b8 <_sercom_get_default_pad+0x124>)
     5b2:	4298      	cmp	r0, r3
     5b4:	d058      	beq.n	668 <_sercom_get_default_pad+0xd4>
     5b6:	4b41      	ldr	r3, [pc, #260]	; (6bc <_sercom_get_default_pad+0x128>)
     5b8:	4298      	cmp	r0, r3
     5ba:	d166      	bne.n	68a <_sercom_get_default_pad+0xf6>
     5bc:	e032      	b.n	624 <_sercom_get_default_pad+0x90>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     5be:	2901      	cmp	r1, #1
     5c0:	d065      	beq.n	68e <_sercom_get_default_pad+0xfa>
     5c2:	2900      	cmp	r1, #0
     5c4:	d004      	beq.n	5d0 <_sercom_get_default_pad+0x3c>
     5c6:	2902      	cmp	r1, #2
     5c8:	d006      	beq.n	5d8 <_sercom_get_default_pad+0x44>
     5ca:	2903      	cmp	r1, #3
     5cc:	d006      	beq.n	5dc <_sercom_get_default_pad+0x48>
     5ce:	e001      	b.n	5d4 <_sercom_get_default_pad+0x40>
     5d0:	483b      	ldr	r0, [pc, #236]	; (6c0 <_sercom_get_default_pad+0x12c>)
     5d2:	e067      	b.n	6a4 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     5d4:	2000      	movs	r0, #0
     5d6:	e065      	b.n	6a4 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     5d8:	483a      	ldr	r0, [pc, #232]	; (6c4 <_sercom_get_default_pad+0x130>)
     5da:	e063      	b.n	6a4 <_sercom_get_default_pad+0x110>
     5dc:	483a      	ldr	r0, [pc, #232]	; (6c8 <_sercom_get_default_pad+0x134>)
     5de:	e061      	b.n	6a4 <_sercom_get_default_pad+0x110>
     5e0:	2901      	cmp	r1, #1
     5e2:	d056      	beq.n	692 <_sercom_get_default_pad+0xfe>
     5e4:	2900      	cmp	r1, #0
     5e6:	d004      	beq.n	5f2 <_sercom_get_default_pad+0x5e>
     5e8:	2902      	cmp	r1, #2
     5ea:	d006      	beq.n	5fa <_sercom_get_default_pad+0x66>
     5ec:	2903      	cmp	r1, #3
     5ee:	d006      	beq.n	5fe <_sercom_get_default_pad+0x6a>
     5f0:	e001      	b.n	5f6 <_sercom_get_default_pad+0x62>
     5f2:	2003      	movs	r0, #3
     5f4:	e056      	b.n	6a4 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     5f6:	2000      	movs	r0, #0
     5f8:	e054      	b.n	6a4 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     5fa:	4834      	ldr	r0, [pc, #208]	; (6cc <_sercom_get_default_pad+0x138>)
     5fc:	e052      	b.n	6a4 <_sercom_get_default_pad+0x110>
     5fe:	4834      	ldr	r0, [pc, #208]	; (6d0 <_sercom_get_default_pad+0x13c>)
     600:	e050      	b.n	6a4 <_sercom_get_default_pad+0x110>
     602:	2901      	cmp	r1, #1
     604:	d047      	beq.n	696 <_sercom_get_default_pad+0x102>
     606:	2900      	cmp	r1, #0
     608:	d004      	beq.n	614 <_sercom_get_default_pad+0x80>
     60a:	2902      	cmp	r1, #2
     60c:	d006      	beq.n	61c <_sercom_get_default_pad+0x88>
     60e:	2903      	cmp	r1, #3
     610:	d006      	beq.n	620 <_sercom_get_default_pad+0x8c>
     612:	e001      	b.n	618 <_sercom_get_default_pad+0x84>
     614:	482f      	ldr	r0, [pc, #188]	; (6d4 <_sercom_get_default_pad+0x140>)
     616:	e045      	b.n	6a4 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     618:	2000      	movs	r0, #0
     61a:	e043      	b.n	6a4 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     61c:	482e      	ldr	r0, [pc, #184]	; (6d8 <_sercom_get_default_pad+0x144>)
     61e:	e041      	b.n	6a4 <_sercom_get_default_pad+0x110>
     620:	482e      	ldr	r0, [pc, #184]	; (6dc <_sercom_get_default_pad+0x148>)
     622:	e03f      	b.n	6a4 <_sercom_get_default_pad+0x110>
     624:	2901      	cmp	r1, #1
     626:	d038      	beq.n	69a <_sercom_get_default_pad+0x106>
     628:	2900      	cmp	r1, #0
     62a:	d004      	beq.n	636 <_sercom_get_default_pad+0xa2>
     62c:	2902      	cmp	r1, #2
     62e:	d006      	beq.n	63e <_sercom_get_default_pad+0xaa>
     630:	2903      	cmp	r1, #3
     632:	d006      	beq.n	642 <_sercom_get_default_pad+0xae>
     634:	e001      	b.n	63a <_sercom_get_default_pad+0xa6>
     636:	482a      	ldr	r0, [pc, #168]	; (6e0 <_sercom_get_default_pad+0x14c>)
     638:	e034      	b.n	6a4 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     63a:	2000      	movs	r0, #0
     63c:	e032      	b.n	6a4 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     63e:	4829      	ldr	r0, [pc, #164]	; (6e4 <_sercom_get_default_pad+0x150>)
     640:	e030      	b.n	6a4 <_sercom_get_default_pad+0x110>
     642:	4829      	ldr	r0, [pc, #164]	; (6e8 <_sercom_get_default_pad+0x154>)
     644:	e02e      	b.n	6a4 <_sercom_get_default_pad+0x110>
     646:	2901      	cmp	r1, #1
     648:	d029      	beq.n	69e <_sercom_get_default_pad+0x10a>
     64a:	2900      	cmp	r1, #0
     64c:	d004      	beq.n	658 <_sercom_get_default_pad+0xc4>
     64e:	2902      	cmp	r1, #2
     650:	d006      	beq.n	660 <_sercom_get_default_pad+0xcc>
     652:	2903      	cmp	r1, #3
     654:	d006      	beq.n	664 <_sercom_get_default_pad+0xd0>
     656:	e001      	b.n	65c <_sercom_get_default_pad+0xc8>
     658:	4824      	ldr	r0, [pc, #144]	; (6ec <_sercom_get_default_pad+0x158>)
     65a:	e023      	b.n	6a4 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     65c:	2000      	movs	r0, #0
     65e:	e021      	b.n	6a4 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     660:	4823      	ldr	r0, [pc, #140]	; (6f0 <_sercom_get_default_pad+0x15c>)
     662:	e01f      	b.n	6a4 <_sercom_get_default_pad+0x110>
     664:	4823      	ldr	r0, [pc, #140]	; (6f4 <_sercom_get_default_pad+0x160>)
     666:	e01d      	b.n	6a4 <_sercom_get_default_pad+0x110>
     668:	2901      	cmp	r1, #1
     66a:	d01a      	beq.n	6a2 <_sercom_get_default_pad+0x10e>
     66c:	2900      	cmp	r1, #0
     66e:	d004      	beq.n	67a <_sercom_get_default_pad+0xe6>
     670:	2902      	cmp	r1, #2
     672:	d006      	beq.n	682 <_sercom_get_default_pad+0xee>
     674:	2903      	cmp	r1, #3
     676:	d006      	beq.n	686 <_sercom_get_default_pad+0xf2>
     678:	e001      	b.n	67e <_sercom_get_default_pad+0xea>
     67a:	481f      	ldr	r0, [pc, #124]	; (6f8 <_sercom_get_default_pad+0x164>)
     67c:	e012      	b.n	6a4 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     67e:	2000      	movs	r0, #0
     680:	e010      	b.n	6a4 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     682:	481e      	ldr	r0, [pc, #120]	; (6fc <_sercom_get_default_pad+0x168>)
     684:	e00e      	b.n	6a4 <_sercom_get_default_pad+0x110>
     686:	481e      	ldr	r0, [pc, #120]	; (700 <_sercom_get_default_pad+0x16c>)
     688:	e00c      	b.n	6a4 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     68a:	2000      	movs	r0, #0
     68c:	e00a      	b.n	6a4 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     68e:	481d      	ldr	r0, [pc, #116]	; (704 <_sercom_get_default_pad+0x170>)
     690:	e008      	b.n	6a4 <_sercom_get_default_pad+0x110>
     692:	481d      	ldr	r0, [pc, #116]	; (708 <_sercom_get_default_pad+0x174>)
     694:	e006      	b.n	6a4 <_sercom_get_default_pad+0x110>
     696:	481d      	ldr	r0, [pc, #116]	; (70c <_sercom_get_default_pad+0x178>)
     698:	e004      	b.n	6a4 <_sercom_get_default_pad+0x110>
     69a:	481d      	ldr	r0, [pc, #116]	; (710 <_sercom_get_default_pad+0x17c>)
     69c:	e002      	b.n	6a4 <_sercom_get_default_pad+0x110>
     69e:	481d      	ldr	r0, [pc, #116]	; (714 <_sercom_get_default_pad+0x180>)
     6a0:	e000      	b.n	6a4 <_sercom_get_default_pad+0x110>
     6a2:	481d      	ldr	r0, [pc, #116]	; (718 <_sercom_get_default_pad+0x184>)
	}

	Assert(false);
	return 0;
}
     6a4:	4770      	bx	lr
     6a6:	46c0      	nop			; (mov r8, r8)
     6a8:	42001000 	.word	0x42001000
     6ac:	42000800 	.word	0x42000800
     6b0:	42000c00 	.word	0x42000c00
     6b4:	42001800 	.word	0x42001800
     6b8:	42001c00 	.word	0x42001c00
     6bc:	42001400 	.word	0x42001400
     6c0:	00040003 	.word	0x00040003
     6c4:	00060003 	.word	0x00060003
     6c8:	00070003 	.word	0x00070003
     6cc:	001e0003 	.word	0x001e0003
     6d0:	001f0003 	.word	0x001f0003
     6d4:	000c0002 	.word	0x000c0002
     6d8:	000e0002 	.word	0x000e0002
     6dc:	000f0002 	.word	0x000f0002
     6e0:	00100003 	.word	0x00100003
     6e4:	00120003 	.word	0x00120003
     6e8:	00130003 	.word	0x00130003
     6ec:	00530005 	.word	0x00530005
     6f0:	003e0005 	.word	0x003e0005
     6f4:	00520005 	.word	0x00520005
     6f8:	00160003 	.word	0x00160003
     6fc:	00180003 	.word	0x00180003
     700:	00190003 	.word	0x00190003
     704:	00050003 	.word	0x00050003
     708:	00010003 	.word	0x00010003
     70c:	000d0002 	.word	0x000d0002
     710:	00110003 	.word	0x00110003
     714:	003f0005 	.word	0x003f0005
     718:	00170003 	.word	0x00170003

0000071c <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     71c:	b570      	push	{r4, r5, r6, lr}
     71e:	b086      	sub	sp, #24
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     720:	4a0c      	ldr	r2, [pc, #48]	; (754 <_sercom_get_sercom_inst_index+0x38>)
     722:	466b      	mov	r3, sp
     724:	ca70      	ldmia	r2!, {r4, r5, r6}
     726:	c370      	stmia	r3!, {r4, r5, r6}
     728:	ca32      	ldmia	r2!, {r1, r4, r5}
     72a:	c332      	stmia	r3!, {r1, r4, r5}

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     72c:	9e00      	ldr	r6, [sp, #0]
     72e:	4286      	cmp	r6, r0
     730:	d006      	beq.n	740 <_sercom_get_sercom_inst_index+0x24>
{
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     732:	2301      	movs	r3, #1
     734:	009a      	lsls	r2, r3, #2
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     736:	4669      	mov	r1, sp
     738:	5852      	ldr	r2, [r2, r1]
     73a:	4282      	cmp	r2, r0
     73c:	d103      	bne.n	746 <_sercom_get_sercom_inst_index+0x2a>
     73e:	e000      	b.n	742 <_sercom_get_sercom_inst_index+0x26>
{
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     740:	2300      	movs	r3, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
     742:	b2d8      	uxtb	r0, r3
     744:	e003      	b.n	74e <_sercom_get_sercom_inst_index+0x32>
{
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     746:	3301      	adds	r3, #1
     748:	2b06      	cmp	r3, #6
     74a:	d1f3      	bne.n	734 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
     74c:	2000      	movs	r0, #0
}
     74e:	b006      	add	sp, #24
     750:	bd70      	pop	{r4, r5, r6, pc}
     752:	46c0      	nop			; (mov r8, r8)
     754:	00004c48 	.word	0x00004c48

00000758 <SERCOM0_Handler>:
	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
}

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
     758:	b508      	push	{r3, lr}
     75a:	4b02      	ldr	r3, [pc, #8]	; (764 <SERCOM0_Handler+0xc>)
     75c:	681b      	ldr	r3, [r3, #0]
     75e:	2000      	movs	r0, #0
     760:	4798      	blx	r3
     762:	bd08      	pop	{r3, pc}
     764:	200000a0 	.word	0x200000a0

00000768 <SERCOM1_Handler>:
     768:	b508      	push	{r3, lr}
     76a:	4b02      	ldr	r3, [pc, #8]	; (774 <SERCOM1_Handler+0xc>)
     76c:	685b      	ldr	r3, [r3, #4]
     76e:	2001      	movs	r0, #1
     770:	4798      	blx	r3
     772:	bd08      	pop	{r3, pc}
     774:	200000a0 	.word	0x200000a0

00000778 <SERCOM2_Handler>:
     778:	b508      	push	{r3, lr}
     77a:	4b02      	ldr	r3, [pc, #8]	; (784 <SERCOM2_Handler+0xc>)
     77c:	689b      	ldr	r3, [r3, #8]
     77e:	2002      	movs	r0, #2
     780:	4798      	blx	r3
     782:	bd08      	pop	{r3, pc}
     784:	200000a0 	.word	0x200000a0

00000788 <SERCOM3_Handler>:
     788:	b508      	push	{r3, lr}
     78a:	4b02      	ldr	r3, [pc, #8]	; (794 <SERCOM3_Handler+0xc>)
     78c:	68db      	ldr	r3, [r3, #12]
     78e:	2003      	movs	r0, #3
     790:	4798      	blx	r3
     792:	bd08      	pop	{r3, pc}
     794:	200000a0 	.word	0x200000a0

00000798 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
     798:	b5f0      	push	{r4, r5, r6, r7, lr}
     79a:	465f      	mov	r7, fp
     79c:	4656      	mov	r6, sl
     79e:	464d      	mov	r5, r9
     7a0:	4644      	mov	r4, r8
     7a2:	b4f0      	push	{r4, r5, r6, r7}
     7a4:	b089      	sub	sp, #36	; 0x24
     7a6:	1c07      	adds	r7, r0, #0
     7a8:	1c0d      	adds	r5, r1, #0
     7aa:	1c14      	adds	r4, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     7ac:	6039      	str	r1, [r7, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
     7ae:	680b      	ldr	r3, [r1, #0]
     7b0:	0798      	lsls	r0, r3, #30
     7b2:	d400      	bmi.n	7b6 <spi_init+0x1e>
     7b4:	e08d      	b.n	8d2 <spi_init+0x13a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
	Sercom *const hw = module->hw;

	uint32_t pad_pinmuxes[] = {
     7b6:	6a91      	ldr	r1, [r2, #40]	; 0x28
     7b8:	9103      	str	r1, [sp, #12]
     7ba:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
     7bc:	9204      	str	r2, [sp, #16]
     7be:	6b23      	ldr	r3, [r4, #48]	; 0x30
     7c0:	9305      	str	r3, [sp, #20]
     7c2:	6b60      	ldr	r0, [r4, #52]	; 0x34
     7c4:	9006      	str	r0, [sp, #24]
     7c6:	2600      	movs	r6, #0

	if (port_index < PORT_INST_NUM) {
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     7c8:	46b1      	mov	r9, r6
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
     7ca:	221f      	movs	r2, #31
     7cc:	4690      	mov	r8, r2
     7ce:	b2f1      	uxtb	r1, r6
     7d0:	00b3      	lsls	r3, r6, #2
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
     7d2:	aa03      	add	r2, sp, #12
     7d4:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
     7d6:	2800      	cmp	r0, #0
     7d8:	d102      	bne.n	7e0 <spi_init+0x48>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     7da:	1c28      	adds	r0, r5, #0
     7dc:	4b8f      	ldr	r3, [pc, #572]	; (a1c <spi_init+0x284>)
     7de:	4798      	blx	r3
		}

		if (current_pinmux == PINMUX_UNUSED) {
     7e0:	1c41      	adds	r1, r0, #1
     7e2:	d029      	beq.n	838 <spi_init+0xa0>
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
     7e4:	0402      	lsls	r2, r0, #16
     7e6:	0c12      	lsrs	r2, r2, #16
     7e8:	4694      	mov	ip, r2
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
     7ea:	0c03      	lsrs	r3, r0, #16
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     7ec:	b2da      	uxtb	r2, r3
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     7ee:	4649      	mov	r1, r9
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     7f0:	0618      	lsls	r0, r3, #24
     7f2:	d403      	bmi.n	7fc <spi_init+0x64>
		return &(ports[port_index]->Group[group_index]);
     7f4:	0951      	lsrs	r1, r2, #5
     7f6:	01c9      	lsls	r1, r1, #7
     7f8:	4b89      	ldr	r3, [pc, #548]	; (a20 <spi_init+0x288>)
     7fa:	18c9      	adds	r1, r1, r3
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
     7fc:	4640      	mov	r0, r8
     7fe:	4010      	ands	r0, r2

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
     800:	180b      	adds	r3, r1, r0
     802:	3340      	adds	r3, #64	; 0x40
     804:	781b      	ldrb	r3, [r3, #0]
     806:	469a      	mov	sl, r3
		return SYSTEM_PINMUX_GPIO;
     808:	2380      	movs	r3, #128	; 0x80
     80a:	469b      	mov	fp, r3
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
     80c:	4653      	mov	r3, sl
     80e:	07db      	lsls	r3, r3, #31
     810:	d50c      	bpl.n	82c <spi_init+0x94>
		return SYSTEM_PINMUX_GPIO;
	}

	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
     812:	0840      	lsrs	r0, r0, #1
     814:	1809      	adds	r1, r1, r0
     816:	3130      	adds	r1, #48	; 0x30
     818:	780b      	ldrb	r3, [r1, #0]
     81a:	b2db      	uxtb	r3, r3

	if (pin_index & 1) {
     81c:	07d0      	lsls	r0, r2, #31
     81e:	d502      	bpl.n	826 <spi_init+0x8e>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
     820:	091b      	lsrs	r3, r3, #4
     822:	469b      	mov	fp, r3
     824:	e002      	b.n	82c <spi_init+0x94>
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
     826:	220f      	movs	r2, #15
     828:	4013      	ands	r3, r2
     82a:	469b      	mov	fp, r3

		if (current_pinmux == PINMUX_UNUSED) {
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
     82c:	45dc      	cmp	ip, fp
     82e:	d003      	beq.n	838 <spi_init+0xa0>
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
			module->hw = NULL;
     830:	2300      	movs	r3, #0
     832:	603b      	str	r3, [r7, #0]
			return STATUS_ERR_DENIED;
     834:	201c      	movs	r0, #28
     836:	e0ea      	b.n	a0e <spi_init+0x276>
     838:	3601      	adds	r6, #1
		config->pinmux_pad0, config->pinmux_pad1,
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     83a:	2e04      	cmp	r6, #4
     83c:	d1c7      	bne.n	7ce <spi_init+0x36>
	}

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
     83e:	2013      	movs	r0, #19
     840:	4b78      	ldr	r3, [pc, #480]	; (a24 <spi_init+0x28c>)
     842:	4798      	blx	r3
     844:	1c01      	adds	r1, r0, #0
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
     846:	7823      	ldrb	r3, [r4, #0]
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
     848:	2600      	movs	r6, #0
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
     84a:	2b01      	cmp	r3, #1
     84c:	d111      	bne.n	872 <spi_init+0xda>
		enum status_code error_code = _sercom_get_sync_baud_val(
     84e:	69a0      	ldr	r0, [r4, #24]
     850:	aa02      	add	r2, sp, #8
     852:	4b75      	ldr	r3, [pc, #468]	; (a28 <spi_init+0x290>)
     854:	4798      	blx	r3
     856:	1c03      	adds	r3, r0, #0
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
     858:	2017      	movs	r0, #23
	if (config->mode == SPI_MODE_MASTER) {
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
     85a:	2b00      	cmp	r3, #0
     85c:	d000      	beq.n	860 <spi_init+0xc8>
     85e:	e0d6      	b.n	a0e <spi_init+0x276>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
     860:	7b2b      	ldrb	r3, [r5, #12]
     862:	b2db      	uxtb	r3, r3
     864:	aa02      	add	r2, sp, #8
     866:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
     868:	201c      	movs	r0, #28
		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
     86a:	429a      	cmp	r2, r3
     86c:	d000      	beq.n	870 <spi_init+0xd8>
     86e:	e0ce      	b.n	a0e <spi_init+0x276>
			return STATUS_ERR_DENIED;
		}

		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
     870:	260c      	movs	r6, #12
		}
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x2);
	}
#  endif
	/* Set data order */
	ctrla |= config->data_order;
     872:	68a2      	ldr	r2, [r4, #8]
     874:	6861      	ldr	r1, [r4, #4]
     876:	430a      	orrs	r2, r1

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
     878:	68e3      	ldr	r3, [r4, #12]
     87a:	431a      	orrs	r2, r3

	/* Set MUX setting */
	ctrla |= config->mux_setting;
     87c:	4332      	orrs	r2, r6

	/* Set SPI character size */
	ctrlb |= config->character_size;
     87e:	7c23      	ldrb	r3, [r4, #16]

	if (config->run_in_standby) {
     880:	7c61      	ldrb	r1, [r4, #17]
     882:	2900      	cmp	r1, #0
     884:	d001      	beq.n	88a <spi_init+0xf2>
		/* Enable in sleep mode */
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
     886:	2180      	movs	r1, #128	; 0x80
     888:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
     88a:	7ca1      	ldrb	r1, [r4, #18]
     88c:	2900      	cmp	r1, #0
     88e:	d002      	beq.n	896 <spi_init+0xfe>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
     890:	2180      	movs	r1, #128	; 0x80
     892:	0289      	lsls	r1, r1, #10
     894:	430b      	orrs	r3, r1
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
     896:	7ce1      	ldrb	r1, [r4, #19]
     898:	2900      	cmp	r1, #0
     89a:	d002      	beq.n	8a2 <spi_init+0x10a>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
     89c:	2180      	movs	r1, #128	; 0x80
     89e:	0089      	lsls	r1, r1, #2
     8a0:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
     8a2:	7d21      	ldrb	r1, [r4, #20]
     8a4:	2900      	cmp	r1, #0
     8a6:	d002      	beq.n	8ae <spi_init+0x116>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
     8a8:	2180      	movs	r1, #128	; 0x80
     8aa:	0189      	lsls	r1, r1, #6
     8ac:	430b      	orrs	r3, r1
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
     8ae:	6829      	ldr	r1, [r5, #0]
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
	}
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;
     8b0:	2002      	movs	r0, #2
     8b2:	4302      	orrs	r2, r0

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
     8b4:	428a      	cmp	r2, r1
     8b6:	d108      	bne.n	8ca <spi_init+0x132>
			spi_module->CTRLB.reg == ctrlb) {
     8b8:	686a      	ldr	r2, [r5, #4]
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
     8ba:	429a      	cmp	r2, r3
     8bc:	d105      	bne.n	8ca <spi_init+0x132>
			spi_module->CTRLB.reg == ctrlb) {
		module->mode           = config->mode;
     8be:	7823      	ldrb	r3, [r4, #0]
     8c0:	717b      	strb	r3, [r7, #5]
		module->character_size = config->character_size;
     8c2:	7c23      	ldrb	r3, [r4, #16]
     8c4:	71bb      	strb	r3, [r7, #6]
		return STATUS_OK;
     8c6:	2000      	movs	r0, #0
     8c8:	e0a1      	b.n	a0e <spi_init+0x276>
	}

	/* Not same config, wipe module pointer and return */
	module->hw = NULL;
     8ca:	2300      	movs	r3, #0
     8cc:	603b      	str	r3, [r7, #0]

	return STATUS_ERR_DENIED;
     8ce:	201c      	movs	r0, #28
     8d0:	e09d      	b.n	a0e <spi_init+0x276>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     8d2:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
     8d4:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     8d6:	07d9      	lsls	r1, r3, #31
     8d8:	d500      	bpl.n	8dc <spi_init+0x144>
     8da:	e098      	b.n	a0e <spi_init+0x276>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     8dc:	1c28      	adds	r0, r5, #0
     8de:	4b53      	ldr	r3, [pc, #332]	; (a2c <spi_init+0x294>)
     8e0:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     8e2:	4b53      	ldr	r3, [pc, #332]	; (a30 <spi_init+0x298>)
     8e4:	6a19      	ldr	r1, [r3, #32]
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     8e6:	1c82      	adds	r2, r0, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     8e8:	2601      	movs	r6, #1
     8ea:	4096      	lsls	r6, r2
     8ec:	1c32      	adds	r2, r6, #0
     8ee:	430a      	orrs	r2, r1
     8f0:	621a      	str	r2, [r3, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     8f2:	a907      	add	r1, sp, #28
     8f4:	2624      	movs	r6, #36	; 0x24
     8f6:	5da3      	ldrb	r3, [r4, r6]
     8f8:	700b      	strb	r3, [r1, #0]
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     8fa:	3014      	adds	r0, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     8fc:	b2c0      	uxtb	r0, r0
     8fe:	4680      	mov	r8, r0
     900:	4b4c      	ldr	r3, [pc, #304]	; (a34 <spi_init+0x29c>)
     902:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     904:	4640      	mov	r0, r8
     906:	4b4c      	ldr	r3, [pc, #304]	; (a38 <spi_init+0x2a0>)
     908:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     90a:	5da0      	ldrb	r0, [r4, r6]
     90c:	2100      	movs	r1, #0
     90e:	4b4b      	ldr	r3, [pc, #300]	; (a3c <spi_init+0x2a4>)
     910:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
     912:	7823      	ldrb	r3, [r4, #0]
     914:	2b01      	cmp	r3, #1
     916:	d103      	bne.n	920 <spi_init+0x188>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
     918:	682a      	ldr	r2, [r5, #0]
     91a:	230c      	movs	r3, #12
     91c:	4313      	orrs	r3, r2
     91e:	602b      	str	r3, [r5, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     920:	683e      	ldr	r6, [r7, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     922:	ab02      	add	r3, sp, #8
     924:	2280      	movs	r2, #128	; 0x80
     926:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     928:	2200      	movs	r2, #0
     92a:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     92c:	2101      	movs	r1, #1
     92e:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
     930:	70da      	strb	r2, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
     932:	7823      	ldrb	r3, [r4, #0]
     934:	2b00      	cmp	r3, #0
     936:	d101      	bne.n	93c <spi_init+0x1a4>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     938:	ab02      	add	r3, sp, #8
     93a:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
     93c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
     93e:	9203      	str	r2, [sp, #12]
     940:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
     942:	9304      	str	r3, [sp, #16]
     944:	6b20      	ldr	r0, [r4, #48]	; 0x30
     946:	9005      	str	r0, [sp, #20]
     948:	6b61      	ldr	r1, [r4, #52]	; 0x34
     94a:	9106      	str	r1, [sp, #24]
     94c:	2500      	movs	r5, #0
     94e:	b2e9      	uxtb	r1, r5
     950:	00ab      	lsls	r3, r5, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
     952:	aa03      	add	r2, sp, #12
     954:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
     956:	2800      	cmp	r0, #0
     958:	d102      	bne.n	960 <spi_init+0x1c8>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     95a:	1c30      	adds	r0, r6, #0
     95c:	4a2f      	ldr	r2, [pc, #188]	; (a1c <spi_init+0x284>)
     95e:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
     960:	1c43      	adds	r3, r0, #1
     962:	d006      	beq.n	972 <spi_init+0x1da>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     964:	4669      	mov	r1, sp
     966:	7208      	strb	r0, [r1, #8]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     968:	0c00      	lsrs	r0, r0, #16
     96a:	b2c0      	uxtb	r0, r0
     96c:	a902      	add	r1, sp, #8
     96e:	4a34      	ldr	r2, [pc, #208]	; (a40 <spi_init+0x2a8>)
     970:	4790      	blx	r2
     972:	3501      	adds	r5, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     974:	2d04      	cmp	r5, #4
     976:	d1ea      	bne.n	94e <spi_init+0x1b6>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
     978:	7823      	ldrb	r3, [r4, #0]
     97a:	717b      	strb	r3, [r7, #5]
	module->character_size   = config->character_size;
     97c:	7c23      	ldrb	r3, [r4, #16]
     97e:	71bb      	strb	r3, [r7, #6]
	module->receiver_enabled = config->receiver_enable;
     980:	7ca3      	ldrb	r3, [r4, #18]
     982:	71fb      	strb	r3, [r7, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
     984:	7d23      	ldrb	r3, [r4, #20]
     986:	723b      	strb	r3, [r7, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
     988:	2200      	movs	r2, #0
     98a:	466b      	mov	r3, sp
     98c:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
     98e:	7823      	ldrb	r3, [r4, #0]
     990:	2b01      	cmp	r3, #1
     992:	d114      	bne.n	9be <spi_init+0x226>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     994:	6838      	ldr	r0, [r7, #0]
     996:	4b25      	ldr	r3, [pc, #148]	; (a2c <spi_init+0x294>)
     998:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     99a:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
     99c:	b2c0      	uxtb	r0, r0
     99e:	4b21      	ldr	r3, [pc, #132]	; (a24 <spi_init+0x28c>)
     9a0:	4798      	blx	r3
     9a2:	1c01      	adds	r1, r0, #0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
     9a4:	69a0      	ldr	r0, [r4, #24]
     9a6:	466a      	mov	r2, sp
     9a8:	3206      	adds	r2, #6
     9aa:	4b1f      	ldr	r3, [pc, #124]	; (a28 <spi_init+0x290>)
     9ac:	4798      	blx	r3
     9ae:	1c03      	adds	r3, r0, #0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
     9b0:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
     9b2:	2b00      	cmp	r3, #0
     9b4:	d12b      	bne.n	a0e <spi_init+0x276>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
     9b6:	466b      	mov	r3, sp
     9b8:	3306      	adds	r3, #6
     9ba:	781b      	ldrb	r3, [r3, #0]
     9bc:	7333      	strb	r3, [r6, #12]
# endif
	/* Set data order */
	ctrla |= config->data_order;

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
     9be:	68a2      	ldr	r2, [r4, #8]
     9c0:	6863      	ldr	r3, [r4, #4]
     9c2:	431a      	orrs	r2, r3

	/* Set MUX setting */
	ctrla |= config->mux_setting;
     9c4:	68e0      	ldr	r0, [r4, #12]
     9c6:	4302      	orrs	r2, r0

	/* Set SPI character size */
	ctrlb |= config->character_size;
     9c8:	7c23      	ldrb	r3, [r4, #16]

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     9ca:	7c61      	ldrb	r1, [r4, #17]
     9cc:	2900      	cmp	r1, #0
     9ce:	d103      	bne.n	9d8 <spi_init+0x240>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     9d0:	491c      	ldr	r1, [pc, #112]	; (a44 <spi_init+0x2ac>)
     9d2:	7889      	ldrb	r1, [r1, #2]
     9d4:	0788      	lsls	r0, r1, #30
     9d6:	d501      	bpl.n	9dc <spi_init+0x244>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
     9d8:	2180      	movs	r1, #128	; 0x80
     9da:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
     9dc:	7ca1      	ldrb	r1, [r4, #18]
     9de:	2900      	cmp	r1, #0
     9e0:	d002      	beq.n	9e8 <spi_init+0x250>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
     9e2:	2180      	movs	r1, #128	; 0x80
     9e4:	0289      	lsls	r1, r1, #10
     9e6:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
     9e8:	7ce1      	ldrb	r1, [r4, #19]
     9ea:	2900      	cmp	r1, #0
     9ec:	d002      	beq.n	9f4 <spi_init+0x25c>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
     9ee:	2180      	movs	r1, #128	; 0x80
     9f0:	0089      	lsls	r1, r1, #2
     9f2:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
     9f4:	7d21      	ldrb	r1, [r4, #20]
     9f6:	2900      	cmp	r1, #0
     9f8:	d002      	beq.n	a00 <spi_init+0x268>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
     9fa:	2180      	movs	r1, #128	; 0x80
     9fc:	0189      	lsls	r1, r1, #6
     9fe:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
     a00:	6831      	ldr	r1, [r6, #0]
     a02:	430a      	orrs	r2, r1
     a04:	6032      	str	r2, [r6, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
     a06:	6872      	ldr	r2, [r6, #4]
     a08:	4313      	orrs	r3, r2
     a0a:	6073      	str	r3, [r6, #4]

	return STATUS_OK;
     a0c:	2000      	movs	r0, #0
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
     a0e:	b009      	add	sp, #36	; 0x24
     a10:	bc3c      	pop	{r2, r3, r4, r5}
     a12:	4690      	mov	r8, r2
     a14:	4699      	mov	r9, r3
     a16:	46a2      	mov	sl, r4
     a18:	46ab      	mov	fp, r5
     a1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     a1c:	00000595 	.word	0x00000595
     a20:	41004400 	.word	0x41004400
     a24:	00001259 	.word	0x00001259
     a28:	0000051d 	.word	0x0000051d
     a2c:	0000071d 	.word	0x0000071d
     a30:	40000400 	.word	0x40000400
     a34:	0000123d 	.word	0x0000123d
     a38:	000011b1 	.word	0x000011b1
     a3c:	00000545 	.word	0x00000545
     a40:	00001319 	.word	0x00001319
     a44:	41002000 	.word	0x41002000

00000a48 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
     a48:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
     a4a:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
     a4c:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
     a4e:	2c01      	cmp	r4, #1
     a50:	d16c      	bne.n	b2c <spi_select_slave+0xe4>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
     a52:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     a54:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
     a56:	2c00      	cmp	r4, #0
     a58:	d168      	bne.n	b2c <spi_select_slave+0xe4>
#  endif
	{
		if (select) {
     a5a:	2a00      	cmp	r2, #0
     a5c:	d057      	beq.n	b0e <spi_select_slave+0xc6>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
     a5e:	784b      	ldrb	r3, [r1, #1]
     a60:	2b00      	cmp	r3, #0
     a62:	d044      	beq.n	aee <spi_select_slave+0xa6>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     a64:	6802      	ldr	r2, [r0, #0]
     a66:	7e13      	ldrb	r3, [r2, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
     a68:	07dc      	lsls	r4, r3, #31
     a6a:	d40f      	bmi.n	a8c <spi_select_slave+0x44>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
     a6c:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     a6e:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     a70:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     a72:	2900      	cmp	r1, #0
     a74:	d103      	bne.n	a7e <spi_select_slave+0x36>
		return &(ports[port_index]->Group[group_index]);
     a76:	095a      	lsrs	r2, r3, #5
     a78:	01d2      	lsls	r2, r2, #7
     a7a:	492d      	ldr	r1, [pc, #180]	; (b30 <spi_select_slave+0xe8>)
     a7c:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     a7e:	211f      	movs	r1, #31
     a80:	400b      	ands	r3, r1
     a82:	2101      	movs	r1, #1
     a84:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     a86:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
     a88:	2305      	movs	r3, #5
     a8a:	e04f      	b.n	b2c <spi_select_slave+0xe4>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
     a8c:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     a8e:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     a90:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     a92:	2c00      	cmp	r4, #0
     a94:	d103      	bne.n	a9e <spi_select_slave+0x56>
		return &(ports[port_index]->Group[group_index]);
     a96:	095a      	lsrs	r2, r3, #5
     a98:	01d2      	lsls	r2, r2, #7
     a9a:	4c25      	ldr	r4, [pc, #148]	; (b30 <spi_select_slave+0xe8>)
     a9c:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     a9e:	241f      	movs	r4, #31
     aa0:	4023      	ands	r3, r4
     aa2:	2401      	movs	r4, #1
     aa4:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     aa6:	6154      	str	r4, [r2, #20]

				/* Write address to slave */
				spi_write(module, slave->address);
     aa8:	7889      	ldrb	r1, [r1, #2]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     aaa:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     aac:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
     aae:	07d4      	lsls	r4, r2, #31
     ab0:	d500      	bpl.n	ab4 <spi_select_slave+0x6c>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     ab2:	6299      	str	r1, [r3, #40]	; 0x28

				if (!(module->receiver_enabled)) {
     ab4:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     ab6:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
     ab8:	2a00      	cmp	r2, #0
     aba:	d137      	bne.n	b2c <spi_select_slave+0xe4>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     abc:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     abe:	2104      	movs	r1, #4
     ac0:	7e13      	ldrb	r3, [r2, #24]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
     ac2:	420b      	tst	r3, r1
     ac4:	d0fc      	beq.n	ac0 <spi_select_slave+0x78>
     ac6:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     ac8:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
     aca:	074c      	lsls	r4, r1, #29
     acc:	d52e      	bpl.n	b2c <spi_select_slave+0xe4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     ace:	8b53      	ldrh	r3, [r2, #26]
     ad0:	0759      	lsls	r1, r3, #29
     ad2:	d503      	bpl.n	adc <spi_select_slave+0x94>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
     ad4:	8b51      	ldrh	r1, [r2, #26]
     ad6:	2304      	movs	r3, #4
     ad8:	430b      	orrs	r3, r1
     ada:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     adc:	7983      	ldrb	r3, [r0, #6]
     ade:	2b01      	cmp	r3, #1
     ae0:	d102      	bne.n	ae8 <spi_select_slave+0xa0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     ae2:	6a93      	ldr	r3, [r2, #40]	; 0x28
     ae4:	2300      	movs	r3, #0
     ae6:	e021      	b.n	b2c <spi_select_slave+0xe4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     ae8:	6a93      	ldr	r3, [r2, #40]	; 0x28
     aea:	2300      	movs	r3, #0
     aec:	e01e      	b.n	b2c <spi_select_slave+0xe4>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
     aee:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     af0:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     af2:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     af4:	2900      	cmp	r1, #0
     af6:	d103      	bne.n	b00 <spi_select_slave+0xb8>
		return &(ports[port_index]->Group[group_index]);
     af8:	095a      	lsrs	r2, r3, #5
     afa:	01d2      	lsls	r2, r2, #7
     afc:	4c0c      	ldr	r4, [pc, #48]	; (b30 <spi_select_slave+0xe8>)
     afe:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     b00:	211f      	movs	r1, #31
     b02:	400b      	ands	r3, r1
     b04:	2101      	movs	r1, #1
     b06:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     b08:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     b0a:	2300      	movs	r3, #0
     b0c:	e00e      	b.n	b2c <spi_select_slave+0xe4>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
     b0e:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     b10:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     b12:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     b14:	2900      	cmp	r1, #0
     b16:	d103      	bne.n	b20 <spi_select_slave+0xd8>
		return &(ports[port_index]->Group[group_index]);
     b18:	095a      	lsrs	r2, r3, #5
     b1a:	01d2      	lsls	r2, r2, #7
     b1c:	4904      	ldr	r1, [pc, #16]	; (b30 <spi_select_slave+0xe8>)
     b1e:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     b20:	211f      	movs	r1, #31
     b22:	400b      	ands	r3, r1
     b24:	2101      	movs	r1, #1
     b26:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     b28:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
     b2a:	2300      	movs	r3, #0
}
     b2c:	1c18      	adds	r0, r3, #0
     b2e:	bd10      	pop	{r4, pc}
     b30:	41004400 	.word	0x41004400

00000b34 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
     b34:	b508      	push	{r3, lr}
	switch (clock_source) {
     b36:	2808      	cmp	r0, #8
     b38:	d834      	bhi.n	ba4 <system_clock_source_get_hz+0x70>
     b3a:	0080      	lsls	r0, r0, #2
     b3c:	4b1b      	ldr	r3, [pc, #108]	; (bac <system_clock_source_get_hz+0x78>)
     b3e:	581b      	ldr	r3, [r3, r0]
     b40:	469f      	mov	pc, r3

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
     b42:	2080      	movs	r0, #128	; 0x80
     b44:	0200      	lsls	r0, r0, #8
     b46:	e030      	b.n	baa <system_clock_source_get_hz+0x76>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
     b48:	4b19      	ldr	r3, [pc, #100]	; (bb0 <system_clock_source_get_hz+0x7c>)
     b4a:	6918      	ldr	r0, [r3, #16]
     b4c:	e02d      	b.n	baa <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
     b4e:	4b19      	ldr	r3, [pc, #100]	; (bb4 <system_clock_source_get_hz+0x80>)
     b50:	6a18      	ldr	r0, [r3, #32]
     b52:	0580      	lsls	r0, r0, #22
     b54:	0f80      	lsrs	r0, r0, #30
     b56:	4b18      	ldr	r3, [pc, #96]	; (bb8 <system_clock_source_get_hz+0x84>)
     b58:	40c3      	lsrs	r3, r0
     b5a:	1c18      	adds	r0, r3, #0
     b5c:	e025      	b.n	baa <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
     b5e:	4b14      	ldr	r3, [pc, #80]	; (bb0 <system_clock_source_get_hz+0x7c>)
     b60:	6958      	ldr	r0, [r3, #20]
     b62:	e022      	b.n	baa <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
     b64:	4b12      	ldr	r3, [pc, #72]	; (bb0 <system_clock_source_get_hz+0x7c>)
     b66:	681b      	ldr	r3, [r3, #0]
     b68:	2002      	movs	r0, #2
     b6a:	4018      	ands	r0, r3
     b6c:	d01d      	beq.n	baa <system_clock_source_get_hz+0x76>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     b6e:	4911      	ldr	r1, [pc, #68]	; (bb4 <system_clock_source_get_hz+0x80>)
     b70:	2210      	movs	r2, #16
     b72:	68cb      	ldr	r3, [r1, #12]
     b74:	421a      	tst	r2, r3
     b76:	d0fc      	beq.n	b72 <system_clock_source_get_hz+0x3e>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
     b78:	4b0d      	ldr	r3, [pc, #52]	; (bb0 <system_clock_source_get_hz+0x7c>)
     b7a:	681b      	ldr	r3, [r3, #0]
     b7c:	075a      	lsls	r2, r3, #29
     b7e:	d513      	bpl.n	ba8 <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
     b80:	2000      	movs	r0, #0
     b82:	4b0e      	ldr	r3, [pc, #56]	; (bbc <system_clock_source_get_hz+0x88>)
     b84:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
     b86:	4b0a      	ldr	r3, [pc, #40]	; (bb0 <system_clock_source_get_hz+0x7c>)
     b88:	689b      	ldr	r3, [r3, #8]
     b8a:	041b      	lsls	r3, r3, #16
     b8c:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
     b8e:	4358      	muls	r0, r3
     b90:	e00b      	b.n	baa <system_clock_source_get_hz+0x76>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
     b92:	2350      	movs	r3, #80	; 0x50
     b94:	4a07      	ldr	r2, [pc, #28]	; (bb4 <system_clock_source_get_hz+0x80>)
     b96:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
     b98:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
     b9a:	075a      	lsls	r2, r3, #29
     b9c:	d505      	bpl.n	baa <system_clock_source_get_hz+0x76>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
     b9e:	4b04      	ldr	r3, [pc, #16]	; (bb0 <system_clock_source_get_hz+0x7c>)
     ba0:	68d8      	ldr	r0, [r3, #12]
     ba2:	e002      	b.n	baa <system_clock_source_get_hz+0x76>
#endif

	default:
		return 0;
     ba4:	2000      	movs	r0, #0
     ba6:	e000      	b.n	baa <system_clock_source_get_hz+0x76>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
     ba8:	4805      	ldr	r0, [pc, #20]	; (bc0 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
     baa:	bd08      	pop	{r3, pc}
     bac:	00004c60 	.word	0x00004c60
     bb0:	200000b8 	.word	0x200000b8
     bb4:	40000800 	.word	0x40000800
     bb8:	007a1200 	.word	0x007a1200
     bbc:	00001259 	.word	0x00001259
     bc0:	02dc6c00 	.word	0x02dc6c00

00000bc4 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
     bc4:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
     bc6:	4b0c      	ldr	r3, [pc, #48]	; (bf8 <system_clock_source_osc8m_set_config+0x34>)
     bc8:	6a1c      	ldr	r4, [r3, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
     bca:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
     bcc:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
     bce:	7840      	ldrb	r0, [r0, #1]
     bd0:	2201      	movs	r2, #1
     bd2:	4010      	ands	r0, r2
     bd4:	0180      	lsls	r0, r0, #6
     bd6:	2640      	movs	r6, #64	; 0x40
     bd8:	43b4      	bics	r4, r6
     bda:	4304      	orrs	r4, r0
     bdc:	402a      	ands	r2, r5
     bde:	01d0      	lsls	r0, r2, #7
     be0:	2280      	movs	r2, #128	; 0x80
     be2:	4394      	bics	r4, r2
     be4:	1c22      	adds	r2, r4, #0
     be6:	4302      	orrs	r2, r0
     be8:	2003      	movs	r0, #3
     bea:	4001      	ands	r1, r0
     bec:	0209      	lsls	r1, r1, #8
     bee:	4803      	ldr	r0, [pc, #12]	; (bfc <system_clock_source_osc8m_set_config+0x38>)
     bf0:	4002      	ands	r2, r0
     bf2:	430a      	orrs	r2, r1
     bf4:	621a      	str	r2, [r3, #32]
}
     bf6:	bd70      	pop	{r4, r5, r6, pc}
     bf8:	40000800 	.word	0x40000800
     bfc:	fffffcff 	.word	0xfffffcff

00000c00 <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
     c00:	b5f0      	push	{r4, r5, r6, r7, lr}
     c02:	464f      	mov	r7, r9
     c04:	4646      	mov	r6, r8
     c06:	b4c0      	push	{r6, r7}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
     c08:	4a19      	ldr	r2, [pc, #100]	; (c70 <system_clock_source_osc32k_set_config+0x70>)
     c0a:	6994      	ldr	r4, [r2, #24]

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
     c0c:	7841      	ldrb	r1, [r0, #1]
     c0e:	468c      	mov	ip, r1
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
     c10:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
     c12:	7906      	ldrb	r6, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
     c14:	78c7      	ldrb	r7, [r0, #3]
	temp.bit.WRTLOCK  = config->write_once;
     c16:	7943      	ldrb	r3, [r0, #5]
     c18:	4699      	mov	r9, r3

	SYSCTRL->OSC32K  = temp;
     c1a:	7880      	ldrb	r0, [r0, #2]
     c1c:	2301      	movs	r3, #1
     c1e:	4018      	ands	r0, r3
     c20:	0080      	lsls	r0, r0, #2
     c22:	2104      	movs	r1, #4
     c24:	438c      	bics	r4, r1
     c26:	4304      	orrs	r4, r0
     c28:	4660      	mov	r0, ip
     c2a:	4018      	ands	r0, r3
     c2c:	00c0      	lsls	r0, r0, #3
     c2e:	2108      	movs	r1, #8
     c30:	438c      	bics	r4, r1
     c32:	4304      	orrs	r4, r0
     c34:	1c18      	adds	r0, r3, #0
     c36:	4038      	ands	r0, r7
     c38:	0180      	lsls	r0, r0, #6
     c3a:	2740      	movs	r7, #64	; 0x40
     c3c:	43bc      	bics	r4, r7
     c3e:	4304      	orrs	r4, r0
     c40:	1c18      	adds	r0, r3, #0
     c42:	4030      	ands	r0, r6
     c44:	01c0      	lsls	r0, r0, #7
     c46:	2680      	movs	r6, #128	; 0x80
     c48:	43b4      	bics	r4, r6
     c4a:	4304      	orrs	r4, r0
     c4c:	2007      	movs	r0, #7
     c4e:	4028      	ands	r0, r5
     c50:	0200      	lsls	r0, r0, #8
     c52:	4d08      	ldr	r5, [pc, #32]	; (c74 <system_clock_source_osc32k_set_config+0x74>)
     c54:	402c      	ands	r4, r5
     c56:	4304      	orrs	r4, r0
     c58:	4649      	mov	r1, r9
     c5a:	400b      	ands	r3, r1
     c5c:	0319      	lsls	r1, r3, #12
     c5e:	4806      	ldr	r0, [pc, #24]	; (c78 <system_clock_source_osc32k_set_config+0x78>)
     c60:	1c23      	adds	r3, r4, #0
     c62:	4003      	ands	r3, r0
     c64:	430b      	orrs	r3, r1
     c66:	6193      	str	r3, [r2, #24]
}
     c68:	bc0c      	pop	{r2, r3}
     c6a:	4690      	mov	r8, r2
     c6c:	4699      	mov	r9, r3
     c6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     c70:	40000800 	.word	0x40000800
     c74:	fffff8ff 	.word	0xfffff8ff
     c78:	ffffefff 	.word	0xffffefff

00000c7c <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
     c7c:	b5f0      	push	{r4, r5, r6, r7, lr}
     c7e:	465f      	mov	r7, fp
     c80:	4656      	mov	r6, sl
     c82:	464d      	mov	r5, r9
     c84:	4644      	mov	r4, r8
     c86:	b4f0      	push	{r4, r5, r6, r7}
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
     c88:	4a25      	ldr	r2, [pc, #148]	; (d20 <system_clock_source_xosc32k_set_config+0xa4>)
     c8a:	8a94      	ldrh	r4, [r2, #20]

	temp.bit.STARTUP = config->startup_time;
     c8c:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
     c8e:	7803      	ldrb	r3, [r0, #0]
     c90:	4259      	negs	r1, r3
     c92:	4159      	adcs	r1, r3
     c94:	468a      	mov	sl, r1
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AAMPEN = config->auto_gain_control;
     c96:	7883      	ldrb	r3, [r0, #2]
     c98:	469c      	mov	ip, r3
	temp.bit.EN1K = config->enable_1khz_output;
     c9a:	78c1      	ldrb	r1, [r0, #3]
     c9c:	4688      	mov	r8, r1
	temp.bit.EN32K = config->enable_32khz_output;
     c9e:	7903      	ldrb	r3, [r0, #4]
     ca0:	4699      	mov	r9, r3

	temp.bit.ONDEMAND = config->on_demand;
     ca2:	7b46      	ldrb	r6, [r0, #13]
	temp.bit.RUNSTDBY = config->run_in_standby;
     ca4:	7b07      	ldrb	r7, [r0, #12]
	temp.bit.WRTLOCK  = config->write_once;
     ca6:	7b81      	ldrb	r1, [r0, #14]
     ca8:	468b      	mov	fp, r1

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
     caa:	6880      	ldr	r0, [r0, #8]
     cac:	4b1d      	ldr	r3, [pc, #116]	; (d24 <system_clock_source_xosc32k_set_config+0xa8>)
     cae:	6158      	str	r0, [r3, #20]

	SYSCTRL->XOSC32K = temp;
     cb0:	2301      	movs	r3, #1
     cb2:	4651      	mov	r1, sl
     cb4:	0088      	lsls	r0, r1, #2
     cb6:	2104      	movs	r1, #4
     cb8:	438c      	bics	r4, r1
     cba:	4304      	orrs	r4, r0
     cbc:	4648      	mov	r0, r9
     cbe:	4018      	ands	r0, r3
     cc0:	00c0      	lsls	r0, r0, #3
     cc2:	2108      	movs	r1, #8
     cc4:	438c      	bics	r4, r1
     cc6:	4304      	orrs	r4, r0
     cc8:	4640      	mov	r0, r8
     cca:	4018      	ands	r0, r3
     ccc:	0100      	lsls	r0, r0, #4
     cce:	2110      	movs	r1, #16
     cd0:	438c      	bics	r4, r1
     cd2:	4304      	orrs	r4, r0
     cd4:	4660      	mov	r0, ip
     cd6:	4018      	ands	r0, r3
     cd8:	0140      	lsls	r0, r0, #5
     cda:	2120      	movs	r1, #32
     cdc:	438c      	bics	r4, r1
     cde:	4304      	orrs	r4, r0
     ce0:	1c18      	adds	r0, r3, #0
     ce2:	4038      	ands	r0, r7
     ce4:	0180      	lsls	r0, r0, #6
     ce6:	2740      	movs	r7, #64	; 0x40
     ce8:	43bc      	bics	r4, r7
     cea:	4304      	orrs	r4, r0
     cec:	1c18      	adds	r0, r3, #0
     cee:	4030      	ands	r0, r6
     cf0:	01c0      	lsls	r0, r0, #7
     cf2:	2680      	movs	r6, #128	; 0x80
     cf4:	43b4      	bics	r4, r6
     cf6:	4304      	orrs	r4, r0
     cf8:	2007      	movs	r0, #7
     cfa:	4028      	ands	r0, r5
     cfc:	0200      	lsls	r0, r0, #8
     cfe:	4d0a      	ldr	r5, [pc, #40]	; (d28 <system_clock_source_xosc32k_set_config+0xac>)
     d00:	402c      	ands	r4, r5
     d02:	4304      	orrs	r4, r0
     d04:	4659      	mov	r1, fp
     d06:	400b      	ands	r3, r1
     d08:	0319      	lsls	r1, r3, #12
     d0a:	4808      	ldr	r0, [pc, #32]	; (d2c <system_clock_source_xosc32k_set_config+0xb0>)
     d0c:	1c23      	adds	r3, r4, #0
     d0e:	4003      	ands	r3, r0
     d10:	430b      	orrs	r3, r1
     d12:	8293      	strh	r3, [r2, #20]
}
     d14:	bc3c      	pop	{r2, r3, r4, r5}
     d16:	4690      	mov	r8, r2
     d18:	4699      	mov	r9, r3
     d1a:	46a2      	mov	sl, r4
     d1c:	46ab      	mov	fp, r5
     d1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     d20:	40000800 	.word	0x40000800
     d24:	200000b8 	.word	0x200000b8
     d28:	fffff8ff 	.word	0xfffff8ff
     d2c:	ffffefff 	.word	0xffffefff

00000d30 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
     d30:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
     d32:	7a02      	ldrb	r2, [r0, #8]
     d34:	0692      	lsls	r2, r2, #26
     d36:	0c12      	lsrs	r2, r2, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
     d38:	8943      	ldrh	r3, [r0, #10]
     d3a:	059b      	lsls	r3, r3, #22
     d3c:	0d9b      	lsrs	r3, r3, #22
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
     d3e:	431a      	orrs	r2, r3
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
     d40:	4b15      	ldr	r3, [pc, #84]	; (d98 <system_clock_source_dfll_set_config+0x68>)
     d42:	605a      	str	r2, [r3, #4]
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
     d44:	8881      	ldrh	r1, [r0, #4]
     d46:	8842      	ldrh	r2, [r0, #2]
     d48:	4311      	orrs	r1, r2
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
     d4a:	79c4      	ldrb	r4, [r0, #7]
     d4c:	7982      	ldrb	r2, [r0, #6]
     d4e:	4322      	orrs	r2, r4
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
     d50:	430a      	orrs	r2, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
     d52:	7841      	ldrb	r1, [r0, #1]
     d54:	01c9      	lsls	r1, r1, #7

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
     d56:	430a      	orrs	r2, r1
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
     d58:	601a      	str	r2, [r3, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
     d5a:	7803      	ldrb	r3, [r0, #0]
     d5c:	2b04      	cmp	r3, #4
     d5e:	d10f      	bne.n	d80 <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
     d60:	7b02      	ldrb	r2, [r0, #12]
     d62:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
     d64:	8a03      	ldrh	r3, [r0, #16]
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
     d66:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
     d68:	89c3      	ldrh	r3, [r0, #14]
     d6a:	041b      	lsls	r3, r3, #16
     d6c:	490b      	ldr	r1, [pc, #44]	; (d9c <system_clock_source_dfll_set_config+0x6c>)
     d6e:	400b      	ands	r3, r1
     d70:	431a      	orrs	r2, r3
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
     d72:	4b09      	ldr	r3, [pc, #36]	; (d98 <system_clock_source_dfll_set_config+0x68>)
     d74:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
     d76:	6819      	ldr	r1, [r3, #0]
     d78:	2204      	movs	r2, #4
     d7a:	430a      	orrs	r2, r1
     d7c:	601a      	str	r2, [r3, #0]
     d7e:	e009      	b.n	d94 <system_clock_source_dfll_set_config+0x64>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
     d80:	2b20      	cmp	r3, #32
     d82:	d107      	bne.n	d94 <system_clock_source_dfll_set_config+0x64>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
     d84:	8a02      	ldrh	r2, [r0, #16]
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
     d86:	4b04      	ldr	r3, [pc, #16]	; (d98 <system_clock_source_dfll_set_config+0x68>)
     d88:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
     d8a:	6819      	ldr	r1, [r3, #0]
     d8c:	2284      	movs	r2, #132	; 0x84
     d8e:	00d2      	lsls	r2, r2, #3
     d90:	430a      	orrs	r2, r1
     d92:	601a      	str	r2, [r3, #0]
				SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
     d94:	bd10      	pop	{r4, pc}
     d96:	46c0      	nop			; (mov r8, r8)
     d98:	200000b8 	.word	0x200000b8
     d9c:	03ff0000 	.word	0x03ff0000

00000da0 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
     da0:	2808      	cmp	r0, #8
     da2:	d843      	bhi.n	e2c <system_clock_source_enable+0x8c>
     da4:	0080      	lsls	r0, r0, #2
     da6:	4b22      	ldr	r3, [pc, #136]	; (e30 <system_clock_source_enable+0x90>)
     da8:	581b      	ldr	r3, [r3, r0]
     daa:	469f      	mov	pc, r3
		break;
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
     dac:	2000      	movs	r0, #0
     dae:	e03e      	b.n	e2e <system_clock_source_enable+0x8e>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
     db0:	4b20      	ldr	r3, [pc, #128]	; (e34 <system_clock_source_enable+0x94>)
     db2:	6a19      	ldr	r1, [r3, #32]
     db4:	2202      	movs	r2, #2
     db6:	430a      	orrs	r2, r1
     db8:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
     dba:	2000      	movs	r0, #0
     dbc:	e037      	b.n	e2e <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
     dbe:	4b1d      	ldr	r3, [pc, #116]	; (e34 <system_clock_source_enable+0x94>)
     dc0:	6999      	ldr	r1, [r3, #24]
     dc2:	2202      	movs	r2, #2
     dc4:	430a      	orrs	r2, r1
     dc6:	619a      	str	r2, [r3, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
     dc8:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
     dca:	e030      	b.n	e2e <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
     dcc:	4b19      	ldr	r3, [pc, #100]	; (e34 <system_clock_source_enable+0x94>)
     dce:	8a19      	ldrh	r1, [r3, #16]
     dd0:	2202      	movs	r2, #2
     dd2:	430a      	orrs	r2, r1
     dd4:	821a      	strh	r2, [r3, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
     dd6:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
     dd8:	e029      	b.n	e2e <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
     dda:	4b16      	ldr	r3, [pc, #88]	; (e34 <system_clock_source_enable+0x94>)
     ddc:	8a99      	ldrh	r1, [r3, #20]
     dde:	2202      	movs	r2, #2
     de0:	430a      	orrs	r2, r1
     de2:	829a      	strh	r2, [r3, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
     de4:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
     de6:	e022      	b.n	e2e <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
     de8:	4b13      	ldr	r3, [pc, #76]	; (e38 <system_clock_source_enable+0x98>)
     dea:	6819      	ldr	r1, [r3, #0]
     dec:	2202      	movs	r2, #2
     dee:	430a      	orrs	r2, r1
     df0:	601a      	str	r2, [r3, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
     df2:	681a      	ldr	r2, [r3, #0]
     df4:	4b11      	ldr	r3, [pc, #68]	; (e3c <system_clock_source_enable+0x9c>)
     df6:	401a      	ands	r2, r3
     df8:	4b0e      	ldr	r3, [pc, #56]	; (e34 <system_clock_source_enable+0x94>)
     dfa:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     dfc:	1c19      	adds	r1, r3, #0
     dfe:	2210      	movs	r2, #16
     e00:	68cb      	ldr	r3, [r1, #12]
     e02:	421a      	tst	r2, r3
     e04:	d0fc      	beq.n	e00 <system_clock_source_enable+0x60>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
     e06:	4a0c      	ldr	r2, [pc, #48]	; (e38 <system_clock_source_enable+0x98>)
     e08:	6891      	ldr	r1, [r2, #8]
     e0a:	4b0a      	ldr	r3, [pc, #40]	; (e34 <system_clock_source_enable+0x94>)
     e0c:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
     e0e:	6851      	ldr	r1, [r2, #4]
     e10:	6299      	str	r1, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
     e12:	6812      	ldr	r2, [r2, #0]
     e14:	b292      	uxth	r2, r2
     e16:	849a      	strh	r2, [r3, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
     e18:	2000      	movs	r0, #0
     e1a:	e008      	b.n	e2e <system_clock_source_enable+0x8e>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
     e1c:	4a05      	ldr	r2, [pc, #20]	; (e34 <system_clock_source_enable+0x94>)
     e1e:	2344      	movs	r3, #68	; 0x44
     e20:	5cd0      	ldrb	r0, [r2, r3]
     e22:	2102      	movs	r1, #2
     e24:	4301      	orrs	r1, r0
     e26:	54d1      	strb	r1, [r2, r3]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
     e28:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
     e2a:	e000      	b.n	e2e <system_clock_source_enable+0x8e>
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     e2c:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
     e2e:	4770      	bx	lr
     e30:	00004c84 	.word	0x00004c84
     e34:	40000800 	.word	0x40000800
     e38:	200000b8 	.word	0x200000b8
     e3c:	0000ff7f 	.word	0x0000ff7f

00000e40 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
     e40:	b5f0      	push	{r4, r5, r6, r7, lr}
     e42:	4657      	mov	r7, sl
     e44:	464e      	mov	r6, r9
     e46:	4645      	mov	r5, r8
     e48:	b4e0      	push	{r5, r6, r7}
     e4a:	b090      	sub	sp, #64	; 0x40
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
     e4c:	22c2      	movs	r2, #194	; 0xc2
     e4e:	00d2      	lsls	r2, r2, #3
     e50:	4b5e      	ldr	r3, [pc, #376]	; (fcc <system_clock_init+0x18c>)
     e52:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
     e54:	4b5e      	ldr	r3, [pc, #376]	; (fd0 <system_clock_init+0x190>)
     e56:	685a      	ldr	r2, [r3, #4]
     e58:	211e      	movs	r1, #30
     e5a:	438a      	bics	r2, r1
     e5c:	2104      	movs	r1, #4
     e5e:	430a      	orrs	r2, r1
     e60:	605a      	str	r2, [r3, #4]
#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
#elif CONF_CLOCK_GCLK_2_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_2;
#elif CONF_CLOCK_GCLK_3_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_3;
     e62:	2203      	movs	r2, #3
     e64:	ab01      	add	r3, sp, #4
     e66:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
     e68:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
     e6a:	4d5a      	ldr	r5, [pc, #360]	; (fd4 <system_clock_init+0x194>)
     e6c:	b2e0      	uxtb	r0, r4
     e6e:	a901      	add	r1, sp, #4
     e70:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
     e72:	3401      	adds	r4, #1
     e74:	2c25      	cmp	r4, #37	; 0x25
     e76:	d1f9      	bne.n	e6c <system_clock_init+0x2c>
static inline void system_clock_source_xosc32k_get_config_defaults(
		struct system_clock_source_xosc32k_config *const config)
{
	Assert(config);

	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
     e78:	a80c      	add	r0, sp, #48	; 0x30
     e7a:	2300      	movs	r3, #0
     e7c:	7003      	strb	r3, [r0, #0]
	config->startup_time        = SYSTEM_XOSC32K_STARTUP_16384;
	config->auto_gain_control   = false;
	config->frequency           = 32768UL;
     e7e:	2280      	movs	r2, #128	; 0x80
     e80:	0212      	lsls	r2, r2, #8
     e82:	6082      	str	r2, [r0, #8]
	config->enable_1khz_output  = false;
     e84:	70c3      	strb	r3, [r0, #3]
	config->enable_32khz_output = true;
     e86:	2201      	movs	r2, #1
     e88:	7102      	strb	r2, [r0, #4]
	config->run_in_standby      = false;
     e8a:	7303      	strb	r3, [r0, #12]
	config->on_demand           = true;
	config->write_once          = false;
     e8c:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
     e8e:	2106      	movs	r1, #6
     e90:	7041      	strb	r1, [r0, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
     e92:	7082      	strb	r2, [r0, #2]
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
     e94:	7343      	strb	r3, [r0, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
     e96:	4b50      	ldr	r3, [pc, #320]	; (fd8 <system_clock_init+0x198>)
     e98:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
     e9a:	2005      	movs	r0, #5
     e9c:	4b4f      	ldr	r3, [pc, #316]	; (fdc <system_clock_init+0x19c>)
     e9e:	4798      	blx	r3

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
     ea0:	494a      	ldr	r1, [pc, #296]	; (fcc <system_clock_init+0x18c>)
     ea2:	2202      	movs	r2, #2
     ea4:	68cb      	ldr	r3, [r1, #12]
	xosc32k_conf.on_demand           = false;
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
     ea6:	421a      	tst	r2, r3
     ea8:	d0fc      	beq.n	ea4 <system_clock_init+0x64>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
     eaa:	4b48      	ldr	r3, [pc, #288]	; (fcc <system_clock_init+0x18c>)
     eac:	8a99      	ldrh	r1, [r3, #20]
     eae:	2280      	movs	r2, #128	; 0x80
     eb0:	430a      	orrs	r2, r1
     eb2:	829a      	strh	r2, [r3, #20]


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			(*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >> SYSCTRL_FUSES_OSC32K_Pos);
     eb4:	4a4a      	ldr	r2, [pc, #296]	; (fe0 <system_clock_init+0x1a0>)
     eb6:	6811      	ldr	r1, [r2, #0]
#endif


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
     eb8:	04c9      	lsls	r1, r1, #19
     eba:	0e49      	lsrs	r1, r1, #25
     ebc:	0409      	lsls	r1, r1, #16
     ebe:	6998      	ldr	r0, [r3, #24]
     ec0:	4a48      	ldr	r2, [pc, #288]	; (fe4 <system_clock_init+0x1a4>)
     ec2:	4002      	ands	r2, r0
     ec4:	430a      	orrs	r2, r1
     ec6:	619a      	str	r2, [r3, #24]
static inline void system_clock_source_osc32k_get_config_defaults(
		struct system_clock_source_osc32k_config *const config)
{
	Assert(config);

	config->enable_1khz_output  = true;
     ec8:	a80a      	add	r0, sp, #40	; 0x28
     eca:	2601      	movs	r6, #1
     ecc:	7046      	strb	r6, [r0, #1]
	config->enable_32khz_output = true;
     ece:	7086      	strb	r6, [r0, #2]
	config->run_in_standby      = false;
	config->on_demand           = true;
     ed0:	7106      	strb	r6, [r0, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
     ed2:	2407      	movs	r4, #7
     ed4:	7004      	strb	r4, [r0, #0]
	config->write_once          = false;
     ed6:	2200      	movs	r2, #0
     ed8:	4690      	mov	r8, r2
     eda:	7142      	strb	r2, [r0, #5]

	osc32k_conf.startup_time        = CONF_CLOCK_OSC32K_STARTUP_TIME;
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;
     edc:	70c6      	strb	r6, [r0, #3]

	system_clock_source_osc32k_set_config(&osc32k_conf);
     ede:	4b42      	ldr	r3, [pc, #264]	; (fe8 <system_clock_init+0x1a8>)
     ee0:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
     ee2:	2004      	movs	r0, #4
     ee4:	4f3d      	ldr	r7, [pc, #244]	; (fdc <system_clock_init+0x19c>)
     ee6:	47b8      	blx	r7
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
     ee8:	a805      	add	r0, sp, #20
     eea:	2500      	movs	r5, #0
     eec:	4642      	mov	r2, r8
     eee:	8042      	strh	r2, [r0, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
     ef0:	8082      	strh	r2, [r0, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
     ef2:	7185      	strb	r5, [r0, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
     ef4:	71c5      	strb	r5, [r0, #7]
	config->on_demand       = true;

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
     ef6:	7204      	strb	r4, [r0, #8]
	config->fine_value      = 0xff / 4; /* Midpoint */
     ef8:	233f      	movs	r3, #63	; 0x3f
     efa:	8143      	strh	r3, [r0, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
     efc:	2204      	movs	r2, #4
     efe:	4691      	mov	r9, r2
     f00:	7002      	strb	r2, [r0, #0]
	dfll_conf.on_demand      = false;
     f02:	7045      	strb	r5, [r0, #1]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
     f04:	22b7      	movs	r2, #183	; 0xb7
     f06:	00d2      	lsls	r2, r2, #3
     f08:	8202      	strh	r2, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
     f0a:	7304      	strb	r4, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
     f0c:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
     f0e:	4b37      	ldr	r3, [pc, #220]	; (fec <system_clock_init+0x1ac>)
     f10:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
     f12:	a804      	add	r0, sp, #16
     f14:	7045      	strb	r5, [r0, #1]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
     f16:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
     f18:	7085      	strb	r5, [r0, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
     f1a:	4b35      	ldr	r3, [pc, #212]	; (ff0 <system_clock_init+0x1b0>)
     f1c:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
     f1e:	2006      	movs	r0, #6
     f20:	47b8      	blx	r7


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
     f22:	4b34      	ldr	r3, [pc, #208]	; (ff4 <system_clock_init+0x1b4>)
     f24:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
     f26:	ac01      	add	r4, sp, #4
     f28:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
     f2a:	7065      	strb	r5, [r4, #1]
#if SAML21
	config->source_clock       = GCLK_SOURCE_OSC16M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
     f2c:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
     f2e:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(8, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
     f30:	2305      	movs	r3, #5
     f32:	7023      	strb	r3, [r4, #0]
     f34:	2001      	movs	r0, #1
     f36:	1c21      	adds	r1, r4, #0
     f38:	4b2f      	ldr	r3, [pc, #188]	; (ff8 <system_clock_init+0x1b8>)
     f3a:	469a      	mov	sl, r3
     f3c:	4798      	blx	r3
     f3e:	2001      	movs	r0, #1
     f40:	4a2e      	ldr	r2, [pc, #184]	; (ffc <system_clock_init+0x1bc>)
     f42:	4690      	mov	r8, r2
     f44:	4790      	blx	r2
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
     f46:	7065      	strb	r5, [r4, #1]
	config->source_clock       = GCLK_SOURCE_OSC16M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
	config->output_enable      = false;
     f48:	7265      	strb	r5, [r4, #9]
     f4a:	464b      	mov	r3, r9
     f4c:	7023      	strb	r3, [r4, #0]
     f4e:	2220      	movs	r2, #32
     f50:	4691      	mov	r9, r2
     f52:	6062      	str	r2, [r4, #4]
     f54:	7226      	strb	r6, [r4, #8]
     f56:	2002      	movs	r0, #2
     f58:	1c21      	adds	r1, r4, #0
     f5a:	47d0      	blx	sl
     f5c:	2002      	movs	r0, #2
     f5e:	47c0      	blx	r8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
     f60:	7065      	strb	r5, [r4, #1]
#if SAML21
	config->source_clock       = GCLK_SOURCE_OSC16M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
     f62:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
     f64:	7265      	strb	r5, [r4, #9]
     f66:	2303      	movs	r3, #3
     f68:	7023      	strb	r3, [r4, #0]
     f6a:	464a      	mov	r2, r9
     f6c:	6062      	str	r2, [r4, #4]
     f6e:	2004      	movs	r0, #4
     f70:	1c21      	adds	r1, r4, #0
     f72:	47d0      	blx	sl
     f74:	2004      	movs	r0, #4
     f76:	47c0      	blx	r8
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
     f78:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
     f7a:	2000      	movs	r0, #0
     f7c:	1c21      	adds	r1, r4, #0
     f7e:	4b15      	ldr	r3, [pc, #84]	; (fd4 <system_clock_init+0x194>)
     f80:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
     f82:	2000      	movs	r0, #0
     f84:	4b1e      	ldr	r3, [pc, #120]	; (1000 <system_clock_init+0x1c0>)
     f86:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
     f88:	2007      	movs	r0, #7
     f8a:	47b8      	blx	r7

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
     f8c:	490f      	ldr	r1, [pc, #60]	; (fcc <system_clock_init+0x18c>)
     f8e:	22d0      	movs	r2, #208	; 0xd0
     f90:	68cb      	ldr	r3, [r1, #12]
     f92:	4013      	ands	r3, r2


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
     f94:	2bd0      	cmp	r3, #208	; 0xd0
     f96:	d1fb      	bne.n	f90 <system_clock_init+0x150>
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
     f98:	4a1a      	ldr	r2, [pc, #104]	; (1004 <system_clock_init+0x1c4>)
     f9a:	2300      	movs	r3, #0
     f9c:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
     f9e:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
     fa0:	7293      	strb	r3, [r2, #10]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
     fa2:	a901      	add	r1, sp, #4
     fa4:	2201      	movs	r2, #1
     fa6:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
     fa8:	704b      	strb	r3, [r1, #1]
#if SAML21
	config->source_clock       = GCLK_SOURCE_OSC16M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
     faa:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
     fac:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
     fae:	2307      	movs	r3, #7
     fb0:	700b      	strb	r3, [r1, #0]
     fb2:	2000      	movs	r0, #0
     fb4:	4b10      	ldr	r3, [pc, #64]	; (ff8 <system_clock_init+0x1b8>)
     fb6:	4798      	blx	r3
     fb8:	2000      	movs	r0, #0
     fba:	4b10      	ldr	r3, [pc, #64]	; (ffc <system_clock_init+0x1bc>)
     fbc:	4798      	blx	r3
#endif
}
     fbe:	b010      	add	sp, #64	; 0x40
     fc0:	bc1c      	pop	{r2, r3, r4}
     fc2:	4690      	mov	r8, r2
     fc4:	4699      	mov	r9, r3
     fc6:	46a2      	mov	sl, r4
     fc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
     fca:	46c0      	nop			; (mov r8, r8)
     fcc:	40000800 	.word	0x40000800
     fd0:	41004000 	.word	0x41004000
     fd4:	0000123d 	.word	0x0000123d
     fd8:	00000c7d 	.word	0x00000c7d
     fdc:	00000da1 	.word	0x00000da1
     fe0:	00806024 	.word	0x00806024
     fe4:	ff80ffff 	.word	0xff80ffff
     fe8:	00000c01 	.word	0x00000c01
     fec:	00000d31 	.word	0x00000d31
     ff0:	00000bc5 	.word	0x00000bc5
     ff4:	00001009 	.word	0x00001009
     ff8:	0000102d 	.word	0x0000102d
     ffc:	000010e1 	.word	0x000010e1
    1000:	000011b1 	.word	0x000011b1
    1004:	40000400 	.word	0x40000400

00001008 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    1008:	4b06      	ldr	r3, [pc, #24]	; (1024 <system_gclk_init+0x1c>)
    100a:	6999      	ldr	r1, [r3, #24]
    100c:	2208      	movs	r2, #8
    100e:	430a      	orrs	r2, r1
    1010:	619a      	str	r2, [r3, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    1012:	2201      	movs	r2, #1
    1014:	4b04      	ldr	r3, [pc, #16]	; (1028 <system_gclk_init+0x20>)
    1016:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    1018:	1c19      	adds	r1, r3, #0
    101a:	780b      	ldrb	r3, [r1, #0]
    101c:	4213      	tst	r3, r2
    101e:	d1fc      	bne.n	101a <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    1020:	4770      	bx	lr
    1022:	46c0      	nop			; (mov r8, r8)
    1024:	40000400 	.word	0x40000400
    1028:	40000c00 	.word	0x40000c00

0000102c <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    102c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    102e:	1c06      	adds	r6, r0, #0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    1030:	1c07      	adds	r7, r0, #0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    1032:	780d      	ldrb	r5, [r1, #0]
    1034:	022d      	lsls	r5, r5, #8
    1036:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    1038:	784b      	ldrb	r3, [r1, #1]
    103a:	2b00      	cmp	r3, #0
    103c:	d002      	beq.n	1044 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    103e:	2380      	movs	r3, #128	; 0x80
    1040:	02db      	lsls	r3, r3, #11
    1042:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    1044:	7a4b      	ldrb	r3, [r1, #9]
    1046:	2b00      	cmp	r3, #0
    1048:	d002      	beq.n	1050 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    104a:	2380      	movs	r3, #128	; 0x80
    104c:	031b      	lsls	r3, r3, #12
    104e:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    1050:	684c      	ldr	r4, [r1, #4]
    1052:	2c01      	cmp	r4, #1
    1054:	d917      	bls.n	1086 <system_gclk_gen_set_config+0x5a>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    1056:	1e63      	subs	r3, r4, #1
    1058:	421c      	tst	r4, r3
    105a:	d10f      	bne.n	107c <system_gclk_gen_set_config+0x50>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    105c:	2c02      	cmp	r4, #2
    105e:	d906      	bls.n	106e <system_gclk_gen_set_config+0x42>
    1060:	2302      	movs	r3, #2
    1062:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    1064:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    1066:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1068:	429c      	cmp	r4, r3
    106a:	d8fb      	bhi.n	1064 <system_gclk_gen_set_config+0x38>
    106c:	e000      	b.n	1070 <system_gclk_gen_set_config+0x44>
    106e:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    1070:	0217      	lsls	r7, r2, #8
    1072:	4337      	orrs	r7, r6
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    1074:	2380      	movs	r3, #128	; 0x80
    1076:	035b      	lsls	r3, r3, #13
    1078:	431d      	orrs	r5, r3
    107a:	e004      	b.n	1086 <system_gclk_gen_set_config+0x5a>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    107c:	0227      	lsls	r7, r4, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    107e:	4337      	orrs	r7, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    1080:	2380      	movs	r3, #128	; 0x80
    1082:	029b      	lsls	r3, r3, #10
    1084:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    1086:	7a0b      	ldrb	r3, [r1, #8]
    1088:	2b00      	cmp	r3, #0
    108a:	d002      	beq.n	1092 <system_gclk_gen_set_config+0x66>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    108c:	2380      	movs	r3, #128	; 0x80
    108e:	039b      	lsls	r3, r3, #14
    1090:	431d      	orrs	r5, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1092:	4a0f      	ldr	r2, [pc, #60]	; (10d0 <system_gclk_gen_set_config+0xa4>)
    1094:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    1096:	b25b      	sxtb	r3, r3
    1098:	2b00      	cmp	r3, #0
    109a:	dbfb      	blt.n	1094 <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    109c:	4b0d      	ldr	r3, [pc, #52]	; (10d4 <system_gclk_gen_set_config+0xa8>)
    109e:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    10a0:	4b0d      	ldr	r3, [pc, #52]	; (10d8 <system_gclk_gen_set_config+0xac>)
    10a2:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    10a4:	4a0a      	ldr	r2, [pc, #40]	; (10d0 <system_gclk_gen_set_config+0xa4>)
    10a6:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    10a8:	b25b      	sxtb	r3, r3
    10aa:	2b00      	cmp	r3, #0
    10ac:	dbfb      	blt.n	10a6 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    10ae:	4b08      	ldr	r3, [pc, #32]	; (10d0 <system_gclk_gen_set_config+0xa4>)
    10b0:	609f      	str	r7, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    10b2:	1c1a      	adds	r2, r3, #0
    10b4:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    10b6:	b25b      	sxtb	r3, r3
    10b8:	2b00      	cmp	r3, #0
    10ba:	dbfb      	blt.n	10b4 <system_gclk_gen_set_config+0x88>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    10bc:	4b04      	ldr	r3, [pc, #16]	; (10d0 <system_gclk_gen_set_config+0xa4>)
    10be:	6859      	ldr	r1, [r3, #4]
    10c0:	2280      	movs	r2, #128	; 0x80
    10c2:	0252      	lsls	r2, r2, #9
    10c4:	400a      	ands	r2, r1
    10c6:	4315      	orrs	r5, r2
    10c8:	605d      	str	r5, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    10ca:	4b04      	ldr	r3, [pc, #16]	; (10dc <system_gclk_gen_set_config+0xb0>)
    10cc:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    10ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    10d0:	40000c00 	.word	0x40000c00
    10d4:	00000179 	.word	0x00000179
    10d8:	40000c08 	.word	0x40000c08
    10dc:	000001b9 	.word	0x000001b9

000010e0 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    10e0:	b510      	push	{r4, lr}
    10e2:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    10e4:	4a0b      	ldr	r2, [pc, #44]	; (1114 <system_gclk_gen_enable+0x34>)
    10e6:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    10e8:	b25b      	sxtb	r3, r3
    10ea:	2b00      	cmp	r3, #0
    10ec:	dbfb      	blt.n	10e6 <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    10ee:	4b0a      	ldr	r3, [pc, #40]	; (1118 <system_gclk_gen_enable+0x38>)
    10f0:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    10f2:	4b0a      	ldr	r3, [pc, #40]	; (111c <system_gclk_gen_enable+0x3c>)
    10f4:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    10f6:	4a07      	ldr	r2, [pc, #28]	; (1114 <system_gclk_gen_enable+0x34>)
    10f8:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    10fa:	b25b      	sxtb	r3, r3
    10fc:	2b00      	cmp	r3, #0
    10fe:	dbfb      	blt.n	10f8 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    1100:	4b04      	ldr	r3, [pc, #16]	; (1114 <system_gclk_gen_enable+0x34>)
    1102:	6859      	ldr	r1, [r3, #4]
    1104:	2280      	movs	r2, #128	; 0x80
    1106:	0252      	lsls	r2, r2, #9
    1108:	430a      	orrs	r2, r1
    110a:	605a      	str	r2, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    110c:	4b04      	ldr	r3, [pc, #16]	; (1120 <system_gclk_gen_enable+0x40>)
    110e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1110:	bd10      	pop	{r4, pc}
    1112:	46c0      	nop			; (mov r8, r8)
    1114:	40000c00 	.word	0x40000c00
    1118:	00000179 	.word	0x00000179
    111c:	40000c04 	.word	0x40000c04
    1120:	000001b9 	.word	0x000001b9

00001124 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    1124:	b570      	push	{r4, r5, r6, lr}
    1126:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1128:	4a1a      	ldr	r2, [pc, #104]	; (1194 <system_gclk_gen_get_hz+0x70>)
    112a:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    112c:	b25b      	sxtb	r3, r3
    112e:	2b00      	cmp	r3, #0
    1130:	dbfb      	blt.n	112a <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1132:	4b19      	ldr	r3, [pc, #100]	; (1198 <system_gclk_gen_get_hz+0x74>)
    1134:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1136:	4b19      	ldr	r3, [pc, #100]	; (119c <system_gclk_gen_get_hz+0x78>)
    1138:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    113a:	4a16      	ldr	r2, [pc, #88]	; (1194 <system_gclk_gen_get_hz+0x70>)
    113c:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    113e:	b25b      	sxtb	r3, r3
    1140:	2b00      	cmp	r3, #0
    1142:	dbfb      	blt.n	113c <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    1144:	4e13      	ldr	r6, [pc, #76]	; (1194 <system_gclk_gen_get_hz+0x70>)
    1146:	6870      	ldr	r0, [r6, #4]
    1148:	04c0      	lsls	r0, r0, #19
    114a:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    114c:	4b14      	ldr	r3, [pc, #80]	; (11a0 <system_gclk_gen_get_hz+0x7c>)
    114e:	4798      	blx	r3
    1150:	1c05      	adds	r5, r0, #0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1152:	4b12      	ldr	r3, [pc, #72]	; (119c <system_gclk_gen_get_hz+0x78>)
    1154:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    1156:	6876      	ldr	r6, [r6, #4]
    1158:	02f6      	lsls	r6, r6, #11
    115a:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    115c:	4b11      	ldr	r3, [pc, #68]	; (11a4 <system_gclk_gen_get_hz+0x80>)
    115e:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1160:	4a0c      	ldr	r2, [pc, #48]	; (1194 <system_gclk_gen_get_hz+0x70>)
    1162:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    1164:	b25b      	sxtb	r3, r3
    1166:	2b00      	cmp	r3, #0
    1168:	dbfb      	blt.n	1162 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    116a:	4b0a      	ldr	r3, [pc, #40]	; (1194 <system_gclk_gen_get_hz+0x70>)
    116c:	689c      	ldr	r4, [r3, #8]
    116e:	0a24      	lsrs	r4, r4, #8
    1170:	b2a4      	uxth	r4, r4
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1172:	4b0d      	ldr	r3, [pc, #52]	; (11a8 <system_gclk_gen_get_hz+0x84>)
    1174:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    1176:	2e00      	cmp	r6, #0
    1178:	d107      	bne.n	118a <system_gclk_gen_get_hz+0x66>
    117a:	2c01      	cmp	r4, #1
    117c:	d907      	bls.n	118e <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    117e:	1c28      	adds	r0, r5, #0
    1180:	1c21      	adds	r1, r4, #0
    1182:	4b0a      	ldr	r3, [pc, #40]	; (11ac <system_gclk_gen_get_hz+0x88>)
    1184:	4798      	blx	r3
    1186:	1c05      	adds	r5, r0, #0
    1188:	e001      	b.n	118e <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    118a:	3401      	adds	r4, #1
    118c:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    118e:	1c28      	adds	r0, r5, #0
    1190:	bd70      	pop	{r4, r5, r6, pc}
    1192:	46c0      	nop			; (mov r8, r8)
    1194:	40000c00 	.word	0x40000c00
    1198:	00000179 	.word	0x00000179
    119c:	40000c04 	.word	0x40000c04
    11a0:	00000b35 	.word	0x00000b35
    11a4:	40000c08 	.word	0x40000c08
    11a8:	000001b9 	.word	0x000001b9
    11ac:	00004941 	.word	0x00004941

000011b0 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    11b0:	b510      	push	{r4, lr}
    11b2:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    11b4:	4b06      	ldr	r3, [pc, #24]	; (11d0 <system_gclk_chan_enable+0x20>)
    11b6:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    11b8:	4b06      	ldr	r3, [pc, #24]	; (11d4 <system_gclk_chan_enable+0x24>)
    11ba:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    11bc:	4b06      	ldr	r3, [pc, #24]	; (11d8 <system_gclk_chan_enable+0x28>)
    11be:	8859      	ldrh	r1, [r3, #2]
    11c0:	2280      	movs	r2, #128	; 0x80
    11c2:	01d2      	lsls	r2, r2, #7
    11c4:	430a      	orrs	r2, r1
    11c6:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    11c8:	4b04      	ldr	r3, [pc, #16]	; (11dc <system_gclk_chan_enable+0x2c>)
    11ca:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    11cc:	bd10      	pop	{r4, pc}
    11ce:	46c0      	nop			; (mov r8, r8)
    11d0:	00000179 	.word	0x00000179
    11d4:	40000c02 	.word	0x40000c02
    11d8:	40000c00 	.word	0x40000c00
    11dc:	000001b9 	.word	0x000001b9

000011e0 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    11e0:	b510      	push	{r4, lr}
    11e2:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    11e4:	4b0f      	ldr	r3, [pc, #60]	; (1224 <system_gclk_chan_disable+0x44>)
    11e6:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    11e8:	4b0f      	ldr	r3, [pc, #60]	; (1228 <system_gclk_chan_disable+0x48>)
    11ea:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    11ec:	4b0f      	ldr	r3, [pc, #60]	; (122c <system_gclk_chan_disable+0x4c>)
    11ee:	8858      	ldrh	r0, [r3, #2]
    11f0:	0500      	lsls	r0, r0, #20
    11f2:	0f00      	lsrs	r0, r0, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    11f4:	8859      	ldrh	r1, [r3, #2]
    11f6:	4a0e      	ldr	r2, [pc, #56]	; (1230 <system_gclk_chan_disable+0x50>)
    11f8:	400a      	ands	r2, r1
    11fa:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    11fc:	8859      	ldrh	r1, [r3, #2]
    11fe:	4a0d      	ldr	r2, [pc, #52]	; (1234 <system_gclk_chan_disable+0x54>)
    1200:	400a      	ands	r2, r1
    1202:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    1204:	1c19      	adds	r1, r3, #0
    1206:	2280      	movs	r2, #128	; 0x80
    1208:	01d2      	lsls	r2, r2, #7
    120a:	884b      	ldrh	r3, [r1, #2]
    120c:	4213      	tst	r3, r2
    120e:	d1fc      	bne.n	120a <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    1210:	4b06      	ldr	r3, [pc, #24]	; (122c <system_gclk_chan_disable+0x4c>)
    1212:	0201      	lsls	r1, r0, #8
    1214:	8858      	ldrh	r0, [r3, #2]
    1216:	4a06      	ldr	r2, [pc, #24]	; (1230 <system_gclk_chan_disable+0x50>)
    1218:	4002      	ands	r2, r0
    121a:	430a      	orrs	r2, r1
    121c:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    121e:	4b06      	ldr	r3, [pc, #24]	; (1238 <system_gclk_chan_disable+0x58>)
    1220:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1222:	bd10      	pop	{r4, pc}
    1224:	00000179 	.word	0x00000179
    1228:	40000c02 	.word	0x40000c02
    122c:	40000c00 	.word	0x40000c00
    1230:	fffff0ff 	.word	0xfffff0ff
    1234:	ffffbfff 	.word	0xffffbfff
    1238:	000001b9 	.word	0x000001b9

0000123c <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    123c:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    123e:	780c      	ldrb	r4, [r1, #0]
    1240:	0224      	lsls	r4, r4, #8
    1242:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    1244:	4b02      	ldr	r3, [pc, #8]	; (1250 <system_gclk_chan_set_config+0x14>)
    1246:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1248:	b2a4      	uxth	r4, r4
    124a:	4b02      	ldr	r3, [pc, #8]	; (1254 <system_gclk_chan_set_config+0x18>)
    124c:	805c      	strh	r4, [r3, #2]
}
    124e:	bd10      	pop	{r4, pc}
    1250:	000011e1 	.word	0x000011e1
    1254:	40000c00 	.word	0x40000c00

00001258 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    1258:	b510      	push	{r4, lr}
    125a:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    125c:	4b06      	ldr	r3, [pc, #24]	; (1278 <system_gclk_chan_get_hz+0x20>)
    125e:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1260:	4b06      	ldr	r3, [pc, #24]	; (127c <system_gclk_chan_get_hz+0x24>)
    1262:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    1264:	4b06      	ldr	r3, [pc, #24]	; (1280 <system_gclk_chan_get_hz+0x28>)
    1266:	885c      	ldrh	r4, [r3, #2]
    1268:	0524      	lsls	r4, r4, #20
    126a:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    126c:	4b05      	ldr	r3, [pc, #20]	; (1284 <system_gclk_chan_get_hz+0x2c>)
    126e:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1270:	1c20      	adds	r0, r4, #0
    1272:	4b05      	ldr	r3, [pc, #20]	; (1288 <system_gclk_chan_get_hz+0x30>)
    1274:	4798      	blx	r3
}
    1276:	bd10      	pop	{r4, pc}
    1278:	00000179 	.word	0x00000179
    127c:	40000c02 	.word	0x40000c02
    1280:	40000c00 	.word	0x40000c00
    1284:	000001b9 	.word	0x000001b9
    1288:	00001125 	.word	0x00001125

0000128c <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    128c:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    128e:	78d3      	ldrb	r3, [r2, #3]
    1290:	2b00      	cmp	r3, #0
    1292:	d11e      	bne.n	12d2 <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    1294:	7813      	ldrb	r3, [r2, #0]
    1296:	2b80      	cmp	r3, #128	; 0x80
    1298:	d004      	beq.n	12a4 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    129a:	061b      	lsls	r3, r3, #24
    129c:	2480      	movs	r4, #128	; 0x80
    129e:	0264      	lsls	r4, r4, #9
    12a0:	4323      	orrs	r3, r4
    12a2:	e000      	b.n	12a6 <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    12a4:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    12a6:	7854      	ldrb	r4, [r2, #1]
    12a8:	2502      	movs	r5, #2
    12aa:	43ac      	bics	r4, r5
    12ac:	d10a      	bne.n	12c4 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    12ae:	7894      	ldrb	r4, [r2, #2]
    12b0:	2c00      	cmp	r4, #0
    12b2:	d103      	bne.n	12bc <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    12b4:	2480      	movs	r4, #128	; 0x80
    12b6:	02a4      	lsls	r4, r4, #10
    12b8:	4323      	orrs	r3, r4
    12ba:	e002      	b.n	12c2 <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    12bc:	24c0      	movs	r4, #192	; 0xc0
    12be:	02e4      	lsls	r4, r4, #11
    12c0:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    12c2:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    12c4:	7854      	ldrb	r4, [r2, #1]
    12c6:	3c01      	subs	r4, #1
    12c8:	2c01      	cmp	r4, #1
    12ca:	d804      	bhi.n	12d6 <_system_pinmux_config+0x4a>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pullup if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    12cc:	4c11      	ldr	r4, [pc, #68]	; (1314 <_system_pinmux_config+0x88>)
    12ce:	4023      	ands	r3, r4
    12d0:	e001      	b.n	12d6 <_system_pinmux_config+0x4a>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    12d2:	6041      	str	r1, [r0, #4]
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    12d4:	2300      	movs	r3, #0
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    12d6:	040d      	lsls	r5, r1, #16
    12d8:	0c2d      	lsrs	r5, r5, #16
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    12da:	24a0      	movs	r4, #160	; 0xa0
    12dc:	05e4      	lsls	r4, r4, #23
    12de:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    12e0:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    12e2:	6284      	str	r4, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    12e4:	0c0d      	lsrs	r5, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    12e6:	24d0      	movs	r4, #208	; 0xd0
    12e8:	0624      	lsls	r4, r4, #24
    12ea:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    12ec:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    12ee:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    12f0:	78d4      	ldrb	r4, [r2, #3]
    12f2:	2c00      	cmp	r4, #0
    12f4:	d10c      	bne.n	1310 <_system_pinmux_config+0x84>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    12f6:	035c      	lsls	r4, r3, #13
    12f8:	d505      	bpl.n	1306 <_system_pinmux_config+0x7a>
			/* Set the OUT register bits to enable the pullup if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    12fa:	7893      	ldrb	r3, [r2, #2]
    12fc:	2b01      	cmp	r3, #1
    12fe:	d101      	bne.n	1304 <_system_pinmux_config+0x78>
				port->OUTSET.reg = pin_mask;
    1300:	6181      	str	r1, [r0, #24]
    1302:	e000      	b.n	1306 <_system_pinmux_config+0x7a>
			} else {
				port->OUTCLR.reg = pin_mask;
    1304:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1306:	7853      	ldrb	r3, [r2, #1]
    1308:	3b01      	subs	r3, #1
    130a:	2b01      	cmp	r3, #1
    130c:	d800      	bhi.n	1310 <_system_pinmux_config+0x84>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    130e:	6081      	str	r1, [r0, #8]
		}
	}
}
    1310:	bd30      	pop	{r4, r5, pc}
    1312:	46c0      	nop			; (mov r8, r8)
    1314:	fffbffff 	.word	0xfffbffff

00001318 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1318:	b508      	push	{r3, lr}
    131a:	1c03      	adds	r3, r0, #0
    131c:	1c0a      	adds	r2, r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    131e:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1320:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1322:	2900      	cmp	r1, #0
    1324:	d103      	bne.n	132e <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    1326:	0958      	lsrs	r0, r3, #5
    1328:	01c0      	lsls	r0, r0, #7
    132a:	4904      	ldr	r1, [pc, #16]	; (133c <system_pinmux_pin_set_config+0x24>)
    132c:	1840      	adds	r0, r0, r1
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    132e:	211f      	movs	r1, #31
    1330:	400b      	ands	r3, r1
    1332:	2101      	movs	r1, #1
    1334:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    1336:	4b02      	ldr	r3, [pc, #8]	; (1340 <system_pinmux_pin_set_config+0x28>)
    1338:	4798      	blx	r3
}
    133a:	bd08      	pop	{r3, pc}
    133c:	41004400 	.word	0x41004400
    1340:	0000128d 	.word	0x0000128d

00001344 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    1344:	4770      	bx	lr
    1346:	46c0      	nop			; (mov r8, r8)

00001348 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1348:	b508      	push	{r3, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    134a:	4b04      	ldr	r3, [pc, #16]	; (135c <system_init+0x14>)
    134c:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    134e:	4b04      	ldr	r3, [pc, #16]	; (1360 <system_init+0x18>)
    1350:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    1352:	4b04      	ldr	r3, [pc, #16]	; (1364 <system_init+0x1c>)
    1354:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    1356:	4b04      	ldr	r3, [pc, #16]	; (1368 <system_init+0x20>)
    1358:	4798      	blx	r3
}
    135a:	bd08      	pop	{r3, pc}
    135c:	00000e41 	.word	0x00000e41
    1360:	000001e9 	.word	0x000001e9
    1364:	00001345 	.word	0x00001345
    1368:	000003b1 	.word	0x000003b1

0000136c <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    136c:	1c93      	adds	r3, r2, #2
    136e:	009b      	lsls	r3, r3, #2
    1370:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    1372:	2a02      	cmp	r2, #2
    1374:	d104      	bne.n	1380 <tc_register_callback+0x14>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    1376:	7e02      	ldrb	r2, [r0, #24]
    1378:	2310      	movs	r3, #16
    137a:	4313      	orrs	r3, r2
    137c:	7603      	strb	r3, [r0, #24]
    137e:	e00c      	b.n	139a <tc_register_callback+0x2e>
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    1380:	2a03      	cmp	r2, #3
    1382:	d104      	bne.n	138e <tc_register_callback+0x22>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    1384:	7e02      	ldrb	r2, [r0, #24]
    1386:	2320      	movs	r3, #32
    1388:	4313      	orrs	r3, r2
    138a:	7603      	strb	r3, [r0, #24]
    138c:	e005      	b.n	139a <tc_register_callback+0x2e>
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    138e:	2301      	movs	r3, #1
    1390:	4093      	lsls	r3, r2
    1392:	1c1a      	adds	r2, r3, #0
    1394:	7e03      	ldrb	r3, [r0, #24]
    1396:	431a      	orrs	r2, r3
    1398:	7602      	strb	r2, [r0, #24]
	}
	return STATUS_OK;
}
    139a:	2000      	movs	r0, #0
    139c:	4770      	bx	lr
    139e:	46c0      	nop			; (mov r8, r8)

000013a0 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler.
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    13a0:	b538      	push	{r3, r4, r5, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    13a2:	0080      	lsls	r0, r0, #2
    13a4:	4b14      	ldr	r3, [pc, #80]	; (13f8 <_tc_interrupt_handler+0x58>)
    13a6:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    13a8:	6822      	ldr	r2, [r4, #0]
    13aa:	7b95      	ldrb	r5, [r2, #14]
    13ac:	7e23      	ldrb	r3, [r4, #24]
    13ae:	401d      	ands	r5, r3
    13b0:	7e63      	ldrb	r3, [r4, #25]
    13b2:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    13b4:	07eb      	lsls	r3, r5, #31
    13b6:	d505      	bpl.n	13c4 <_tc_interrupt_handler+0x24>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    13b8:	1c20      	adds	r0, r4, #0
    13ba:	68a2      	ldr	r2, [r4, #8]
    13bc:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    13be:	2301      	movs	r3, #1
    13c0:	6822      	ldr	r2, [r4, #0]
    13c2:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    13c4:	07ab      	lsls	r3, r5, #30
    13c6:	d505      	bpl.n	13d4 <_tc_interrupt_handler+0x34>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    13c8:	1c20      	adds	r0, r4, #0
    13ca:	68e2      	ldr	r2, [r4, #12]
    13cc:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    13ce:	2302      	movs	r3, #2
    13d0:	6822      	ldr	r2, [r4, #0]
    13d2:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    13d4:	06eb      	lsls	r3, r5, #27
    13d6:	d505      	bpl.n	13e4 <_tc_interrupt_handler+0x44>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    13d8:	1c20      	adds	r0, r4, #0
    13da:	6922      	ldr	r2, [r4, #16]
    13dc:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    13de:	2310      	movs	r3, #16
    13e0:	6822      	ldr	r2, [r4, #0]
    13e2:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    13e4:	06ab      	lsls	r3, r5, #26
    13e6:	d505      	bpl.n	13f4 <_tc_interrupt_handler+0x54>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    13e8:	1c20      	adds	r0, r4, #0
    13ea:	6962      	ldr	r2, [r4, #20]
    13ec:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    13ee:	6823      	ldr	r3, [r4, #0]
    13f0:	2220      	movs	r2, #32
    13f2:	739a      	strb	r2, [r3, #14]
	}
}
    13f4:	bd38      	pop	{r3, r4, r5, pc}
    13f6:	46c0      	nop			; (mov r8, r8)
    13f8:	20000d9c 	.word	0x20000d9c

000013fc <TC3_Handler>:
#if (SAML21E) || (SAML21G)
_TC_INTERRUPT_HANDLER(0,0)
_TC_INTERRUPT_HANDLER(1,1)
_TC_INTERRUPT_HANDLER(4,2)
#else
MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    13fc:	b508      	push	{r3, lr}
    13fe:	2000      	movs	r0, #0
    1400:	4b01      	ldr	r3, [pc, #4]	; (1408 <TC3_Handler+0xc>)
    1402:	4798      	blx	r3
    1404:	bd08      	pop	{r3, pc}
    1406:	46c0      	nop			; (mov r8, r8)
    1408:	000013a1 	.word	0x000013a1

0000140c <TC4_Handler>:
    140c:	b508      	push	{r3, lr}
    140e:	2001      	movs	r0, #1
    1410:	4b01      	ldr	r3, [pc, #4]	; (1418 <TC4_Handler+0xc>)
    1412:	4798      	blx	r3
    1414:	bd08      	pop	{r3, pc}
    1416:	46c0      	nop			; (mov r8, r8)
    1418:	000013a1 	.word	0x000013a1

0000141c <TC5_Handler>:
    141c:	b508      	push	{r3, lr}
    141e:	2002      	movs	r0, #2
    1420:	4b01      	ldr	r3, [pc, #4]	; (1428 <TC5_Handler+0xc>)
    1422:	4798      	blx	r3
    1424:	bd08      	pop	{r3, pc}
    1426:	46c0      	nop			; (mov r8, r8)
    1428:	000013a1 	.word	0x000013a1

0000142c <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    142c:	b570      	push	{r4, r5, r6, lr}
    142e:	b084      	sub	sp, #16
    1430:	1c01      	adds	r1, r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    1432:	ab01      	add	r3, sp, #4
    1434:	4a0a      	ldr	r2, [pc, #40]	; (1460 <_tc_get_inst_index+0x34>)
    1436:	ca70      	ldmia	r2!, {r4, r5, r6}
    1438:	c370      	stmia	r3!, {r4, r5, r6}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    143a:	9b01      	ldr	r3, [sp, #4]
    143c:	4283      	cmp	r3, r0
    143e:	d00a      	beq.n	1456 <_tc_get_inst_index+0x2a>
    1440:	9c02      	ldr	r4, [sp, #8]
    1442:	4284      	cmp	r4, r0
    1444:	d005      	beq.n	1452 <_tc_get_inst_index+0x26>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    1446:	2000      	movs	r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    1448:	9d03      	ldr	r5, [sp, #12]
    144a:	428d      	cmp	r5, r1
    144c:	d105      	bne.n	145a <_tc_get_inst_index+0x2e>
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    144e:	2002      	movs	r0, #2
    1450:	e002      	b.n	1458 <_tc_get_inst_index+0x2c>
    1452:	2001      	movs	r0, #1
    1454:	e000      	b.n	1458 <_tc_get_inst_index+0x2c>
    1456:	2000      	movs	r0, #0
		if (hw == tc_modules[i]) {
			return i;
    1458:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    145a:	b004      	add	sp, #16
    145c:	bd70      	pop	{r4, r5, r6, pc}
    145e:	46c0      	nop			; (mov r8, r8)
    1460:	00004ca8 	.word	0x00004ca8

00001464 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    1464:	b5f0      	push	{r4, r5, r6, r7, lr}
    1466:	464f      	mov	r7, r9
    1468:	4646      	mov	r6, r8
    146a:	b4c0      	push	{r6, r7}
    146c:	b087      	sub	sp, #28
    146e:	1c04      	adds	r4, r0, #0
    1470:	1c0d      	adds	r5, r1, #0
    1472:	4690      	mov	r8, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    1474:	1c08      	adds	r0, r1, #0
    1476:	4b90      	ldr	r3, [pc, #576]	; (16b8 <tc_init+0x254>)
    1478:	4798      	blx	r3
    147a:	4681      	mov	r9, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    147c:	4f8f      	ldr	r7, [pc, #572]	; (16bc <tc_init+0x258>)
    147e:	1c39      	adds	r1, r7, #0
    1480:	310c      	adds	r1, #12
    1482:	a805      	add	r0, sp, #20
    1484:	2203      	movs	r2, #3
    1486:	4e8e      	ldr	r6, [pc, #568]	; (16c0 <tc_init+0x25c>)
    1488:	47b0      	blx	r6
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    148a:	1c39      	adds	r1, r7, #0
    148c:	3110      	adds	r1, #16
    148e:	a803      	add	r0, sp, #12
    1490:	2206      	movs	r2, #6
    1492:	47b0      	blx	r6
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    1494:	2300      	movs	r3, #0
    1496:	60a3      	str	r3, [r4, #8]
    1498:	60e3      	str	r3, [r4, #12]
    149a:	6123      	str	r3, [r4, #16]
    149c:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    149e:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    14a0:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    14a2:	4648      	mov	r0, r9
    14a4:	0082      	lsls	r2, r0, #2
    14a6:	4b87      	ldr	r3, [pc, #540]	; (16c4 <tc_init+0x260>)
    14a8:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    14aa:	6025      	str	r5, [r4, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    14ac:	4641      	mov	r1, r8
    14ae:	788b      	ldrb	r3, [r1, #2]
    14b0:	2b08      	cmp	r3, #8
    14b2:	d104      	bne.n	14be <tc_init+0x5a>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    14b4:	2017      	movs	r0, #23
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    14b6:	464a      	mov	r2, r9
    14b8:	07d2      	lsls	r2, r2, #31
    14ba:	d400      	bmi.n	14be <tc_init+0x5a>
    14bc:	e0f6      	b.n	16ac <tc_init+0x248>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    14be:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    14c0:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    14c2:	2005      	movs	r0, #5
	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    14c4:	07d9      	lsls	r1, r3, #31
    14c6:	d500      	bpl.n	14ca <tc_init+0x66>
    14c8:	e0f0      	b.n	16ac <tc_init+0x248>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    14ca:	7beb      	ldrb	r3, [r5, #15]
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
    14cc:	201c      	movs	r0, #28
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    14ce:	06da      	lsls	r2, r3, #27
    14d0:	d500      	bpl.n	14d4 <tc_init+0x70>
    14d2:	e0eb      	b.n	16ac <tc_init+0x248>
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    14d4:	882b      	ldrh	r3, [r5, #0]
    14d6:	0799      	lsls	r1, r3, #30
    14d8:	d500      	bpl.n	14dc <tc_init+0x78>
    14da:	e0e7      	b.n	16ac <tc_init+0x248>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
    14dc:	4642      	mov	r2, r8
    14de:	7c13      	ldrb	r3, [r2, #16]
    14e0:	2b00      	cmp	r3, #0
    14e2:	d00c      	beq.n	14fe <tc_init+0x9a>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    14e4:	a902      	add	r1, sp, #8
    14e6:	2301      	movs	r3, #1
    14e8:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    14ea:	2200      	movs	r2, #0
    14ec:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    14ee:	4640      	mov	r0, r8
    14f0:	6980      	ldr	r0, [r0, #24]
    14f2:	7008      	strb	r0, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    14f4:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    14f6:	4642      	mov	r2, r8
    14f8:	7d10      	ldrb	r0, [r2, #20]
    14fa:	4b73      	ldr	r3, [pc, #460]	; (16c8 <tc_init+0x264>)
    14fc:	4798      	blx	r3
				config->pwm_channel[0].pin_out, &pin_config);
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
    14fe:	4640      	mov	r0, r8
    1500:	7f03      	ldrb	r3, [r0, #28]
    1502:	2b00      	cmp	r3, #0
    1504:	d00b      	beq.n	151e <tc_init+0xba>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1506:	a902      	add	r1, sp, #8
    1508:	2301      	movs	r3, #1
    150a:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    150c:	2200      	movs	r2, #0
    150e:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    1510:	6a42      	ldr	r2, [r0, #36]	; 0x24
    1512:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    1514:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    1516:	6a03      	ldr	r3, [r0, #32]
    1518:	b2d8      	uxtb	r0, r3
    151a:	4b6b      	ldr	r3, [pc, #428]	; (16c8 <tc_init+0x264>)
    151c:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    151e:	4b6b      	ldr	r3, [pc, #428]	; (16cc <tc_init+0x268>)
    1520:	6a19      	ldr	r1, [r3, #32]
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			inst_pm_apbmask[instance]);
    1522:	4648      	mov	r0, r9
    1524:	0042      	lsls	r2, r0, #1
		system_pinmux_pin_set_config(
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    1526:	a803      	add	r0, sp, #12
    1528:	5a12      	ldrh	r2, [r2, r0]
    152a:	430a      	orrs	r2, r1
    152c:	621a      	str	r2, [r3, #32]
			inst_pm_apbmask[instance]);

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    152e:	4641      	mov	r1, r8
    1530:	788b      	ldrb	r3, [r1, #2]
    1532:	2b08      	cmp	r3, #8
    1534:	d108      	bne.n	1548 <tc_init+0xe4>
    1536:	4b65      	ldr	r3, [pc, #404]	; (16cc <tc_init+0x268>)
    1538:	6a1a      	ldr	r2, [r3, #32]
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
				inst_pm_apbmask[instance + 1]);
    153a:	4648      	mov	r0, r9
    153c:	3001      	adds	r0, #1
    153e:	0040      	lsls	r0, r0, #1

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    1540:	a903      	add	r1, sp, #12
    1542:	5a41      	ldrh	r1, [r0, r1]
    1544:	430a      	orrs	r2, r1
    1546:	621a      	str	r2, [r3, #32]
				inst_pm_apbmask[instance + 1]);
	}

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = config->clock_source;
    1548:	a901      	add	r1, sp, #4
    154a:	4642      	mov	r2, r8
    154c:	7813      	ldrb	r3, [r2, #0]
    154e:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    1550:	ab05      	add	r3, sp, #20
    1552:	4648      	mov	r0, r9
    1554:	5c1e      	ldrb	r6, [r3, r0]
    1556:	1c30      	adds	r0, r6, #0
    1558:	4b5d      	ldr	r3, [pc, #372]	; (16d0 <tc_init+0x26c>)
    155a:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    155c:	1c30      	adds	r0, r6, #0
    155e:	4b5d      	ldr	r3, [pc, #372]	; (16d4 <tc_init+0x270>)
    1560:	4798      	blx	r3

	/* Set ctrla register */
	ctrla_tmp =
    1562:	4641      	mov	r1, r8
    1564:	8888      	ldrh	r0, [r1, #4]
    1566:	890b      	ldrh	r3, [r1, #8]
    1568:	4303      	orrs	r3, r0
    156a:	7988      	ldrb	r0, [r1, #6]
    156c:	788a      	ldrb	r2, [r1, #2]
    156e:	4310      	orrs	r0, r2
    1570:	4318      	orrs	r0, r3
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	if (config->run_in_standby) {
    1572:	784b      	ldrb	r3, [r1, #1]
    1574:	2b00      	cmp	r3, #0
    1576:	d002      	beq.n	157e <tc_init+0x11a>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    1578:	2380      	movs	r3, #128	; 0x80
    157a:	011b      	lsls	r3, r3, #4
    157c:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    157e:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1580:	227f      	movs	r2, #127	; 0x7f
    1582:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    1584:	4393      	bics	r3, r2
    1586:	d1fc      	bne.n	1582 <tc_init+0x11e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    1588:	8028      	strh	r0, [r5, #0]

	/* Set ctrlb register */
	if (config->oneshot) {
    158a:	4642      	mov	r2, r8
    158c:	7b50      	ldrb	r0, [r2, #13]
	/* Temporary variable to hold all updates to the CTRLA
	 * register before they are written to it */
	uint16_t ctrla_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
    158e:	1e43      	subs	r3, r0, #1
    1590:	4198      	sbcs	r0, r3
    1592:	0080      	lsls	r0, r0, #2
	/* Set ctrlb register */
	if (config->oneshot) {
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
	}

	if (config->count_direction) {
    1594:	7b93      	ldrb	r3, [r2, #14]
    1596:	2b00      	cmp	r3, #0
    1598:	d001      	beq.n	159e <tc_init+0x13a>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    159a:	2301      	movs	r3, #1
    159c:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    159e:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    15a0:	227f      	movs	r2, #127	; 0x7f
    15a2:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
    15a4:	4393      	bics	r3, r2
    15a6:	d1fc      	bne.n	15a2 <tc_init+0x13e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    15a8:	23ff      	movs	r3, #255	; 0xff
    15aa:	712b      	strb	r3, [r5, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
    15ac:	2800      	cmp	r0, #0
    15ae:	d005      	beq.n	15bc <tc_init+0x158>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    15b0:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    15b2:	227f      	movs	r2, #127	; 0x7f
    15b4:	7bcb      	ldrb	r3, [r1, #15]
		while (tc_is_syncing(module_inst)) {
    15b6:	4393      	bics	r3, r2
    15b8:	d1fc      	bne.n	15b4 <tc_init+0x150>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    15ba:	7168      	strb	r0, [r5, #5]
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
    15bc:	4643      	mov	r3, r8
    15be:	7a98      	ldrb	r0, [r3, #10]
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    15c0:	7adb      	ldrb	r3, [r3, #11]
    15c2:	2b00      	cmp	r3, #0
    15c4:	d001      	beq.n	15ca <tc_init+0x166>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    15c6:	2310      	movs	r3, #16
    15c8:	4318      	orrs	r0, r3
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    15ca:	4641      	mov	r1, r8
    15cc:	7b0b      	ldrb	r3, [r1, #12]
    15ce:	2b00      	cmp	r3, #0
    15d0:	d001      	beq.n	15d6 <tc_init+0x172>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    15d2:	2320      	movs	r3, #32
    15d4:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    15d6:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    15d8:	227f      	movs	r2, #127	; 0x7f
    15da:	7bcb      	ldrb	r3, [r1, #15]
		}
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    15dc:	4393      	bics	r3, r2
    15de:	d1fc      	bne.n	15da <tc_init+0x176>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    15e0:	71a8      	strb	r0, [r5, #6]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    15e2:	6822      	ldr	r2, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    15e4:	217f      	movs	r1, #127	; 0x7f
    15e6:	7bd3      	ldrb	r3, [r2, #15]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    15e8:	438b      	bics	r3, r1
    15ea:	d1fc      	bne.n	15e6 <tc_init+0x182>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    15ec:	7923      	ldrb	r3, [r4, #4]
    15ee:	2b04      	cmp	r3, #4
    15f0:	d005      	beq.n	15fe <tc_init+0x19a>
    15f2:	2b08      	cmp	r3, #8
    15f4:	d041      	beq.n	167a <tc_init+0x216>

			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
    15f6:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    15f8:	2b00      	cmp	r3, #0
    15fa:	d157      	bne.n	16ac <tc_init+0x248>
    15fc:	e024      	b.n	1648 <tc_init+0x1e4>
    15fe:	217f      	movs	r1, #127	; 0x7f
    1600:	7bd3      	ldrb	r3, [r2, #15]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
    1602:	438b      	bics	r3, r1
    1604:	d1fc      	bne.n	1600 <tc_init+0x19c>
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
					config->counter_8_bit.value;
    1606:	2328      	movs	r3, #40	; 0x28
    1608:	4642      	mov	r2, r8
    160a:	5cd3      	ldrb	r3, [r2, r3]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
    160c:	742b      	strb	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    160e:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1610:	227f      	movs	r2, #127	; 0x7f
    1612:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.value;


			while (tc_is_syncing(module_inst)) {
    1614:	4393      	bics	r3, r2
    1616:	d1fc      	bne.n	1612 <tc_init+0x1ae>
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
					config->counter_8_bit.period;
    1618:	2329      	movs	r3, #41	; 0x29
    161a:	4640      	mov	r0, r8
    161c:	5cc3      	ldrb	r3, [r0, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
    161e:	752b      	strb	r3, [r5, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1620:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1622:	227f      	movs	r2, #127	; 0x7f
    1624:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.period;

			while (tc_is_syncing(module_inst)) {
    1626:	4393      	bics	r3, r2
    1628:	d1fc      	bne.n	1624 <tc_init+0x1c0>
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
					config->counter_8_bit.compare_capture_channel[0];
    162a:	232a      	movs	r3, #42	; 0x2a
    162c:	4641      	mov	r1, r8
    162e:	5ccb      	ldrb	r3, [r1, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
    1630:	762b      	strb	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1632:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1634:	227f      	movs	r2, #127	; 0x7f
    1636:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    1638:	4393      	bics	r3, r2
    163a:	d1fc      	bne.n	1636 <tc_init+0x1d2>
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
					config->counter_8_bit.compare_capture_channel[1];
    163c:	232b      	movs	r3, #43	; 0x2b
    163e:	4642      	mov	r2, r8
    1640:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
    1642:	766b      	strb	r3, [r5, #25]
					config->counter_8_bit.compare_capture_channel[1];

			return STATUS_OK;
    1644:	2000      	movs	r0, #0
    1646:	e031      	b.n	16ac <tc_init+0x248>
    1648:	217f      	movs	r1, #127	; 0x7f
    164a:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_16BIT:
			while (tc_is_syncing(module_inst)) {
    164c:	438b      	bics	r3, r1
    164e:	d1fc      	bne.n	164a <tc_init+0x1e6>
				/* Wait for sync */
			}

			hw->COUNT16.COUNT.reg
				= config->counter_16_bit.value;
    1650:	4640      	mov	r0, r8
    1652:	8d03      	ldrh	r3, [r0, #40]	; 0x28
    1654:	822b      	strh	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1656:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1658:	227f      	movs	r2, #127	; 0x7f
    165a:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
    165c:	4393      	bics	r3, r2
    165e:	d1fc      	bne.n	165a <tc_init+0x1f6>
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
					config->counter_16_bit.compare_capture_channel[0];
    1660:	4641      	mov	r1, r8
    1662:	8d4b      	ldrh	r3, [r1, #42]	; 0x2a

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
    1664:	832b      	strh	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1666:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1668:	227f      	movs	r2, #127	; 0x7f
    166a:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_16_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    166c:	4393      	bics	r3, r2
    166e:	d1fc      	bne.n	166a <tc_init+0x206>
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
					config->counter_16_bit.compare_capture_channel[1];
    1670:	4642      	mov	r2, r8
    1672:	8d93      	ldrh	r3, [r2, #44]	; 0x2c

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
    1674:	836b      	strh	r3, [r5, #26]
					config->counter_16_bit.compare_capture_channel[1];

			return STATUS_OK;
    1676:	2000      	movs	r0, #0
    1678:	e018      	b.n	16ac <tc_init+0x248>
    167a:	217f      	movs	r1, #127	; 0x7f
    167c:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_32BIT:
			while (tc_is_syncing(module_inst)) {
    167e:	438b      	bics	r3, r1
    1680:	d1fc      	bne.n	167c <tc_init+0x218>
				/* Wait for sync */
			}

			hw->COUNT32.COUNT.reg
				= config->counter_32_bit.value;
    1682:	4643      	mov	r3, r8
    1684:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1686:	612b      	str	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1688:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    168a:	227f      	movs	r2, #127	; 0x7f
    168c:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
    168e:	4393      	bics	r3, r2
    1690:	d1fc      	bne.n	168c <tc_init+0x228>
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
    1692:	4640      	mov	r0, r8
    1694:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
    1696:	61a8      	str	r0, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1698:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    169a:	227f      	movs	r2, #127	; 0x7f
    169c:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_32_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    169e:	4393      	bics	r3, r2
    16a0:	d1fc      	bne.n	169c <tc_init+0x238>
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
					config->counter_32_bit.compare_capture_channel[1];
    16a2:	4641      	mov	r1, r8
    16a4:	6b0b      	ldr	r3, [r1, #48]	; 0x30

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
    16a6:	61eb      	str	r3, [r5, #28]
					config->counter_32_bit.compare_capture_channel[1];

			return STATUS_OK;
    16a8:	2000      	movs	r0, #0
    16aa:	e7ff      	b.n	16ac <tc_init+0x248>
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    16ac:	b007      	add	sp, #28
    16ae:	bc0c      	pop	{r2, r3}
    16b0:	4690      	mov	r8, r2
    16b2:	4699      	mov	r9, r3
    16b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    16b6:	46c0      	nop			; (mov r8, r8)
    16b8:	0000142d 	.word	0x0000142d
    16bc:	00004ca8 	.word	0x00004ca8
    16c0:	00004a71 	.word	0x00004a71
    16c4:	20000d9c 	.word	0x20000d9c
    16c8:	00001319 	.word	0x00001319
    16cc:	40000400 	.word	0x40000400
    16d0:	0000123d 	.word	0x0000123d
    16d4:	000011b1 	.word	0x000011b1

000016d8 <tc_get_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    16d8:	6802      	ldr	r2, [r0, #0]
    16da:	217f      	movs	r1, #127	; 0x7f
    16dc:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    16de:	438b      	bics	r3, r1
    16e0:	d1fc      	bne.n	16dc <tc_get_count_value+0x4>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    16e2:	7903      	ldrb	r3, [r0, #4]
    16e4:	2b04      	cmp	r3, #4
    16e6:	d005      	beq.n	16f4 <tc_get_count_value+0x1c>
    16e8:	2b08      	cmp	r3, #8
    16ea:	d009      	beq.n	1700 <tc_get_count_value+0x28>
		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
	}

	Assert(false);
	return 0;
    16ec:	2000      	movs	r0, #0
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    16ee:	2b00      	cmp	r3, #0
    16f0:	d108      	bne.n	1704 <tc_get_count_value+0x2c>
    16f2:	e002      	b.n	16fa <tc_get_count_value+0x22>
		case TC_COUNTER_SIZE_8BIT:
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    16f4:	7c10      	ldrb	r0, [r2, #16]
    16f6:	b2c0      	uxtb	r0, r0
    16f8:	e004      	b.n	1704 <tc_get_count_value+0x2c>

		case TC_COUNTER_SIZE_16BIT:
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    16fa:	8a10      	ldrh	r0, [r2, #16]
    16fc:	b280      	uxth	r0, r0
    16fe:	e001      	b.n	1704 <tc_get_count_value+0x2c>

		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
    1700:	6910      	ldr	r0, [r2, #16]
    1702:	e7ff      	b.n	1704 <tc_get_count_value+0x2c>
	}

	Assert(false);
	return 0;
}
    1704:	4770      	bx	lr
    1706:	46c0      	nop			; (mov r8, r8)

00001708 <tc_set_compare_value>:
 */
enum status_code tc_set_compare_value(
		const struct tc_module *const module_inst,
		const enum tc_compare_capture_channel channel_index,
		const uint32_t compare)
{
    1708:	b530      	push	{r4, r5, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    170a:	6804      	ldr	r4, [r0, #0]
    170c:	257f      	movs	r5, #127	; 0x7f
    170e:	7be3      	ldrb	r3, [r4, #15]

	while (tc_is_syncing(module_inst)) {
    1710:	43ab      	bics	r3, r5
    1712:	d1fc      	bne.n	170e <tc_set_compare_value+0x6>
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    1714:	7903      	ldrb	r3, [r0, #4]
    1716:	2b04      	cmp	r3, #4
    1718:	d005      	beq.n	1726 <tc_set_compare_value+0x1e>
    171a:	2b08      	cmp	r3, #8
    171c:	d014      	beq.n	1748 <tc_set_compare_value+0x40>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    171e:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    1720:	2b00      	cmp	r3, #0
    1722:	d119      	bne.n	1758 <tc_set_compare_value+0x50>
    1724:	e007      	b.n	1736 <tc_set_compare_value+0x2e>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    1726:	2017      	movs	r0, #23
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
		case TC_COUNTER_SIZE_8BIT:
			if (channel_index <
    1728:	2901      	cmp	r1, #1
    172a:	d815      	bhi.n	1758 <tc_set_compare_value+0x50>
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT8.CC[channel_index].reg  =
						(uint8_t)compare;
    172c:	b2d2      	uxtb	r2, r2
	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
		case TC_COUNTER_SIZE_8BIT:
			if (channel_index <
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT8.CC[channel_index].reg  =
    172e:	1861      	adds	r1, r4, r1
    1730:	760a      	strb	r2, [r1, #24]
						(uint8_t)compare;
				return STATUS_OK;
    1732:	2000      	movs	r0, #0
    1734:	e010      	b.n	1758 <tc_set_compare_value+0x50>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    1736:	2017      	movs	r0, #23
						(uint8_t)compare;
				return STATUS_OK;
			}

		case TC_COUNTER_SIZE_16BIT:
			if (channel_index <
    1738:	2901      	cmp	r1, #1
    173a:	d80d      	bhi.n	1758 <tc_set_compare_value+0x50>
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT16.CC[channel_index].reg =
						(uint16_t)compare;
    173c:	b292      	uxth	r2, r2
			}

		case TC_COUNTER_SIZE_16BIT:
			if (channel_index <
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT16.CC[channel_index].reg =
    173e:	310c      	adds	r1, #12
    1740:	0049      	lsls	r1, r1, #1
    1742:	530a      	strh	r2, [r1, r4]
						(uint16_t)compare;
				return STATUS_OK;
    1744:	2000      	movs	r0, #0
    1746:	e007      	b.n	1758 <tc_set_compare_value+0x50>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    1748:	2017      	movs	r0, #23
						(uint16_t)compare;
				return STATUS_OK;
			}

		case TC_COUNTER_SIZE_32BIT:
			if (channel_index <
    174a:	2901      	cmp	r1, #1
    174c:	d804      	bhi.n	1758 <tc_set_compare_value+0x50>
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT32.CC[channel_index].reg =
    174e:	3106      	adds	r1, #6
    1750:	0089      	lsls	r1, r1, #2
    1752:	510a      	str	r2, [r1, r4]
						(uint32_t)compare;
				return STATUS_OK;
    1754:	2000      	movs	r0, #0
    1756:	e7ff      	b.n	1758 <tc_set_compare_value+0x50>
			}
	}

	return STATUS_ERR_INVALID_ARG;
}
    1758:	bd30      	pop	{r4, r5, pc}
    175a:	46c0      	nop			; (mov r8, r8)

0000175c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    175c:	e7fe      	b.n	175c <Dummy_Handler>
    175e:	46c0      	nop			; (mov r8, r8)

00001760 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    1760:	b510      	push	{r4, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    1762:	4b19      	ldr	r3, [pc, #100]	; (17c8 <Reset_Handler+0x68>)
    1764:	4a19      	ldr	r2, [pc, #100]	; (17cc <Reset_Handler+0x6c>)
    1766:	429a      	cmp	r2, r3
    1768:	d003      	beq.n	1772 <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    176a:	4b19      	ldr	r3, [pc, #100]	; (17d0 <Reset_Handler+0x70>)
    176c:	4a16      	ldr	r2, [pc, #88]	; (17c8 <Reset_Handler+0x68>)
    176e:	429a      	cmp	r2, r3
    1770:	d304      	bcc.n	177c <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    1772:	4b18      	ldr	r3, [pc, #96]	; (17d4 <Reset_Handler+0x74>)
    1774:	4a18      	ldr	r2, [pc, #96]	; (17d8 <Reset_Handler+0x78>)
    1776:	429a      	cmp	r2, r3
    1778:	d310      	bcc.n	179c <Reset_Handler+0x3c>
    177a:	e01b      	b.n	17b4 <Reset_Handler+0x54>
    177c:	4b17      	ldr	r3, [pc, #92]	; (17dc <Reset_Handler+0x7c>)
    177e:	4814      	ldr	r0, [pc, #80]	; (17d0 <Reset_Handler+0x70>)
    1780:	3003      	adds	r0, #3
    1782:	1ac0      	subs	r0, r0, r3
    1784:	0880      	lsrs	r0, r0, #2
    1786:	3001      	adds	r0, #1
    1788:	0080      	lsls	r0, r0, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    178a:	2300      	movs	r3, #0
                        *pDest++ = *pSrc++;
    178c:	490e      	ldr	r1, [pc, #56]	; (17c8 <Reset_Handler+0x68>)
    178e:	4a0f      	ldr	r2, [pc, #60]	; (17cc <Reset_Handler+0x6c>)
    1790:	58d4      	ldr	r4, [r2, r3]
    1792:	50cc      	str	r4, [r1, r3]
    1794:	3304      	adds	r3, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    1796:	4283      	cmp	r3, r0
    1798:	d1fa      	bne.n	1790 <Reset_Handler+0x30>
    179a:	e7ea      	b.n	1772 <Reset_Handler+0x12>
    179c:	4b0e      	ldr	r3, [pc, #56]	; (17d8 <Reset_Handler+0x78>)
    179e:	1d1a      	adds	r2, r3, #4
    17a0:	490c      	ldr	r1, [pc, #48]	; (17d4 <Reset_Handler+0x74>)
    17a2:	3103      	adds	r1, #3
    17a4:	1a89      	subs	r1, r1, r2
    17a6:	0889      	lsrs	r1, r1, #2
    17a8:	0089      	lsls	r1, r1, #2
    17aa:	1852      	adds	r2, r2, r1
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
                *pDest++ = 0;
    17ac:	2100      	movs	r1, #0
    17ae:	c302      	stmia	r3!, {r1}
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    17b0:	4293      	cmp	r3, r2
    17b2:	d1fc      	bne.n	17ae <Reset_Handler+0x4e>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    17b4:	4b0a      	ldr	r3, [pc, #40]	; (17e0 <Reset_Handler+0x80>)
    17b6:	217f      	movs	r1, #127	; 0x7f
    17b8:	4a0a      	ldr	r2, [pc, #40]	; (17e4 <Reset_Handler+0x84>)
    17ba:	438a      	bics	r2, r1
    17bc:	609a      	str	r2, [r3, #8]

        /* Initialize the C library */
        __libc_init_array();
    17be:	4b0a      	ldr	r3, [pc, #40]	; (17e8 <Reset_Handler+0x88>)
    17c0:	4798      	blx	r3

        /* Branch to main function */
        main();
    17c2:	4b0a      	ldr	r3, [pc, #40]	; (17ec <Reset_Handler+0x8c>)
    17c4:	4798      	blx	r3
    17c6:	e7fe      	b.n	17c6 <Reset_Handler+0x66>
    17c8:	20000000 	.word	0x20000000
    17cc:	00004d98 	.word	0x00004d98
    17d0:	20000078 	.word	0x20000078
    17d4:	20000eb0 	.word	0x20000eb0
    17d8:	20000078 	.word	0x20000078
    17dc:	20000004 	.word	0x20000004
    17e0:	e000ed00 	.word	0xe000ed00
    17e4:	00000000 	.word	0x00000000
    17e8:	00004a25 	.word	0x00004a25
    17ec:	00004811 	.word	0x00004811

000017f0 <_sbrk>:
extern caddr_t _sbrk(int incr)
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    17f0:	4b06      	ldr	r3, [pc, #24]	; (180c <_sbrk+0x1c>)
    17f2:	681b      	ldr	r3, [r3, #0]
    17f4:	2b00      	cmp	r3, #0
    17f6:	d102      	bne.n	17fe <_sbrk+0xe>
		heap = (unsigned char *)&_end;
    17f8:	4a05      	ldr	r2, [pc, #20]	; (1810 <_sbrk+0x20>)
    17fa:	4b04      	ldr	r3, [pc, #16]	; (180c <_sbrk+0x1c>)
    17fc:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    17fe:	4a03      	ldr	r2, [pc, #12]	; (180c <_sbrk+0x1c>)
    1800:	6813      	ldr	r3, [r2, #0]

	heap += incr;
    1802:	1818      	adds	r0, r3, r0
    1804:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
}
    1806:	1c18      	adds	r0, r3, #0
    1808:	4770      	bx	lr
    180a:	46c0      	nop			; (mov r8, r8)
    180c:	200000d0 	.word	0x200000d0
    1810:	20002eb0 	.word	0x20002eb0

00001814 <appCmdIdentifyPeriodTimerHandler>:
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    1814:	2280      	movs	r2, #128	; 0x80
    1816:	0312      	lsls	r2, r2, #12
    1818:	4b01      	ldr	r3, [pc, #4]	; (1820 <appCmdIdentifyPeriodTimerHandler+0xc>)
    181a:	61da      	str	r2, [r3, #28]
{
#if (LED_COUNT > 0)
	LED_Toggle(LED_IDENTIFY);
#endif
	(void)timer;
}
    181c:	4770      	bx	lr
    181e:	46c0      	nop			; (mov r8, r8)
    1820:	41004400 	.word	0x41004400

00001824 <appCmdHandle>:
}

/*************************************************************************//**
*****************************************************************************/
static bool appCmdHandle(uint8_t *data, uint8_t size)
{
    1824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1826:	1c04      	adds	r4, r0, #0
	AppCmdHeader_t *header = (AppCmdHeader_t *)data;

	if (size < sizeof(AppCmdHeader_t)) {
		return false;
    1828:	2000      	movs	r0, #0
*****************************************************************************/
static bool appCmdHandle(uint8_t *data, uint8_t size)
{
	AppCmdHeader_t *header = (AppCmdHeader_t *)data;

	if (size < sizeof(AppCmdHeader_t)) {
    182a:	2900      	cmp	r1, #0
    182c:	d029      	beq.n	1882 <appCmdHandle+0x5e>
		return false;
	}

	if (APP_COMMAND_ID_IDENTIFY == header->id) {
    182e:	7822      	ldrb	r2, [r4, #0]
    1830:	2a10      	cmp	r2, #16
    1832:	d126      	bne.n	1882 <appCmdHandle+0x5e>
		AppCmdIdentify_t *req = (AppCmdIdentify_t *)data;

		if (sizeof(AppCmdIdentify_t) != size) {
    1834:	2905      	cmp	r1, #5
    1836:	d124      	bne.n	1882 <appCmdHandle+0x5e>
			return false;
		}

		SYS_TimerStop(&appCmdIdentifyDurationTimer);
    1838:	4e12      	ldr	r6, [pc, #72]	; (1884 <appCmdHandle+0x60>)
    183a:	1c30      	adds	r0, r6, #0
    183c:	4f12      	ldr	r7, [pc, #72]	; (1888 <appCmdHandle+0x64>)
    183e:	47b8      	blx	r7
		SYS_TimerStop(&appCmdIdentifyPeriodTimer);
    1840:	4d12      	ldr	r5, [pc, #72]	; (188c <appCmdHandle+0x68>)
    1842:	1c28      	adds	r0, r5, #0
    1844:	47b8      	blx	r7

		appCmdIdentifyDurationTimer.interval = req->duration;
    1846:	7862      	ldrb	r2, [r4, #1]
    1848:	78a3      	ldrb	r3, [r4, #2]
    184a:	021b      	lsls	r3, r3, #8
    184c:	4313      	orrs	r3, r2
    184e:	60b3      	str	r3, [r6, #8]
		appCmdIdentifyDurationTimer.mode = SYS_TIMER_INTERVAL_MODE;
    1850:	2300      	movs	r3, #0
    1852:	7333      	strb	r3, [r6, #12]
		appCmdIdentifyDurationTimer.handler
			= appCmdIdentifyDurationTimerHandler;
    1854:	4b0e      	ldr	r3, [pc, #56]	; (1890 <appCmdHandle+0x6c>)
    1856:	6133      	str	r3, [r6, #16]
		SYS_TimerStart(&appCmdIdentifyDurationTimer);
    1858:	1c30      	adds	r0, r6, #0
    185a:	4e0e      	ldr	r6, [pc, #56]	; (1894 <appCmdHandle+0x70>)
    185c:	47b0      	blx	r6

		appCmdIdentifyPeriodTimer.interval = req->period;
    185e:	78e2      	ldrb	r2, [r4, #3]
    1860:	7923      	ldrb	r3, [r4, #4]
    1862:	021b      	lsls	r3, r3, #8
    1864:	4313      	orrs	r3, r2
    1866:	60ab      	str	r3, [r5, #8]
		appCmdIdentifyPeriodTimer.mode = SYS_TIMER_PERIODIC_MODE;
    1868:	2301      	movs	r3, #1
    186a:	732b      	strb	r3, [r5, #12]
		appCmdIdentifyPeriodTimer.handler
			= appCmdIdentifyPeriodTimerHandler;
    186c:	4b0a      	ldr	r3, [pc, #40]	; (1898 <appCmdHandle+0x74>)
    186e:	612b      	str	r3, [r5, #16]
		SYS_TimerStart(&appCmdIdentifyPeriodTimer);
    1870:	1c28      	adds	r0, r5, #0
    1872:	47b0      	blx	r6

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1874:	2280      	movs	r2, #128	; 0x80
    1876:	0312      	lsls	r2, r2, #12
    1878:	4b08      	ldr	r3, [pc, #32]	; (189c <appCmdHandle+0x78>)
    187a:	615a      	str	r2, [r3, #20]
#if (LED_COUNT > 0)
		LED_On(LED_IDENTIFY);
#endif
		NWK_Lock();
    187c:	4b08      	ldr	r3, [pc, #32]	; (18a0 <appCmdHandle+0x7c>)
    187e:	4798      	blx	r3

		return true;
    1880:	2001      	movs	r0, #1
	}

	return false;
}
    1882:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1884:	200000d8 	.word	0x200000d8
    1888:	000038b9 	.word	0x000038b9
    188c:	2000010c 	.word	0x2000010c
    1890:	0000192d 	.word	0x0000192d
    1894:	0000392d 	.word	0x0000392d
    1898:	00001815 	.word	0x00001815
    189c:	41004400 	.word	0x41004400
    18a0:	00001ecd 	.word	0x00001ecd

000018a4 <appCmdDataInd>:
}

/*************************************************************************//**
*****************************************************************************/
static bool appCmdDataInd(NWK_DataInd_t *ind)
{
    18a4:	b508      	push	{r3, lr}
    18a6:	1c03      	adds	r3, r0, #0
	return appCmdHandle(ind->data, ind->size);
    18a8:	6880      	ldr	r0, [r0, #8]
    18aa:	7b19      	ldrb	r1, [r3, #12]
    18ac:	4b01      	ldr	r3, [pc, #4]	; (18b4 <appCmdDataInd+0x10>)
    18ae:	4798      	blx	r3
}
    18b0:	bd08      	pop	{r3, pc}
    18b2:	46c0      	nop			; (mov r8, r8)
    18b4:	00001825 	.word	0x00001825

000018b8 <appCmdCheckPendingTable>:
}

/*************************************************************************//**
*****************************************************************************/
static void appCmdCheckPendingTable(void)
{
    18b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (appCmdInProgress) {
    18ba:	4b0f      	ldr	r3, [pc, #60]	; (18f8 <appCmdCheckPendingTable+0x40>)
    18bc:	681b      	ldr	r3, [r3, #0]
    18be:	2b00      	cmp	r3, #0
    18c0:	d119      	bne.n	18f6 <appCmdCheckPendingTable+0x3e>
    18c2:	4f0e      	ldr	r7, [pc, #56]	; (18fc <appCmdCheckPendingTable+0x44>)
    18c4:	1cfc      	adds	r4, r7, #3
    18c6:	3730      	adds	r7, #48	; 0x30

/*************************************************************************//**
*****************************************************************************/
static void appCmdDataRequest(AppCmdPendingTableEntry_t *entry)
{
	appCmdInProgress = entry;
    18c8:	4e0b      	ldr	r6, [pc, #44]	; (18f8 <appCmdCheckPendingTable+0x40>)

	appCmdDataReq.dstAddr = entry->addr;
    18ca:	4d0d      	ldr	r5, [pc, #52]	; (1900 <appCmdCheckPendingTable+0x48>)
	if (appCmdInProgress) {
		return;
	}

	for (uint8_t i = 0; i < APP_CMD_PENDING_TABLE_SIZE; i++) {
		if (appCmdPendingTable[i].ready) {
    18cc:	7823      	ldrb	r3, [r4, #0]
    18ce:	2b00      	cmp	r3, #0
    18d0:	d00e      	beq.n	18f0 <appCmdCheckPendingTable+0x38>
    18d2:	1ee3      	subs	r3, r4, #3

/*************************************************************************//**
*****************************************************************************/
static void appCmdDataRequest(AppCmdPendingTableEntry_t *entry)
{
	appCmdInProgress = entry;
    18d4:	6033      	str	r3, [r6, #0]

	appCmdDataReq.dstAddr = entry->addr;
    18d6:	781a      	ldrb	r2, [r3, #0]
    18d8:	785b      	ldrb	r3, [r3, #1]
    18da:	021b      	lsls	r3, r3, #8
    18dc:	4313      	orrs	r3, r2
    18de:	816b      	strh	r3, [r5, #10]
    18e0:	1c63      	adds	r3, r4, #1
	appCmdDataReq.data = &entry->payload;
    18e2:	612b      	str	r3, [r5, #16]
    18e4:	1e63      	subs	r3, r4, #1
	appCmdDataReq.size = entry->size;
    18e6:	781b      	ldrb	r3, [r3, #0]
    18e8:	752b      	strb	r3, [r5, #20]
	NWK_DataReq(&appCmdDataReq);
    18ea:	1c28      	adds	r0, r5, #0
    18ec:	4b05      	ldr	r3, [pc, #20]	; (1904 <appCmdCheckPendingTable+0x4c>)
    18ee:	4798      	blx	r3
    18f0:	3409      	adds	r4, #9
{
	if (appCmdInProgress) {
		return;
	}

	for (uint8_t i = 0; i < APP_CMD_PENDING_TABLE_SIZE; i++) {
    18f2:	42bc      	cmp	r4, r7
    18f4:	d1ea      	bne.n	18cc <appCmdCheckPendingTable+0x14>
		if (appCmdPendingTable[i].ready) {
			appCmdDataRequest(&appCmdPendingTable[i]);
		}
	}
}
    18f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    18f8:	200000d4 	.word	0x200000d4
    18fc:	20000120 	.word	0x20000120
    1900:	200000ec 	.word	0x200000ec
    1904:	00001f5d 	.word	0x00001f5d

00001908 <appCmdDataConf>:
}

/*************************************************************************//**
*****************************************************************************/
static void appCmdDataConf(NWK_DataReq_t *req)
{
    1908:	b508      	push	{r3, lr}
	appCmdInProgress->addr = APP_CMD_INVALID_ADDR;
    190a:	4a06      	ldr	r2, [pc, #24]	; (1924 <appCmdDataConf+0x1c>)
    190c:	6813      	ldr	r3, [r2, #0]
    190e:	2101      	movs	r1, #1
    1910:	4249      	negs	r1, r1
    1912:	7019      	strb	r1, [r3, #0]
    1914:	7059      	strb	r1, [r3, #1]
	appCmdInProgress->ready = false;
    1916:	2100      	movs	r1, #0
    1918:	70d9      	strb	r1, [r3, #3]
	appCmdInProgress = NULL;
    191a:	6011      	str	r1, [r2, #0]

	appCmdCheckPendingTable();
    191c:	4b02      	ldr	r3, [pc, #8]	; (1928 <appCmdDataConf+0x20>)
    191e:	4798      	blx	r3

	(void)req;
}
    1920:	bd08      	pop	{r3, pc}
    1922:	46c0      	nop			; (mov r8, r8)
    1924:	200000d4 	.word	0x200000d4
    1928:	000018b9 	.word	0x000018b9

0000192c <appCmdIdentifyDurationTimerHandler>:
}

/*************************************************************************//**
*****************************************************************************/
static void appCmdIdentifyDurationTimerHandler(SYS_Timer_t *timer)
{
    192c:	b508      	push	{r3, lr}
	NWK_Unlock();
    192e:	4b05      	ldr	r3, [pc, #20]	; (1944 <appCmdIdentifyDurationTimerHandler+0x18>)
    1930:	4798      	blx	r3
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1932:	2280      	movs	r2, #128	; 0x80
    1934:	0312      	lsls	r2, r2, #12
    1936:	4b04      	ldr	r3, [pc, #16]	; (1948 <appCmdIdentifyDurationTimerHandler+0x1c>)
    1938:	619a      	str	r2, [r3, #24]
#if (LED_COUNT > 0)
	LED_Off(LED_IDENTIFY);
#endif
	SYS_TimerStop(&appCmdIdentifyPeriodTimer);
    193a:	4804      	ldr	r0, [pc, #16]	; (194c <appCmdIdentifyDurationTimerHandler+0x20>)
    193c:	4b04      	ldr	r3, [pc, #16]	; (1950 <appCmdIdentifyDurationTimerHandler+0x24>)
    193e:	4798      	blx	r3
	(void)timer;
}
    1940:	bd08      	pop	{r3, pc}
    1942:	46c0      	nop			; (mov r8, r8)
    1944:	00001edd 	.word	0x00001edd
    1948:	41004400 	.word	0x41004400
    194c:	2000010c 	.word	0x2000010c
    1950:	000038b9 	.word	0x000038b9

00001954 <APP_CommandsInit>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void APP_CommandsInit(void)
{
    1954:	b510      	push	{r4, lr}
	appCmdIdentifyDurationTimer.mode = SYS_TIMER_INTERVAL_MODE;
    1956:	4b13      	ldr	r3, [pc, #76]	; (19a4 <APP_CommandsInit+0x50>)
    1958:	2200      	movs	r2, #0
    195a:	731a      	strb	r2, [r3, #12]
	appCmdIdentifyDurationTimer.handler
		= appCmdIdentifyDurationTimerHandler;
    195c:	4912      	ldr	r1, [pc, #72]	; (19a8 <APP_CommandsInit+0x54>)
    195e:	6119      	str	r1, [r3, #16]

	appCmdIdentifyPeriodTimer.mode = SYS_TIMER_PERIODIC_MODE;
    1960:	4b12      	ldr	r3, [pc, #72]	; (19ac <APP_CommandsInit+0x58>)
    1962:	2101      	movs	r1, #1
    1964:	7319      	strb	r1, [r3, #12]
	appCmdIdentifyPeriodTimer.handler = appCmdIdentifyPeriodTimerHandler;
    1966:	4912      	ldr	r1, [pc, #72]	; (19b0 <APP_CommandsInit+0x5c>)
    1968:	6119      	str	r1, [r3, #16]

	appCmdInProgress = NULL;
    196a:	4b12      	ldr	r3, [pc, #72]	; (19b4 <APP_CommandsInit+0x60>)
    196c:	601a      	str	r2, [r3, #0]
	appCmdDataReq.dstAddr = 0;
    196e:	4b12      	ldr	r3, [pc, #72]	; (19b8 <APP_CommandsInit+0x64>)
    1970:	815a      	strh	r2, [r3, #10]
	appCmdDataReq.dstEndpoint = APP_CMD_ENDPOINT;
    1972:	2202      	movs	r2, #2
    1974:	731a      	strb	r2, [r3, #12]
	appCmdDataReq.srcEndpoint = APP_CMD_ENDPOINT;
    1976:	735a      	strb	r2, [r3, #13]
	appCmdDataReq.options = NWK_OPT_ENABLE_SECURITY;
    1978:	739a      	strb	r2, [r3, #14]
	appCmdDataReq.confirm = appCmdDataConf;
    197a:	4a10      	ldr	r2, [pc, #64]	; (19bc <APP_CommandsInit+0x68>)
    197c:	619a      	str	r2, [r3, #24]
    197e:	2300      	movs	r3, #0

	for (uint8_t i = 0; i < APP_CMD_PENDING_TABLE_SIZE; i++) {
		appCmdPendingTable[i].addr = APP_CMD_INVALID_ADDR;
    1980:	480f      	ldr	r0, [pc, #60]	; (19c0 <APP_CommandsInit+0x6c>)
    1982:	2101      	movs	r1, #1
    1984:	4249      	negs	r1, r1
		appCmdPendingTable[i].ready = false;
    1986:	2400      	movs	r4, #0
	appCmdDataReq.srcEndpoint = APP_CMD_ENDPOINT;
	appCmdDataReq.options = NWK_OPT_ENABLE_SECURITY;
	appCmdDataReq.confirm = appCmdDataConf;

	for (uint8_t i = 0; i < APP_CMD_PENDING_TABLE_SIZE; i++) {
		appCmdPendingTable[i].addr = APP_CMD_INVALID_ADDR;
    1988:	00da      	lsls	r2, r3, #3
    198a:	18d2      	adds	r2, r2, r3
    198c:	5411      	strb	r1, [r2, r0]
    198e:	1882      	adds	r2, r0, r2
    1990:	7051      	strb	r1, [r2, #1]
		appCmdPendingTable[i].ready = false;
    1992:	70d4      	strb	r4, [r2, #3]
    1994:	3301      	adds	r3, #1
	appCmdDataReq.dstEndpoint = APP_CMD_ENDPOINT;
	appCmdDataReq.srcEndpoint = APP_CMD_ENDPOINT;
	appCmdDataReq.options = NWK_OPT_ENABLE_SECURITY;
	appCmdDataReq.confirm = appCmdDataConf;

	for (uint8_t i = 0; i < APP_CMD_PENDING_TABLE_SIZE; i++) {
    1996:	2b05      	cmp	r3, #5
    1998:	d1f6      	bne.n	1988 <APP_CommandsInit+0x34>
		appCmdPendingTable[i].addr = APP_CMD_INVALID_ADDR;
		appCmdPendingTable[i].ready = false;
	}

	NWK_OpenEndpoint(APP_CMD_ENDPOINT, appCmdDataInd);
    199a:	2002      	movs	r0, #2
    199c:	4909      	ldr	r1, [pc, #36]	; (19c4 <APP_CommandsInit+0x70>)
    199e:	4b0a      	ldr	r3, [pc, #40]	; (19c8 <APP_CommandsInit+0x74>)
    19a0:	4798      	blx	r3
}
    19a2:	bd10      	pop	{r4, pc}
    19a4:	200000d8 	.word	0x200000d8
    19a8:	0000192d 	.word	0x0000192d
    19ac:	2000010c 	.word	0x2000010c
    19b0:	00001815 	.word	0x00001815
    19b4:	200000d4 	.word	0x200000d4
    19b8:	200000ec 	.word	0x200000ec
    19bc:	00001909 	.word	0x00001909
    19c0:	20000120 	.word	0x20000120
    19c4:	000018a5 	.word	0x000018a5
    19c8:	00001ebd 	.word	0x00001ebd

000019cc <appDataInd>:

/*****************************************************************************
*****************************************************************************/
static bool appDataInd(NWK_DataInd_t *ind)
{
	AppMessage_t *msg = (AppMessage_t *)ind->data;
    19cc:	6883      	ldr	r3, [r0, #8]
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    19ce:	2180      	movs	r1, #128	; 0x80
    19d0:	0309      	lsls	r1, r1, #12
    19d2:	4a04      	ldr	r2, [pc, #16]	; (19e4 <appDataInd+0x18>)
    19d4:	61d1      	str	r1, [r2, #28]
#if (LED_COUNT > 0)
	LED_Toggle(LED_DATA);
#endif
	msg->lqi = ind->lqi;
    19d6:	7b42      	ldrb	r2, [r0, #13]
    19d8:	765a      	strb	r2, [r3, #25]
	msg->rssi = ind->rssi;
    19da:	7b82      	ldrb	r2, [r0, #14]
    19dc:	769a      	strb	r2, [r3, #26]
	if (APP_CommandsPending(ind->srcAddr)) {
		NWK_SetAckControl(APP_COMMAND_PENDING);
	}
#endif
	return true;
}
    19de:	2001      	movs	r0, #1
    19e0:	4770      	bx	lr
    19e2:	46c0      	nop			; (mov r8, r8)
    19e4:	41004400 	.word	0x41004400

000019e8 <appNetworkStatusTimerHandler>:
    19e8:	2280      	movs	r2, #128	; 0x80
    19ea:	0312      	lsls	r2, r2, #12
    19ec:	4b01      	ldr	r3, [pc, #4]	; (19f4 <appNetworkStatusTimerHandler+0xc>)
    19ee:	61da      	str	r2, [r3, #28]
{
#if (LED_COUNT > 0)
	LED_Toggle(LED_NETWORK);
#endif
	(void)timer;
}
    19f0:	4770      	bx	lr
    19f2:	46c0      	nop			; (mov r8, r8)
    19f4:	41004400 	.word	0x41004400

000019f8 <appCommandWaitTimerHandler>:

/*************************************************************************//**
*****************************************************************************/
static void appCommandWaitTimerHandler(SYS_Timer_t *timer)
{
	appState = APP_STATE_SENDING_DONE;
    19f8:	2203      	movs	r2, #3
    19fa:	4b01      	ldr	r3, [pc, #4]	; (1a00 <appCommandWaitTimerHandler+0x8>)
    19fc:	701a      	strb	r2, [r3, #0]
	(void)timer;
}
    19fe:	4770      	bx	lr
    1a00:	200001a0 	.word	0x200001a0

00001a04 <appDataSendingTimerHandler>:
}

/*****************************************************************************
*****************************************************************************/
static void appDataSendingTimerHandler(SYS_Timer_t *timer)
{
    1a04:	b508      	push	{r3, lr}
	if (APP_STATE_WAIT_SEND_TIMER == appState) {
    1a06:	4b06      	ldr	r3, [pc, #24]	; (1a20 <appDataSendingTimerHandler+0x1c>)
    1a08:	781b      	ldrb	r3, [r3, #0]
    1a0a:	2b04      	cmp	r3, #4
    1a0c:	d103      	bne.n	1a16 <appDataSendingTimerHandler+0x12>
		appState = APP_STATE_SEND;
    1a0e:	2201      	movs	r2, #1
    1a10:	4b03      	ldr	r3, [pc, #12]	; (1a20 <appDataSendingTimerHandler+0x1c>)
    1a12:	701a      	strb	r2, [r3, #0]
    1a14:	e002      	b.n	1a1c <appDataSendingTimerHandler+0x18>
	} else {
		SYS_TimerStart(&appDataSendingTimer);
    1a16:	4803      	ldr	r0, [pc, #12]	; (1a24 <appDataSendingTimerHandler+0x20>)
    1a18:	4b03      	ldr	r3, [pc, #12]	; (1a28 <appDataSendingTimerHandler+0x24>)
    1a1a:	4798      	blx	r3
	}

	(void)timer;
}
    1a1c:	bd08      	pop	{r3, pc}
    1a1e:	46c0      	nop			; (mov r8, r8)
    1a20:	200001a0 	.word	0x200001a0
    1a24:	200001a4 	.word	0x200001a4
    1a28:	0000392d 	.word	0x0000392d

00001a2c <appDataConf>:

/*****************************************************************************
*****************************************************************************/
#if APP_ROUTER || APP_ENDDEVICE
static void appDataConf(NWK_DataReq_t *req)
{
    1a2c:	b510      	push	{r4, lr}
    1a2e:	1c04      	adds	r4, r0, #0
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1a30:	2280      	movs	r2, #128	; 0x80
    1a32:	0312      	lsls	r2, r2, #12
    1a34:	4b19      	ldr	r3, [pc, #100]	; (1a9c <appDataConf+0x70>)
    1a36:	619a      	str	r2, [r3, #24]
#if (LED_COUNT > 0)
	LED_Off(LED_DATA);
#endif

	if (NWK_SUCCESS_STATUS == req->status) {
    1a38:	7f03      	ldrb	r3, [r0, #28]
    1a3a:	2b00      	cmp	r3, #0
    1a3c:	d10e      	bne.n	1a5c <appDataConf+0x30>
		if (!appNetworkStatus) {
    1a3e:	4b18      	ldr	r3, [pc, #96]	; (1aa0 <appDataConf+0x74>)
    1a40:	781b      	ldrb	r3, [r3, #0]
    1a42:	2b00      	cmp	r3, #0
    1a44:	d118      	bne.n	1a78 <appDataConf+0x4c>
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1a46:	2280      	movs	r2, #128	; 0x80
    1a48:	0312      	lsls	r2, r2, #12
    1a4a:	4b14      	ldr	r3, [pc, #80]	; (1a9c <appDataConf+0x70>)
    1a4c:	615a      	str	r2, [r3, #20]
#if (LED_COUNT > 0)
			LED_On(LED_NETWORK);
#endif
			SYS_TimerStop(&appNetworkStatusTimer);
    1a4e:	4815      	ldr	r0, [pc, #84]	; (1aa4 <appDataConf+0x78>)
    1a50:	4b15      	ldr	r3, [pc, #84]	; (1aa8 <appDataConf+0x7c>)
    1a52:	4798      	blx	r3
			appNetworkStatus = true;
    1a54:	2201      	movs	r2, #1
    1a56:	4b12      	ldr	r3, [pc, #72]	; (1aa0 <appDataConf+0x74>)
    1a58:	701a      	strb	r2, [r3, #0]
    1a5a:	e00d      	b.n	1a78 <appDataConf+0x4c>
		}
	} else {
		if (appNetworkStatus) {
    1a5c:	4b10      	ldr	r3, [pc, #64]	; (1aa0 <appDataConf+0x74>)
    1a5e:	781b      	ldrb	r3, [r3, #0]
    1a60:	2b00      	cmp	r3, #0
    1a62:	d009      	beq.n	1a78 <appDataConf+0x4c>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1a64:	2280      	movs	r2, #128	; 0x80
    1a66:	0312      	lsls	r2, r2, #12
    1a68:	4b0c      	ldr	r3, [pc, #48]	; (1a9c <appDataConf+0x70>)
    1a6a:	619a      	str	r2, [r3, #24]
#if (LED_COUNT > 0)
			LED_Off(LED_NETWORK);
#endif
			SYS_TimerStart(&appNetworkStatusTimer);
    1a6c:	480d      	ldr	r0, [pc, #52]	; (1aa4 <appDataConf+0x78>)
    1a6e:	4b0f      	ldr	r3, [pc, #60]	; (1aac <appDataConf+0x80>)
    1a70:	4798      	blx	r3
			appNetworkStatus = false;
    1a72:	2200      	movs	r2, #0
    1a74:	4b0a      	ldr	r3, [pc, #40]	; (1aa0 <appDataConf+0x74>)
    1a76:	701a      	strb	r2, [r3, #0]
		}
	}

	if (APP_COMMAND_PENDING == req->control) {
    1a78:	7f63      	ldrb	r3, [r4, #29]
    1a7a:	2b01      	cmp	r3, #1
    1a7c:	d10a      	bne.n	1a94 <appDataConf+0x68>
		SYS_TimerStart(&appCommandWaitTimer);
    1a7e:	480c      	ldr	r0, [pc, #48]	; (1ab0 <appDataConf+0x84>)
    1a80:	4b0a      	ldr	r3, [pc, #40]	; (1aac <appDataConf+0x80>)
    1a82:	4798      	blx	r3
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    1a84:	2280      	movs	r2, #128	; 0x80
    1a86:	0312      	lsls	r2, r2, #12
    1a88:	4b04      	ldr	r3, [pc, #16]	; (1a9c <appDataConf+0x70>)
    1a8a:	61da      	str	r2, [r3, #28]
#if (LED_COUNT > 0)
		LED_Toggle(LED_NETWORK);
#endif
		appState = APP_STATE_WAIT_COMMAND_TIMER;
    1a8c:	2205      	movs	r2, #5
    1a8e:	4b09      	ldr	r3, [pc, #36]	; (1ab4 <appDataConf+0x88>)
    1a90:	701a      	strb	r2, [r3, #0]
    1a92:	e002      	b.n	1a9a <appDataConf+0x6e>
	} else {
		appState = APP_STATE_SENDING_DONE;
    1a94:	2203      	movs	r2, #3
    1a96:	4b07      	ldr	r3, [pc, #28]	; (1ab4 <appDataConf+0x88>)
    1a98:	701a      	strb	r2, [r3, #0]
	}
}
    1a9a:	bd10      	pop	{r4, pc}
    1a9c:	41004400 	.word	0x41004400
    1aa0:	20000184 	.word	0x20000184
    1aa4:	20000170 	.word	0x20000170
    1aa8:	000038b9 	.word	0x000038b9
    1aac:	0000392d 	.word	0x0000392d
    1ab0:	20000188 	.word	0x20000188
    1ab4:	200001a0 	.word	0x200001a0

00001ab8 <enable_port>:
}
//FEDERICO'S ADDED CODE $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$

//added code, think about moving to main.c
// setting up pin values to test 
void enable_port(void){
    1ab8:	b530      	push	{r4, r5, lr}
	// not necessary but can come in handy 
	PortGroup *portA = &(ports->Group[0]);
	
	// clears pin PA06 as an input
	// PA06 has no I2C, PA09 does but is set in the ALTERNATE on the board (may not matter)
	portA->DIRCLR.reg = 1<<6;
    1aba:	4b11      	ldr	r3, [pc, #68]	; (1b00 <enable_port+0x48>)
    1abc:	2240      	movs	r2, #64	; 0x40
    1abe:	605a      	str	r2, [r3, #4]
	// make PA06 owned by the adc
	portA->PMUX[3].bit.PMUXE = 0x1;
    1ac0:	2133      	movs	r1, #51	; 0x33
    1ac2:	5c5c      	ldrb	r4, [r3, r1]
    1ac4:	200f      	movs	r0, #15
    1ac6:	4384      	bics	r4, r0
    1ac8:	2201      	movs	r2, #1
    1aca:	4314      	orrs	r4, r2
    1acc:	545c      	strb	r4, [r3, r1]
	portA->PINCFG[6].bit.PMUXEN = 1;
    1ace:	2146      	movs	r1, #70	; 0x46
    1ad0:	5c5c      	ldrb	r4, [r3, r1]
    1ad2:	4314      	orrs	r4, r2
    1ad4:	545c      	strb	r4, [r3, r1]
	
	// setting pins PA18 and PA05 as outputs
	portA->DIRCLR.reg = 1<<5|1<<18;
    1ad6:	490b      	ldr	r1, [pc, #44]	; (1b04 <enable_port+0x4c>)
    1ad8:	6059      	str	r1, [r3, #4]
	// having PA18 and PA05 owned by the EIC
	portA->PMUX[2].bit.PMUXO = 0x00;
    1ada:	2132      	movs	r1, #50	; 0x32
    1adc:	5c5c      	ldrb	r4, [r3, r1]
    1ade:	250f      	movs	r5, #15
    1ae0:	402c      	ands	r4, r5
    1ae2:	545c      	strb	r4, [r3, r1]
	portA->PINCFG[5].bit.PMUXEN = 1;
    1ae4:	2145      	movs	r1, #69	; 0x45
    1ae6:	5c5c      	ldrb	r4, [r3, r1]
    1ae8:	4314      	orrs	r4, r2
    1aea:	545c      	strb	r4, [r3, r1]
	portA->PMUX[9].bit.PMUXE = 0x00;
    1aec:	2139      	movs	r1, #57	; 0x39
    1aee:	5c5c      	ldrb	r4, [r3, r1]
    1af0:	4384      	bics	r4, r0
    1af2:	545c      	strb	r4, [r3, r1]
	portA->PINCFG[18].bit.PMUXEN = 1;
    1af4:	2152      	movs	r1, #82	; 0x52
    1af6:	5c58      	ldrb	r0, [r3, r1]
    1af8:	4302      	orrs	r2, r0
    1afa:	545a      	strb	r2, [r3, r1]
	// sets pins as output to send the data
	//portA->DIRSET.reg = 1<<18|1<<13;
	
	// this is only necessary is the input is by a button
	// portA->PINCFG[6].reg = PORT_PINCFG_INEN | PORT_PINCFG_PULLEN;
}
    1afc:	bd30      	pop	{r4, r5, pc}
    1afe:	46c0      	nop			; (mov r8, r8)
    1b00:	41004400 	.word	0x41004400
    1b04:	00040020 	.word	0x00040020

00001b08 <enable_adc_clocks>:
}


void enable_adc_clocks(void){
	
	PM->APBCMASK.reg |= 01u<<16; // PM_APBCMASK for ADC is located at the 16th bit
    1b08:	4b07      	ldr	r3, [pc, #28]	; (1b28 <enable_adc_clocks+0x20>)
    1b0a:	6a19      	ldr	r1, [r3, #32]
    1b0c:	2280      	movs	r2, #128	; 0x80
    1b0e:	0252      	lsls	r2, r2, #9
    1b10:	430a      	orrs	r2, r1
    1b12:	621a      	str	r2, [r3, #32]
	uint32_t temp = 0x1e;
	temp |= 0<<8;
	GCLK->CLKCTRL.reg = temp;
    1b14:	4b05      	ldr	r3, [pc, #20]	; (1b2c <enable_adc_clocks+0x24>)
    1b16:	221e      	movs	r2, #30
    1b18:	805a      	strh	r2, [r3, #2]
	GCLK->CLKCTRL.reg |= 0x1u<<14;
    1b1a:	8859      	ldrh	r1, [r3, #2]
    1b1c:	2280      	movs	r2, #128	; 0x80
    1b1e:	01d2      	lsls	r2, r2, #7
    1b20:	430a      	orrs	r2, r1
    1b22:	805a      	strh	r2, [r3, #2]
}
    1b24:	4770      	bx	lr
    1b26:	46c0      	nop			; (mov r8, r8)
    1b28:	40000400 	.word	0x40000400
    1b2c:	40000c00 	.word	0x40000c00

00001b30 <init_adc>:

void init_adc(void){
    1b30:	b510      	push	{r4, lr}
	
	portADC->CTRLA.reg = 0<<1;
    1b32:	4b16      	ldr	r3, [pc, #88]	; (1b8c <init_adc+0x5c>)
    1b34:	2100      	movs	r1, #0
    1b36:	6818      	ldr	r0, [r3, #0]
    1b38:	7001      	strb	r1, [r0, #0]
	
	// unsure which values to choose here, so i had some values from EE138Lab5 to act as dummy values
	portADC->REFCTRL.reg = 0x02;
    1b3a:	2202      	movs	r2, #2
    1b3c:	681c      	ldr	r4, [r3, #0]
    1b3e:	7062      	strb	r2, [r4, #1]
	portADC->AVGCTRL.reg = 0x44;	// adjusting the ADJRES and the SAMPLENUM
    1b40:	2044      	movs	r0, #68	; 0x44
    1b42:	681c      	ldr	r4, [r3, #0]
    1b44:	70a0      	strb	r0, [r4, #2]
	portADC->SAMPCTRL.reg = 0;		// need to look more into this value, but will be set to 0 for now
    1b46:	6818      	ldr	r0, [r3, #0]
    1b48:	70c1      	strb	r1, [r0, #3]
	portADC->CTRLB.bit.PRESCALER = 0x7;	// peripheral clock divided by 512 for now
    1b4a:	681b      	ldr	r3, [r3, #0]
    1b4c:	8898      	ldrh	r0, [r3, #4]
    1b4e:	21e0      	movs	r1, #224	; 0xe0
    1b50:	00c9      	lsls	r1, r1, #3
    1b52:	4301      	orrs	r1, r0
    1b54:	8099      	strh	r1, [r3, #4]
	portADC->CTRLB.bit.RESSEL = 0x1;	// resolution is set to 16bits
    1b56:	8899      	ldrh	r1, [r3, #4]
    1b58:	2030      	movs	r0, #48	; 0x30
    1b5a:	4381      	bics	r1, r0
    1b5c:	2010      	movs	r0, #16
    1b5e:	4301      	orrs	r1, r0
    1b60:	8099      	strh	r1, [r3, #4]
	portADC->INPUTCTRL.bit.GAIN = 0xF;	// gain is 1/2 
    1b62:	6918      	ldr	r0, [r3, #16]
    1b64:	21f0      	movs	r1, #240	; 0xf0
    1b66:	0509      	lsls	r1, r1, #20
    1b68:	4301      	orrs	r1, r0
    1b6a:	6119      	str	r1, [r3, #16]
	portADC->INPUTCTRL.bit.MUXNEG = 0x19;	// 0x19 is the I/O ground
    1b6c:	6918      	ldr	r0, [r3, #16]
    1b6e:	4908      	ldr	r1, [pc, #32]	; (1b90 <init_adc+0x60>)
    1b70:	4001      	ands	r1, r0
    1b72:	20c8      	movs	r0, #200	; 0xc8
    1b74:	0140      	lsls	r0, r0, #5
    1b76:	4301      	orrs	r1, r0
    1b78:	6119      	str	r1, [r3, #16]
	portADC->INPUTCTRL.bit.MUXPOS = 0x06;	// 0x06 is PA06 which is set to be owned by the ADC
    1b7a:	6919      	ldr	r1, [r3, #16]
    1b7c:	201f      	movs	r0, #31
    1b7e:	4381      	bics	r1, r0
    1b80:	2006      	movs	r0, #6
    1b82:	4301      	orrs	r1, r0
    1b84:	6119      	str	r1, [r3, #16]
	
	portADC->CTRLA.reg = 1<<1;
    1b86:	701a      	strb	r2, [r3, #0]
}
    1b88:	bd10      	pop	{r4, pc}
    1b8a:	46c0      	nop			; (mov r8, r8)
    1b8c:	2000000c 	.word	0x2000000c
    1b90:	ffffe0ff 	.word	0xffffe0ff

00001b94 <wsndemo_init>:

/**
 * Init function of the WSNDemo application
 */
void wsndemo_init(void) 
{
    1b94:	b570      	push	{r4, r5, r6, lr}
    1b96:	b082      	sub	sp, #8
	SYS_Init();
    1b98:	4b0b      	ldr	r3, [pc, #44]	; (1bc8 <wsndemo_init+0x34>)
    1b9a:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    1b9c:	ac01      	add	r4, sp, #4
    1b9e:	2300      	movs	r3, #0
    1ba0:	7023      	strb	r3, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    1ba2:	2601      	movs	r6, #1
    1ba4:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
    1ba6:	70a3      	strb	r3, [r4, #2]
	//my init stuff for pins 
	struct port_config config_port_pin;
	port_get_config_defaults(&config_port_pin);
	config_port_pin.direction  = PORT_PIN_DIR_INPUT;
	config_port_pin.input_pull = PORT_PIN_PULL_UP;
	port_pin_set_config(BUTTON_0_PIN, &config_port_pin);
    1ba8:	201c      	movs	r0, #28
    1baa:	1c21      	adds	r1, r4, #0
    1bac:	4d07      	ldr	r5, [pc, #28]	; (1bcc <wsndemo_init+0x38>)
    1bae:	47a8      	blx	r5
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
    1bb0:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(LED_0_PIN, &config_port_pin);
    1bb2:	2013      	movs	r0, #19
    1bb4:	1c21      	adds	r1, r4, #0
    1bb6:	47a8      	blx	r5
	////////////////////////////////////////////////
	// enable the pins we use
	enable_port();
    1bb8:	4b05      	ldr	r3, [pc, #20]	; (1bd0 <wsndemo_init+0x3c>)
    1bba:	4798      	blx	r3
	
	// ADC initialization
	//struct adc_config config;
	//adc_get_config_defaults(&config);
	enable_adc_clocks();		// sets the general clock
    1bbc:	4b05      	ldr	r3, [pc, #20]	; (1bd4 <wsndemo_init+0x40>)
    1bbe:	4798      	blx	r3
	init_adc();
    1bc0:	4b05      	ldr	r3, [pc, #20]	; (1bd8 <wsndemo_init+0x44>)
    1bc2:	4798      	blx	r3
#endif
#if APP_COORDINATOR
	sio2host_init();
#endif
	
}
    1bc4:	b002      	add	sp, #8
    1bc6:	bd70      	pop	{r4, r5, r6, pc}
    1bc8:	000037ad 	.word	0x000037ad
    1bcc:	000004a9 	.word	0x000004a9
    1bd0:	00001ab9 	.word	0x00001ab9
    1bd4:	00001b09 	.word	0x00001b09
    1bd8:	00001b31 	.word	0x00001b31

00001bdc <read_adc>:
}
int read_adc(void)  //program gets stuck in here as of 2:16pm 11.28.17
{

	// start the conversion
	portADC->SWTRIG.bit.START = 1;
    1bdc:	4b08      	ldr	r3, [pc, #32]	; (1c00 <read_adc+0x24>)
    1bde:	681a      	ldr	r2, [r3, #0]
    1be0:	7b11      	ldrb	r1, [r2, #12]
    1be2:	2302      	movs	r3, #2
    1be4:	430b      	orrs	r3, r1
    1be6:	7313      	strb	r3, [r2, #12]
	portADC->INTFLAG.reg = 0x01;
    1be8:	2301      	movs	r3, #1
    1bea:	7613      	strb	r3, [r2, #24]
	while((portADC->INTFLAG.bit.RESRDY));  //see if this while loop is what's causing us to get stuck
    1bec:	2101      	movs	r1, #1
    1bee:	7e13      	ldrb	r3, [r2, #24]
    1bf0:	4219      	tst	r1, r3
    1bf2:	d1fc      	bne.n	1bee <read_adc+0x12>
	//wait for conversion to be available
	z = portADC->RESULT.reg;
    1bf4:	8b52      	ldrh	r2, [r2, #26]
    1bf6:	b292      	uxth	r2, r2
    1bf8:	4b02      	ldr	r3, [pc, #8]	; (1c04 <read_adc+0x28>)
    1bfa:	601a      	str	r2, [r3, #0]
	return(z); 					//insert register where ADC store value
    1bfc:	6818      	ldr	r0, [r3, #0]
    1bfe:	4770      	bx	lr
    1c00:	2000000c 	.word	0x2000000c
    1c04:	2000019c 	.word	0x2000019c

00001c08 <wsndemo_task>:
/**
 * Task of the WSNDemo application
 * This task should be called in a while(1)
 */
void wsndemo_task(void)
{
    1c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1c0a:	464f      	mov	r7, r9
    1c0c:	4646      	mov	r6, r8
    1c0e:	b4c0      	push	{r6, r7}
	//resultADC = read_adc();
	SYS_TaskHandler();
    1c10:	4b67      	ldr	r3, [pc, #412]	; (1db0 <wsndemo_task+0x1a8>)
    1c12:	4798      	blx	r3

/*************************************************************************//**
*****************************************************************************/
static void APP_TaskHandler(void)
{
	switch (appState) {
    1c14:	4b67      	ldr	r3, [pc, #412]	; (1db4 <wsndemo_task+0x1ac>)
    1c16:	781b      	ldrb	r3, [r3, #0]
    1c18:	2b01      	cmp	r3, #1
    1c1a:	d079      	beq.n	1d10 <wsndemo_task+0x108>
    1c1c:	2b00      	cmp	r3, #0
    1c1e:	d003      	beq.n	1c28 <wsndemo_task+0x20>
    1c20:	2b03      	cmp	r3, #3
    1c22:	d100      	bne.n	1c26 <wsndemo_task+0x1e>
    1c24:	e0ba      	b.n	1d9c <wsndemo_task+0x194>
    1c26:	e0bf      	b.n	1da8 <wsndemo_task+0x1a0>

/*************************************************************************//**
*****************************************************************************/
static void appInit(void)
{
	appMsg.commandId            = APP_COMMAND_ID_NETWORK_INFO;
    1c28:	4b63      	ldr	r3, [pc, #396]	; (1db8 <wsndemo_task+0x1b0>)
    1c2a:	2401      	movs	r4, #1
    1c2c:	701c      	strb	r4, [r3, #0]
	appMsg.nodeType             = APP_NODE_TYPE;
    1c2e:	705c      	strb	r4, [r3, #1]
	appMsg.extAddr              = APP_ADDR;
    1c30:	2500      	movs	r5, #0
    1c32:	4e62      	ldr	r6, [pc, #392]	; (1dbc <wsndemo_task+0x1b4>)
    1c34:	805e      	strh	r6, [r3, #2]
    1c36:	2200      	movs	r2, #0
    1c38:	809a      	strh	r2, [r3, #4]
    1c3a:	80da      	strh	r2, [r3, #6]
    1c3c:	811a      	strh	r2, [r3, #8]
	appMsg.shortAddr            = APP_ADDR;
    1c3e:	815e      	strh	r6, [r3, #10]
	appMsg.softVersion          = 0x01010100;
    1c40:	4a5f      	ldr	r2, [pc, #380]	; (1dc0 <wsndemo_task+0x1b8>)
    1c42:	60da      	str	r2, [r3, #12]
	appMsg.channelMask          = (1L << APP_CHANNEL);
    1c44:	2280      	movs	r2, #128	; 0x80
    1c46:	0212      	lsls	r2, r2, #8
    1c48:	611a      	str	r2, [r3, #16]
	appMsg.panId                = APP_PANID;
    1c4a:	4f5e      	ldr	r7, [pc, #376]	; (1dc4 <wsndemo_task+0x1bc>)
    1c4c:	829f      	strh	r7, [r3, #20]
	appMsg.workingChannel       = APP_CHANNEL;
    1c4e:	220f      	movs	r2, #15
    1c50:	759a      	strb	r2, [r3, #22]
	appMsg.parentShortAddr      = 0;
    1c52:	2200      	movs	r2, #0
    1c54:	75da      	strb	r2, [r3, #23]
    1c56:	761a      	strb	r2, [r3, #24]
	appMsg.lqi                  = 0;
    1c58:	765d      	strb	r5, [r3, #25]
	appMsg.rssi                 = 0;
    1c5a:	769d      	strb	r5, [r3, #26]

	appMsg.sensors.type        = 1;
    1c5c:	76dc      	strb	r4, [r3, #27]
	appMsg.sensors.size        = sizeof(int32_t) * 3;
    1c5e:	220c      	movs	r2, #12
	appMsg.sensors.battery     = 0;
    1c60:	21ff      	movs	r1, #255	; 0xff
    1c62:	b2d2      	uxtb	r2, r2
    1c64:	61da      	str	r2, [r3, #28]
    1c66:	2020      	movs	r0, #32
    1c68:	4681      	mov	r9, r0
    1c6a:	2000      	movs	r0, #0
    1c6c:	464a      	mov	r2, r9
    1c6e:	5498      	strb	r0, [r3, r2]
	appMsg.sensors.temperature = 0;
    1c70:	6a18      	ldr	r0, [r3, #32]
    1c72:	4008      	ands	r0, r1
    1c74:	6218      	str	r0, [r3, #32]
    1c76:	2000      	movs	r0, #0
    1c78:	2224      	movs	r2, #36	; 0x24
    1c7a:	4690      	mov	r8, r2
    1c7c:	1c02      	adds	r2, r0, #0
    1c7e:	4640      	mov	r0, r8
    1c80:	541a      	strb	r2, [r3, r0]
	appMsg.sensors.light       = 0;
    1c82:	6a58      	ldr	r0, [r3, #36]	; 0x24
    1c84:	4001      	ands	r1, r0
    1c86:	6259      	str	r1, [r3, #36]	; 0x24
    1c88:	2000      	movs	r0, #0
    1c8a:	2128      	movs	r1, #40	; 0x28
    1c8c:	5458      	strb	r0, [r3, r1]

	appMsg.caption.type         = 32;
    1c8e:	2129      	movs	r1, #41	; 0x29
    1c90:	464a      	mov	r2, r9
    1c92:	545a      	strb	r2, [r3, r1]
	appMsg.caption.size         = APP_CAPTION_SIZE;
    1c94:	2106      	movs	r1, #6
    1c96:	222a      	movs	r2, #42	; 0x2a
    1c98:	5499      	strb	r1, [r3, r2]
	memcpy(appMsg.caption.text, APP_CAPTION, APP_CAPTION_SIZE);
    1c9a:	1c18      	adds	r0, r3, #0
    1c9c:	302b      	adds	r0, #43	; 0x2b
    1c9e:	494a      	ldr	r1, [pc, #296]	; (1dc8 <wsndemo_task+0x1c0>)
    1ca0:	2206      	movs	r2, #6
    1ca2:	4b4a      	ldr	r3, [pc, #296]	; (1dcc <wsndemo_task+0x1c4>)
    1ca4:	4798      	blx	r3

	NWK_SetAddr(APP_ADDR);
    1ca6:	1c30      	adds	r0, r6, #0
    1ca8:	4b49      	ldr	r3, [pc, #292]	; (1dd0 <wsndemo_task+0x1c8>)
    1caa:	4798      	blx	r3
	NWK_SetPanId(APP_PANID);
    1cac:	1c38      	adds	r0, r7, #0
    1cae:	4b49      	ldr	r3, [pc, #292]	; (1dd4 <wsndemo_task+0x1cc>)
    1cb0:	4798      	blx	r3
	PHY_SetChannel(APP_CHANNEL);
    1cb2:	200f      	movs	r0, #15
    1cb4:	4b48      	ldr	r3, [pc, #288]	; (1dd8 <wsndemo_task+0x1d0>)
    1cb6:	4798      	blx	r3
#if (defined(PHY_AT86RF212B) || defined(PHY_AT86RF212))
	PHY_SetBand(APP_BAND);
	PHY_SetModulation(APP_MODULATION);
#endif
	PHY_SetRxState(true);
    1cb8:	2001      	movs	r0, #1
    1cba:	4b48      	ldr	r3, [pc, #288]	; (1ddc <wsndemo_task+0x1d4>)
    1cbc:	4798      	blx	r3

#ifdef NWK_ENABLE_SECURITY
	NWK_SetSecurityKey((uint8_t *)APP_SECURITY_KEY);
    1cbe:	4848      	ldr	r0, [pc, #288]	; (1de0 <wsndemo_task+0x1d8>)
    1cc0:	4b48      	ldr	r3, [pc, #288]	; (1de4 <wsndemo_task+0x1dc>)
    1cc2:	4798      	blx	r3
#endif

	NWK_OpenEndpoint(APP_ENDPOINT, appDataInd);
    1cc4:	2001      	movs	r0, #1
    1cc6:	4948      	ldr	r1, [pc, #288]	; (1de8 <wsndemo_task+0x1e0>)
    1cc8:	4b48      	ldr	r3, [pc, #288]	; (1dec <wsndemo_task+0x1e4>)
    1cca:	4798      	blx	r3

	appDataSendingTimer.interval = APP_SENDING_INTERVAL;
    1ccc:	4b48      	ldr	r3, [pc, #288]	; (1df0 <wsndemo_task+0x1e8>)
    1cce:	22fa      	movs	r2, #250	; 0xfa
    1cd0:	00d2      	lsls	r2, r2, #3
    1cd2:	609a      	str	r2, [r3, #8]
	appDataSendingTimer.mode = SYS_TIMER_INTERVAL_MODE;
    1cd4:	731d      	strb	r5, [r3, #12]
	appDataSendingTimer.handler = appDataSendingTimerHandler;
    1cd6:	4a47      	ldr	r2, [pc, #284]	; (1df4 <wsndemo_task+0x1ec>)
    1cd8:	611a      	str	r2, [r3, #16]

#if APP_ROUTER || APP_ENDDEVICE
	appNetworkStatus = false;
    1cda:	4b47      	ldr	r3, [pc, #284]	; (1df8 <wsndemo_task+0x1f0>)
    1cdc:	701d      	strb	r5, [r3, #0]
	appNetworkStatusTimer.interval = 500;
    1cde:	4847      	ldr	r0, [pc, #284]	; (1dfc <wsndemo_task+0x1f4>)
    1ce0:	23fa      	movs	r3, #250	; 0xfa
    1ce2:	005b      	lsls	r3, r3, #1
    1ce4:	6083      	str	r3, [r0, #8]
	appNetworkStatusTimer.mode = SYS_TIMER_PERIODIC_MODE;
    1ce6:	7304      	strb	r4, [r0, #12]
	appNetworkStatusTimer.handler = appNetworkStatusTimerHandler;
    1ce8:	4b45      	ldr	r3, [pc, #276]	; (1e00 <wsndemo_task+0x1f8>)
    1cea:	6103      	str	r3, [r0, #16]
	SYS_TimerStart(&appNetworkStatusTimer);
    1cec:	4b45      	ldr	r3, [pc, #276]	; (1e04 <wsndemo_task+0x1fc>)
    1cee:	4798      	blx	r3

	appCommandWaitTimer.interval = NWK_ACK_WAIT_TIME;
    1cf0:	4b45      	ldr	r3, [pc, #276]	; (1e08 <wsndemo_task+0x200>)
    1cf2:	22fa      	movs	r2, #250	; 0xfa
    1cf4:	0092      	lsls	r2, r2, #2
    1cf6:	609a      	str	r2, [r3, #8]
	appCommandWaitTimer.mode = SYS_TIMER_INTERVAL_MODE;
    1cf8:	731d      	strb	r5, [r3, #12]
	appCommandWaitTimer.handler = appCommandWaitTimerHandler;
    1cfa:	4a44      	ldr	r2, [pc, #272]	; (1e0c <wsndemo_task+0x204>)
    1cfc:	611a      	str	r2, [r3, #16]
	LED_On(LED_NETWORK);
#endif
#endif

#ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
	srand(PHY_RandomReq());
    1cfe:	4b44      	ldr	r3, [pc, #272]	; (1e10 <wsndemo_task+0x208>)
    1d00:	4798      	blx	r3
    1d02:	4b44      	ldr	r3, [pc, #272]	; (1e14 <wsndemo_task+0x20c>)
    1d04:	4798      	blx	r3
#endif

	APP_CommandsInit();
    1d06:	4b44      	ldr	r3, [pc, #272]	; (1e18 <wsndemo_task+0x210>)
    1d08:	4798      	blx	r3

	appState = APP_STATE_SEND;
    1d0a:	4b2a      	ldr	r3, [pc, #168]	; (1db4 <wsndemo_task+0x1ac>)
    1d0c:	701c      	strb	r4, [r3, #0]
    1d0e:	e04b      	b.n	1da8 <wsndemo_task+0x1a0>
/*****************************************************************************
*****************************************************************************/
static void appSendData(void)
{
#ifdef NWK_ENABLE_ROUTING
	appMsg.parentShortAddr = NWK_RouteNextHop(0, 0);
    1d10:	2000      	movs	r0, #0
    1d12:	2100      	movs	r1, #0
    1d14:	4b41      	ldr	r3, [pc, #260]	; (1e1c <wsndemo_task+0x214>)
    1d16:	4798      	blx	r3
    1d18:	4b27      	ldr	r3, [pc, #156]	; (1db8 <wsndemo_task+0x1b0>)
    1d1a:	75d8      	strb	r0, [r3, #23]
    1d1c:	0a00      	lsrs	r0, r0, #8
    1d1e:	7618      	strb	r0, [r3, #24]
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    1d20:	4b3f      	ldr	r3, [pc, #252]	; (1e20 <wsndemo_task+0x218>)
    1d22:	6a1b      	ldr	r3, [r3, #32]
  //Get state of the on board switch SW0
  uint8_t switchData = 0x46;
  bool pinRead;
  pinRead = port_pin_get_input_level(BUTTON_0_PIN);
  if(pinRead==false){
	  switchData = 0x54;
    1d24:	2454      	movs	r4, #84	; 0x54
  
  //Get state of the on board switch SW0
  uint8_t switchData = 0x46;
  bool pinRead;
  pinRead = port_pin_get_input_level(BUTTON_0_PIN);
  if(pinRead==false){
    1d26:	00d8      	lsls	r0, r3, #3
    1d28:	d500      	bpl.n	1d2c <wsndemo_task+0x124>
//$$$ change this to alter data sent to network $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$ //

  
  
  //Get state of the on board switch SW0
  uint8_t switchData = 0x46;
    1d2a:	2446      	movs	r4, #70	; 0x46
	  switchData = 0x54;
  }
  //Read and store the ADC for the temperature sensor
  //uint8_t temperatureData;
  
  resultADC = read_adc();
    1d2c:	4b3d      	ldr	r3, [pc, #244]	; (1e24 <wsndemo_task+0x21c>)
    1d2e:	4798      	blx	r3
    1d30:	b2c0      	uxtb	r0, r0
    1d32:	4a3d      	ldr	r2, [pc, #244]	; (1e28 <wsndemo_task+0x220>)
    1d34:	7010      	strb	r0, [r2, #0]
  
  appMsg.sensors.battery     =	switchData;//switchData; //thisData;		//0x42;//B for battery //rand() & 0xffff;
    1d36:	4b20      	ldr	r3, [pc, #128]	; (1db8 <wsndemo_task+0x1b0>)
    1d38:	0220      	lsls	r0, r4, #8
    1d3a:	21ff      	movs	r1, #255	; 0xff
    1d3c:	7f1d      	ldrb	r5, [r3, #28]
    1d3e:	4328      	orrs	r0, r5
    1d40:	61d8      	str	r0, [r3, #28]
    1d42:	0e24      	lsrs	r4, r4, #24
    1d44:	2020      	movs	r0, #32
    1d46:	541c      	strb	r4, [r3, r0]
  appMsg.sensors.temperature =	0x42;//T for temp //rand() & 0x7f;
    1d48:	6a1c      	ldr	r4, [r3, #32]
    1d4a:	400c      	ands	r4, r1
    1d4c:	2084      	movs	r0, #132	; 0x84
    1d4e:	01c0      	lsls	r0, r0, #7
    1d50:	4320      	orrs	r0, r4
    1d52:	6218      	str	r0, [r3, #32]
    1d54:	2400      	movs	r4, #0
    1d56:	2024      	movs	r0, #36	; 0x24
    1d58:	541c      	strb	r4, [r3, r0]
  appMsg.sensors.light       =	resultADC;//S to indicate position of sensor data in array//read_adc();//L for light //rand() & 0xff;
    1d5a:	7812      	ldrb	r2, [r2, #0]
    1d5c:	b2d2      	uxtb	r2, r2
    1d5e:	0210      	lsls	r0, r2, #8
    1d60:	6a5c      	ldr	r4, [r3, #36]	; 0x24
    1d62:	4021      	ands	r1, r4
    1d64:	4301      	orrs	r1, r0
    1d66:	6259      	str	r1, [r3, #36]	; 0x24
    1d68:	0e12      	lsrs	r2, r2, #24
    1d6a:	2128      	movs	r1, #40	; 0x28
    1d6c:	545a      	strb	r2, [r3, r1]
#if APP_COORDINATOR
	appUartSendMessage((uint8_t *)&appMsg, sizeof(appMsg));
	SYS_TimerStart(&appDataSendingTimer);
	appState = APP_STATE_WAIT_SEND_TIMER;
#else
	appNwkDataReq.dstAddr = 0;
    1d6e:	482f      	ldr	r0, [pc, #188]	; (1e2c <wsndemo_task+0x224>)
    1d70:	2200      	movs	r2, #0
    1d72:	8142      	strh	r2, [r0, #10]
	appNwkDataReq.dstEndpoint = APP_ENDPOINT;
    1d74:	2201      	movs	r2, #1
    1d76:	7302      	strb	r2, [r0, #12]
	appNwkDataReq.srcEndpoint = APP_ENDPOINT;
    1d78:	7342      	strb	r2, [r0, #13]
	appNwkDataReq.options = NWK_OPT_ACK_REQUEST | NWK_OPT_ENABLE_SECURITY;
    1d7a:	2203      	movs	r2, #3
    1d7c:	7382      	strb	r2, [r0, #14]
	appNwkDataReq.data = (uint8_t *)&appMsg;
    1d7e:	6103      	str	r3, [r0, #16]
	appNwkDataReq.size = sizeof(appMsg);
    1d80:	2331      	movs	r3, #49	; 0x31
    1d82:	7503      	strb	r3, [r0, #20]
	appNwkDataReq.confirm = appDataConf;
    1d84:	4b2a      	ldr	r3, [pc, #168]	; (1e30 <wsndemo_task+0x228>)
    1d86:	6183      	str	r3, [r0, #24]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1d88:	2280      	movs	r2, #128	; 0x80
    1d8a:	0312      	lsls	r2, r2, #12
    1d8c:	4b24      	ldr	r3, [pc, #144]	; (1e20 <wsndemo_task+0x218>)
    1d8e:	615a      	str	r2, [r3, #20]
#if (LED_COUNT > 0)
	LED_On(LED_DATA);
#endif
	NWK_DataReq(&appNwkDataReq);
    1d90:	4b28      	ldr	r3, [pc, #160]	; (1e34 <wsndemo_task+0x22c>)
    1d92:	4798      	blx	r3

	appState = APP_STATE_WAIT_CONF;
    1d94:	2202      	movs	r2, #2
    1d96:	4b07      	ldr	r3, [pc, #28]	; (1db4 <wsndemo_task+0x1ac>)
    1d98:	701a      	strb	r2, [r3, #0]
    1d9a:	e005      	b.n	1da8 <wsndemo_task+0x1a0>
	case APP_STATE_SENDING_DONE:
	{
#if APP_ENDDEVICE
		appState = APP_STATE_PREPARE_TO_SLEEP;
#else
		SYS_TimerStart(&appDataSendingTimer);
    1d9c:	4814      	ldr	r0, [pc, #80]	; (1df0 <wsndemo_task+0x1e8>)
    1d9e:	4b19      	ldr	r3, [pc, #100]	; (1e04 <wsndemo_task+0x1fc>)
    1da0:	4798      	blx	r3
		appState = APP_STATE_WAIT_SEND_TIMER;
    1da2:	2204      	movs	r2, #4
    1da4:	4b03      	ldr	r3, [pc, #12]	; (1db4 <wsndemo_task+0x1ac>)
    1da6:	701a      	strb	r2, [r3, #0]
void wsndemo_task(void)
{
	//resultADC = read_adc();
	SYS_TaskHandler();
	APP_TaskHandler();
}
    1da8:	bc0c      	pop	{r2, r3}
    1daa:	4690      	mov	r8, r2
    1dac:	4699      	mov	r9, r3
    1dae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1db0:	000037d1 	.word	0x000037d1
    1db4:	200001a0 	.word	0x200001a0
    1db8:	200001b8 	.word	0x200001b8
    1dbc:	00007999 	.word	0x00007999
    1dc0:	01010100 	.word	0x01010100
    1dc4:	00001234 	.word	0x00001234
    1dc8:	00004cc0 	.word	0x00004cc0
    1dcc:	00004a71 	.word	0x00004a71
    1dd0:	00001e95 	.word	0x00001e95
    1dd4:	00001ea9 	.word	0x00001ea9
    1dd8:	000035bd 	.word	0x000035bd
    1ddc:	000035a9 	.word	0x000035a9
    1de0:	00004cc8 	.word	0x00004cc8
    1de4:	00002ead 	.word	0x00002ead
    1de8:	000019cd 	.word	0x000019cd
    1dec:	00001ebd 	.word	0x00001ebd
    1df0:	200001a4 	.word	0x200001a4
    1df4:	00001a05 	.word	0x00001a05
    1df8:	20000184 	.word	0x20000184
    1dfc:	20000170 	.word	0x20000170
    1e00:	000019e9 	.word	0x000019e9
    1e04:	0000392d 	.word	0x0000392d
    1e08:	20000188 	.word	0x20000188
    1e0c:	000019f9 	.word	0x000019f9
    1e10:	00003679 	.word	0x00003679
    1e14:	00004a95 	.word	0x00004a95
    1e18:	00001955 	.word	0x00001955
    1e1c:	00002295 	.word	0x00002295
    1e20:	41004400 	.word	0x41004400
    1e24:	00001bdd 	.word	0x00001bdd
    1e28:	20000009 	.word	0x20000009
    1e2c:	20000150 	.word	0x20000150
    1e30:	00001a2d 	.word	0x00001a2d
    1e34:	00001f5d 	.word	0x00001f5d

00001e38 <NWK_Init>:

/*************************************************************************//**
*  @brief Initializes all network layer modules
*****************************************************************************/
void NWK_Init(void)
{
    1e38:	b508      	push	{r3, lr}
	nwkIb.nwkSeqNum = 0;
    1e3a:	490e      	ldr	r1, [pc, #56]	; (1e74 <NWK_Init+0x3c>)
    1e3c:	2300      	movs	r3, #0
    1e3e:	710b      	strb	r3, [r1, #4]
	nwkIb.macSeqNum = 0;
    1e40:	714b      	strb	r3, [r1, #5]
	nwkIb.addr = 0;
    1e42:	800b      	strh	r3, [r1, #0]
	nwkIb.lock = 0;
    1e44:	2258      	movs	r2, #88	; 0x58
    1e46:	528b      	strh	r3, [r1, r2]
    1e48:	1c0b      	adds	r3, r1, #0
    1e4a:	3308      	adds	r3, #8
    1e4c:	3148      	adds	r1, #72	; 0x48

	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
		nwkIb.endpoint[i] = NULL;
    1e4e:	2200      	movs	r2, #0
    1e50:	c304      	stmia	r3!, {r2}
	nwkIb.nwkSeqNum = 0;
	nwkIb.macSeqNum = 0;
	nwkIb.addr = 0;
	nwkIb.lock = 0;

	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
    1e52:	428b      	cmp	r3, r1
    1e54:	d1fc      	bne.n	1e50 <NWK_Init+0x18>
		nwkIb.endpoint[i] = NULL;
	}

	nwkTxInit();
    1e56:	4b08      	ldr	r3, [pc, #32]	; (1e78 <NWK_Init+0x40>)
    1e58:	4798      	blx	r3
	nwkRxInit();
    1e5a:	4b08      	ldr	r3, [pc, #32]	; (1e7c <NWK_Init+0x44>)
    1e5c:	4798      	blx	r3
	nwkFrameInit();
    1e5e:	4b08      	ldr	r3, [pc, #32]	; (1e80 <NWK_Init+0x48>)
    1e60:	4798      	blx	r3
	nwkDataReqInit();
    1e62:	4b08      	ldr	r3, [pc, #32]	; (1e84 <NWK_Init+0x4c>)
    1e64:	4798      	blx	r3

#ifdef NWK_ENABLE_ROUTING
	nwkRouteInit();
    1e66:	4b08      	ldr	r3, [pc, #32]	; (1e88 <NWK_Init+0x50>)
    1e68:	4798      	blx	r3
#endif

#ifdef NWK_ENABLE_SECURITY
	nwkSecurityInit();
    1e6a:	4b08      	ldr	r3, [pc, #32]	; (1e8c <NWK_Init+0x54>)
    1e6c:	4798      	blx	r3
#ifdef NWK_ENABLE_MULTICAST
	nwkGroupInit();
#endif

#ifdef NWK_ENABLE_ROUTE_DISCOVERY
	nwkRouteDiscoveryInit();
    1e6e:	4b08      	ldr	r3, [pc, #32]	; (1e90 <NWK_Init+0x58>)
    1e70:	4798      	blx	r3
#endif
}
    1e72:	bd08      	pop	{r3, pc}
    1e74:	20000da8 	.word	0x20000da8
    1e78:	000031cd 	.word	0x000031cd
    1e7c:	00002a2d 	.word	0x00002a2d
    1e80:	000020d5 	.word	0x000020d5
    1e84:	00001f51 	.word	0x00001f51
    1e88:	000021d5 	.word	0x000021d5
    1e8c:	00002e99 	.word	0x00002e99
    1e90:	00002751 	.word	0x00002751

00001e94 <NWK_SetAddr>:
/*************************************************************************//**
*  @brief Sets network address of the node
*  @param[in] addr Adddress to set
*****************************************************************************/
void NWK_SetAddr(uint16_t addr)
{
    1e94:	b508      	push	{r3, lr}
	nwkIb.addr = addr;
    1e96:	4b02      	ldr	r3, [pc, #8]	; (1ea0 <NWK_SetAddr+0xc>)
    1e98:	8018      	strh	r0, [r3, #0]
	PHY_SetShortAddr(addr);
    1e9a:	4b02      	ldr	r3, [pc, #8]	; (1ea4 <NWK_SetAddr+0x10>)
    1e9c:	4798      	blx	r3
}
    1e9e:	bd08      	pop	{r3, pc}
    1ea0:	20000da8 	.word	0x20000da8
    1ea4:	00003601 	.word	0x00003601

00001ea8 <NWK_SetPanId>:
/*************************************************************************//**
*  @brief Sets network identifier (PAN) of the node
*  @param[in] panId PAN ID to set
*****************************************************************************/
void NWK_SetPanId(uint16_t panId)
{
    1ea8:	b508      	push	{r3, lr}
	nwkIb.panId = panId;
    1eaa:	4b02      	ldr	r3, [pc, #8]	; (1eb4 <NWK_SetPanId+0xc>)
    1eac:	8058      	strh	r0, [r3, #2]
	PHY_SetPanId(panId);
    1eae:	4b02      	ldr	r3, [pc, #8]	; (1eb8 <NWK_SetPanId+0x10>)
    1eb0:	4798      	blx	r3
}
    1eb2:	bd08      	pop	{r3, pc}
    1eb4:	20000da8 	.word	0x20000da8
    1eb8:	000035e1 	.word	0x000035e1

00001ebc <NWK_OpenEndpoint>:
*  @param[in] id Endpoint index (1-15)
*  @param[in] handler Pointer to the callback function
*****************************************************************************/
void NWK_OpenEndpoint(uint8_t id, bool (*handler)(NWK_DataInd_t *ind))
{
	nwkIb.endpoint[id] = handler;
    1ebc:	3002      	adds	r0, #2
    1ebe:	0080      	lsls	r0, r0, #2
    1ec0:	4b01      	ldr	r3, [pc, #4]	; (1ec8 <NWK_OpenEndpoint+0xc>)
    1ec2:	50c1      	str	r1, [r0, r3]
}
    1ec4:	4770      	bx	lr
    1ec6:	46c0      	nop			; (mov r8, r8)
    1ec8:	20000da8 	.word	0x20000da8

00001ecc <NWK_Lock>:
/*************************************************************************//**
*  @brief Increases the lock counter and sets a busy state
*****************************************************************************/
void NWK_Lock(void)
{
	nwkIb.lock++;
    1ecc:	4a02      	ldr	r2, [pc, #8]	; (1ed8 <NWK_Lock+0xc>)
    1ece:	2358      	movs	r3, #88	; 0x58
    1ed0:	5ad1      	ldrh	r1, [r2, r3]
    1ed2:	3101      	adds	r1, #1
    1ed4:	52d1      	strh	r1, [r2, r3]
}
    1ed6:	4770      	bx	lr
    1ed8:	20000da8 	.word	0x20000da8

00001edc <NWK_Unlock>:
/*************************************************************************//**
*  @brief Decreases the lock counter and sets a free state if counter reaches 0
*****************************************************************************/
void NWK_Unlock(void)
{
	nwkIb.lock--;
    1edc:	4a02      	ldr	r2, [pc, #8]	; (1ee8 <NWK_Unlock+0xc>)
    1ede:	2358      	movs	r3, #88	; 0x58
    1ee0:	5ad1      	ldrh	r1, [r2, r3]
    1ee2:	3901      	subs	r1, #1
    1ee4:	52d1      	strh	r1, [r2, r3]
}
    1ee6:	4770      	bx	lr
    1ee8:	20000da8 	.word	0x20000da8

00001eec <NWK_TaskHandler>:

/*************************************************************************//**
*  @brief Network layer task handler
*****************************************************************************/
void NWK_TaskHandler(void)
{
    1eec:	b508      	push	{r3, lr}
	nwkRxTaskHandler();
    1eee:	4b04      	ldr	r3, [pc, #16]	; (1f00 <NWK_TaskHandler+0x14>)
    1ef0:	4798      	blx	r3
	nwkTxTaskHandler();
    1ef2:	4b04      	ldr	r3, [pc, #16]	; (1f04 <NWK_TaskHandler+0x18>)
    1ef4:	4798      	blx	r3
	nwkDataReqTaskHandler();
    1ef6:	4b04      	ldr	r3, [pc, #16]	; (1f08 <NWK_TaskHandler+0x1c>)
    1ef8:	4798      	blx	r3
#ifdef NWK_ENABLE_SECURITY
	nwkSecurityTaskHandler();
    1efa:	4b04      	ldr	r3, [pc, #16]	; (1f0c <NWK_TaskHandler+0x20>)
    1efc:	4798      	blx	r3
#endif
}
    1efe:	bd08      	pop	{r3, pc}
    1f00:	00002ac9 	.word	0x00002ac9
    1f04:	000033dd 	.word	0x000033dd
    1f08:	00001f91 	.word	0x00001f91
    1f0c:	00002f8d 	.word	0x00002f8d

00001f10 <nwkDataReqTxConf>:
/*************************************************************************//**
*  @brief Frame transmission confirmation handler
*  @param[in] frame Pointer to the sent frame
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
    1f10:	b508      	push	{r3, lr}
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    1f12:	4b0d      	ldr	r3, [pc, #52]	; (1f48 <nwkDataReqTxConf+0x38>)
    1f14:	681b      	ldr	r3, [r3, #0]
    1f16:	2b00      	cmp	r3, #0
    1f18:	d012      	beq.n	1f40 <nwkDataReqTxConf+0x30>
		if (req->frame == frame) {
    1f1a:	685a      	ldr	r2, [r3, #4]
    1f1c:	4282      	cmp	r2, r0
    1f1e:	d10c      	bne.n	1f3a <nwkDataReqTxConf+0x2a>
    1f20:	e002      	b.n	1f28 <nwkDataReqTxConf+0x18>
    1f22:	685a      	ldr	r2, [r3, #4]
    1f24:	4282      	cmp	r2, r0
    1f26:	d108      	bne.n	1f3a <nwkDataReqTxConf+0x2a>
			req->status = frame->tx.status;
    1f28:	2285      	movs	r2, #133	; 0x85
    1f2a:	5c82      	ldrb	r2, [r0, r2]
    1f2c:	771a      	strb	r2, [r3, #28]
			req->control = frame->tx.control;
    1f2e:	2288      	movs	r2, #136	; 0x88
    1f30:	5c82      	ldrb	r2, [r0, r2]
    1f32:	775a      	strb	r2, [r3, #29]
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
    1f34:	2202      	movs	r2, #2
    1f36:	721a      	strb	r2, [r3, #8]
			break;
    1f38:	e002      	b.n	1f40 <nwkDataReqTxConf+0x30>
*  @brief Frame transmission confirmation handler
*  @param[in] frame Pointer to the sent frame
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    1f3a:	681b      	ldr	r3, [r3, #0]
    1f3c:	2b00      	cmp	r3, #0
    1f3e:	d1f0      	bne.n	1f22 <nwkDataReqTxConf+0x12>
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
			break;
		}
	}

	nwkFrameFree(frame);
    1f40:	4b02      	ldr	r3, [pc, #8]	; (1f4c <nwkDataReqTxConf+0x3c>)
    1f42:	4798      	blx	r3
}
    1f44:	bd08      	pop	{r3, pc}
    1f46:	46c0      	nop			; (mov r8, r8)
    1f48:	200001ec 	.word	0x200001ec
    1f4c:	00002161 	.word	0x00002161

00001f50 <nwkDataReqInit>:
/*************************************************************************//**
*  @brief Initializes the Data Request module
*****************************************************************************/
void nwkDataReqInit(void)
{
	nwkDataReqQueue = NULL;
    1f50:	2200      	movs	r2, #0
    1f52:	4b01      	ldr	r3, [pc, #4]	; (1f58 <nwkDataReqInit+0x8>)
    1f54:	601a      	str	r2, [r3, #0]
}
    1f56:	4770      	bx	lr
    1f58:	200001ec 	.word	0x200001ec

00001f5c <NWK_DataReq>:
*  @brief Adds request @a req to the queue of outgoing requests
*  @param[in] req Pointer to the request parameters
*****************************************************************************/
void NWK_DataReq(NWK_DataReq_t *req)
{
	req->state = NWK_DATA_REQ_STATE_INITIAL;
    1f5c:	2300      	movs	r3, #0
    1f5e:	7203      	strb	r3, [r0, #8]
	req->status = NWK_SUCCESS_STATUS;
    1f60:	7703      	strb	r3, [r0, #28]
	req->frame = NULL;
    1f62:	6043      	str	r3, [r0, #4]

	nwkIb.lock++;
    1f64:	4a08      	ldr	r2, [pc, #32]	; (1f88 <NWK_DataReq+0x2c>)
    1f66:	2358      	movs	r3, #88	; 0x58
    1f68:	5ad1      	ldrh	r1, [r2, r3]
    1f6a:	3101      	adds	r1, #1
    1f6c:	52d1      	strh	r1, [r2, r3]

	if (NULL == nwkDataReqQueue) {
    1f6e:	4b07      	ldr	r3, [pc, #28]	; (1f8c <NWK_DataReq+0x30>)
    1f70:	681b      	ldr	r3, [r3, #0]
    1f72:	2b00      	cmp	r3, #0
    1f74:	d103      	bne.n	1f7e <NWK_DataReq+0x22>
		req->next = NULL;
    1f76:	6003      	str	r3, [r0, #0]
		nwkDataReqQueue = req;
    1f78:	4b04      	ldr	r3, [pc, #16]	; (1f8c <NWK_DataReq+0x30>)
    1f7a:	6018      	str	r0, [r3, #0]
    1f7c:	e002      	b.n	1f84 <NWK_DataReq+0x28>
	} else {
		req->next = nwkDataReqQueue;
    1f7e:	6003      	str	r3, [r0, #0]
		nwkDataReqQueue = req;
    1f80:	4b02      	ldr	r3, [pc, #8]	; (1f8c <NWK_DataReq+0x30>)
    1f82:	6018      	str	r0, [r3, #0]
	}
}
    1f84:	4770      	bx	lr
    1f86:	46c0      	nop			; (mov r8, r8)
    1f88:	20000da8 	.word	0x20000da8
    1f8c:	200001ec 	.word	0x200001ec

00001f90 <nwkDataReqTaskHandler>:

/*************************************************************************//**
*  @brief Data Request module task handler
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
    1f90:	b538      	push	{r3, r4, r5, lr}
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    1f92:	4b4a      	ldr	r3, [pc, #296]	; (20bc <STACK_SIZE+0xbc>)
    1f94:	681a      	ldr	r2, [r3, #0]
    1f96:	2a00      	cmp	r2, #0
    1f98:	d100      	bne.n	1f9c <nwkDataReqTaskHandler+0xc>
    1f9a:	e08d      	b.n	20b8 <STACK_SIZE+0xb8>
    1f9c:	1c14      	adds	r4, r2, #0
		switch (req->state) {
    1f9e:	7a23      	ldrb	r3, [r4, #8]
    1fa0:	2b00      	cmp	r3, #0
    1fa2:	d002      	beq.n	1faa <nwkDataReqTaskHandler+0x1a>
    1fa4:	2b02      	cmp	r3, #2
    1fa6:	d06d      	beq.n	2084 <STACK_SIZE+0x84>
    1fa8:	e082      	b.n	20b0 <STACK_SIZE+0xb0>
*****************************************************************************/
static void nwkDataReqSendFrame(NWK_DataReq_t *req)
{
	NwkFrame_t *frame;

	if (NULL == (frame = nwkFrameAlloc())) {
    1faa:	4b45      	ldr	r3, [pc, #276]	; (20c0 <STACK_SIZE+0xc0>)
    1fac:	4798      	blx	r3
    1fae:	1e05      	subs	r5, r0, #0
    1fb0:	d103      	bne.n	1fba <nwkDataReqTaskHandler+0x2a>
		req->state = NWK_DATA_REQ_STATE_CONFIRM;
    1fb2:	2302      	movs	r3, #2
    1fb4:	7223      	strb	r3, [r4, #8]
		req->status = NWK_OUT_OF_MEMORY_STATUS;
    1fb6:	7723      	strb	r3, [r4, #28]
    1fb8:	e07e      	b.n	20b8 <STACK_SIZE+0xb8>
		return;
	}

	req->frame = frame;
    1fba:	6060      	str	r0, [r4, #4]
	req->state = NWK_DATA_REQ_STATE_WAIT_CONF;
    1fbc:	2201      	movs	r2, #1
    1fbe:	7222      	strb	r2, [r4, #8]

	frame->tx.confirm = nwkDataReqTxConf;
    1fc0:	4b40      	ldr	r3, [pc, #256]	; (20c4 <STACK_SIZE+0xc4>)
    1fc2:	2189      	movs	r1, #137	; 0x89
    1fc4:	5443      	strb	r3, [r0, r1]
    1fc6:	0a18      	lsrs	r0, r3, #8
    1fc8:	218a      	movs	r1, #138	; 0x8a
    1fca:	5468      	strb	r0, [r5, r1]
    1fcc:	0c18      	lsrs	r0, r3, #16
    1fce:	218b      	movs	r1, #139	; 0x8b
    1fd0:	5468      	strb	r0, [r5, r1]
    1fd2:	0e1b      	lsrs	r3, r3, #24
    1fd4:	218c      	movs	r1, #140	; 0x8c
    1fd6:	546b      	strb	r3, [r5, r1]
	frame->tx.control = req->options &
			NWK_OPT_BROADCAST_PAN_ID ?
			NWK_TX_CONTROL_BROADCAST_PAN_ID
			: 0;
    1fd8:	7ba0      	ldrb	r0, [r4, #14]
    1fda:	0880      	lsrs	r0, r0, #2
    1fdc:	2301      	movs	r3, #1
    1fde:	4018      	ands	r0, r3

	req->frame = frame;
	req->state = NWK_DATA_REQ_STATE_WAIT_CONF;

	frame->tx.confirm = nwkDataReqTxConf;
	frame->tx.control = req->options &
    1fe0:	2188      	movs	r1, #136	; 0x88
    1fe2:	5468      	strb	r0, [r5, r1]
			NWK_OPT_BROADCAST_PAN_ID ?
			NWK_TX_CONTROL_BROADCAST_PAN_ID
			: 0;

	frame->header.nwkFcf.ackRequest = req->options &
			NWK_OPT_ACK_REQUEST ? 1 : 0;
    1fe4:	7ba1      	ldrb	r1, [r4, #14]
	frame->tx.control = req->options &
			NWK_OPT_BROADCAST_PAN_ID ?
			NWK_TX_CONTROL_BROADCAST_PAN_ID
			: 0;

	frame->header.nwkFcf.ackRequest = req->options &
    1fe6:	4019      	ands	r1, r3
    1fe8:	7ae8      	ldrb	r0, [r5, #11]
    1fea:	4390      	bics	r0, r2
    1fec:	1c02      	adds	r2, r0, #0
    1fee:	430a      	orrs	r2, r1
    1ff0:	72ea      	strb	r2, [r5, #11]
			NWK_OPT_ACK_REQUEST ? 1 : 0;
	frame->header.nwkFcf.linkLocal = req->options &
			NWK_OPT_LINK_LOCAL ? 1 : 0;
    1ff2:	7ba1      	ldrb	r1, [r4, #14]
    1ff4:	08c9      	lsrs	r1, r1, #3
			NWK_TX_CONTROL_BROADCAST_PAN_ID
			: 0;

	frame->header.nwkFcf.ackRequest = req->options &
			NWK_OPT_ACK_REQUEST ? 1 : 0;
	frame->header.nwkFcf.linkLocal = req->options &
    1ff6:	4019      	ands	r1, r3
    1ff8:	0089      	lsls	r1, r1, #2
    1ffa:	b2d2      	uxtb	r2, r2
    1ffc:	2004      	movs	r0, #4
    1ffe:	4382      	bics	r2, r0
    2000:	430a      	orrs	r2, r1
    2002:	72ea      	strb	r2, [r5, #11]
			NWK_OPT_LINK_LOCAL ? 1 : 0;

#ifdef NWK_ENABLE_SECURITY
	frame->header.nwkFcf.security = req->options &
			NWK_OPT_ENABLE_SECURITY ? 1 : 0;
    2004:	7ba2      	ldrb	r2, [r4, #14]
    2006:	0852      	lsrs	r2, r2, #1
			NWK_OPT_ACK_REQUEST ? 1 : 0;
	frame->header.nwkFcf.linkLocal = req->options &
			NWK_OPT_LINK_LOCAL ? 1 : 0;

#ifdef NWK_ENABLE_SECURITY
	frame->header.nwkFcf.security = req->options &
    2008:	4013      	ands	r3, r2
    200a:	005a      	lsls	r2, r3, #1
    200c:	7aeb      	ldrb	r3, [r5, #11]
    200e:	2102      	movs	r1, #2
    2010:	438b      	bics	r3, r1
    2012:	4313      	orrs	r3, r2
    2014:	72eb      	strb	r3, [r5, #11]
		frame->size += sizeof(NwkFrameMulticastHeader_t);
	}

#endif

	frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    2016:	4b2c      	ldr	r3, [pc, #176]	; (20c8 <STACK_SIZE+0xc8>)
    2018:	791a      	ldrb	r2, [r3, #4]
    201a:	3201      	adds	r2, #1
    201c:	b2d2      	uxtb	r2, r2
    201e:	711a      	strb	r2, [r3, #4]
    2020:	732a      	strb	r2, [r5, #12]
	frame->header.nwkSrcAddr = nwkIb.addr;
    2022:	781a      	ldrb	r2, [r3, #0]
    2024:	736a      	strb	r2, [r5, #13]
    2026:	785b      	ldrb	r3, [r3, #1]
    2028:	73ab      	strb	r3, [r5, #14]
	frame->header.nwkDstAddr = req->dstAddr;
    202a:	8963      	ldrh	r3, [r4, #10]
    202c:	7aa2      	ldrb	r2, [r4, #10]
    202e:	73ea      	strb	r2, [r5, #15]
    2030:	0a1b      	lsrs	r3, r3, #8
    2032:	742b      	strb	r3, [r5, #16]
	frame->header.nwkSrcEndpoint = req->srcEndpoint;
    2034:	7b61      	ldrb	r1, [r4, #13]
    2036:	230f      	movs	r3, #15
    2038:	4019      	ands	r1, r3
    203a:	7c6a      	ldrb	r2, [r5, #17]
    203c:	200f      	movs	r0, #15
    203e:	4382      	bics	r2, r0
    2040:	430a      	orrs	r2, r1
    2042:	746a      	strb	r2, [r5, #17]
	frame->header.nwkDstEndpoint = req->dstEndpoint;
    2044:	7b22      	ldrb	r2, [r4, #12]
    2046:	0112      	lsls	r2, r2, #4
    2048:	7c69      	ldrb	r1, [r5, #17]
    204a:	400b      	ands	r3, r1
    204c:	4313      	orrs	r3, r2
    204e:	746b      	strb	r3, [r5, #17]

	memcpy(frame->payload, req->data, req->size);
    2050:	2381      	movs	r3, #129	; 0x81
    2052:	5ceb      	ldrb	r3, [r5, r3]
    2054:	2282      	movs	r2, #130	; 0x82
    2056:	5ca8      	ldrb	r0, [r5, r2]
    2058:	0200      	lsls	r0, r0, #8
    205a:	4318      	orrs	r0, r3
    205c:	2383      	movs	r3, #131	; 0x83
    205e:	5ceb      	ldrb	r3, [r5, r3]
    2060:	041b      	lsls	r3, r3, #16
    2062:	4318      	orrs	r0, r3
    2064:	2384      	movs	r3, #132	; 0x84
    2066:	5ceb      	ldrb	r3, [r5, r3]
    2068:	061b      	lsls	r3, r3, #24
    206a:	4318      	orrs	r0, r3
    206c:	7d22      	ldrb	r2, [r4, #20]
    206e:	6921      	ldr	r1, [r4, #16]
    2070:	4b16      	ldr	r3, [pc, #88]	; (20cc <STACK_SIZE+0xcc>)
    2072:	4798      	blx	r3
	frame->size += req->size;
    2074:	7d22      	ldrb	r2, [r4, #20]
    2076:	786b      	ldrb	r3, [r5, #1]
    2078:	18d3      	adds	r3, r2, r3
    207a:	706b      	strb	r3, [r5, #1]

	nwkTxFrame(frame);
    207c:	1c28      	adds	r0, r5, #0
    207e:	4b14      	ldr	r3, [pc, #80]	; (20d0 <STACK_SIZE+0xd0>)
    2080:	4798      	blx	r3
    2082:	e019      	b.n	20b8 <STACK_SIZE+0xb8>
*  @brief Confirms request @req to the application and remove it from the queue
*  @param[in] req Pointer to the request parameters
*****************************************************************************/
static void nwkDataReqConfirm(NWK_DataReq_t *req)
{
	if (nwkDataReqQueue == req) {
    2084:	4294      	cmp	r4, r2
    2086:	d103      	bne.n	2090 <STACK_SIZE+0x90>
		nwkDataReqQueue = nwkDataReqQueue->next;
    2088:	4b0c      	ldr	r3, [pc, #48]	; (20bc <STACK_SIZE+0xbc>)
    208a:	6822      	ldr	r2, [r4, #0]
    208c:	601a      	str	r2, [r3, #0]
    208e:	e006      	b.n	209e <STACK_SIZE+0x9e>
	} else {
		NWK_DataReq_t *prev = nwkDataReqQueue;
		while (prev->next != req) {
    2090:	6813      	ldr	r3, [r2, #0]
    2092:	429c      	cmp	r4, r3
    2094:	d001      	beq.n	209a <STACK_SIZE+0x9a>
			prev = prev->next;
    2096:	1c1a      	adds	r2, r3, #0
    2098:	e7fa      	b.n	2090 <STACK_SIZE+0x90>
		}
		prev->next = ((NWK_DataReq_t *)prev->next)->next;
    209a:	6823      	ldr	r3, [r4, #0]
    209c:	6013      	str	r3, [r2, #0]
	}

	nwkIb.lock--;
    209e:	4a0a      	ldr	r2, [pc, #40]	; (20c8 <STACK_SIZE+0xc8>)
    20a0:	2358      	movs	r3, #88	; 0x58
    20a2:	5ad1      	ldrh	r1, [r2, r3]
    20a4:	3901      	subs	r1, #1
    20a6:	52d1      	strh	r1, [r2, r3]
	req->confirm(req);
    20a8:	69a3      	ldr	r3, [r4, #24]
    20aa:	1c20      	adds	r0, r4, #0
    20ac:	4798      	blx	r3
    20ae:	e003      	b.n	20b8 <STACK_SIZE+0xb8>
/*************************************************************************//**
*  @brief Data Request module task handler
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    20b0:	6824      	ldr	r4, [r4, #0]
    20b2:	2c00      	cmp	r4, #0
    20b4:	d000      	beq.n	20b8 <STACK_SIZE+0xb8>
    20b6:	e772      	b.n	1f9e <nwkDataReqTaskHandler+0xe>

		default:
			break;
		}
	}
}
    20b8:	bd38      	pop	{r3, r4, r5, pc}
    20ba:	46c0      	nop			; (mov r8, r8)
    20bc:	200001ec 	.word	0x200001ec
    20c0:	000020f1 	.word	0x000020f1
    20c4:	00001f11 	.word	0x00001f11
    20c8:	20000da8 	.word	0x20000da8
    20cc:	00004a71 	.word	0x00004a71
    20d0:	00003201 	.word	0x00003201

000020d4 <nwkFrameInit>:

/*************************************************************************//**
*  @brief Initializes the Frame module
*****************************************************************************/
void nwkFrameInit(void)
{
    20d4:	4b04      	ldr	r3, [pc, #16]	; (20e8 <nwkFrameInit+0x14>)
    20d6:	4a05      	ldr	r2, [pc, #20]	; (20ec <nwkFrameInit+0x18>)
    20d8:	1899      	adds	r1, r3, r2
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
		nwkFrameFrames[i].state = NWK_FRAME_STATE_FREE;
    20da:	2200      	movs	r2, #0
    20dc:	701a      	strb	r2, [r3, #0]
    20de:	338d      	adds	r3, #141	; 0x8d
/*************************************************************************//**
*  @brief Initializes the Frame module
*****************************************************************************/
void nwkFrameInit(void)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    20e0:	428b      	cmp	r3, r1
    20e2:	d1fb      	bne.n	20dc <nwkFrameInit+0x8>
		nwkFrameFrames[i].state = NWK_FRAME_STATE_FREE;
	}
}
    20e4:	4770      	bx	lr
    20e6:	46c0      	nop			; (mov r8, r8)
    20e8:	200001f0 	.word	0x200001f0
    20ec:	00000582 	.word	0x00000582

000020f0 <nwkFrameAlloc>:
/*************************************************************************//**
*  @brief Allocates an empty frame from the buffer pool
*  @return Pointer to the frame or @c NULL if there are no free frames
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(void)
{
    20f0:	b570      	push	{r4, r5, r6, lr}
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    20f2:	4b18      	ldr	r3, [pc, #96]	; (2154 <nwkFrameAlloc+0x64>)
    20f4:	781b      	ldrb	r3, [r3, #0]
    20f6:	2b00      	cmp	r3, #0
    20f8:	d007      	beq.n	210a <nwkFrameAlloc+0x1a>
    20fa:	4a16      	ldr	r2, [pc, #88]	; (2154 <nwkFrameAlloc+0x64>)
    20fc:	328d      	adds	r2, #141	; 0x8d
    20fe:	2301      	movs	r3, #1
    2100:	1c18      	adds	r0, r3, #0
    2102:	7811      	ldrb	r1, [r2, #0]
    2104:	2900      	cmp	r1, #0
    2106:	d11d      	bne.n	2144 <nwkFrameAlloc+0x54>
    2108:	e000      	b.n	210c <nwkFrameAlloc+0x1c>
    210a:	2000      	movs	r0, #0
			memset(&nwkFrameFrames[i], 0, sizeof(NwkFrame_t));
    210c:	4e11      	ldr	r6, [pc, #68]	; (2154 <nwkFrameAlloc+0x64>)
    210e:	258d      	movs	r5, #141	; 0x8d
    2110:	4345      	muls	r5, r0
    2112:	1974      	adds	r4, r6, r5
    2114:	1c20      	adds	r0, r4, #0
    2116:	2100      	movs	r1, #0
    2118:	228d      	movs	r2, #141	; 0x8d
    211a:	4b0f      	ldr	r3, [pc, #60]	; (2158 <nwkFrameAlloc+0x68>)
    211c:	4798      	blx	r3
			nwkFrameFrames[i].size = sizeof(NwkFrameHeader_t);
    211e:	2310      	movs	r3, #16
    2120:	7063      	strb	r3, [r4, #1]
			nwkFrameFrames[i].payload = nwkFrameFrames[i].data +
    2122:	1c23      	adds	r3, r4, #0
    2124:	3380      	adds	r3, #128	; 0x80
    2126:	1c20      	adds	r0, r4, #0
    2128:	3012      	adds	r0, #18
    212a:	7058      	strb	r0, [r3, #1]
    212c:	0a02      	lsrs	r2, r0, #8
    212e:	709a      	strb	r2, [r3, #2]
    2130:	0c02      	lsrs	r2, r0, #16
    2132:	70da      	strb	r2, [r3, #3]
    2134:	0e00      	lsrs	r0, r0, #24
    2136:	7118      	strb	r0, [r3, #4]
					sizeof(NwkFrameHeader_t);
			nwkIb.lock++;
    2138:	4a08      	ldr	r2, [pc, #32]	; (215c <nwkFrameAlloc+0x6c>)
    213a:	2358      	movs	r3, #88	; 0x58
    213c:	5ad1      	ldrh	r1, [r2, r3]
    213e:	3101      	adds	r1, #1
    2140:	52d1      	strh	r1, [r2, r3]
			return &nwkFrameFrames[i];
    2142:	e004      	b.n	214e <nwkFrameAlloc+0x5e>
    2144:	3301      	adds	r3, #1
    2146:	328d      	adds	r2, #141	; 0x8d
*  @brief Allocates an empty frame from the buffer pool
*  @return Pointer to the frame or @c NULL if there are no free frames
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(void)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    2148:	2b0a      	cmp	r3, #10
    214a:	d1d9      	bne.n	2100 <nwkFrameAlloc+0x10>
					sizeof(NwkFrameHeader_t);
			nwkIb.lock++;
			return &nwkFrameFrames[i];
		}
	}
	return NULL;
    214c:	2400      	movs	r4, #0
}
    214e:	1c20      	adds	r0, r4, #0
    2150:	bd70      	pop	{r4, r5, r6, pc}
    2152:	46c0      	nop			; (mov r8, r8)
    2154:	200001f0 	.word	0x200001f0
    2158:	00004a83 	.word	0x00004a83
    215c:	20000da8 	.word	0x20000da8

00002160 <nwkFrameFree>:
*  @brief Frees a @a frame and returns it to the buffer pool
*  @param[in] frame Pointer to the frame to be freed
*****************************************************************************/
void nwkFrameFree(NwkFrame_t *frame)
{
	frame->state = NWK_FRAME_STATE_FREE;
    2160:	2300      	movs	r3, #0
    2162:	7003      	strb	r3, [r0, #0]
	nwkIb.lock--;
    2164:	4a02      	ldr	r2, [pc, #8]	; (2170 <nwkFrameFree+0x10>)
    2166:	2358      	movs	r3, #88	; 0x58
    2168:	5ad1      	ldrh	r1, [r2, r3]
    216a:	3901      	subs	r1, #1
    216c:	52d1      	strh	r1, [r2, r3]
}
    216e:	4770      	bx	lr
    2170:	20000da8 	.word	0x20000da8

00002174 <nwkFrameNext>:
*  @param[in] frame Pointer to the current frame or @c NULL for the first frame
*  @return Next allocated frame or @c NULL if there are no more frames
*****************************************************************************/
NwkFrame_t *nwkFrameNext(NwkFrame_t *frame)
{
	if (NULL == frame) {
    2174:	2800      	cmp	r0, #0
    2176:	d006      	beq.n	2186 <nwkFrameNext+0x12>
		frame = nwkFrameFrames;
	} else {
		frame++;
    2178:	308d      	adds	r0, #141	; 0x8d
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    217a:	4b0c      	ldr	r3, [pc, #48]	; (21ac <nwkFrameNext+0x38>)
    217c:	4a0c      	ldr	r2, [pc, #48]	; (21b0 <nwkFrameNext+0x3c>)
    217e:	189b      	adds	r3, r3, r2
    2180:	4298      	cmp	r0, r3
    2182:	d301      	bcc.n	2188 <nwkFrameNext+0x14>
    2184:	e00f      	b.n	21a6 <nwkFrameNext+0x32>
*  @return Next allocated frame or @c NULL if there are no more frames
*****************************************************************************/
NwkFrame_t *nwkFrameNext(NwkFrame_t *frame)
{
	if (NULL == frame) {
		frame = nwkFrameFrames;
    2186:	4809      	ldr	r0, [pc, #36]	; (21ac <nwkFrameNext+0x38>)
	} else {
		frame++;
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
		if (NWK_FRAME_STATE_FREE != frame->state) {
    2188:	7803      	ldrb	r3, [r0, #0]
    218a:	2b00      	cmp	r3, #0
    218c:	d10c      	bne.n	21a8 <nwkFrameNext+0x34>
		frame = nwkFrameFrames;
	} else {
		frame++;
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    218e:	4a07      	ldr	r2, [pc, #28]	; (21ac <nwkFrameNext+0x38>)
    2190:	4b07      	ldr	r3, [pc, #28]	; (21b0 <nwkFrameNext+0x3c>)
    2192:	18d2      	adds	r2, r2, r3
    2194:	e002      	b.n	219c <nwkFrameNext+0x28>
		if (NWK_FRAME_STATE_FREE != frame->state) {
    2196:	7803      	ldrb	r3, [r0, #0]
    2198:	2b00      	cmp	r3, #0
    219a:	d105      	bne.n	21a8 <nwkFrameNext+0x34>
		frame = nwkFrameFrames;
	} else {
		frame++;
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    219c:	308d      	adds	r0, #141	; 0x8d
    219e:	4290      	cmp	r0, r2
    21a0:	d3f9      	bcc.n	2196 <nwkFrameNext+0x22>
		if (NWK_FRAME_STATE_FREE != frame->state) {
			return frame;
		}
	}

	return NULL;
    21a2:	2000      	movs	r0, #0
    21a4:	e000      	b.n	21a8 <nwkFrameNext+0x34>
    21a6:	2000      	movs	r0, #0
}
    21a8:	4770      	bx	lr
    21aa:	46c0      	nop			; (mov r8, r8)
    21ac:	200001f0 	.word	0x200001f0
    21b0:	00000582 	.word	0x00000582

000021b4 <nwkFrameCommandInit>:
*  @brief Sets default parameters for the the command @a frame
*  @param[in] frame Pointer to the command frame
*****************************************************************************/
void nwkFrameCommandInit(NwkFrame_t *frame)
{
	frame->tx.status = NWK_SUCCESS_STATUS;
    21b4:	2200      	movs	r2, #0
    21b6:	2385      	movs	r3, #133	; 0x85
    21b8:	54c2      	strb	r2, [r0, r3]
	frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    21ba:	4b05      	ldr	r3, [pc, #20]	; (21d0 <nwkFrameCommandInit+0x1c>)
    21bc:	791a      	ldrb	r2, [r3, #4]
    21be:	3201      	adds	r2, #1
    21c0:	b2d2      	uxtb	r2, r2
    21c2:	711a      	strb	r2, [r3, #4]
    21c4:	7302      	strb	r2, [r0, #12]
	frame->header.nwkSrcAddr = nwkIb.addr;
    21c6:	781a      	ldrb	r2, [r3, #0]
    21c8:	7342      	strb	r2, [r0, #13]
    21ca:	785b      	ldrb	r3, [r3, #1]
    21cc:	7383      	strb	r3, [r0, #14]
#ifdef NWK_ENABLE_SECURE_COMMANDS
	frame->header.nwkFcf.security = 1;
#endif
}
    21ce:	4770      	bx	lr
    21d0:	20000da8 	.word	0x20000da8

000021d4 <nwkRouteInit>:

/*************************************************************************//**
*  @brief Initializes the Routing module
*****************************************************************************/
void nwkRouteInit(void)
{
    21d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    21d6:	4a09      	ldr	r2, [pc, #36]	; (21fc <nwkRouteInit+0x28>)
    21d8:	3202      	adds	r2, #2
    21da:	2300      	movs	r3, #0
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		nwkRouteTable[i].dstAddr = NWK_ROUTE_UNKNOWN;
    21dc:	2701      	movs	r7, #1
    21de:	427f      	negs	r7, r7
		nwkRouteTable[i].fixed = 0;
    21e0:	4806      	ldr	r0, [pc, #24]	; (21fc <nwkRouteInit+0x28>)
    21e2:	2601      	movs	r6, #1
		nwkRouteTable[i].rank = 0;
    21e4:	2500      	movs	r5, #0
*  @brief Initializes the Routing module
*****************************************************************************/
void nwkRouteInit(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		nwkRouteTable[i].dstAddr = NWK_ROUTE_UNKNOWN;
    21e6:	8017      	strh	r7, [r2, #0]
		nwkRouteTable[i].fixed = 0;
    21e8:	00d9      	lsls	r1, r3, #3
    21ea:	5c0c      	ldrb	r4, [r1, r0]
    21ec:	43b4      	bics	r4, r6
    21ee:	540c      	strb	r4, [r1, r0]
		nwkRouteTable[i].rank = 0;
    21f0:	7115      	strb	r5, [r2, #4]
    21f2:	3301      	adds	r3, #1
    21f4:	3208      	adds	r2, #8
/*************************************************************************//**
*  @brief Initializes the Routing module
*****************************************************************************/
void nwkRouteInit(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    21f6:	2b64      	cmp	r3, #100	; 0x64
    21f8:	d1f5      	bne.n	21e6 <nwkRouteInit+0x12>
		nwkRouteTable[i].dstAddr = NWK_ROUTE_UNKNOWN;
		nwkRouteTable[i].fixed = 0;
		nwkRouteTable[i].rank = 0;
	}
}
    21fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    21fc:	20000774 	.word	0x20000774

00002200 <NWK_RouteFindEntry>:

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteFindEntry(uint16_t dst, uint8_t multicast)
{
    2200:	b570      	push	{r4, r5, r6, lr}
    2202:	4a0b      	ldr	r2, [pc, #44]	; (2230 <NWK_RouteFindEntry+0x30>)
    2204:	3202      	adds	r2, #2
    2206:	2300      	movs	r3, #0
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		if (nwkRouteTable[i].dstAddr == dst &&
				nwkRouteTable[i].multicast == multicast) {
    2208:	4e09      	ldr	r6, [pc, #36]	; (2230 <NWK_RouteFindEntry+0x30>)
/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteFindEntry(uint16_t dst, uint8_t multicast)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		if (nwkRouteTable[i].dstAddr == dst &&
    220a:	8814      	ldrh	r4, [r2, #0]
    220c:	4284      	cmp	r4, r0
    220e:	d109      	bne.n	2224 <NWK_RouteFindEntry+0x24>
				nwkRouteTable[i].multicast == multicast) {
    2210:	00dc      	lsls	r4, r3, #3
    2212:	5da4      	ldrb	r4, [r4, r6]
    2214:	07a4      	lsls	r4, r4, #30
    2216:	0fe4      	lsrs	r4, r4, #31
/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteFindEntry(uint16_t dst, uint8_t multicast)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		if (nwkRouteTable[i].dstAddr == dst &&
    2218:	428c      	cmp	r4, r1
    221a:	d103      	bne.n	2224 <NWK_RouteFindEntry+0x24>
				nwkRouteTable[i].multicast == multicast) {
			return &nwkRouteTable[i];
    221c:	00dd      	lsls	r5, r3, #3
    221e:	4804      	ldr	r0, [pc, #16]	; (2230 <NWK_RouteFindEntry+0x30>)
    2220:	1940      	adds	r0, r0, r5
    2222:	e004      	b.n	222e <NWK_RouteFindEntry+0x2e>
    2224:	3301      	adds	r3, #1
    2226:	3208      	adds	r2, #8

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteFindEntry(uint16_t dst, uint8_t multicast)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    2228:	2b64      	cmp	r3, #100	; 0x64
    222a:	d1ee      	bne.n	220a <NWK_RouteFindEntry+0xa>
				nwkRouteTable[i].multicast == multicast) {
			return &nwkRouteTable[i];
		}
	}

	return NULL;
    222c:	2000      	movs	r0, #0
}
    222e:	bd70      	pop	{r4, r5, r6, pc}
    2230:	20000774 	.word	0x20000774

00002234 <NWK_RouteNewEntry>:

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteNewEntry(void)
{
    2234:	b510      	push	{r4, lr}
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
	NWK_RouteTableEntry_t *entry = NULL;
    2236:	2200      	movs	r2, #0

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteNewEntry(void)
{
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
    2238:	4810      	ldr	r0, [pc, #64]	; (227c <NWK_RouteNewEntry+0x48>)
	NWK_RouteTableEntry_t *entry = NULL;

	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++, iter++) {
    223a:	24c8      	movs	r4, #200	; 0xc8
    223c:	00a4      	lsls	r4, r4, #2
    223e:	1901      	adds	r1, r0, r4
		if (iter->fixed) {
    2240:	7803      	ldrb	r3, [r0, #0]
    2242:	07dc      	lsls	r4, r3, #31
    2244:	d40b      	bmi.n	225e <NWK_RouteNewEntry+0x2a>
			continue;
		}

		if (0 == iter->rank) {
    2246:	7983      	ldrb	r3, [r0, #6]
    2248:	2b00      	cmp	r3, #0
    224a:	d00c      	beq.n	2266 <NWK_RouteNewEntry+0x32>
			entry = iter;
			break;
		}

		if (NULL == entry || iter->rank < entry->rank) {
    224c:	2a00      	cmp	r2, #0
    224e:	d003      	beq.n	2258 <NWK_RouteNewEntry+0x24>
    2250:	7994      	ldrb	r4, [r2, #6]
    2252:	429c      	cmp	r4, r3
    2254:	d802      	bhi.n	225c <NWK_RouteNewEntry+0x28>
    2256:	e002      	b.n	225e <NWK_RouteNewEntry+0x2a>
    2258:	1c02      	adds	r2, r0, #0
    225a:	e000      	b.n	225e <NWK_RouteNewEntry+0x2a>
    225c:	1c02      	adds	r2, r0, #0
NWK_RouteTableEntry_t *NWK_RouteNewEntry(void)
{
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
	NWK_RouteTableEntry_t *entry = NULL;

	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++, iter++) {
    225e:	3008      	adds	r0, #8
    2260:	4288      	cmp	r0, r1
    2262:	d1ed      	bne.n	2240 <NWK_RouteNewEntry+0xc>
    2264:	1c10      	adds	r0, r2, #0
		if (NULL == entry || iter->rank < entry->rank) {
			entry = iter;
		}
	}

	entry->multicast = 0;
    2266:	7803      	ldrb	r3, [r0, #0]
	entry->score = NWK_ROUTE_DEFAULT_SCORE;
    2268:	2202      	movs	r2, #2
    226a:	4393      	bics	r3, r2
    226c:	220f      	movs	r2, #15
    226e:	4013      	ands	r3, r2
    2270:	2230      	movs	r2, #48	; 0x30
    2272:	4313      	orrs	r3, r2
    2274:	7003      	strb	r3, [r0, #0]
	entry->rank = NWK_ROUTE_DEFAULT_RANK;
    2276:	2380      	movs	r3, #128	; 0x80
    2278:	7183      	strb	r3, [r0, #6]

	return entry;
}
    227a:	bd10      	pop	{r4, pc}
    227c:	20000774 	.word	0x20000774

00002280 <NWK_RouteFreeEntry>:

/*************************************************************************//**
*****************************************************************************/
void NWK_RouteFreeEntry(NWK_RouteTableEntry_t *entry)
{
	if (entry->fixed) {
    2280:	7803      	ldrb	r3, [r0, #0]
    2282:	07da      	lsls	r2, r3, #31
    2284:	d404      	bmi.n	2290 <NWK_RouteFreeEntry+0x10>
		return;
	}

	entry->dstAddr = NWK_ROUTE_UNKNOWN;
    2286:	2301      	movs	r3, #1
    2288:	425b      	negs	r3, r3
    228a:	8043      	strh	r3, [r0, #2]
	entry->rank = 0;
    228c:	2300      	movs	r3, #0
    228e:	7183      	strb	r3, [r0, #6]
}
    2290:	4770      	bx	lr
    2292:	46c0      	nop			; (mov r8, r8)

00002294 <NWK_RouteNextHop>:

/*************************************************************************//**
*****************************************************************************/
uint16_t NWK_RouteNextHop(uint16_t dst, uint8_t multicast)
{
    2294:	b508      	push	{r3, lr}
	NWK_RouteTableEntry_t *entry;

	entry = NWK_RouteFindEntry(dst, multicast);
    2296:	4b04      	ldr	r3, [pc, #16]	; (22a8 <NWK_RouteNextHop+0x14>)
    2298:	4798      	blx	r3
	if (entry) {
    229a:	2800      	cmp	r0, #0
    229c:	d001      	beq.n	22a2 <NWK_RouteNextHop+0xe>
		return entry->nextHopAddr;
    229e:	8880      	ldrh	r0, [r0, #4]
    22a0:	e000      	b.n	22a4 <NWK_RouteNextHop+0x10>
	}

	return NWK_ROUTE_UNKNOWN;
    22a2:	4802      	ldr	r0, [pc, #8]	; (22ac <NWK_RouteNextHop+0x18>)
}
    22a4:	bd08      	pop	{r3, pc}
    22a6:	46c0      	nop			; (mov r8, r8)
    22a8:	00002201 	.word	0x00002201
    22ac:	0000ffff 	.word	0x0000ffff

000022b0 <nwkRouteUpdateEntry>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteUpdateEntry(uint16_t dst, uint8_t multicast, uint16_t nextHop,
		uint8_t lqi)
{
    22b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    22b2:	1c06      	adds	r6, r0, #0
    22b4:	1c0d      	adds	r5, r1, #0
    22b6:	1c14      	adds	r4, r2, #0
    22b8:	1c1f      	adds	r7, r3, #0
	NWK_RouteTableEntry_t *entry;

	entry = NWK_RouteFindEntry(dst, multicast);
    22ba:	4b0c      	ldr	r3, [pc, #48]	; (22ec <nwkRouteUpdateEntry+0x3c>)
    22bc:	4798      	blx	r3

	if (NULL == entry) {
    22be:	2800      	cmp	r0, #0
    22c0:	d101      	bne.n	22c6 <nwkRouteUpdateEntry+0x16>
		entry = NWK_RouteNewEntry();
    22c2:	4b0b      	ldr	r3, [pc, #44]	; (22f0 <nwkRouteUpdateEntry+0x40>)
    22c4:	4798      	blx	r3
	}

	entry->dstAddr = dst;
    22c6:	8046      	strh	r6, [r0, #2]
	entry->nextHopAddr = nextHop;
    22c8:	8084      	strh	r4, [r0, #4]
	entry->multicast = multicast;
    22ca:	2301      	movs	r3, #1
    22cc:	401d      	ands	r5, r3
    22ce:	006b      	lsls	r3, r5, #1
    22d0:	7805      	ldrb	r5, [r0, #0]
    22d2:	2202      	movs	r2, #2
    22d4:	4395      	bics	r5, r2
	entry->score = NWK_ROUTE_DEFAULT_SCORE;
    22d6:	431d      	orrs	r5, r3
    22d8:	230f      	movs	r3, #15
    22da:	401d      	ands	r5, r3
    22dc:	2330      	movs	r3, #48	; 0x30
    22de:	431d      	orrs	r5, r3
    22e0:	7005      	strb	r5, [r0, #0]
	entry->rank = NWK_ROUTE_DEFAULT_RANK;
    22e2:	2380      	movs	r3, #128	; 0x80
    22e4:	7183      	strb	r3, [r0, #6]
	entry->lqi = lqi;
    22e6:	71c7      	strb	r7, [r0, #7]
}
    22e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    22ea:	46c0      	nop			; (mov r8, r8)
    22ec:	00002201 	.word	0x00002201
    22f0:	00002235 	.word	0x00002235

000022f4 <nwkRouteRemove>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteRemove(uint16_t dst, uint8_t multicast)
{
    22f4:	b508      	push	{r3, lr}
	NWK_RouteTableEntry_t *entry;

	entry = NWK_RouteFindEntry(dst, multicast);
    22f6:	4b03      	ldr	r3, [pc, #12]	; (2304 <nwkRouteRemove+0x10>)
    22f8:	4798      	blx	r3
	if (entry) {
    22fa:	2800      	cmp	r0, #0
    22fc:	d001      	beq.n	2302 <nwkRouteRemove+0xe>
		NWK_RouteFreeEntry(entry);
    22fe:	4b02      	ldr	r3, [pc, #8]	; (2308 <nwkRouteRemove+0x14>)
    2300:	4798      	blx	r3
	}
}
    2302:	bd08      	pop	{r3, pc}
    2304:	00002201 	.word	0x00002201
    2308:	00002281 	.word	0x00002281

0000230c <nwkRouteFrameReceived>:

	entry->lqi = frame->rx.lqi;
#else
	(void)frame;
#endif
}
    230c:	4770      	bx	lr
    230e:	46c0      	nop			; (mov r8, r8)

00002310 <nwkRouteFrameSent>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteFrameSent(NwkFrame_t *frame)
{
    2310:	b510      	push	{r4, lr}
    2312:	1c04      	adds	r4, r0, #0
	NWK_RouteTableEntry_t *entry;

	if (NWK_BROADCAST_ADDR == frame->header.nwkDstAddr) {
    2314:	7bc3      	ldrb	r3, [r0, #15]
    2316:	7c00      	ldrb	r0, [r0, #16]
    2318:	0200      	lsls	r0, r0, #8
    231a:	4318      	orrs	r0, r3
    231c:	4b1b      	ldr	r3, [pc, #108]	; (238c <nwkRouteFrameSent+0x7c>)
    231e:	4298      	cmp	r0, r3
    2320:	d032      	beq.n	2388 <nwkRouteFrameSent+0x78>
		return;
	}

	entry = NWK_RouteFindEntry(frame->header.nwkDstAddr,
			frame->header.nwkFcf.multicast);
    2322:	7ae1      	ldrb	r1, [r4, #11]
    2324:	0709      	lsls	r1, r1, #28

	if (NWK_BROADCAST_ADDR == frame->header.nwkDstAddr) {
		return;
	}

	entry = NWK_RouteFindEntry(frame->header.nwkDstAddr,
    2326:	0fc9      	lsrs	r1, r1, #31
    2328:	4b19      	ldr	r3, [pc, #100]	; (2390 <nwkRouteFrameSent+0x80>)
    232a:	4798      	blx	r3
			frame->header.nwkFcf.multicast);

	if (NULL == entry || entry->fixed) {
    232c:	2800      	cmp	r0, #0
    232e:	d02b      	beq.n	2388 <nwkRouteFrameSent+0x78>
    2330:	7803      	ldrb	r3, [r0, #0]
    2332:	07da      	lsls	r2, r3, #31
    2334:	d428      	bmi.n	2388 <nwkRouteFrameSent+0x78>
		return;
	}

	if (NWK_SUCCESS_STATUS == frame->tx.status) {
    2336:	2385      	movs	r3, #133	; 0x85
    2338:	5ce3      	ldrb	r3, [r4, r3]
    233a:	2b00      	cmp	r3, #0
    233c:	d117      	bne.n	236e <nwkRouteFrameSent+0x5e>
		entry->score = NWK_ROUTE_DEFAULT_SCORE;
    233e:	7803      	ldrb	r3, [r0, #0]
    2340:	220f      	movs	r2, #15
    2342:	4013      	ands	r3, r2
    2344:	2230      	movs	r2, #48	; 0x30
    2346:	4313      	orrs	r3, r2
    2348:	7003      	strb	r3, [r0, #0]

		if (NWK_ROUTE_MAX_RANK == ++entry->rank) {
    234a:	7983      	ldrb	r3, [r0, #6]
    234c:	3301      	adds	r3, #1
    234e:	b2db      	uxtb	r3, r3
    2350:	7183      	strb	r3, [r0, #6]
    2352:	2bff      	cmp	r3, #255	; 0xff
    2354:	d118      	bne.n	2388 <nwkRouteFrameSent+0x78>
    2356:	490f      	ldr	r1, [pc, #60]	; (2394 <nwkRouteFrameSent+0x84>)
    2358:	1d8b      	adds	r3, r1, #6
    235a:	4a0f      	ldr	r2, [pc, #60]	; (2398 <nwkRouteFrameSent+0x88>)
    235c:	1889      	adds	r1, r1, r2
/*************************************************************************//**
*****************************************************************************/
static void nwkRouteNormalizeRanks(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		nwkRouteTable[i].rank = (nwkRouteTable[i].rank >> 1) + 1;
    235e:	781a      	ldrb	r2, [r3, #0]
    2360:	0852      	lsrs	r2, r2, #1
    2362:	3201      	adds	r2, #1
    2364:	701a      	strb	r2, [r3, #0]
    2366:	3308      	adds	r3, #8

/*************************************************************************//**
*****************************************************************************/
static void nwkRouteNormalizeRanks(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    2368:	428b      	cmp	r3, r1
    236a:	d1f8      	bne.n	235e <nwkRouteFrameSent+0x4e>
    236c:	e00c      	b.n	2388 <nwkRouteFrameSent+0x78>

		if (NWK_ROUTE_MAX_RANK == ++entry->rank) {
			nwkRouteNormalizeRanks();
		}
	} else {
		if (0 == --entry->score) {
    236e:	7802      	ldrb	r2, [r0, #0]
    2370:	0913      	lsrs	r3, r2, #4
    2372:	330f      	adds	r3, #15
    2374:	210f      	movs	r1, #15
    2376:	400b      	ands	r3, r1
    2378:	011c      	lsls	r4, r3, #4
    237a:	400a      	ands	r2, r1
    237c:	4322      	orrs	r2, r4
    237e:	7002      	strb	r2, [r0, #0]
    2380:	2b00      	cmp	r3, #0
    2382:	d101      	bne.n	2388 <nwkRouteFrameSent+0x78>
			NWK_RouteFreeEntry(entry);
    2384:	4b05      	ldr	r3, [pc, #20]	; (239c <nwkRouteFrameSent+0x8c>)
    2386:	4798      	blx	r3
		}
	}
}
    2388:	bd10      	pop	{r4, pc}
    238a:	46c0      	nop			; (mov r8, r8)
    238c:	0000ffff 	.word	0x0000ffff
    2390:	00002201 	.word	0x00002201
    2394:	20000774 	.word	0x20000774
    2398:	00000326 	.word	0x00000326
    239c:	00002281 	.word	0x00002281

000023a0 <nwkRoutePrepareTx>:

/*************************************************************************//**
*****************************************************************************/
void nwkRoutePrepareTx(NwkFrame_t *frame)
{
    23a0:	b538      	push	{r3, r4, r5, lr}
    23a2:	1c04      	adds	r4, r0, #0
	NwkFrameHeader_t *header = &frame->header;

	if (NWK_BROADCAST_ADDR == header->nwkDstAddr) {
    23a4:	7bc2      	ldrb	r2, [r0, #15]
    23a6:	7c00      	ldrb	r0, [r0, #16]
    23a8:	0200      	lsls	r0, r0, #8
    23aa:	4310      	orrs	r0, r2
    23ac:	4b0e      	ldr	r3, [pc, #56]	; (23e8 <nwkRoutePrepareTx+0x48>)
    23ae:	4298      	cmp	r0, r3
    23b0:	d104      	bne.n	23bc <nwkRoutePrepareTx+0x1c>
		header->macDstAddr = NWK_BROADCAST_ADDR;
    23b2:	2301      	movs	r3, #1
    23b4:	425b      	negs	r3, r3
    23b6:	71e3      	strb	r3, [r4, #7]
    23b8:	7223      	strb	r3, [r4, #8]
    23ba:	e014      	b.n	23e6 <nwkRoutePrepareTx+0x46>
	} else if (header->nwkFcf.linkLocal) {
    23bc:	7ae3      	ldrb	r3, [r4, #11]
    23be:	075a      	lsls	r2, r3, #29
    23c0:	d503      	bpl.n	23ca <nwkRoutePrepareTx+0x2a>
		header->macDstAddr = header->nwkDstAddr;
    23c2:	71e0      	strb	r0, [r4, #7]
    23c4:	0a00      	lsrs	r0, r0, #8
    23c6:	7220      	strb	r0, [r4, #8]
    23c8:	e00d      	b.n	23e6 <nwkRoutePrepareTx+0x46>
	}
#endif

	else {
		header->macDstAddr = NWK_RouteNextHop(header->nwkDstAddr,
				header->nwkFcf.multicast);
    23ca:	7ae1      	ldrb	r1, [r4, #11]
    23cc:	0709      	lsls	r1, r1, #28
		header->nwkFcf.linkLocal = 1;
	}
#endif

	else {
		header->macDstAddr = NWK_RouteNextHop(header->nwkDstAddr,
    23ce:	0fc9      	lsrs	r1, r1, #31
    23d0:	4b06      	ldr	r3, [pc, #24]	; (23ec <nwkRoutePrepareTx+0x4c>)
    23d2:	4798      	blx	r3
    23d4:	71e0      	strb	r0, [r4, #7]
    23d6:	0a03      	lsrs	r3, r0, #8
    23d8:	7223      	strb	r3, [r4, #8]
				header->nwkFcf.multicast);

  #ifdef NWK_ENABLE_ROUTE_DISCOVERY
		if (NWK_ROUTE_UNKNOWN == header->macDstAddr) {
    23da:	4b03      	ldr	r3, [pc, #12]	; (23e8 <nwkRoutePrepareTx+0x48>)
    23dc:	4298      	cmp	r0, r3
    23de:	d102      	bne.n	23e6 <nwkRoutePrepareTx+0x46>
			nwkRouteDiscoveryRequest(frame);
    23e0:	1c20      	adds	r0, r4, #0
    23e2:	4b03      	ldr	r3, [pc, #12]	; (23f0 <nwkRoutePrepareTx+0x50>)
    23e4:	4798      	blx	r3
		}

  #endif
	}
}
    23e6:	bd38      	pop	{r3, r4, r5, pc}
    23e8:	0000ffff 	.word	0x0000ffff
    23ec:	00002295 	.word	0x00002295
    23f0:	0000277d 	.word	0x0000277d

000023f4 <nwkRouteFrame>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteFrame(NwkFrame_t *frame)
{
    23f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    23f6:	4647      	mov	r7, r8
    23f8:	b480      	push	{r7}
    23fa:	1c04      	adds	r4, r0, #0
	NwkFrameHeader_t *header = &frame->header;

	if (NWK_ROUTE_UNKNOWN !=
			NWK_RouteNextHop(header->nwkDstAddr,
    23fc:	7bc2      	ldrb	r2, [r0, #15]
    23fe:	7c06      	ldrb	r6, [r0, #16]
    2400:	0236      	lsls	r6, r6, #8
    2402:	4316      	orrs	r6, r2
			header->nwkFcf.multicast)) {
    2404:	7ac7      	ldrb	r7, [r0, #11]
    2406:	073f      	lsls	r7, r7, #28
    2408:	0fff      	lsrs	r7, r7, #31
void nwkRouteFrame(NwkFrame_t *frame)
{
	NwkFrameHeader_t *header = &frame->header;

	if (NWK_ROUTE_UNKNOWN !=
			NWK_RouteNextHop(header->nwkDstAddr,
    240a:	b2f9      	uxtb	r1, r7
    240c:	1c30      	adds	r0, r6, #0
    240e:	4b28      	ldr	r3, [pc, #160]	; (24b0 <nwkRouteFrame+0xbc>)
    2410:	4798      	blx	r3
*****************************************************************************/
void nwkRouteFrame(NwkFrame_t *frame)
{
	NwkFrameHeader_t *header = &frame->header;

	if (NWK_ROUTE_UNKNOWN !=
    2412:	4b28      	ldr	r3, [pc, #160]	; (24b4 <nwkRouteFrame+0xc0>)
    2414:	4298      	cmp	r0, r3
    2416:	d00f      	beq.n	2438 <nwkRouteFrame+0x44>
			NWK_RouteNextHop(header->nwkDstAddr,
			header->nwkFcf.multicast)) {
		frame->tx.confirm = NULL;
    2418:	2200      	movs	r2, #0
    241a:	2389      	movs	r3, #137	; 0x89
    241c:	54e2      	strb	r2, [r4, r3]
    241e:	238a      	movs	r3, #138	; 0x8a
    2420:	54e2      	strb	r2, [r4, r3]
    2422:	238b      	movs	r3, #139	; 0x8b
    2424:	54e2      	strb	r2, [r4, r3]
    2426:	238c      	movs	r3, #140	; 0x8c
    2428:	54e2      	strb	r2, [r4, r3]
		frame->tx.control = NWK_TX_CONTROL_ROUTING;
    242a:	2202      	movs	r2, #2
    242c:	2388      	movs	r3, #136	; 0x88
    242e:	54e2      	strb	r2, [r4, r3]
		nwkTxFrame(frame);
    2430:	1c20      	adds	r0, r4, #0
    2432:	4b21      	ldr	r3, [pc, #132]	; (24b8 <nwkRouteFrame+0xc4>)
    2434:	4798      	blx	r3
    2436:	e038      	b.n	24aa <nwkRouteFrame+0xb6>
	} else {
		nwkRouteSendRouteError(header->nwkSrcAddr, header->nwkDstAddr,
    2438:	7b62      	ldrb	r2, [r4, #13]
    243a:	7ba3      	ldrb	r3, [r4, #14]
    243c:	021b      	lsls	r3, r3, #8
    243e:	4313      	orrs	r3, r2
    2440:	4698      	mov	r8, r3
		uint8_t multicast)
{
	NwkFrame_t *frame;
	NwkCommandRouteError_t *command;

	if (NULL == (frame = nwkFrameAlloc())) {
    2442:	4b1e      	ldr	r3, [pc, #120]	; (24bc <nwkRouteFrame+0xc8>)
    2444:	4798      	blx	r3
    2446:	1e05      	subs	r5, r0, #0
    2448:	d02c      	beq.n	24a4 <nwkRouteFrame+0xb0>
		return;
	}

	nwkFrameCommandInit(frame);
    244a:	4b1d      	ldr	r3, [pc, #116]	; (24c0 <nwkRouteFrame+0xcc>)
    244c:	4798      	blx	r3

	frame->size += sizeof(NwkCommandRouteError_t);
    244e:	786b      	ldrb	r3, [r5, #1]
    2450:	3306      	adds	r3, #6
    2452:	706b      	strb	r3, [r5, #1]
	frame->tx.confirm = NULL;
    2454:	2200      	movs	r2, #0
    2456:	2389      	movs	r3, #137	; 0x89
    2458:	54ea      	strb	r2, [r5, r3]
    245a:	238a      	movs	r3, #138	; 0x8a
    245c:	54ea      	strb	r2, [r5, r3]
    245e:	238b      	movs	r3, #139	; 0x8b
    2460:	54ea      	strb	r2, [r5, r3]
    2462:	238c      	movs	r3, #140	; 0x8c
    2464:	54ea      	strb	r2, [r5, r3]

	frame->header.nwkDstAddr = src;
    2466:	21ff      	movs	r1, #255	; 0xff
    2468:	4643      	mov	r3, r8
    246a:	4019      	ands	r1, r3
    246c:	73e9      	strb	r1, [r5, #15]
    246e:	0a1a      	lsrs	r2, r3, #8
    2470:	742a      	strb	r2, [r5, #16]

	command = (NwkCommandRouteError_t *)frame->payload;
    2472:	2381      	movs	r3, #129	; 0x81
    2474:	5ce8      	ldrb	r0, [r5, r3]
    2476:	2382      	movs	r3, #130	; 0x82
    2478:	5ceb      	ldrb	r3, [r5, r3]
    247a:	021b      	lsls	r3, r3, #8
    247c:	4303      	orrs	r3, r0
    247e:	2083      	movs	r0, #131	; 0x83
    2480:	5c28      	ldrb	r0, [r5, r0]
    2482:	0400      	lsls	r0, r0, #16
    2484:	4303      	orrs	r3, r0
    2486:	2084      	movs	r0, #132	; 0x84
    2488:	5c28      	ldrb	r0, [r5, r0]
    248a:	0600      	lsls	r0, r0, #24
    248c:	4303      	orrs	r3, r0
	command->id = NWK_COMMAND_ROUTE_ERROR;
    248e:	2001      	movs	r0, #1
    2490:	7018      	strb	r0, [r3, #0]
	command->srcAddr = src;
    2492:	7059      	strb	r1, [r3, #1]
    2494:	709a      	strb	r2, [r3, #2]
	command->dstAddr = dst;
    2496:	70de      	strb	r6, [r3, #3]
    2498:	0a36      	lsrs	r6, r6, #8
    249a:	711e      	strb	r6, [r3, #4]
	command->multicast = multicast;
    249c:	715f      	strb	r7, [r3, #5]

	nwkTxFrame(frame);
    249e:	1c28      	adds	r0, r5, #0
    24a0:	4b05      	ldr	r3, [pc, #20]	; (24b8 <nwkRouteFrame+0xc4>)
    24a2:	4798      	blx	r3
		frame->tx.control = NWK_TX_CONTROL_ROUTING;
		nwkTxFrame(frame);
	} else {
		nwkRouteSendRouteError(header->nwkSrcAddr, header->nwkDstAddr,
				header->nwkFcf.multicast);
		nwkFrameFree(frame);
    24a4:	1c20      	adds	r0, r4, #0
    24a6:	4b07      	ldr	r3, [pc, #28]	; (24c4 <nwkRouteFrame+0xd0>)
    24a8:	4798      	blx	r3
	}
}
    24aa:	bc04      	pop	{r2}
    24ac:	4690      	mov	r8, r2
    24ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    24b0:	00002295 	.word	0x00002295
    24b4:	0000ffff 	.word	0x0000ffff
    24b8:	00003201 	.word	0x00003201
    24bc:	000020f1 	.word	0x000020f1
    24c0:	000021b5 	.word	0x000021b5
    24c4:	00002161 	.word	0x00002161

000024c8 <nwkRouteErrorReceived>:
}

/*************************************************************************//**
*****************************************************************************/
bool nwkRouteErrorReceived(NWK_DataInd_t *ind)
{
    24c8:	b508      	push	{r3, lr}
	NwkCommandRouteError_t *command = (NwkCommandRouteError_t *)ind->data;
    24ca:	6882      	ldr	r2, [r0, #8]

	if (sizeof(NwkCommandRouteError_t) != ind->size) {
    24cc:	7b03      	ldrb	r3, [r0, #12]
		return false;
    24ce:	2000      	movs	r0, #0
*****************************************************************************/
bool nwkRouteErrorReceived(NWK_DataInd_t *ind)
{
	NwkCommandRouteError_t *command = (NwkCommandRouteError_t *)ind->data;

	if (sizeof(NwkCommandRouteError_t) != ind->size) {
    24d0:	2b06      	cmp	r3, #6
    24d2:	d107      	bne.n	24e4 <nwkRouteErrorReceived+0x1c>
		return false;
	}

	nwkRouteRemove(command->dstAddr, command->multicast);
    24d4:	78d3      	ldrb	r3, [r2, #3]
    24d6:	7910      	ldrb	r0, [r2, #4]
    24d8:	0200      	lsls	r0, r0, #8
    24da:	4318      	orrs	r0, r3
    24dc:	7951      	ldrb	r1, [r2, #5]
    24de:	4b02      	ldr	r3, [pc, #8]	; (24e8 <nwkRouteErrorReceived+0x20>)
    24e0:	4798      	blx	r3

	return true;
    24e2:	2001      	movs	r0, #1
}
    24e4:	bd08      	pop	{r3, pc}
    24e6:	46c0      	nop			; (mov r8, r8)
    24e8:	000022f5 	.word	0x000022f5

000024ec <nwkRouteDiscoveryFindEntry>:

/*************************************************************************//**
*****************************************************************************/
static NwkRouteDiscoveryTableEntry_t *nwkRouteDiscoveryFindEntry(uint16_t src,
		uint16_t dst, uint8_t multicast)
{
    24ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    24ee:	4b0d      	ldr	r3, [pc, #52]	; (2524 <nwkRouteDiscoveryFindEntry+0x38>)
    24f0:	2400      	movs	r4, #0
	for (uint8_t i = 0; i < NWK_ROUTE_DISCOVERY_TABLE_SIZE; i++) {
		if (nwkRouteDiscoveryTable[i].timeout > 0 &&
    24f2:	895d      	ldrh	r5, [r3, #10]
    24f4:	2d00      	cmp	r5, #0
    24f6:	d00e      	beq.n	2516 <nwkRouteDiscoveryFindEntry+0x2a>
    24f8:	881d      	ldrh	r5, [r3, #0]
    24fa:	4285      	cmp	r5, r0
    24fc:	d10b      	bne.n	2516 <nwkRouteDiscoveryFindEntry+0x2a>
				nwkRouteDiscoveryTable[i].srcAddr == src &&
    24fe:	885d      	ldrh	r5, [r3, #2]
    2500:	428d      	cmp	r5, r1
    2502:	d108      	bne.n	2516 <nwkRouteDiscoveryFindEntry+0x2a>
				nwkRouteDiscoveryTable[i].dstAddr == dst &&
    2504:	791d      	ldrb	r5, [r3, #4]
    2506:	4295      	cmp	r5, r2
    2508:	d105      	bne.n	2516 <nwkRouteDiscoveryFindEntry+0x2a>
				nwkRouteDiscoveryTable[i].multicast ==
				multicast) {
			return &nwkRouteDiscoveryTable[i];
    250a:	0063      	lsls	r3, r4, #1
    250c:	191f      	adds	r7, r3, r4
    250e:	00bf      	lsls	r7, r7, #2
    2510:	4804      	ldr	r0, [pc, #16]	; (2524 <nwkRouteDiscoveryFindEntry+0x38>)
    2512:	19c0      	adds	r0, r0, r7
    2514:	e004      	b.n	2520 <nwkRouteDiscoveryFindEntry+0x34>
    2516:	3401      	adds	r4, #1
    2518:	330c      	adds	r3, #12
/*************************************************************************//**
*****************************************************************************/
static NwkRouteDiscoveryTableEntry_t *nwkRouteDiscoveryFindEntry(uint16_t src,
		uint16_t dst, uint8_t multicast)
{
	for (uint8_t i = 0; i < NWK_ROUTE_DISCOVERY_TABLE_SIZE; i++) {
    251a:	2c05      	cmp	r4, #5
    251c:	d1e9      	bne.n	24f2 <nwkRouteDiscoveryFindEntry+0x6>
				multicast) {
			return &nwkRouteDiscoveryTable[i];
		}
	}

	return NULL;
    251e:	2000      	movs	r0, #0
}
    2520:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2522:	46c0      	nop			; (mov r8, r8)
    2524:	20000aa8 	.word	0x20000aa8

00002528 <nwkRouteDiscoveryNewEntry>:

/*************************************************************************//**
*****************************************************************************/
static NwkRouteDiscoveryTableEntry_t *nwkRouteDiscoveryNewEntry(void)
{
    2528:	b510      	push	{r4, lr}
	NwkRouteDiscoveryTableEntry_t *entry = NULL;

	for (uint8_t i = 0; i < NWK_ROUTE_DISCOVERY_TABLE_SIZE; i++) {
		if (0 == nwkRouteDiscoveryTable[i].timeout) {
    252a:	4b11      	ldr	r3, [pc, #68]	; (2570 <nwkRouteDiscoveryNewEntry+0x48>)
    252c:	895b      	ldrh	r3, [r3, #10]
    252e:	2b00      	cmp	r3, #0
    2530:	d007      	beq.n	2542 <nwkRouteDiscoveryNewEntry+0x1a>
    2532:	4a0f      	ldr	r2, [pc, #60]	; (2570 <nwkRouteDiscoveryNewEntry+0x48>)
    2534:	3216      	adds	r2, #22
    2536:	2301      	movs	r3, #1
    2538:	1c18      	adds	r0, r3, #0
    253a:	8811      	ldrh	r1, [r2, #0]
    253c:	2900      	cmp	r1, #0
    253e:	d110      	bne.n	2562 <nwkRouteDiscoveryNewEntry+0x3a>
    2540:	e000      	b.n	2544 <nwkRouteDiscoveryNewEntry+0x1c>
    2542:	2000      	movs	r0, #0
			entry = &nwkRouteDiscoveryTable[i];
    2544:	0044      	lsls	r4, r0, #1
    2546:	1820      	adds	r0, r4, r0
    2548:	0080      	lsls	r0, r0, #2
    254a:	4c09      	ldr	r4, [pc, #36]	; (2570 <nwkRouteDiscoveryNewEntry+0x48>)
    254c:	1824      	adds	r4, r4, r0
			break;
		}
	}

	if (entry) {
		entry->forwardLinkQuality = NWK_ROUTE_DISCOVERY_NO_LINK;
    254e:	2300      	movs	r3, #0
    2550:	7223      	strb	r3, [r4, #8]
		entry->reverseLinkQuality = NWK_ROUTE_DISCOVERY_NO_LINK;
    2552:	7263      	strb	r3, [r4, #9]
		entry->timeout = NWK_ROUTE_DISCOVERY_TIMEOUT;
    2554:	23fa      	movs	r3, #250	; 0xfa
    2556:	009b      	lsls	r3, r3, #2
    2558:	8163      	strh	r3, [r4, #10]
		SYS_TimerStart(&nwkRouteDiscoveryTimer);
    255a:	4806      	ldr	r0, [pc, #24]	; (2574 <nwkRouteDiscoveryNewEntry+0x4c>)
    255c:	4b06      	ldr	r3, [pc, #24]	; (2578 <nwkRouteDiscoveryNewEntry+0x50>)
    255e:	4798      	blx	r3
    2560:	e004      	b.n	256c <nwkRouteDiscoveryNewEntry+0x44>
    2562:	3301      	adds	r3, #1
    2564:	320c      	adds	r2, #12
*****************************************************************************/
static NwkRouteDiscoveryTableEntry_t *nwkRouteDiscoveryNewEntry(void)
{
	NwkRouteDiscoveryTableEntry_t *entry = NULL;

	for (uint8_t i = 0; i < NWK_ROUTE_DISCOVERY_TABLE_SIZE; i++) {
    2566:	2b05      	cmp	r3, #5
    2568:	d1e6      	bne.n	2538 <nwkRouteDiscoveryNewEntry+0x10>

/*************************************************************************//**
*****************************************************************************/
static NwkRouteDiscoveryTableEntry_t *nwkRouteDiscoveryNewEntry(void)
{
	NwkRouteDiscoveryTableEntry_t *entry = NULL;
    256a:	2400      	movs	r4, #0
		entry->timeout = NWK_ROUTE_DISCOVERY_TIMEOUT;
		SYS_TimerStart(&nwkRouteDiscoveryTimer);
	}

	return entry;
}
    256c:	1c20      	adds	r0, r4, #0
    256e:	bd10      	pop	{r4, pc}
    2570:	20000aa8 	.word	0x20000aa8
    2574:	20000a94 	.word	0x20000a94
    2578:	0000392d 	.word	0x0000392d

0000257c <nwkRouteDiscoveryTimerHandler>:

/*************************************************************************//**
*****************************************************************************/
static void nwkRouteDiscoveryTimerHandler(SYS_Timer_t *timer)
{
    257c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    257e:	465f      	mov	r7, fp
    2580:	4656      	mov	r6, sl
    2582:	464d      	mov	r5, r9
    2584:	4644      	mov	r4, r8
    2586:	b4f0      	push	{r4, r5, r6, r7}
    2588:	4683      	mov	fp, r0
    258a:	4b26      	ldr	r3, [pc, #152]	; (2624 <nwkRouteDiscoveryTimerHandler+0xa8>)
    258c:	1c1c      	adds	r4, r3, #0
    258e:	340a      	adds	r4, #10
    2590:	1c1d      	adds	r5, r3, #0
    2592:	333c      	adds	r3, #60	; 0x3c
    2594:	4698      	mov	r8, r3
	NwkRouteDiscoveryTableEntry_t *entry;
	bool restart = false;
    2596:	2700      	movs	r7, #0
    2598:	1c22      	adds	r2, r4, #0

	for (uint8_t i = 0; i < NWK_ROUTE_DISCOVERY_TABLE_SIZE; i++) {
		entry = &nwkRouteDiscoveryTable[i];

		if (entry->timeout > NWK_ROUTE_DISCOVERY_TIMER_INTERVAL) {
    259a:	8823      	ldrh	r3, [r4, #0]
    259c:	2b64      	cmp	r3, #100	; 0x64
    259e:	d903      	bls.n	25a8 <nwkRouteDiscoveryTimerHandler+0x2c>
			entry->timeout -= NWK_ROUTE_DISCOVERY_TIMER_INTERVAL;
    25a0:	3b64      	subs	r3, #100	; 0x64
    25a2:	8023      	strh	r3, [r4, #0]
			restart = true;
    25a4:	2701      	movs	r7, #1
    25a6:	e02d      	b.n	2604 <nwkRouteDiscoveryTimerHandler+0x88>
		} else {
			entry->timeout = 0;
    25a8:	2300      	movs	r3, #0
    25aa:	8023      	strh	r3, [r4, #0]
    25ac:	46aa      	mov	sl, r5

			if (entry->srcAddr == nwkIb.addr) {
    25ae:	8829      	ldrh	r1, [r5, #0]
    25b0:	481d      	ldr	r0, [pc, #116]	; (2628 <nwkRouteDiscoveryTimerHandler+0xac>)
    25b2:	8803      	ldrh	r3, [r0, #0]
    25b4:	4299      	cmp	r1, r3
    25b6:	d125      	bne.n	2604 <nwkRouteDiscoveryTimerHandler+0x88>
    25b8:	3a01      	subs	r2, #1
				nwkRouteDiscoveryDone(entry,
						entry->reverseLinkQuality >
    25ba:	7812      	ldrb	r2, [r2, #0]
    25bc:	4691      	mov	r9, r2
/*************************************************************************//**
*****************************************************************************/
static void nwkRouteDiscoveryDone(NwkRouteDiscoveryTableEntry_t *entry,
		bool status)
{
	NwkFrame_t *frame = NULL;
    25be:	2600      	movs	r6, #0
    25c0:	e01b      	b.n	25fa <nwkRouteDiscoveryTimerHandler+0x7e>

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_RD_STATE_WAIT_FOR_ROUTE != frame->state) {
    25c2:	7833      	ldrb	r3, [r6, #0]
    25c4:	2b40      	cmp	r3, #64	; 0x40
    25c6:	d118      	bne.n	25fa <nwkRouteDiscoveryTimerHandler+0x7e>
			continue;
		}

		if (entry->dstAddr != frame->header.nwkDstAddr ||
    25c8:	7bf1      	ldrb	r1, [r6, #15]
    25ca:	7c33      	ldrb	r3, [r6, #16]
    25cc:	021b      	lsls	r3, r3, #8
    25ce:	4650      	mov	r0, sl
    25d0:	8842      	ldrh	r2, [r0, #2]
    25d2:	430b      	orrs	r3, r1
    25d4:	429a      	cmp	r2, r3
    25d6:	d110      	bne.n	25fa <nwkRouteDiscoveryTimerHandler+0x7e>
				entry->multicast !=
				frame->header.nwkFcf.multicast) {
    25d8:	7af3      	ldrb	r3, [r6, #11]
    25da:	071b      	lsls	r3, r3, #28
	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_RD_STATE_WAIT_FOR_ROUTE != frame->state) {
			continue;
		}

		if (entry->dstAddr != frame->header.nwkDstAddr ||
    25dc:	7902      	ldrb	r2, [r0, #4]
    25de:	0fdb      	lsrs	r3, r3, #31
    25e0:	429a      	cmp	r2, r3
    25e2:	d10a      	bne.n	25fa <nwkRouteDiscoveryTimerHandler+0x7e>
				entry->multicast !=
				frame->header.nwkFcf.multicast) {
			continue;
		}

		if (status) {
    25e4:	4649      	mov	r1, r9
    25e6:	2900      	cmp	r1, #0
    25e8:	d003      	beq.n	25f2 <nwkRouteDiscoveryTimerHandler+0x76>
			nwkTxFrame(frame);
    25ea:	1c30      	adds	r0, r6, #0
    25ec:	4b0f      	ldr	r3, [pc, #60]	; (262c <nwkRouteDiscoveryTimerHandler+0xb0>)
    25ee:	4798      	blx	r3
    25f0:	e003      	b.n	25fa <nwkRouteDiscoveryTimerHandler+0x7e>
		} else {
			nwkTxConfirm(frame, NWK_NO_ROUTE_STATUS);
    25f2:	1c30      	adds	r0, r6, #0
    25f4:	2111      	movs	r1, #17
    25f6:	4b0e      	ldr	r3, [pc, #56]	; (2630 <nwkRouteDiscoveryTimerHandler+0xb4>)
    25f8:	4798      	blx	r3
static void nwkRouteDiscoveryDone(NwkRouteDiscoveryTableEntry_t *entry,
		bool status)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    25fa:	1c30      	adds	r0, r6, #0
    25fc:	490d      	ldr	r1, [pc, #52]	; (2634 <nwkRouteDiscoveryTimerHandler+0xb8>)
    25fe:	4788      	blx	r1
    2600:	1e06      	subs	r6, r0, #0
    2602:	d1de      	bne.n	25c2 <nwkRouteDiscoveryTimerHandler+0x46>
    2604:	340c      	adds	r4, #12
    2606:	350c      	adds	r5, #12
static void nwkRouteDiscoveryTimerHandler(SYS_Timer_t *timer)
{
	NwkRouteDiscoveryTableEntry_t *entry;
	bool restart = false;

	for (uint8_t i = 0; i < NWK_ROUTE_DISCOVERY_TABLE_SIZE; i++) {
    2608:	4545      	cmp	r5, r8
    260a:	d1c5      	bne.n	2598 <nwkRouteDiscoveryTimerHandler+0x1c>
						0);
			}
		}
	}

	if (restart) {
    260c:	2f00      	cmp	r7, #0
    260e:	d002      	beq.n	2616 <nwkRouteDiscoveryTimerHandler+0x9a>
		SYS_TimerStart(timer);
    2610:	4658      	mov	r0, fp
    2612:	4b09      	ldr	r3, [pc, #36]	; (2638 <nwkRouteDiscoveryTimerHandler+0xbc>)
    2614:	4798      	blx	r3
	}
}
    2616:	bc3c      	pop	{r2, r3, r4, r5}
    2618:	4690      	mov	r8, r2
    261a:	4699      	mov	r9, r3
    261c:	46a2      	mov	sl, r4
    261e:	46ab      	mov	fp, r5
    2620:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2622:	46c0      	nop			; (mov r8, r8)
    2624:	20000aa8 	.word	0x20000aa8
    2628:	20000da8 	.word	0x20000da8
    262c:	00003201 	.word	0x00003201
    2630:	00003389 	.word	0x00003389
    2634:	00002175 	.word	0x00002175
    2638:	0000392d 	.word	0x0000392d

0000263c <nwkRouteDiscoverySendRequest>:

/*************************************************************************//**
*****************************************************************************/
static bool nwkRouteDiscoverySendRequest(NwkRouteDiscoveryTableEntry_t *entry,
		uint8_t lq)
{
    263c:	b570      	push	{r4, r5, r6, lr}
    263e:	1c05      	adds	r5, r0, #0
    2640:	1c0e      	adds	r6, r1, #0
	NwkFrame_t *req;
	NwkCommandRouteRequest_t *command;

	if (NULL == (req = nwkFrameAlloc())) {
    2642:	4b1e      	ldr	r3, [pc, #120]	; (26bc <nwkRouteDiscoverySendRequest+0x80>)
    2644:	4798      	blx	r3
    2646:	1e04      	subs	r4, r0, #0
    2648:	d036      	beq.n	26b8 <nwkRouteDiscoverySendRequest+0x7c>
		return false;
	}

	nwkFrameCommandInit(req);
    264a:	4b1d      	ldr	r3, [pc, #116]	; (26c0 <nwkRouteDiscoverySendRequest+0x84>)
    264c:	4798      	blx	r3

	req->size += sizeof(NwkCommandRouteRequest_t);
    264e:	7863      	ldrb	r3, [r4, #1]
    2650:	3307      	adds	r3, #7
    2652:	7063      	strb	r3, [r4, #1]
	req->tx.confirm = NULL;
    2654:	2200      	movs	r2, #0
    2656:	2389      	movs	r3, #137	; 0x89
    2658:	54e2      	strb	r2, [r4, r3]
    265a:	238a      	movs	r3, #138	; 0x8a
    265c:	54e2      	strb	r2, [r4, r3]
    265e:	238b      	movs	r3, #139	; 0x8b
    2660:	54e2      	strb	r2, [r4, r3]
    2662:	238c      	movs	r3, #140	; 0x8c
    2664:	54e2      	strb	r2, [r4, r3]

	req->header.nwkFcf.linkLocal = 1;
    2666:	7ae2      	ldrb	r2, [r4, #11]
    2668:	2304      	movs	r3, #4
    266a:	4313      	orrs	r3, r2
    266c:	72e3      	strb	r3, [r4, #11]
	req->header.nwkDstAddr = NWK_BROADCAST_ADDR;
    266e:	2301      	movs	r3, #1
    2670:	425b      	negs	r3, r3
    2672:	73e3      	strb	r3, [r4, #15]
    2674:	7423      	strb	r3, [r4, #16]

	command = (NwkCommandRouteRequest_t *)req->payload;
    2676:	2381      	movs	r3, #129	; 0x81
    2678:	5ce2      	ldrb	r2, [r4, r3]
    267a:	2382      	movs	r3, #130	; 0x82
    267c:	5ce3      	ldrb	r3, [r4, r3]
    267e:	021b      	lsls	r3, r3, #8
    2680:	4313      	orrs	r3, r2
    2682:	2283      	movs	r2, #131	; 0x83
    2684:	5ca2      	ldrb	r2, [r4, r2]
    2686:	0412      	lsls	r2, r2, #16
    2688:	4313      	orrs	r3, r2
    268a:	2284      	movs	r2, #132	; 0x84
    268c:	5ca2      	ldrb	r2, [r4, r2]
    268e:	0612      	lsls	r2, r2, #24
    2690:	4313      	orrs	r3, r2
	command->id = NWK_COMMAND_ROUTE_REQUEST;
    2692:	2202      	movs	r2, #2
    2694:	701a      	strb	r2, [r3, #0]
	command->srcAddr = entry->srcAddr;
    2696:	882a      	ldrh	r2, [r5, #0]
    2698:	705a      	strb	r2, [r3, #1]
    269a:	0a12      	lsrs	r2, r2, #8
    269c:	709a      	strb	r2, [r3, #2]
	command->dstAddr = entry->dstAddr;
    269e:	886a      	ldrh	r2, [r5, #2]
    26a0:	78a9      	ldrb	r1, [r5, #2]
    26a2:	70d9      	strb	r1, [r3, #3]
    26a4:	0a12      	lsrs	r2, r2, #8
    26a6:	711a      	strb	r2, [r3, #4]
	command->multicast = entry->multicast;
    26a8:	792a      	ldrb	r2, [r5, #4]
    26aa:	715a      	strb	r2, [r3, #5]
	command->linkQuality = lq;
    26ac:	719e      	strb	r6, [r3, #6]

	nwkTxFrame(req);
    26ae:	1c20      	adds	r0, r4, #0
    26b0:	4b04      	ldr	r3, [pc, #16]	; (26c4 <nwkRouteDiscoverySendRequest+0x88>)
    26b2:	4798      	blx	r3

	return true;
    26b4:	2001      	movs	r0, #1
    26b6:	e000      	b.n	26ba <nwkRouteDiscoverySendRequest+0x7e>
{
	NwkFrame_t *req;
	NwkCommandRouteRequest_t *command;

	if (NULL == (req = nwkFrameAlloc())) {
		return false;
    26b8:	2000      	movs	r0, #0
	command->linkQuality = lq;

	nwkTxFrame(req);

	return true;
}
    26ba:	bd70      	pop	{r4, r5, r6, pc}
    26bc:	000020f1 	.word	0x000020f1
    26c0:	000021b5 	.word	0x000021b5
    26c4:	00003201 	.word	0x00003201

000026c8 <nwkRouteDiscoverySendReply>:

/*************************************************************************//**
*****************************************************************************/
static void nwkRouteDiscoverySendReply(NwkRouteDiscoveryTableEntry_t *entry,
		uint8_t flq, uint8_t rlq)
{
    26c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    26ca:	1c05      	adds	r5, r0, #0
    26cc:	1c0f      	adds	r7, r1, #0
    26ce:	1c16      	adds	r6, r2, #0
	NwkFrame_t *req;
	NwkCommandRouteReply_t *command;

	if (NULL == (req = nwkFrameAlloc())) {
    26d0:	4b1c      	ldr	r3, [pc, #112]	; (2744 <nwkRouteDiscoverySendReply+0x7c>)
    26d2:	4798      	blx	r3
    26d4:	1e04      	subs	r4, r0, #0
    26d6:	d034      	beq.n	2742 <nwkRouteDiscoverySendReply+0x7a>
		return;
	}

	nwkFrameCommandInit(req);
    26d8:	4b1b      	ldr	r3, [pc, #108]	; (2748 <nwkRouteDiscoverySendReply+0x80>)
    26da:	4798      	blx	r3

	req->size += sizeof(NwkCommandRouteReply_t);
    26dc:	7863      	ldrb	r3, [r4, #1]
    26de:	3308      	adds	r3, #8
    26e0:	7063      	strb	r3, [r4, #1]
	req->tx.confirm = NULL;
    26e2:	2200      	movs	r2, #0
    26e4:	2389      	movs	r3, #137	; 0x89
    26e6:	54e2      	strb	r2, [r4, r3]
    26e8:	238a      	movs	r3, #138	; 0x8a
    26ea:	54e2      	strb	r2, [r4, r3]
    26ec:	238b      	movs	r3, #139	; 0x8b
    26ee:	54e2      	strb	r2, [r4, r3]
    26f0:	238c      	movs	r3, #140	; 0x8c
    26f2:	54e2      	strb	r2, [r4, r3]
	req->tx.control = NWK_TX_CONTROL_DIRECT_LINK;
    26f4:	2204      	movs	r2, #4
    26f6:	2388      	movs	r3, #136	; 0x88
    26f8:	54e2      	strb	r2, [r4, r3]

	req->header.nwkDstAddr = entry->senderAddr;
    26fa:	88eb      	ldrh	r3, [r5, #6]
    26fc:	73e3      	strb	r3, [r4, #15]
    26fe:	0a1b      	lsrs	r3, r3, #8
    2700:	7423      	strb	r3, [r4, #16]

	command = (NwkCommandRouteReply_t *)req->payload;
    2702:	2381      	movs	r3, #129	; 0x81
    2704:	5ce2      	ldrb	r2, [r4, r3]
    2706:	2382      	movs	r3, #130	; 0x82
    2708:	5ce3      	ldrb	r3, [r4, r3]
    270a:	021b      	lsls	r3, r3, #8
    270c:	4313      	orrs	r3, r2
    270e:	2283      	movs	r2, #131	; 0x83
    2710:	5ca2      	ldrb	r2, [r4, r2]
    2712:	0412      	lsls	r2, r2, #16
    2714:	4313      	orrs	r3, r2
    2716:	2284      	movs	r2, #132	; 0x84
    2718:	5ca2      	ldrb	r2, [r4, r2]
    271a:	0612      	lsls	r2, r2, #24
    271c:	4313      	orrs	r3, r2
	command->id = NWK_COMMAND_ROUTE_REPLY;
    271e:	2203      	movs	r2, #3
    2720:	701a      	strb	r2, [r3, #0]
	command->srcAddr = entry->srcAddr;
    2722:	8828      	ldrh	r0, [r5, #0]
    2724:	7058      	strb	r0, [r3, #1]
    2726:	0a00      	lsrs	r0, r0, #8
    2728:	7098      	strb	r0, [r3, #2]
	command->dstAddr = entry->dstAddr;
    272a:	886a      	ldrh	r2, [r5, #2]
    272c:	78a9      	ldrb	r1, [r5, #2]
    272e:	70d9      	strb	r1, [r3, #3]
    2730:	0a12      	lsrs	r2, r2, #8
    2732:	711a      	strb	r2, [r3, #4]
	command->multicast = entry->multicast;
    2734:	792a      	ldrb	r2, [r5, #4]
    2736:	715a      	strb	r2, [r3, #5]
	command->forwardLinkQuality = flq;
    2738:	719f      	strb	r7, [r3, #6]
	command->reverseLinkQuality = rlq;
    273a:	71de      	strb	r6, [r3, #7]

	nwkTxFrame(req);
    273c:	1c20      	adds	r0, r4, #0
    273e:	4b03      	ldr	r3, [pc, #12]	; (274c <nwkRouteDiscoverySendReply+0x84>)
    2740:	4798      	blx	r3
}
    2742:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2744:	000020f1 	.word	0x000020f1
    2748:	000021b5 	.word	0x000021b5
    274c:	00003201 	.word	0x00003201

00002750 <nwkRouteDiscoveryInit>:
*  @brief Initializes the Route Discovery module
*****************************************************************************/
void nwkRouteDiscoveryInit(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_DISCOVERY_TABLE_SIZE; i++) {
		nwkRouteDiscoveryTable[i].timeout = 0;
    2750:	4b07      	ldr	r3, [pc, #28]	; (2770 <nwkRouteDiscoveryInit+0x20>)
    2752:	2200      	movs	r2, #0
    2754:	815a      	strh	r2, [r3, #10]
    2756:	82da      	strh	r2, [r3, #22]
    2758:	845a      	strh	r2, [r3, #34]	; 0x22
    275a:	85da      	strh	r2, [r3, #46]	; 0x2e
    275c:	875a      	strh	r2, [r3, #58]	; 0x3a
	}

	nwkRouteDiscoveryTimer.interval = NWK_ROUTE_DISCOVERY_TIMER_INTERVAL;
    275e:	4b05      	ldr	r3, [pc, #20]	; (2774 <nwkRouteDiscoveryInit+0x24>)
    2760:	2264      	movs	r2, #100	; 0x64
    2762:	609a      	str	r2, [r3, #8]
	nwkRouteDiscoveryTimer.mode = SYS_TIMER_INTERVAL_MODE;
    2764:	2200      	movs	r2, #0
    2766:	731a      	strb	r2, [r3, #12]
	nwkRouteDiscoveryTimer.handler = nwkRouteDiscoveryTimerHandler;
    2768:	4a03      	ldr	r2, [pc, #12]	; (2778 <nwkRouteDiscoveryInit+0x28>)
    276a:	611a      	str	r2, [r3, #16]
}
    276c:	4770      	bx	lr
    276e:	46c0      	nop			; (mov r8, r8)
    2770:	20000aa8 	.word	0x20000aa8
    2774:	20000a94 	.word	0x20000a94
    2778:	0000257d 	.word	0x0000257d

0000277c <nwkRouteDiscoveryRequest>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteDiscoveryRequest(NwkFrame_t *frame)
{
    277c:	b510      	push	{r4, lr}
    277e:	1c04      	adds	r4, r0, #0
	NwkFrameHeader_t *header = &frame->header;
	NwkRouteDiscoveryTableEntry_t *entry;

	entry = nwkRouteDiscoveryFindEntry(nwkIb.addr, header->nwkDstAddr,
    2780:	4b17      	ldr	r3, [pc, #92]	; (27e0 <nwkRouteDiscoveryRequest+0x64>)
    2782:	8818      	ldrh	r0, [r3, #0]
    2784:	7be2      	ldrb	r2, [r4, #15]
    2786:	7c21      	ldrb	r1, [r4, #16]
    2788:	0209      	lsls	r1, r1, #8
    278a:	4311      	orrs	r1, r2
			header->nwkFcf.multicast);
    278c:	7ae2      	ldrb	r2, [r4, #11]
    278e:	0712      	lsls	r2, r2, #28
void nwkRouteDiscoveryRequest(NwkFrame_t *frame)
{
	NwkFrameHeader_t *header = &frame->header;
	NwkRouteDiscoveryTableEntry_t *entry;

	entry = nwkRouteDiscoveryFindEntry(nwkIb.addr, header->nwkDstAddr,
    2790:	0fd2      	lsrs	r2, r2, #31
    2792:	4b14      	ldr	r3, [pc, #80]	; (27e4 <nwkRouteDiscoveryRequest+0x68>)
    2794:	4798      	blx	r3
			header->nwkFcf.multicast);

	if (entry) {
    2796:	2800      	cmp	r0, #0
    2798:	d002      	beq.n	27a0 <nwkRouteDiscoveryRequest+0x24>
		frame->state = NWK_RD_STATE_WAIT_FOR_ROUTE;
    279a:	2340      	movs	r3, #64	; 0x40
    279c:	7023      	strb	r3, [r4, #0]
		return;
    279e:	e01e      	b.n	27de <nwkRouteDiscoveryRequest+0x62>
	}

	entry = nwkRouteDiscoveryNewEntry();
    27a0:	4b11      	ldr	r3, [pc, #68]	; (27e8 <nwkRouteDiscoveryRequest+0x6c>)
    27a2:	4798      	blx	r3

	if (entry) {
    27a4:	2800      	cmp	r0, #0
    27a6:	d016      	beq.n	27d6 <nwkRouteDiscoveryRequest+0x5a>
		entry->srcAddr = nwkIb.addr;
    27a8:	4b0d      	ldr	r3, [pc, #52]	; (27e0 <nwkRouteDiscoveryRequest+0x64>)
    27aa:	881b      	ldrh	r3, [r3, #0]
    27ac:	8003      	strh	r3, [r0, #0]
		entry->dstAddr = header->nwkDstAddr;
    27ae:	7be1      	ldrb	r1, [r4, #15]
    27b0:	7c22      	ldrb	r2, [r4, #16]
    27b2:	0212      	lsls	r2, r2, #8
    27b4:	430a      	orrs	r2, r1
    27b6:	8042      	strh	r2, [r0, #2]
		entry->multicast = header->nwkFcf.multicast;
    27b8:	7ae3      	ldrb	r3, [r4, #11]
    27ba:	071b      	lsls	r3, r3, #28
    27bc:	0fdb      	lsrs	r3, r3, #31
    27be:	7103      	strb	r3, [r0, #4]
		entry->senderAddr = NWK_BROADCAST_ADDR;
    27c0:	2301      	movs	r3, #1
    27c2:	425b      	negs	r3, r3
    27c4:	80c3      	strh	r3, [r0, #6]

		if (nwkRouteDiscoverySendRequest(entry,
    27c6:	21ff      	movs	r1, #255	; 0xff
    27c8:	4b08      	ldr	r3, [pc, #32]	; (27ec <nwkRouteDiscoveryRequest+0x70>)
    27ca:	4798      	blx	r3
    27cc:	2800      	cmp	r0, #0
    27ce:	d002      	beq.n	27d6 <nwkRouteDiscoveryRequest+0x5a>
				NWK_ROUTE_DISCOVERY_BEST_LINK_QUALITY)) {
			frame->state = NWK_RD_STATE_WAIT_FOR_ROUTE;
    27d0:	2340      	movs	r3, #64	; 0x40
    27d2:	7023      	strb	r3, [r4, #0]
			return;
    27d4:	e003      	b.n	27de <nwkRouteDiscoveryRequest+0x62>
		}
	}

	nwkTxConfirm(frame, NWK_NO_ROUTE_STATUS);
    27d6:	1c20      	adds	r0, r4, #0
    27d8:	2111      	movs	r1, #17
    27da:	4b05      	ldr	r3, [pc, #20]	; (27f0 <nwkRouteDiscoveryRequest+0x74>)
    27dc:	4798      	blx	r3
}
    27de:	bd10      	pop	{r4, pc}
    27e0:	20000da8 	.word	0x20000da8
    27e4:	000024ed 	.word	0x000024ed
    27e8:	00002529 	.word	0x00002529
    27ec:	0000263d 	.word	0x0000263d
    27f0:	00003389 	.word	0x00003389

000027f4 <nwkRouteDiscoveryRequestReceived>:
}

/*************************************************************************//**
*****************************************************************************/
bool nwkRouteDiscoveryRequestReceived(NWK_DataInd_t *ind)
{
    27f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    27f6:	4647      	mov	r7, r8
    27f8:	b480      	push	{r7}
    27fa:	1c05      	adds	r5, r0, #0
	NwkCommandRouteRequest_t *command
    27fc:	6884      	ldr	r4, [r0, #8]
		= (NwkCommandRouteRequest_t *)ind->data;
	NwkRouteDiscoveryTableEntry_t *entry;
	uint8_t linkQuality;
	bool reply = false;

	if (sizeof(NwkCommandRouteRequest_t) != ind->size) {
    27fe:	7b03      	ldrb	r3, [r0, #12]
		return false;
    2800:	2000      	movs	r0, #0
		= (NwkCommandRouteRequest_t *)ind->data;
	NwkRouteDiscoveryTableEntry_t *entry;
	uint8_t linkQuality;
	bool reply = false;

	if (sizeof(NwkCommandRouteRequest_t) != ind->size) {
    2802:	2b07      	cmp	r3, #7
    2804:	d169      	bne.n	28da <nwkRouteDiscoveryRequestReceived+0xe6>
		reply = true;
	}

#endif

	if (0 == command->multicast && command->dstAddr == nwkIb.addr) {
    2806:	7962      	ldrb	r2, [r4, #5]
    2808:	2a00      	cmp	r2, #0
    280a:	d15b      	bne.n	28c4 <nwkRouteDiscoveryRequestReceived+0xd0>
    280c:	4b34      	ldr	r3, [pc, #208]	; (28e0 <nwkRouteDiscoveryRequestReceived+0xec>)
    280e:	881b      	ldrh	r3, [r3, #0]
    2810:	78e0      	ldrb	r0, [r4, #3]
    2812:	7921      	ldrb	r1, [r4, #4]
    2814:	0209      	lsls	r1, r1, #8
    2816:	4301      	orrs	r1, r0
    2818:	1ac9      	subs	r1, r1, r3
    281a:	4248      	negs	r0, r1
    281c:	4141      	adcs	r1, r0
    281e:	b2c9      	uxtb	r1, r1
    2820:	4688      	mov	r8, r1
		reply = true;
	}

	if (command->srcAddr == nwkIb.addr) {
    2822:	7861      	ldrb	r1, [r4, #1]
    2824:	78a0      	ldrb	r0, [r4, #2]
    2826:	0200      	lsls	r0, r0, #8
    2828:	4308      	orrs	r0, r1
    282a:	4283      	cmp	r3, r0
    282c:	d042      	beq.n	28b4 <nwkRouteDiscoveryRequestReceived+0xc0>
		return true;
	}

	if (false == reply && nwkIb.addr & NWK_ROUTE_NON_ROUTING) {
    282e:	4641      	mov	r1, r8
    2830:	2900      	cmp	r1, #0
    2832:	d102      	bne.n	283a <nwkRouteDiscoveryRequestReceived+0x46>
    2834:	b21b      	sxth	r3, r3
    2836:	2b00      	cmp	r3, #0
    2838:	db3e      	blt.n	28b8 <nwkRouteDiscoveryRequestReceived+0xc4>

/*************************************************************************//**
*****************************************************************************/
static uint8_t nwkRouteDiscoveryUpdateLq(uint8_t lqa, uint8_t lqb)
{
	return ((uint16_t)lqa * lqb) >> 8;
    283a:	79a3      	ldrb	r3, [r4, #6]
    283c:	7b6f      	ldrb	r7, [r5, #13]
    283e:	435f      	muls	r7, r3
    2840:	0a3f      	lsrs	r7, r7, #8
		return true;
	}

	linkQuality = nwkRouteDiscoveryUpdateLq(command->linkQuality, ind->lqi);

	entry = nwkRouteDiscoveryFindEntry(command->srcAddr, command->dstAddr,
    2842:	78e3      	ldrb	r3, [r4, #3]
    2844:	7921      	ldrb	r1, [r4, #4]
    2846:	0209      	lsls	r1, r1, #8
    2848:	4319      	orrs	r1, r3
    284a:	4b26      	ldr	r3, [pc, #152]	; (28e4 <nwkRouteDiscoveryRequestReceived+0xf0>)
    284c:	4798      	blx	r3
    284e:	1e06      	subs	r6, r0, #0
			command->multicast);

	if (entry) {
    2850:	d004      	beq.n	285c <nwkRouteDiscoveryRequestReceived+0x68>
		if (linkQuality <= entry->forwardLinkQuality) {
    2852:	7a03      	ldrb	r3, [r0, #8]
			return true;
    2854:	2001      	movs	r0, #1

	entry = nwkRouteDiscoveryFindEntry(command->srcAddr, command->dstAddr,
			command->multicast);

	if (entry) {
		if (linkQuality <= entry->forwardLinkQuality) {
    2856:	42bb      	cmp	r3, r7
    2858:	d304      	bcc.n	2864 <nwkRouteDiscoveryRequestReceived+0x70>
    285a:	e03e      	b.n	28da <nwkRouteDiscoveryRequestReceived+0xe6>
			return true;
		}
	} else {
		if (NULL == (entry = nwkRouteDiscoveryNewEntry())) {
    285c:	4b22      	ldr	r3, [pc, #136]	; (28e8 <nwkRouteDiscoveryRequestReceived+0xf4>)
    285e:	4798      	blx	r3
    2860:	1e06      	subs	r6, r0, #0
    2862:	d02b      	beq.n	28bc <nwkRouteDiscoveryRequestReceived+0xc8>
			return true;
		}
	}

	entry->srcAddr = command->srcAddr;
    2864:	7862      	ldrb	r2, [r4, #1]
    2866:	78a3      	ldrb	r3, [r4, #2]
    2868:	021b      	lsls	r3, r3, #8
    286a:	4313      	orrs	r3, r2
    286c:	8033      	strh	r3, [r6, #0]
	entry->dstAddr = command->dstAddr;
    286e:	78e2      	ldrb	r2, [r4, #3]
    2870:	7923      	ldrb	r3, [r4, #4]
    2872:	021b      	lsls	r3, r3, #8
    2874:	4313      	orrs	r3, r2
    2876:	8073      	strh	r3, [r6, #2]
	entry->multicast = command->multicast;
    2878:	7963      	ldrb	r3, [r4, #5]
    287a:	7133      	strb	r3, [r6, #4]
	entry->senderAddr = ind->srcAddr;
    287c:	882b      	ldrh	r3, [r5, #0]
    287e:	80f3      	strh	r3, [r6, #6]
	entry->forwardLinkQuality = linkQuality;
    2880:	7237      	strb	r7, [r6, #8]

	if (reply) {
    2882:	4643      	mov	r3, r8
    2884:	2b00      	cmp	r3, #0
    2886:	d00f      	beq.n	28a8 <nwkRouteDiscoveryRequestReceived+0xb4>
		nwkRouteUpdateEntry(command->srcAddr, 0, ind->srcAddr,
    2888:	7863      	ldrb	r3, [r4, #1]
    288a:	78a0      	ldrb	r0, [r4, #2]
    288c:	0200      	lsls	r0, r0, #8
    288e:	4318      	orrs	r0, r3
    2890:	882a      	ldrh	r2, [r5, #0]
    2892:	2100      	movs	r1, #0
    2894:	1c3b      	adds	r3, r7, #0
    2896:	4c15      	ldr	r4, [pc, #84]	; (28ec <nwkRouteDiscoveryRequestReceived+0xf8>)
    2898:	47a0      	blx	r4
				linkQuality);
		nwkRouteDiscoverySendReply(entry, linkQuality,
    289a:	1c30      	adds	r0, r6, #0
    289c:	1c39      	adds	r1, r7, #0
    289e:	22ff      	movs	r2, #255	; 0xff
    28a0:	4b13      	ldr	r3, [pc, #76]	; (28f0 <nwkRouteDiscoveryRequestReceived+0xfc>)
    28a2:	4798      	blx	r3
				NWK_ROUTE_DISCOVERY_BEST_LINK_QUALITY);
	} else {
		nwkRouteDiscoverySendRequest(entry, linkQuality);
	}

	return true;
    28a4:	2001      	movs	r0, #1
    28a6:	e018      	b.n	28da <nwkRouteDiscoveryRequestReceived+0xe6>
		nwkRouteUpdateEntry(command->srcAddr, 0, ind->srcAddr,
				linkQuality);
		nwkRouteDiscoverySendReply(entry, linkQuality,
				NWK_ROUTE_DISCOVERY_BEST_LINK_QUALITY);
	} else {
		nwkRouteDiscoverySendRequest(entry, linkQuality);
    28a8:	1c30      	adds	r0, r6, #0
    28aa:	1c39      	adds	r1, r7, #0
    28ac:	4b11      	ldr	r3, [pc, #68]	; (28f4 <nwkRouteDiscoveryRequestReceived+0x100>)
    28ae:	4798      	blx	r3
	}

	return true;
    28b0:	2001      	movs	r0, #1
    28b2:	e012      	b.n	28da <nwkRouteDiscoveryRequestReceived+0xe6>
	if (0 == command->multicast && command->dstAddr == nwkIb.addr) {
		reply = true;
	}

	if (command->srcAddr == nwkIb.addr) {
		return true;
    28b4:	2001      	movs	r0, #1
    28b6:	e010      	b.n	28da <nwkRouteDiscoveryRequestReceived+0xe6>
	}

	if (false == reply && nwkIb.addr & NWK_ROUTE_NON_ROUTING) {
		return true;
    28b8:	2001      	movs	r0, #1
    28ba:	e00e      	b.n	28da <nwkRouteDiscoveryRequestReceived+0xe6>
		if (linkQuality <= entry->forwardLinkQuality) {
			return true;
		}
	} else {
		if (NULL == (entry = nwkRouteDiscoveryNewEntry())) {
			return true;
    28bc:	2001      	movs	r0, #1
    28be:	e00c      	b.n	28da <nwkRouteDiscoveryRequestReceived+0xe6>
	if (0 == command->multicast && command->dstAddr == nwkIb.addr) {
		reply = true;
	}

	if (command->srcAddr == nwkIb.addr) {
		return true;
    28c0:	2001      	movs	r0, #1
    28c2:	e00a      	b.n	28da <nwkRouteDiscoveryRequestReceived+0xe6>

	if (0 == command->multicast && command->dstAddr == nwkIb.addr) {
		reply = true;
	}

	if (command->srcAddr == nwkIb.addr) {
    28c4:	7863      	ldrb	r3, [r4, #1]
    28c6:	78a0      	ldrb	r0, [r4, #2]
    28c8:	0200      	lsls	r0, r0, #8
    28ca:	4318      	orrs	r0, r3
    28cc:	4b04      	ldr	r3, [pc, #16]	; (28e0 <nwkRouteDiscoveryRequestReceived+0xec>)
    28ce:	881b      	ldrh	r3, [r3, #0]
    28d0:	4298      	cmp	r0, r3
    28d2:	d0f5      	beq.n	28c0 <nwkRouteDiscoveryRequestReceived+0xcc>
{
	NwkCommandRouteRequest_t *command
		= (NwkCommandRouteRequest_t *)ind->data;
	NwkRouteDiscoveryTableEntry_t *entry;
	uint8_t linkQuality;
	bool reply = false;
    28d4:	2100      	movs	r1, #0
    28d6:	4688      	mov	r8, r1
    28d8:	e7ac      	b.n	2834 <nwkRouteDiscoveryRequestReceived+0x40>
	} else {
		nwkRouteDiscoverySendRequest(entry, linkQuality);
	}

	return true;
}
    28da:	bc04      	pop	{r2}
    28dc:	4690      	mov	r8, r2
    28de:	bdf0      	pop	{r4, r5, r6, r7, pc}
    28e0:	20000da8 	.word	0x20000da8
    28e4:	000024ed 	.word	0x000024ed
    28e8:	00002529 	.word	0x00002529
    28ec:	000022b1 	.word	0x000022b1
    28f0:	000026c9 	.word	0x000026c9
    28f4:	0000263d 	.word	0x0000263d

000028f8 <nwkRouteDiscoveryReplyReceived>:
}

/*************************************************************************//**
*****************************************************************************/
bool nwkRouteDiscoveryReplyReceived(NWK_DataInd_t *ind)
{
    28f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    28fa:	1c05      	adds	r5, r0, #0
	NwkCommandRouteReply_t *command = (NwkCommandRouteReply_t *)ind->data;
    28fc:	6884      	ldr	r4, [r0, #8]
	NwkRouteDiscoveryTableEntry_t *entry;
	uint8_t linkQuality;

	if (sizeof(NwkCommandRouteReply_t) != ind->size) {
    28fe:	7b03      	ldrb	r3, [r0, #12]
		return false;
    2900:	2000      	movs	r0, #0
{
	NwkCommandRouteReply_t *command = (NwkCommandRouteReply_t *)ind->data;
	NwkRouteDiscoveryTableEntry_t *entry;
	uint8_t linkQuality;

	if (sizeof(NwkCommandRouteReply_t) != ind->size) {
    2902:	2b08      	cmp	r3, #8
    2904:	d143      	bne.n	298e <nwkRouteDiscoveryReplyReceived+0x96>
		return false;
	}

	entry = nwkRouteDiscoveryFindEntry(command->srcAddr, command->dstAddr,
    2906:	7863      	ldrb	r3, [r4, #1]
    2908:	78a0      	ldrb	r0, [r4, #2]
    290a:	0200      	lsls	r0, r0, #8
    290c:	4318      	orrs	r0, r3
    290e:	78e3      	ldrb	r3, [r4, #3]
    2910:	7921      	ldrb	r1, [r4, #4]
    2912:	0209      	lsls	r1, r1, #8
    2914:	4319      	orrs	r1, r3
    2916:	7962      	ldrb	r2, [r4, #5]
    2918:	4b1d      	ldr	r3, [pc, #116]	; (2990 <nwkRouteDiscoveryReplyReceived+0x98>)
    291a:	4798      	blx	r3
    291c:	1c06      	adds	r6, r0, #0
			command->multicast);

	linkQuality = nwkRouteDiscoveryUpdateLq(command->reverseLinkQuality,
    291e:	79e3      	ldrb	r3, [r4, #7]
    2920:	7b6a      	ldrb	r2, [r5, #13]
			ind->lqi);

	if (entry && command->forwardLinkQuality > entry->reverseLinkQuality) {
    2922:	2800      	cmp	r0, #0
    2924:	d032      	beq.n	298c <nwkRouteDiscoveryReplyReceived+0x94>
    2926:	79a1      	ldrb	r1, [r4, #6]
    2928:	7a47      	ldrb	r7, [r0, #9]
					command->forwardLinkQuality,
					linkQuality);
		}
	}

	return true;
    292a:	2001      	movs	r0, #1
			command->multicast);

	linkQuality = nwkRouteDiscoveryUpdateLq(command->reverseLinkQuality,
			ind->lqi);

	if (entry && command->forwardLinkQuality > entry->reverseLinkQuality) {
    292c:	428f      	cmp	r7, r1
    292e:	d22e      	bcs.n	298e <nwkRouteDiscoveryReplyReceived+0x96>
		entry->reverseLinkQuality = command->forwardLinkQuality;
    2930:	7271      	strb	r1, [r6, #9]

		if (command->srcAddr == nwkIb.addr) {
    2932:	7867      	ldrb	r7, [r4, #1]
    2934:	78a1      	ldrb	r1, [r4, #2]
    2936:	0209      	lsls	r1, r1, #8
    2938:	4816      	ldr	r0, [pc, #88]	; (2994 <nwkRouteDiscoveryReplyReceived+0x9c>)
    293a:	8800      	ldrh	r0, [r0, #0]
    293c:	4339      	orrs	r1, r7
    293e:	4288      	cmp	r0, r1
    2940:	d10a      	bne.n	2958 <nwkRouteDiscoveryReplyReceived+0x60>
			nwkRouteUpdateEntry(command->dstAddr,
    2942:	78e3      	ldrb	r3, [r4, #3]
    2944:	7920      	ldrb	r0, [r4, #4]
    2946:	0200      	lsls	r0, r0, #8
    2948:	4318      	orrs	r0, r3
    294a:	7961      	ldrb	r1, [r4, #5]
    294c:	882a      	ldrh	r2, [r5, #0]
    294e:	79a3      	ldrb	r3, [r4, #6]
    2950:	4c11      	ldr	r4, [pc, #68]	; (2998 <nwkRouteDiscoveryReplyReceived+0xa0>)
    2952:	47a0      	blx	r4
					command->forwardLinkQuality,
					linkQuality);
		}
	}

	return true;
    2954:	2001      	movs	r0, #1
    2956:	e01a      	b.n	298e <nwkRouteDiscoveryReplyReceived+0x96>

/*************************************************************************//**
*****************************************************************************/
static uint8_t nwkRouteDiscoveryUpdateLq(uint8_t lqa, uint8_t lqb)
{
	return ((uint16_t)lqa * lqb) >> 8;
    2958:	4353      	muls	r3, r2
    295a:	0a1f      	lsrs	r7, r3, #8
			nwkRouteUpdateEntry(command->dstAddr,
					command->multicast, ind->srcAddr,
					command->forwardLinkQuality);
			/* nwkRouteDiscoveryDone(entry, true); */
		} else {
			nwkRouteUpdateEntry(command->dstAddr,
    295c:	78e3      	ldrb	r3, [r4, #3]
    295e:	7920      	ldrb	r0, [r4, #4]
    2960:	0200      	lsls	r0, r0, #8
    2962:	4318      	orrs	r0, r3
    2964:	7961      	ldrb	r1, [r4, #5]
    2966:	882a      	ldrh	r2, [r5, #0]
    2968:	1c3b      	adds	r3, r7, #0
    296a:	4d0b      	ldr	r5, [pc, #44]	; (2998 <nwkRouteDiscoveryReplyReceived+0xa0>)
    296c:	47a8      	blx	r5
					command->multicast, ind->srcAddr,
					linkQuality);
			nwkRouteUpdateEntry(command->srcAddr, 0,
    296e:	7863      	ldrb	r3, [r4, #1]
    2970:	78a0      	ldrb	r0, [r4, #2]
    2972:	0200      	lsls	r0, r0, #8
    2974:	4318      	orrs	r0, r3
    2976:	88f2      	ldrh	r2, [r6, #6]
    2978:	7a33      	ldrb	r3, [r6, #8]
    297a:	2100      	movs	r1, #0
    297c:	47a8      	blx	r5
					entry->senderAddr,
					entry->forwardLinkQuality);
			nwkRouteDiscoverySendReply(entry,
    297e:	79a1      	ldrb	r1, [r4, #6]
    2980:	1c30      	adds	r0, r6, #0
    2982:	1c3a      	adds	r2, r7, #0
    2984:	4b05      	ldr	r3, [pc, #20]	; (299c <nwkRouteDiscoveryReplyReceived+0xa4>)
    2986:	4798      	blx	r3
					command->forwardLinkQuality,
					linkQuality);
		}
	}

	return true;
    2988:	2001      	movs	r0, #1
    298a:	e000      	b.n	298e <nwkRouteDiscoveryReplyReceived+0x96>
    298c:	2001      	movs	r0, #1
}
    298e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2990:	000024ed 	.word	0x000024ed
    2994:	20000da8 	.word	0x20000da8
    2998:	000022b1 	.word	0x000022b1
    299c:	000026c9 	.word	0x000026c9

000029a0 <nwkRxSeriveDataInd>:
}

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxSeriveDataInd(NWK_DataInd_t *ind)
{
    29a0:	b508      	push	{r3, lr}
		return false;
	}

#endif

	if (ind->size < 1) {
    29a2:	7b02      	ldrb	r2, [r0, #12]
		return false;
    29a4:	2300      	movs	r3, #0
		return false;
	}

#endif

	if (ind->size < 1) {
    29a6:	2a00      	cmp	r2, #0
    29a8:	d01b      	beq.n	29e2 <nwkRxSeriveDataInd+0x42>
		return false;
	}

	switch (ind->data[0]) {
    29aa:	6882      	ldr	r2, [r0, #8]
    29ac:	7813      	ldrb	r3, [r2, #0]
    29ae:	2b01      	cmp	r3, #1
    29b0:	d00a      	beq.n	29c8 <nwkRxSeriveDataInd+0x28>
    29b2:	2b00      	cmp	r3, #0
    29b4:	d004      	beq.n	29c0 <nwkRxSeriveDataInd+0x20>
    29b6:	2b02      	cmp	r3, #2
    29b8:	d00a      	beq.n	29d0 <nwkRxSeriveDataInd+0x30>
    29ba:	2b03      	cmp	r3, #3
    29bc:	d00c      	beq.n	29d8 <nwkRxSeriveDataInd+0x38>
    29be:	e00f      	b.n	29e0 <nwkRxSeriveDataInd+0x40>
	case NWK_COMMAND_ACK:
		return nwkTxAckReceived(ind);
    29c0:	4b09      	ldr	r3, [pc, #36]	; (29e8 <nwkRxSeriveDataInd+0x48>)
    29c2:	4798      	blx	r3
    29c4:	1c03      	adds	r3, r0, #0
    29c6:	e00c      	b.n	29e2 <nwkRxSeriveDataInd+0x42>

#ifdef NWK_ENABLE_ROUTING
	case NWK_COMMAND_ROUTE_ERROR:
		return nwkRouteErrorReceived(ind);
    29c8:	4b08      	ldr	r3, [pc, #32]	; (29ec <nwkRxSeriveDataInd+0x4c>)
    29ca:	4798      	blx	r3
    29cc:	1c03      	adds	r3, r0, #0
    29ce:	e008      	b.n	29e2 <nwkRxSeriveDataInd+0x42>

#endif

#ifdef NWK_ENABLE_ROUTE_DISCOVERY
	case NWK_COMMAND_ROUTE_REQUEST:
		return nwkRouteDiscoveryRequestReceived(ind);
    29d0:	4b07      	ldr	r3, [pc, #28]	; (29f0 <nwkRxSeriveDataInd+0x50>)
    29d2:	4798      	blx	r3
    29d4:	1c03      	adds	r3, r0, #0
    29d6:	e004      	b.n	29e2 <nwkRxSeriveDataInd+0x42>

	case NWK_COMMAND_ROUTE_REPLY:
		return nwkRouteDiscoveryReplyReceived(ind);
    29d8:	4b06      	ldr	r3, [pc, #24]	; (29f4 <nwkRxSeriveDataInd+0x54>)
    29da:	4798      	blx	r3
    29dc:	1c03      	adds	r3, r0, #0
    29de:	e000      	b.n	29e2 <nwkRxSeriveDataInd+0x42>

#endif

	default:
		return false;
    29e0:	2300      	movs	r3, #0
	}
}
    29e2:	1c18      	adds	r0, r3, #0
    29e4:	bd08      	pop	{r3, pc}
    29e6:	46c0      	nop			; (mov r8, r8)
    29e8:	0000334d 	.word	0x0000334d
    29ec:	000024c9 	.word	0x000024c9
    29f0:	000027f5 	.word	0x000027f5
    29f4:	000028f9 	.word	0x000028f9

000029f8 <nwkRxDuplicateRejectionTimerHandler>:
#endif

/*************************************************************************//**
*****************************************************************************/
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
    29f8:	b538      	push	{r3, r4, r5, lr}
    29fa:	490a      	ldr	r1, [pc, #40]	; (2a24 <nwkRxDuplicateRejectionTimerHandler+0x2c>)
    29fc:	1d0b      	adds	r3, r1, #4
    29fe:	3131      	adds	r1, #49	; 0x31
    2a00:	31ff      	adds	r1, #255	; 0xff
	bool restart = false;
    2a02:	2400      	movs	r4, #0

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
		if (nwkRxDuplicateRejectionTable[i].ttl) {
			nwkRxDuplicateRejectionTable[i].ttl--;
			restart = true;
    2a04:	2501      	movs	r5, #1
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
	bool restart = false;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
		if (nwkRxDuplicateRejectionTable[i].ttl) {
    2a06:	781a      	ldrb	r2, [r3, #0]
    2a08:	2a00      	cmp	r2, #0
    2a0a:	d002      	beq.n	2a12 <nwkRxDuplicateRejectionTimerHandler+0x1a>
			nwkRxDuplicateRejectionTable[i].ttl--;
    2a0c:	3a01      	subs	r2, #1
    2a0e:	701a      	strb	r2, [r3, #0]
			restart = true;
    2a10:	1c2c      	adds	r4, r5, #0
    2a12:	3306      	adds	r3, #6
*****************************************************************************/
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
	bool restart = false;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    2a14:	428b      	cmp	r3, r1
    2a16:	d1f6      	bne.n	2a06 <nwkRxDuplicateRejectionTimerHandler+0xe>
			nwkRxDuplicateRejectionTable[i].ttl--;
			restart = true;
		}
	}

	if (restart) {
    2a18:	2c00      	cmp	r4, #0
    2a1a:	d001      	beq.n	2a20 <nwkRxDuplicateRejectionTimerHandler+0x28>
		SYS_TimerStart(timer);
    2a1c:	4b02      	ldr	r3, [pc, #8]	; (2a28 <nwkRxDuplicateRejectionTimerHandler+0x30>)
    2a1e:	4798      	blx	r3
	}
}
    2a20:	bd38      	pop	{r3, r4, r5, pc}
    2a22:	46c0      	nop			; (mov r8, r8)
    2a24:	20000ae4 	.word	0x20000ae4
    2a28:	0000392d 	.word	0x0000392d

00002a2c <nwkRxInit>:

/*************************************************************************//**
*  @brief Initializes the Rx module
*****************************************************************************/
void nwkRxInit(void)
{
    2a2c:	b508      	push	{r3, lr}
    2a2e:	490a      	ldr	r1, [pc, #40]	; (2a58 <nwkRxInit+0x2c>)
    2a30:	1d0b      	adds	r3, r1, #4
    2a32:	3131      	adds	r1, #49	; 0x31
    2a34:	31ff      	adds	r1, #255	; 0xff
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
		nwkRxDuplicateRejectionTable[i].ttl = 0;
    2a36:	2200      	movs	r2, #0
    2a38:	701a      	strb	r2, [r3, #0]
    2a3a:	3306      	adds	r3, #6
/*************************************************************************//**
*  @brief Initializes the Rx module
*****************************************************************************/
void nwkRxInit(void)
{
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    2a3c:	428b      	cmp	r3, r1
    2a3e:	d1fb      	bne.n	2a38 <nwkRxInit+0xc>
		nwkRxDuplicateRejectionTable[i].ttl = 0;
	}

	nwkRxDuplicateRejectionTimer.interval
		= NWK_RX_DUPLICATE_REJECTION_TIMER_INTERVAL;
    2a40:	4b06      	ldr	r3, [pc, #24]	; (2a5c <nwkRxInit+0x30>)
    2a42:	2264      	movs	r2, #100	; 0x64
    2a44:	609a      	str	r2, [r3, #8]
	nwkRxDuplicateRejectionTimer.mode = SYS_TIMER_INTERVAL_MODE;
    2a46:	2200      	movs	r2, #0
    2a48:	731a      	strb	r2, [r3, #12]
	nwkRxDuplicateRejectionTimer.handler
		= nwkRxDuplicateRejectionTimerHandler;
    2a4a:	4a05      	ldr	r2, [pc, #20]	; (2a60 <nwkRxInit+0x34>)
    2a4c:	611a      	str	r2, [r3, #16]

	NWK_OpenEndpoint(NWK_SERVICE_ENDPOINT_ID, nwkRxSeriveDataInd);
    2a4e:	2000      	movs	r0, #0
    2a50:	4904      	ldr	r1, [pc, #16]	; (2a64 <nwkRxInit+0x38>)
    2a52:	4b05      	ldr	r3, [pc, #20]	; (2a68 <nwkRxInit+0x3c>)
    2a54:	4798      	blx	r3
}
    2a56:	bd08      	pop	{r3, pc}
    2a58:	20000ae4 	.word	0x20000ae4
    2a5c:	20000c14 	.word	0x20000c14
    2a60:	000029f9 	.word	0x000029f9
    2a64:	000029a1 	.word	0x000029a1
    2a68:	00001ebd 	.word	0x00001ebd

00002a6c <PHY_DataInd>:

/*************************************************************************//**
*****************************************************************************/
void PHY_DataInd(PHY_DataInd_t *ind)
{
    2a6c:	b510      	push	{r4, lr}
    2a6e:	1c04      	adds	r4, r0, #0
	NwkFrame_t *frame;

	if (0x88 != ind->data[1] ||
    2a70:	6803      	ldr	r3, [r0, #0]
    2a72:	785a      	ldrb	r2, [r3, #1]
    2a74:	2a88      	cmp	r2, #136	; 0x88
    2a76:	d11a      	bne.n	2aae <PHY_DataInd+0x42>
			(0x61 != ind->data[0] && 0x41 != ind->data[0]) ||
    2a78:	781b      	ldrb	r3, [r3, #0]
    2a7a:	2220      	movs	r2, #32
    2a7c:	4393      	bics	r3, r2
    2a7e:	2b41      	cmp	r3, #65	; 0x41
    2a80:	d115      	bne.n	2aae <PHY_DataInd+0x42>
    2a82:	7903      	ldrb	r3, [r0, #4]
    2a84:	2b0f      	cmp	r3, #15
    2a86:	d912      	bls.n	2aae <PHY_DataInd+0x42>
			ind->size < sizeof(NwkFrameHeader_t)) {
		return;
	}

	if (NULL == (frame = nwkFrameAlloc())) {
    2a88:	4b09      	ldr	r3, [pc, #36]	; (2ab0 <PHY_DataInd+0x44>)
    2a8a:	4798      	blx	r3
    2a8c:	2800      	cmp	r0, #0
    2a8e:	d00e      	beq.n	2aae <PHY_DataInd+0x42>
		return;
	}

	frame->state = NWK_RX_STATE_RECEIVED;
    2a90:	2320      	movs	r3, #32
    2a92:	7003      	strb	r3, [r0, #0]
	frame->size = ind->size;
    2a94:	7923      	ldrb	r3, [r4, #4]
    2a96:	7043      	strb	r3, [r0, #1]
	frame->rx.lqi = ind->lqi;
    2a98:	7962      	ldrb	r2, [r4, #5]
    2a9a:	2385      	movs	r3, #133	; 0x85
    2a9c:	54c2      	strb	r2, [r0, r3]
	frame->rx.rssi = ind->rssi;
    2a9e:	79a2      	ldrb	r2, [r4, #6]
    2aa0:	2386      	movs	r3, #134	; 0x86
    2aa2:	54c2      	strb	r2, [r0, r3]
	memcpy(frame->data, ind->data, ind->size);
    2aa4:	3002      	adds	r0, #2
    2aa6:	7922      	ldrb	r2, [r4, #4]
    2aa8:	6821      	ldr	r1, [r4, #0]
    2aaa:	4b02      	ldr	r3, [pc, #8]	; (2ab4 <PHY_DataInd+0x48>)
    2aac:	4798      	blx	r3
}
    2aae:	bd10      	pop	{r4, pc}
    2ab0:	000020f1 	.word	0x000020f1
    2ab4:	00004a71 	.word	0x00004a71

00002ab8 <nwkRxDecryptConf>:

/*************************************************************************//**
*****************************************************************************/
void nwkRxDecryptConf(NwkFrame_t *frame, bool status)
{
	if (status) {
    2ab8:	2900      	cmp	r1, #0
    2aba:	d002      	beq.n	2ac2 <nwkRxDecryptConf+0xa>
		frame->state = NWK_RX_STATE_INDICATE;
    2abc:	2322      	movs	r3, #34	; 0x22
    2abe:	7003      	strb	r3, [r0, #0]
    2ac0:	e001      	b.n	2ac6 <nwkRxDecryptConf+0xe>
	} else {
		frame->state = NWK_RX_STATE_FINISH;
    2ac2:	2324      	movs	r3, #36	; 0x24
    2ac4:	7003      	strb	r3, [r0, #0]
	}
}
    2ac6:	4770      	bx	lr

00002ac8 <nwkRxTaskHandler>:

/*************************************************************************//**
*  @brief Rx Module task handler
*****************************************************************************/
void nwkRxTaskHandler(void)
{
    2ac8:	b5f0      	push	{r4, r5, r6, r7, lr}
    2aca:	4657      	mov	r7, sl
    2acc:	464e      	mov	r6, r9
    2ace:	4645      	mov	r5, r8
    2ad0:	b4e0      	push	{r5, r6, r7}
    2ad2:	b084      	sub	sp, #16
	NwkFrame_t *frame = NULL;
    2ad4:	2400      	movs	r4, #0

	while (NULL != (frame = nwkFrameNext(frame))) {
    2ad6:	4dd5      	ldr	r5, [pc, #852]	; (2e2c <nwkRxTaskHandler+0x364>)
    2ad8:	4ed5      	ldr	r6, [pc, #852]	; (2e30 <nwkRxTaskHandler+0x368>)
    2ada:	362d      	adds	r6, #45	; 0x2d
    2adc:	36ff      	adds	r6, #255	; 0xff
    2ade:	e19f      	b.n	2e20 <nwkRxTaskHandler+0x358>
		switch (frame->state) {
    2ae0:	7823      	ldrb	r3, [r4, #0]
    2ae2:	3b20      	subs	r3, #32
    2ae4:	b2da      	uxtb	r2, r3
    2ae6:	2a04      	cmp	r2, #4
    2ae8:	d900      	bls.n	2aec <nwkRxTaskHandler+0x24>
    2aea:	e199      	b.n	2e20 <nwkRxTaskHandler+0x358>
    2aec:	0093      	lsls	r3, r2, #2
    2aee:	4ad1      	ldr	r2, [pc, #836]	; (2e34 <nwkRxTaskHandler+0x36c>)
    2af0:	58d3      	ldr	r3, [r2, r3]
    2af2:	469f      	mov	pc, r3
*****************************************************************************/
static void nwkRxHandleReceivedFrame(NwkFrame_t *frame)
{
	NwkFrameHeader_t *header = &frame->header;

	frame->state = NWK_RX_STATE_FINISH;
    2af4:	2324      	movs	r3, #36	; 0x24
    2af6:	7023      	strb	r3, [r4, #0]
	if (header->nwkFcf.multicast && header->nwkFcf.ackRequest) {
		return;
	}

#else
	if (header->nwkFcf.multicast) {
    2af8:	7ae3      	ldrb	r3, [r4, #11]
    2afa:	0718      	lsls	r0, r3, #28
    2afc:	d500      	bpl.n	2b00 <nwkRxTaskHandler+0x38>
    2afe:	e18f      	b.n	2e20 <nwkRxTaskHandler+0x358>
		return;
	}

#endif

	if (NWK_BROADCAST_PANID == header->macDstPanId) {
    2b00:	7961      	ldrb	r1, [r4, #5]
    2b02:	79a2      	ldrb	r2, [r4, #6]
    2b04:	0212      	lsls	r2, r2, #8
    2b06:	430a      	orrs	r2, r1
    2b08:	4bcb      	ldr	r3, [pc, #812]	; (2e38 <nwkRxTaskHandler+0x370>)
    2b0a:	429a      	cmp	r2, r3
    2b0c:	d114      	bne.n	2b38 <nwkRxTaskHandler+0x70>
		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    2b0e:	7be2      	ldrb	r2, [r4, #15]
    2b10:	7c23      	ldrb	r3, [r4, #16]
    2b12:	021b      	lsls	r3, r3, #8
    2b14:	4313      	orrs	r3, r2
    2b16:	4ac9      	ldr	r2, [pc, #804]	; (2e3c <nwkRxTaskHandler+0x374>)
    2b18:	8812      	ldrh	r2, [r2, #0]
    2b1a:	429a      	cmp	r2, r3
    2b1c:	d003      	beq.n	2b26 <nwkRxTaskHandler+0x5e>
    2b1e:	4ac6      	ldr	r2, [pc, #792]	; (2e38 <nwkRxTaskHandler+0x370>)
    2b20:	4293      	cmp	r3, r2
    2b22:	d000      	beq.n	2b26 <nwkRxTaskHandler+0x5e>
    2b24:	e17c      	b.n	2e20 <nwkRxTaskHandler+0x358>
				header->nwkDstAddr) {
    #ifdef NWK_ENABLE_SECURITY
			if (header->nwkFcf.security) {
    2b26:	7ae3      	ldrb	r3, [r4, #11]
    2b28:	0799      	lsls	r1, r3, #30
    2b2a:	d502      	bpl.n	2b32 <nwkRxTaskHandler+0x6a>
				frame->state = NWK_RX_STATE_DECRYPT;
    2b2c:	2321      	movs	r3, #33	; 0x21
    2b2e:	7023      	strb	r3, [r4, #0]
    2b30:	e176      	b.n	2e20 <nwkRxTaskHandler+0x358>
			} else
    #endif
			frame->state = NWK_RX_STATE_INDICATE;
    2b32:	2322      	movs	r3, #34	; 0x22
    2b34:	7023      	strb	r3, [r4, #0]
    2b36:	e173      	b.n	2e20 <nwkRxTaskHandler+0x358>
		return;
	}

#endif

	if (NWK_BROADCAST_ADDR == header->nwkDstAddr &&
    2b38:	7be1      	ldrb	r1, [r4, #15]
    2b3a:	7c22      	ldrb	r2, [r4, #16]
    2b3c:	0212      	lsls	r2, r2, #8
    2b3e:	430a      	orrs	r2, r1
    2b40:	4bbd      	ldr	r3, [pc, #756]	; (2e38 <nwkRxTaskHandler+0x370>)
    2b42:	429a      	cmp	r2, r3
    2b44:	d103      	bne.n	2b4e <nwkRxTaskHandler+0x86>
			header->nwkFcf.ackRequest) {
    2b46:	7ae3      	ldrb	r3, [r4, #11]
		return;
	}

#endif

	if (NWK_BROADCAST_ADDR == header->nwkDstAddr &&
    2b48:	07da      	lsls	r2, r3, #31
    2b4a:	d500      	bpl.n	2b4e <nwkRxTaskHandler+0x86>
    2b4c:	e168      	b.n	2e20 <nwkRxTaskHandler+0x358>
			header->nwkFcf.ackRequest) {
		return;
	}

	if (nwkIb.addr == header->nwkSrcAddr) {
    2b4e:	7b61      	ldrb	r1, [r4, #13]
    2b50:	7ba3      	ldrb	r3, [r4, #14]
    2b52:	021b      	lsls	r3, r3, #8
    2b54:	4ab9      	ldr	r2, [pc, #740]	; (2e3c <nwkRxTaskHandler+0x374>)
    2b56:	8812      	ldrh	r2, [r2, #0]
    2b58:	430b      	orrs	r3, r1
    2b5a:	429a      	cmp	r2, r3
    2b5c:	d100      	bne.n	2b60 <nwkRxTaskHandler+0x98>
    2b5e:	e15f      	b.n	2e20 <nwkRxTaskHandler+0x358>
		return;
	}

#ifdef NWK_ENABLE_ROUTING
	nwkRouteFrameReceived(frame);
    2b60:	1c20      	adds	r0, r4, #0
    2b62:	4bb7      	ldr	r3, [pc, #732]	; (2e40 <nwkRxTaskHandler+0x378>)
    2b64:	4798      	blx	r3
    2b66:	4bb2      	ldr	r3, [pc, #712]	; (2e30 <nwkRxTaskHandler+0x368>)
/*************************************************************************//**
*****************************************************************************/
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;
    2b68:	2700      	movs	r7, #0
    2b6a:	46b8      	mov	r8, r7

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
		entry = &nwkRxDuplicateRejectionTable[i];

		if (entry->ttl && header->nwkSrcAddr == entry->src) {
    2b6c:	1ca0      	adds	r0, r4, #2
{
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
		entry = &nwkRxDuplicateRejectionTable[i];
    2b6e:	1c19      	adds	r1, r3, #0

		if (entry->ttl && header->nwkSrcAddr == entry->src) {
    2b70:	791a      	ldrb	r2, [r3, #4]
    2b72:	2a00      	cmp	r2, #0
    2b74:	d037      	beq.n	2be6 <nwkRxTaskHandler+0x11e>
    2b76:	7ac2      	ldrb	r2, [r0, #11]
    2b78:	7b07      	ldrb	r7, [r0, #12]
    2b7a:	023f      	lsls	r7, r7, #8
    2b7c:	46bc      	mov	ip, r7
    2b7e:	881f      	ldrh	r7, [r3, #0]
    2b80:	46ba      	mov	sl, r7
    2b82:	4667      	mov	r7, ip
    2b84:	433a      	orrs	r2, r7
    2b86:	4592      	cmp	sl, r2
    2b88:	d12e      	bne.n	2be8 <nwkRxTaskHandler+0x120>
			uint8_t diff = (int8_t)entry->seq - header->nwkSeq;
    2b8a:	7b22      	ldrb	r2, [r4, #12]
    2b8c:	789b      	ldrb	r3, [r3, #2]
    2b8e:	1a9b      	subs	r3, r3, r2
    2b90:	b2db      	uxtb	r3, r3

			if (diff < 8) {
    2b92:	2b07      	cmp	r3, #7
    2b94:	d81c      	bhi.n	2bd0 <nwkRxTaskHandler+0x108>
				if (entry->mask & (1 << diff)) {
    2b96:	78ca      	ldrb	r2, [r1, #3]
    2b98:	1c10      	adds	r0, r2, #0
    2b9a:	4118      	asrs	r0, r3
    2b9c:	07c7      	lsls	r7, r0, #31
    2b9e:	d512      	bpl.n	2bc6 <nwkRxTaskHandler+0xfe>
	#ifdef NWK_ENABLE_ROUTING
					if (nwkIb.addr == header->macDstAddr) {
    2ba0:	79e1      	ldrb	r1, [r4, #7]
    2ba2:	7a23      	ldrb	r3, [r4, #8]
    2ba4:	021b      	lsls	r3, r3, #8
    2ba6:	4aa5      	ldr	r2, [pc, #660]	; (2e3c <nwkRxTaskHandler+0x374>)
    2ba8:	8812      	ldrh	r2, [r2, #0]
    2baa:	430b      	orrs	r3, r1
    2bac:	429a      	cmp	r2, r3
    2bae:	d000      	beq.n	2bb2 <nwkRxTaskHandler+0xea>
    2bb0:	e136      	b.n	2e20 <nwkRxTaskHandler+0x358>
						nwkRouteRemove(
    2bb2:	7be2      	ldrb	r2, [r4, #15]
    2bb4:	7c20      	ldrb	r0, [r4, #16]
    2bb6:	0200      	lsls	r0, r0, #8
    2bb8:	4310      	orrs	r0, r2
								header->nwkDstAddr,
								header->nwkFcf.multicast);
    2bba:	7ae1      	ldrb	r1, [r4, #11]
    2bbc:	0709      	lsls	r1, r1, #28

			if (diff < 8) {
				if (entry->mask & (1 << diff)) {
	#ifdef NWK_ENABLE_ROUTING
					if (nwkIb.addr == header->macDstAddr) {
						nwkRouteRemove(
    2bbe:	0fc9      	lsrs	r1, r1, #31
    2bc0:	4ba0      	ldr	r3, [pc, #640]	; (2e44 <nwkRxTaskHandler+0x37c>)
    2bc2:	4798      	blx	r3
    2bc4:	e12c      	b.n	2e20 <nwkRxTaskHandler+0x358>

	#endif
					return true;
				}

				entry->mask |= (1 << diff);
    2bc6:	2001      	movs	r0, #1
    2bc8:	4098      	lsls	r0, r3
    2bca:	4302      	orrs	r2, r0
    2bcc:	70ca      	strb	r2, [r1, #3]
    2bce:	e151      	b.n	2e74 <nwkRxTaskHandler+0x3ac>
				return false;
			} else {
				uint8_t shift = -(int8_t)diff;

				entry->seq = header->nwkSeq;
    2bd0:	708a      	strb	r2, [r1, #2]
				entry->mask = (entry->mask << shift) | 1;
    2bd2:	78ca      	ldrb	r2, [r1, #3]
				}

				entry->mask |= (1 << diff);
				return false;
			} else {
				uint8_t shift = -(int8_t)diff;
    2bd4:	425b      	negs	r3, r3

				entry->seq = header->nwkSeq;
				entry->mask = (entry->mask << shift) | 1;
    2bd6:	b2db      	uxtb	r3, r3
    2bd8:	409a      	lsls	r2, r3
    2bda:	2301      	movs	r3, #1
    2bdc:	4313      	orrs	r3, r2
    2bde:	70cb      	strb	r3, [r1, #3]
				entry->ttl = DUPLICATE_REJECTION_TTL;
    2be0:	2315      	movs	r3, #21
    2be2:	710b      	strb	r3, [r1, #4]
    2be4:	e146      	b.n	2e74 <nwkRxTaskHandler+0x3ac>
{
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
		entry = &nwkRxDuplicateRejectionTable[i];
    2be6:	4698      	mov	r8, r3
    2be8:	3306      	adds	r3, #6
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    2bea:	42b3      	cmp	r3, r6
    2bec:	d1bf      	bne.n	2b6e <nwkRxTaskHandler+0xa6>
		if (0 == entry->ttl) {
			freeEntry = entry;
		}
	}

	if (NULL == freeEntry) {
    2bee:	4640      	mov	r0, r8
    2bf0:	2800      	cmp	r0, #0
    2bf2:	d100      	bne.n	2bf6 <nwkRxTaskHandler+0x12e>
    2bf4:	e114      	b.n	2e20 <nwkRxTaskHandler+0x358>
		return true;
	}

	freeEntry->src = header->nwkSrcAddr;
    2bf6:	7b61      	ldrb	r1, [r4, #13]
    2bf8:	7ba2      	ldrb	r2, [r4, #14]
    2bfa:	0212      	lsls	r2, r2, #8
    2bfc:	430a      	orrs	r2, r1
    2bfe:	8002      	strh	r2, [r0, #0]
	freeEntry->seq = header->nwkSeq;
    2c00:	7b23      	ldrb	r3, [r4, #12]
    2c02:	7083      	strb	r3, [r0, #2]
	freeEntry->mask = 1;
    2c04:	2301      	movs	r3, #1
    2c06:	70c3      	strb	r3, [r0, #3]
	freeEntry->ttl = DUPLICATE_REJECTION_TTL;
    2c08:	2315      	movs	r3, #21
    2c0a:	7103      	strb	r3, [r0, #4]

	SYS_TimerStart(&nwkRxDuplicateRejectionTimer);
    2c0c:	488e      	ldr	r0, [pc, #568]	; (2e48 <nwkRxTaskHandler+0x380>)
    2c0e:	4b8f      	ldr	r3, [pc, #572]	; (2e4c <nwkRxTaskHandler+0x384>)
    2c10:	4798      	blx	r3
    2c12:	e12f      	b.n	2e74 <nwkRxTaskHandler+0x3ac>
			frame->state = NWK_RX_STATE_INDICATE;
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    2c14:	4b89      	ldr	r3, [pc, #548]	; (2e3c <nwkRxTaskHandler+0x374>)
    2c16:	881a      	ldrh	r2, [r3, #0]
				header->nwkDstAddr &&
    2c18:	7be0      	ldrb	r0, [r4, #15]
    2c1a:	7c23      	ldrb	r3, [r4, #16]
    2c1c:	021b      	lsls	r3, r3, #8
    2c1e:	4303      	orrs	r3, r0
			frame->state = NWK_RX_STATE_INDICATE;
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    2c20:	429a      	cmp	r2, r3
    2c22:	d010      	beq.n	2c46 <nwkRxTaskHandler+0x17e>
				header->nwkDstAddr &&
				0 == header->nwkFcf.linkLocal) {
    2c24:	7ae1      	ldrb	r1, [r4, #11]
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
				header->nwkDstAddr &&
    2c26:	074f      	lsls	r7, r1, #29
    2c28:	d40a      	bmi.n	2c40 <nwkRxTaskHandler+0x178>
				0 == header->nwkFcf.linkLocal) {
			nwkTxBroadcastFrame(frame);
    2c2a:	1c20      	adds	r0, r4, #0
    2c2c:	4b88      	ldr	r3, [pc, #544]	; (2e50 <nwkRxTaskHandler+0x388>)
    2c2e:	4798      	blx	r3
		}

		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    2c30:	4b82      	ldr	r3, [pc, #520]	; (2e3c <nwkRxTaskHandler+0x374>)
    2c32:	881a      	ldrh	r2, [r3, #0]
    2c34:	7be0      	ldrb	r0, [r4, #15]
    2c36:	7c23      	ldrb	r3, [r4, #16]
    2c38:	021b      	lsls	r3, r3, #8
    2c3a:	4303      	orrs	r3, r0
    2c3c:	429a      	cmp	r2, r3
    2c3e:	d002      	beq.n	2c46 <nwkRxTaskHandler+0x17e>
    2c40:	497d      	ldr	r1, [pc, #500]	; (2e38 <nwkRxTaskHandler+0x370>)
    2c42:	428b      	cmp	r3, r1
    2c44:	d108      	bne.n	2c58 <nwkRxTaskHandler+0x190>
				header->nwkDstAddr) {
    #ifdef NWK_ENABLE_SECURITY
			if (header->nwkFcf.security) {
    2c46:	7ae3      	ldrb	r3, [r4, #11]
    2c48:	0798      	lsls	r0, r3, #30
    2c4a:	d502      	bpl.n	2c52 <nwkRxTaskHandler+0x18a>
				frame->state = NWK_RX_STATE_DECRYPT;
    2c4c:	2321      	movs	r3, #33	; 0x21
    2c4e:	7023      	strb	r3, [r4, #0]
    2c50:	e0e6      	b.n	2e20 <nwkRxTaskHandler+0x358>
			} else
    #endif
			frame->state = NWK_RX_STATE_INDICATE;
    2c52:	2322      	movs	r3, #34	; 0x22
    2c54:	7023      	strb	r3, [r4, #0]
    2c56:	e0e3      	b.n	2e20 <nwkRxTaskHandler+0x358>
		}

  #ifdef NWK_ENABLE_ROUTING
		else if (nwkIb.addr == header->macDstAddr) {
    2c58:	79e1      	ldrb	r1, [r4, #7]
    2c5a:	7a23      	ldrb	r3, [r4, #8]
    2c5c:	021b      	lsls	r3, r3, #8
    2c5e:	430b      	orrs	r3, r1
    2c60:	429a      	cmp	r2, r3
    2c62:	d000      	beq.n	2c66 <nwkRxTaskHandler+0x19e>
    2c64:	e0dc      	b.n	2e20 <nwkRxTaskHandler+0x358>
			frame->state = NWK_RX_STATE_ROUTE;
    2c66:	2323      	movs	r3, #35	; 0x23
    2c68:	7023      	strb	r3, [r4, #0]
    2c6a:	e0d9      	b.n	2e20 <nwkRxTaskHandler+0x358>
		break;

#ifdef NWK_ENABLE_SECURITY
		case NWK_RX_STATE_DECRYPT:
		{
			nwkSecurityProcess(frame, false);
    2c6c:	1c20      	adds	r0, r4, #0
    2c6e:	2100      	movs	r1, #0
    2c70:	4b78      	ldr	r3, [pc, #480]	; (2e54 <nwkRxTaskHandler+0x38c>)
    2c72:	4798      	blx	r3
		}
		break;
    2c74:	e0d4      	b.n	2e20 <nwkRxTaskHandler+0x358>
*****************************************************************************/
static void nwkRxHandleIndication(NwkFrame_t *frame)
{
	bool ack;

	nwkRxAckControl = 0;
    2c76:	2200      	movs	r2, #0
    2c78:	4b77      	ldr	r3, [pc, #476]	; (2e58 <nwkRxTaskHandler+0x390>)
    2c7a:	701a      	strb	r2, [r3, #0]
static bool nwkRxIndicateFrame(NwkFrame_t *frame)
{
	NwkFrameHeader_t *header = &frame->header;
	NWK_DataInd_t ind;

	if (NULL == nwkIb.endpoint[header->nwkDstEndpoint]) {
    2c7c:	7c61      	ldrb	r1, [r4, #17]
    2c7e:	0909      	lsrs	r1, r1, #4
    2c80:	b2ca      	uxtb	r2, r1
    2c82:	3202      	adds	r2, #2
    2c84:	0092      	lsls	r2, r2, #2
    2c86:	4b6d      	ldr	r3, [pc, #436]	; (2e3c <nwkRxTaskHandler+0x374>)
    2c88:	58d2      	ldr	r2, [r2, r3]
    2c8a:	2a00      	cmp	r2, #0
    2c8c:	d062      	beq.n	2d54 <nwkRxTaskHandler+0x28c>
		return false;
	}

	ind.srcAddr = header->nwkSrcAddr;
    2c8e:	1ca3      	adds	r3, r4, #2
    2c90:	7b67      	ldrb	r7, [r4, #13]
    2c92:	7ba0      	ldrb	r0, [r4, #14]
    2c94:	0200      	lsls	r0, r0, #8
    2c96:	4338      	orrs	r0, r7
    2c98:	4680      	mov	r8, r0
    2c9a:	466f      	mov	r7, sp
    2c9c:	8038      	strh	r0, [r7, #0]
	ind.dstAddr = header->nwkDstAddr;
    2c9e:	7be7      	ldrb	r7, [r4, #15]
    2ca0:	7c20      	ldrb	r0, [r4, #16]
    2ca2:	0200      	lsls	r0, r0, #8
    2ca4:	4307      	orrs	r7, r0
    2ca6:	46b9      	mov	r9, r7
    2ca8:	1c38      	adds	r0, r7, #0
    2caa:	466f      	mov	r7, sp
    2cac:	8078      	strh	r0, [r7, #2]
	ind.srcEndpoint = header->nwkSrcEndpoint;
    2cae:	7c67      	ldrb	r7, [r4, #17]
    2cb0:	073f      	lsls	r7, r7, #28
    2cb2:	0f3f      	lsrs	r7, r7, #28
    2cb4:	4668      	mov	r0, sp
    2cb6:	7107      	strb	r7, [r0, #4]
	ind.dstEndpoint = header->nwkDstEndpoint;
    2cb8:	7141      	strb	r1, [r0, #5]
	ind.data = frame->payload;
    2cba:	2181      	movs	r1, #129	; 0x81
    2cbc:	5c61      	ldrb	r1, [r4, r1]
    2cbe:	2082      	movs	r0, #130	; 0x82
    2cc0:	5c27      	ldrb	r7, [r4, r0]
    2cc2:	023f      	lsls	r7, r7, #8
    2cc4:	4339      	orrs	r1, r7
    2cc6:	2083      	movs	r0, #131	; 0x83
    2cc8:	5c27      	ldrb	r7, [r4, r0]
    2cca:	043f      	lsls	r7, r7, #16
    2ccc:	4339      	orrs	r1, r7
    2cce:	2084      	movs	r0, #132	; 0x84
    2cd0:	5c27      	ldrb	r7, [r4, r0]
    2cd2:	063f      	lsls	r7, r7, #24
    2cd4:	4339      	orrs	r1, r7
    2cd6:	9102      	str	r1, [sp, #8]

/*************************************************************************//**
*****************************************************************************/
static inline uint8_t nwkFramePayloadSize(NwkFrame_t *frame)
{
	return frame->size - (frame->payload - frame->data);
    2cd8:	1a59      	subs	r1, r3, r1
    2cda:	468c      	mov	ip, r1
    2cdc:	7861      	ldrb	r1, [r4, #1]
    2cde:	4461      	add	r1, ip
	ind.size = nwkFramePayloadSize(frame);
    2ce0:	4668      	mov	r0, sp
    2ce2:	7301      	strb	r1, [r0, #12]
	ind.lqi = frame->rx.lqi;
    2ce4:	2185      	movs	r1, #133	; 0x85
    2ce6:	5c61      	ldrb	r1, [r4, r1]
    2ce8:	7341      	strb	r1, [r0, #13]
	ind.rssi = frame->rx.rssi;
    2cea:	2186      	movs	r1, #134	; 0x86
    2cec:	5c61      	ldrb	r1, [r4, r1]
    2cee:	7381      	strb	r1, [r0, #14]

	ind.options
		= (header->nwkFcf.ackRequest) ? NWK_IND_OPT_ACK_REQUESTED : 0;
    2cf0:	7ae3      	ldrb	r3, [r4, #11]
    2cf2:	07d9      	lsls	r1, r3, #31
    2cf4:	0fc9      	lsrs	r1, r1, #31
	ind.options |= (header->nwkFcf.security) ? NWK_IND_OPT_SECURED : 0;
    2cf6:	2702      	movs	r7, #2
    2cf8:	403b      	ands	r3, r7
    2cfa:	430b      	orrs	r3, r1
    2cfc:	b2db      	uxtb	r3, r3
	ind.options |= (header->nwkFcf.linkLocal) ? NWK_IND_OPT_LINK_LOCAL : 0;
    2cfe:	7ae1      	ldrb	r1, [r4, #11]
    2d00:	0749      	lsls	r1, r1, #29
    2d02:	0fc9      	lsrs	r1, r1, #31
    2d04:	0149      	lsls	r1, r1, #5
    2d06:	430b      	orrs	r3, r1
	ind.options |= (header->nwkFcf.multicast) ? NWK_IND_OPT_MULTICAST : 0;
    2d08:	7ae1      	ldrb	r1, [r4, #11]
    2d0a:	0709      	lsls	r1, r1, #28
    2d0c:	0fc9      	lsrs	r1, r1, #31
    2d0e:	0189      	lsls	r1, r1, #6
    2d10:	430b      	orrs	r3, r1
	ind.options
		|= (NWK_BROADCAST_ADDR ==
    2d12:	4952      	ldr	r1, [pc, #328]	; (2e5c <nwkRxTaskHandler+0x394>)
    2d14:	1c0f      	adds	r7, r1, #0
    2d16:	444f      	add	r7, r9
    2d18:	4279      	negs	r1, r7
    2d1a:	414f      	adcs	r7, r1
    2d1c:	00bf      	lsls	r7, r7, #2
    2d1e:	433b      	orrs	r3, r7
			header->nwkDstAddr) ? NWK_IND_OPT_BROADCAST : 0;
	ind.options
		|= (header->nwkSrcAddr ==
			header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
    2d20:	7a67      	ldrb	r7, [r4, #9]
    2d22:	7aa1      	ldrb	r1, [r4, #10]
    2d24:	0209      	lsls	r1, r1, #8
	ind.options |= (header->nwkFcf.multicast) ? NWK_IND_OPT_MULTICAST : 0;
	ind.options
		|= (NWK_BROADCAST_ADDR ==
			header->nwkDstAddr) ? NWK_IND_OPT_BROADCAST : 0;
	ind.options
		|= (header->nwkSrcAddr ==
    2d26:	4339      	orrs	r1, r7
    2d28:	4647      	mov	r7, r8
    2d2a:	1a78      	subs	r0, r7, r1
    2d2c:	4241      	negs	r1, r0
    2d2e:	4148      	adcs	r0, r1
    2d30:	00c0      	lsls	r0, r0, #3
    2d32:	4303      	orrs	r3, r0
    2d34:	4668      	mov	r0, sp
    2d36:	7183      	strb	r3, [r0, #6]
			header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
	ind.options
		|= (NWK_BROADCAST_PANID ==
			header->macDstPanId) ? NWK_IND_OPT_BROADCAST_PAN_ID : 0;
    2d38:	7960      	ldrb	r0, [r4, #5]
    2d3a:	79a1      	ldrb	r1, [r4, #6]
    2d3c:	0209      	lsls	r1, r1, #8
			header->nwkDstAddr) ? NWK_IND_OPT_BROADCAST : 0;
	ind.options
		|= (header->nwkSrcAddr ==
			header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
	ind.options
		|= (NWK_BROADCAST_PANID ==
    2d3e:	4301      	orrs	r1, r0
    2d40:	4f46      	ldr	r7, [pc, #280]	; (2e5c <nwkRxTaskHandler+0x394>)
    2d42:	19c9      	adds	r1, r1, r7
    2d44:	4248      	negs	r0, r1
    2d46:	4141      	adcs	r1, r0
    2d48:	0109      	lsls	r1, r1, #4
    2d4a:	430b      	orrs	r3, r1
    2d4c:	4668      	mov	r0, sp
    2d4e:	7183      	strb	r3, [r0, #6]
			header->macDstPanId) ? NWK_IND_OPT_BROADCAST_PAN_ID : 0;

	return nwkIb.endpoint[header->nwkDstEndpoint](&ind);
    2d50:	4790      	blx	r2
    2d52:	e000      	b.n	2d56 <nwkRxTaskHandler+0x28e>
{
	NwkFrameHeader_t *header = &frame->header;
	NWK_DataInd_t ind;

	if (NULL == nwkIb.endpoint[header->nwkDstEndpoint]) {
		return false;
    2d54:	2000      	movs	r0, #0
	bool ack;

	nwkRxAckControl = 0;
	ack = nwkRxIndicateFrame(frame);

	if (0 == frame->header.nwkFcf.ackRequest) {
    2d56:	7ae3      	ldrb	r3, [r4, #11]
		ack = false;
    2d58:	07db      	lsls	r3, r3, #31
    2d5a:	17db      	asrs	r3, r3, #31
    2d5c:	4018      	ands	r0, r3
	}

	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    2d5e:	79e3      	ldrb	r3, [r4, #7]
    2d60:	7a22      	ldrb	r2, [r4, #8]
    2d62:	0212      	lsls	r2, r2, #8
    2d64:	431a      	orrs	r2, r3
    2d66:	4b34      	ldr	r3, [pc, #208]	; (2e38 <nwkRxTaskHandler+0x370>)
    2d68:	429a      	cmp	r2, r3
    2d6a:	d10b      	bne.n	2d84 <nwkRxTaskHandler+0x2bc>
			nwkIb.addr == frame->header.nwkDstAddr &&
    2d6c:	7be1      	ldrb	r1, [r4, #15]
    2d6e:	7c23      	ldrb	r3, [r4, #16]
    2d70:	021b      	lsls	r3, r3, #8

	if (0 == frame->header.nwkFcf.ackRequest) {
		ack = false;
	}

	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    2d72:	4a32      	ldr	r2, [pc, #200]	; (2e3c <nwkRxTaskHandler+0x374>)
    2d74:	8812      	ldrh	r2, [r2, #0]
    2d76:	430b      	orrs	r3, r1
    2d78:	429a      	cmp	r2, r3
    2d7a:	d103      	bne.n	2d84 <nwkRxTaskHandler+0x2bc>
			nwkIb.addr == frame->header.nwkDstAddr &&
			0 == frame->header.nwkFcf.multicast) {
    2d7c:	7ae3      	ldrb	r3, [r4, #11]
	if (0 == frame->header.nwkFcf.ackRequest) {
		ack = false;
	}

	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
			nwkIb.addr == frame->header.nwkDstAddr &&
    2d7e:	0719      	lsls	r1, r3, #28
    2d80:	d400      	bmi.n	2d84 <nwkRxTaskHandler+0x2bc>
			0 == frame->header.nwkFcf.multicast) {
		ack = true;
    2d82:	2001      	movs	r0, #1
	}

	if (NWK_BROADCAST_PANID == frame->header.macDstPanId) {
    2d84:	7963      	ldrb	r3, [r4, #5]
    2d86:	79a2      	ldrb	r2, [r4, #6]
    2d88:	0212      	lsls	r2, r2, #8
    2d8a:	431a      	orrs	r2, r3
    2d8c:	4b2a      	ldr	r3, [pc, #168]	; (2e38 <nwkRxTaskHandler+0x370>)
    2d8e:	429a      	cmp	r2, r3
    2d90:	d03c      	beq.n	2e0c <nwkRxTaskHandler+0x344>
		ack = false;
	}

	if (NWK_BROADCAST_ADDR == nwkIb.addr) {
    2d92:	4b2a      	ldr	r3, [pc, #168]	; (2e3c <nwkRxTaskHandler+0x374>)
    2d94:	881a      	ldrh	r2, [r3, #0]
    2d96:	4b28      	ldr	r3, [pc, #160]	; (2e38 <nwkRxTaskHandler+0x370>)
    2d98:	429a      	cmp	r2, r3
    2d9a:	d037      	beq.n	2e0c <nwkRxTaskHandler+0x344>
		ack = false;
	}

	if (ack) {
    2d9c:	2800      	cmp	r0, #0
    2d9e:	d035      	beq.n	2e0c <nwkRxTaskHandler+0x344>
static void nwkRxSendAck(NwkFrame_t *frame)
{
	NwkFrame_t *ack;
	NwkCommandAck_t *command;

	if (NULL == (ack = nwkFrameAlloc())) {
    2da0:	4b2f      	ldr	r3, [pc, #188]	; (2e60 <nwkRxTaskHandler+0x398>)
    2da2:	4798      	blx	r3
    2da4:	1e07      	subs	r7, r0, #0
    2da6:	d031      	beq.n	2e0c <nwkRxTaskHandler+0x344>
		return;
	}

	nwkFrameCommandInit(ack);
    2da8:	4b2e      	ldr	r3, [pc, #184]	; (2e64 <nwkRxTaskHandler+0x39c>)
    2daa:	4798      	blx	r3

	ack->size += sizeof(NwkCommandAck_t);
    2dac:	787b      	ldrb	r3, [r7, #1]
    2dae:	3303      	adds	r3, #3
    2db0:	707b      	strb	r3, [r7, #1]
	ack->tx.confirm = NULL;
    2db2:	2200      	movs	r2, #0
    2db4:	2389      	movs	r3, #137	; 0x89
    2db6:	54fa      	strb	r2, [r7, r3]
    2db8:	238a      	movs	r3, #138	; 0x8a
    2dba:	54fa      	strb	r2, [r7, r3]
    2dbc:	238b      	movs	r3, #139	; 0x8b
    2dbe:	54fa      	strb	r2, [r7, r3]
    2dc0:	238c      	movs	r3, #140	; 0x8c
    2dc2:	54fa      	strb	r2, [r7, r3]

	ack->header.nwkFcf.security = frame->header.nwkFcf.security;
    2dc4:	7ae2      	ldrb	r2, [r4, #11]
    2dc6:	2302      	movs	r3, #2
    2dc8:	401a      	ands	r2, r3
    2dca:	7afb      	ldrb	r3, [r7, #11]
    2dcc:	2102      	movs	r1, #2
    2dce:	438b      	bics	r3, r1
    2dd0:	4313      	orrs	r3, r2
    2dd2:	72fb      	strb	r3, [r7, #11]
	ack->header.nwkDstAddr = frame->header.nwkSrcAddr;
    2dd4:	7b62      	ldrb	r2, [r4, #13]
    2dd6:	7ba3      	ldrb	r3, [r4, #14]
    2dd8:	73fa      	strb	r2, [r7, #15]
    2dda:	743b      	strb	r3, [r7, #16]

	command = (NwkCommandAck_t *)ack->payload;
    2ddc:	2381      	movs	r3, #129	; 0x81
    2dde:	5cfa      	ldrb	r2, [r7, r3]
    2de0:	2382      	movs	r3, #130	; 0x82
    2de2:	5cfb      	ldrb	r3, [r7, r3]
    2de4:	021b      	lsls	r3, r3, #8
    2de6:	4313      	orrs	r3, r2
    2de8:	2283      	movs	r2, #131	; 0x83
    2dea:	5cba      	ldrb	r2, [r7, r2]
    2dec:	0412      	lsls	r2, r2, #16
    2dee:	4313      	orrs	r3, r2
    2df0:	2284      	movs	r2, #132	; 0x84
    2df2:	5cba      	ldrb	r2, [r7, r2]
    2df4:	0612      	lsls	r2, r2, #24
    2df6:	4313      	orrs	r3, r2
	command->id = NWK_COMMAND_ACK;
    2df8:	2200      	movs	r2, #0
    2dfa:	701a      	strb	r2, [r3, #0]
	command->control = nwkRxAckControl;
    2dfc:	4a16      	ldr	r2, [pc, #88]	; (2e58 <nwkRxTaskHandler+0x390>)
    2dfe:	7812      	ldrb	r2, [r2, #0]
    2e00:	709a      	strb	r2, [r3, #2]
	command->seq = frame->header.nwkSeq;
    2e02:	7b22      	ldrb	r2, [r4, #12]
    2e04:	705a      	strb	r2, [r3, #1]

	nwkTxFrame(ack);
    2e06:	1c38      	adds	r0, r7, #0
    2e08:	4b17      	ldr	r3, [pc, #92]	; (2e68 <nwkRxTaskHandler+0x3a0>)
    2e0a:	4798      	blx	r3

	if (ack) {
		nwkRxSendAck(frame);
	}

	frame->state = NWK_RX_STATE_FINISH;
    2e0c:	2324      	movs	r3, #36	; 0x24
    2e0e:	7023      	strb	r3, [r4, #0]
    2e10:	e006      	b.n	2e20 <nwkRxTaskHandler+0x358>
		break;

#ifdef NWK_ENABLE_ROUTING
		case NWK_RX_STATE_ROUTE:
		{
			nwkRouteFrame(frame);
    2e12:	1c20      	adds	r0, r4, #0
    2e14:	4b15      	ldr	r3, [pc, #84]	; (2e6c <nwkRxTaskHandler+0x3a4>)
    2e16:	4798      	blx	r3
		}
		break;
    2e18:	e002      	b.n	2e20 <nwkRxTaskHandler+0x358>
#endif

		case NWK_RX_STATE_FINISH:
		{
			nwkFrameFree(frame);
    2e1a:	1c20      	adds	r0, r4, #0
    2e1c:	4b14      	ldr	r3, [pc, #80]	; (2e70 <nwkRxTaskHandler+0x3a8>)
    2e1e:	4798      	blx	r3
*****************************************************************************/
void nwkRxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    2e20:	1c20      	adds	r0, r4, #0
    2e22:	47a8      	blx	r5
    2e24:	1e04      	subs	r4, r0, #0
    2e26:	d000      	beq.n	2e2a <nwkRxTaskHandler+0x362>
    2e28:	e65a      	b.n	2ae0 <nwkRxTaskHandler+0x18>
    2e2a:	e02c      	b.n	2e86 <nwkRxTaskHandler+0x3be>
    2e2c:	00002175 	.word	0x00002175
    2e30:	20000ae4 	.word	0x20000ae4
    2e34:	00004cdc 	.word	0x00004cdc
    2e38:	0000ffff 	.word	0x0000ffff
    2e3c:	20000da8 	.word	0x20000da8
    2e40:	0000230d 	.word	0x0000230d
    2e44:	000022f5 	.word	0x000022f5
    2e48:	20000c14 	.word	0x20000c14
    2e4c:	0000392d 	.word	0x0000392d
    2e50:	000032c1 	.word	0x000032c1
    2e54:	00002ec5 	.word	0x00002ec5
    2e58:	20000c10 	.word	0x20000c10
    2e5c:	ffff0001 	.word	0xffff0001
    2e60:	000020f1 	.word	0x000020f1
    2e64:	000021b5 	.word	0x000021b5
    2e68:	00003201 	.word	0x00003201
    2e6c:	000023f5 	.word	0x000023f5
    2e70:	00002161 	.word	0x00002161
			frame->state = NWK_RX_STATE_INDICATE;
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    2e74:	79e1      	ldrb	r1, [r4, #7]
    2e76:	7a22      	ldrb	r2, [r4, #8]
    2e78:	0212      	lsls	r2, r2, #8
    2e7a:	430a      	orrs	r2, r1
    2e7c:	4b05      	ldr	r3, [pc, #20]	; (2e94 <nwkRxTaskHandler+0x3cc>)
    2e7e:	429a      	cmp	r2, r3
    2e80:	d000      	beq.n	2e84 <nwkRxTaskHandler+0x3bc>
    2e82:	e6d5      	b.n	2c30 <nwkRxTaskHandler+0x168>
    2e84:	e6c6      	b.n	2c14 <nwkRxTaskHandler+0x14c>
			nwkFrameFree(frame);
		}
		break;
		}
	}
}
    2e86:	b004      	add	sp, #16
    2e88:	bc1c      	pop	{r2, r3, r4}
    2e8a:	4690      	mov	r8, r2
    2e8c:	4699      	mov	r9, r3
    2e8e:	46a2      	mov	sl, r4
    2e90:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2e92:	46c0      	nop			; (mov r8, r8)
    2e94:	0000ffff 	.word	0x0000ffff

00002e98 <nwkSecurityInit>:
/*************************************************************************//**
*  @brief Initializes the Security module
*****************************************************************************/
void nwkSecurityInit(void)
{
	nwkSecurityActiveFrames = 0;
    2e98:	2300      	movs	r3, #0
    2e9a:	4a02      	ldr	r2, [pc, #8]	; (2ea4 <nwkSecurityInit+0xc>)
    2e9c:	7013      	strb	r3, [r2, #0]
	nwkSecurityActiveFrame = NULL;
    2e9e:	4a02      	ldr	r2, [pc, #8]	; (2ea8 <nwkSecurityInit+0x10>)
    2ea0:	6013      	str	r3, [r2, #0]
}
    2ea2:	4770      	bx	lr
    2ea4:	20000c28 	.word	0x20000c28
    2ea8:	20000c2c 	.word	0x20000c2c

00002eac <NWK_SetSecurityKey>:

/*************************************************************************//**
*****************************************************************************/
void NWK_SetSecurityKey(uint8_t *key)
{
    2eac:	b508      	push	{r3, lr}
    2eae:	1c01      	adds	r1, r0, #0
	memcpy((uint8_t *)nwkIb.key, key, NWK_SECURITY_KEY_SIZE);
    2eb0:	4802      	ldr	r0, [pc, #8]	; (2ebc <NWK_SetSecurityKey+0x10>)
    2eb2:	2210      	movs	r2, #16
    2eb4:	4b02      	ldr	r3, [pc, #8]	; (2ec0 <NWK_SetSecurityKey+0x14>)
    2eb6:	4798      	blx	r3
}
    2eb8:	bd08      	pop	{r3, pc}
    2eba:	46c0      	nop			; (mov r8, r8)
    2ebc:	20000df0 	.word	0x20000df0
    2ec0:	00004a71 	.word	0x00004a71

00002ec4 <nwkSecurityProcess>:

/*************************************************************************//**
*****************************************************************************/
void nwkSecurityProcess(NwkFrame_t *frame, bool encrypt)
{
	if (encrypt) {
    2ec4:	2900      	cmp	r1, #0
    2ec6:	d002      	beq.n	2ece <nwkSecurityProcess+0xa>
		frame->state = NWK_SECURITY_STATE_ENCRYPT_PENDING;
    2ec8:	2330      	movs	r3, #48	; 0x30
    2eca:	7003      	strb	r3, [r0, #0]
    2ecc:	e001      	b.n	2ed2 <nwkSecurityProcess+0xe>
	} else {
		frame->state = NWK_SECURITY_STATE_DECRYPT_PENDING;
    2ece:	2331      	movs	r3, #49	; 0x31
    2ed0:	7003      	strb	r3, [r0, #0]
	}

	++nwkSecurityActiveFrames;
    2ed2:	4b02      	ldr	r3, [pc, #8]	; (2edc <nwkSecurityProcess+0x18>)
    2ed4:	781a      	ldrb	r2, [r3, #0]
    2ed6:	3201      	adds	r2, #1
    2ed8:	701a      	strb	r2, [r3, #0]
}
    2eda:	4770      	bx	lr
    2edc:	20000c28 	.word	0x20000c28

00002ee0 <SYS_EncryptConf>:
}

/*************************************************************************//**
*****************************************************************************/
void SYS_EncryptConf(void)
{
    2ee0:	b5f0      	push	{r4, r5, r6, r7, lr}
    2ee2:	4647      	mov	r7, r8
    2ee4:	b480      	push	{r7}
	uint8_t *vector = (uint8_t *)nwkSecurityVector;
	uint8_t *text = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
    2ee6:	4b24      	ldr	r3, [pc, #144]	; (2f78 <SYS_EncryptConf+0x98>)
    2ee8:	681e      	ldr	r6, [r3, #0]
    2eea:	4b24      	ldr	r3, [pc, #144]	; (2f7c <SYS_EncryptConf+0x9c>)
    2eec:	781b      	ldrb	r3, [r3, #0]
    2eee:	4698      	mov	r8, r3
    2ef0:	2381      	movs	r3, #129	; 0x81
    2ef2:	5cf3      	ldrb	r3, [r6, r3]
    2ef4:	2282      	movs	r2, #130	; 0x82
    2ef6:	5cb1      	ldrb	r1, [r6, r2]
    2ef8:	0209      	lsls	r1, r1, #8
    2efa:	4319      	orrs	r1, r3
    2efc:	2383      	movs	r3, #131	; 0x83
    2efe:	5cf4      	ldrb	r4, [r6, r3]
    2f00:	0424      	lsls	r4, r4, #16
    2f02:	4321      	orrs	r1, r4
    2f04:	2384      	movs	r3, #132	; 0x84
    2f06:	5cf4      	ldrb	r4, [r6, r3]
    2f08:	0624      	lsls	r4, r4, #24
    2f0a:	4321      	orrs	r1, r4
    2f0c:	4441      	add	r1, r8
	uint8_t block;

	block
		= (nwkSecuritySize <
    2f0e:	4b1c      	ldr	r3, [pc, #112]	; (2f80 <SYS_EncryptConf+0xa0>)
    2f10:	781b      	ldrb	r3, [r3, #0]
    2f12:	469c      	mov	ip, r3
    2f14:	1c1f      	adds	r7, r3, #0
    2f16:	2b10      	cmp	r3, #16
    2f18:	d900      	bls.n	2f1c <SYS_EncryptConf+0x3c>
    2f1a:	2710      	movs	r7, #16
    2f1c:	b2ff      	uxtb	r7, r7
			NWK_SECURITY_BLOCK_SIZE) ? nwkSecuritySize :
			NWK_SECURITY_BLOCK_SIZE;

	for (uint8_t i = 0; i < block; i++) {
    2f1e:	2f00      	cmp	r7, #0
    2f20:	d016      	beq.n	2f50 <SYS_EncryptConf+0x70>
		text[i] ^= vector[i];

		if (nwkSecurityEncrypt) {
    2f22:	4b18      	ldr	r3, [pc, #96]	; (2f84 <SYS_EncryptConf+0xa4>)
    2f24:	781d      	ldrb	r5, [r3, #0]
    2f26:	1c0b      	adds	r3, r1, #0
    2f28:	4a17      	ldr	r2, [pc, #92]	; (2f88 <SYS_EncryptConf+0xa8>)
    2f2a:	1e7c      	subs	r4, r7, #1
    2f2c:	b2e4      	uxtb	r4, r4
    2f2e:	190c      	adds	r4, r1, r4
    2f30:	3401      	adds	r4, #1
		= (nwkSecuritySize <
			NWK_SECURITY_BLOCK_SIZE) ? nwkSecuritySize :
			NWK_SECURITY_BLOCK_SIZE;

	for (uint8_t i = 0; i < block; i++) {
		text[i] ^= vector[i];
    2f32:	7810      	ldrb	r0, [r2, #0]
    2f34:	7819      	ldrb	r1, [r3, #0]
    2f36:	4041      	eors	r1, r0
    2f38:	7019      	strb	r1, [r3, #0]

		if (nwkSecurityEncrypt) {
    2f3a:	2d00      	cmp	r5, #0
    2f3c:	d001      	beq.n	2f42 <SYS_EncryptConf+0x62>
			vector[i] = text[i];
    2f3e:	7011      	strb	r1, [r2, #0]
    2f40:	e002      	b.n	2f48 <SYS_EncryptConf+0x68>
		} else {
			vector[i] ^= text[i];
    2f42:	7810      	ldrb	r0, [r2, #0]
    2f44:	4041      	eors	r1, r0
    2f46:	7011      	strb	r1, [r2, #0]
    2f48:	3301      	adds	r3, #1
    2f4a:	3201      	adds	r2, #1
	block
		= (nwkSecuritySize <
			NWK_SECURITY_BLOCK_SIZE) ? nwkSecuritySize :
			NWK_SECURITY_BLOCK_SIZE;

	for (uint8_t i = 0; i < block; i++) {
    2f4c:	42a3      	cmp	r3, r4
    2f4e:	d1f0      	bne.n	2f32 <SYS_EncryptConf+0x52>
		} else {
			vector[i] ^= text[i];
		}
	}

	nwkSecurityOffset += block;
    2f50:	4643      	mov	r3, r8
    2f52:	18fa      	adds	r2, r7, r3
    2f54:	4b09      	ldr	r3, [pc, #36]	; (2f7c <SYS_EncryptConf+0x9c>)
    2f56:	701a      	strb	r2, [r3, #0]
	nwkSecuritySize -= block;
    2f58:	4663      	mov	r3, ip
    2f5a:	1bdf      	subs	r7, r3, r7
    2f5c:	b2ff      	uxtb	r7, r7
    2f5e:	4b08      	ldr	r3, [pc, #32]	; (2f80 <SYS_EncryptConf+0xa0>)
    2f60:	701f      	strb	r7, [r3, #0]

	if (nwkSecuritySize > 0) {
    2f62:	2f00      	cmp	r7, #0
    2f64:	d002      	beq.n	2f6c <SYS_EncryptConf+0x8c>
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_PROCESS;
    2f66:	2332      	movs	r3, #50	; 0x32
    2f68:	7033      	strb	r3, [r6, #0]
    2f6a:	e001      	b.n	2f70 <SYS_EncryptConf+0x90>
	} else {
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_CONFIRM;
    2f6c:	2334      	movs	r3, #52	; 0x34
    2f6e:	7033      	strb	r3, [r6, #0]
	}
}
    2f70:	bc04      	pop	{r2}
    2f72:	4690      	mov	r8, r2
    2f74:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2f76:	46c0      	nop			; (mov r8, r8)
    2f78:	20000c2c 	.word	0x20000c2c
    2f7c:	20000c30 	.word	0x20000c30
    2f80:	20000c31 	.word	0x20000c31
    2f84:	20000c32 	.word	0x20000c32
    2f88:	20000c34 	.word	0x20000c34

00002f8c <nwkSecurityTaskHandler>:

/*************************************************************************//**
*  @brief Security Module task handler
*****************************************************************************/
void nwkSecurityTaskHandler(void)
{
    2f8c:	b530      	push	{r4, r5, lr}
    2f8e:	b083      	sub	sp, #12
	NwkFrame_t *frame = NULL;

	if (0 == nwkSecurityActiveFrames) {
    2f90:	4b56      	ldr	r3, [pc, #344]	; (30ec <nwkSecurityTaskHandler+0x160>)
    2f92:	781b      	ldrb	r3, [r3, #0]
    2f94:	2b00      	cmp	r3, #0
    2f96:	d100      	bne.n	2f9a <nwkSecurityTaskHandler+0xe>
    2f98:	e0a5      	b.n	30e6 <nwkSecurityTaskHandler+0x15a>
		return;
	}

	if (nwkSecurityActiveFrame) {
    2f9a:	4b55      	ldr	r3, [pc, #340]	; (30f0 <nwkSecurityTaskHandler+0x164>)
    2f9c:	681c      	ldr	r4, [r3, #0]
    2f9e:	2c00      	cmp	r4, #0
    2fa0:	d100      	bne.n	2fa4 <nwkSecurityTaskHandler+0x18>
    2fa2:	e09b      	b.n	30dc <nwkSecurityTaskHandler+0x150>
		if (NWK_SECURITY_STATE_CONFIRM ==
				nwkSecurityActiveFrame->state) {
    2fa4:	7823      	ldrb	r3, [r4, #0]
	if (0 == nwkSecurityActiveFrames) {
		return;
	}

	if (nwkSecurityActiveFrame) {
		if (NWK_SECURITY_STATE_CONFIRM ==
    2fa6:	2b34      	cmp	r3, #52	; 0x34
    2fa8:	d145      	bne.n	3036 <nwkSecurityTaskHandler+0xaa>

/*************************************************************************//**
*****************************************************************************/
static bool nwkSecurityProcessMic(void)
{
	uint8_t *mic = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
    2faa:	2381      	movs	r3, #129	; 0x81
    2fac:	5ce3      	ldrb	r3, [r4, r3]
    2fae:	2282      	movs	r2, #130	; 0x82
    2fb0:	5ca1      	ldrb	r1, [r4, r2]
    2fb2:	0209      	lsls	r1, r1, #8
    2fb4:	4319      	orrs	r1, r3
    2fb6:	2383      	movs	r3, #131	; 0x83
    2fb8:	5ce3      	ldrb	r3, [r4, r3]
    2fba:	041b      	lsls	r3, r3, #16
    2fbc:	4319      	orrs	r1, r3
    2fbe:	2384      	movs	r3, #132	; 0x84
    2fc0:	5ce3      	ldrb	r3, [r4, r3]
    2fc2:	061b      	lsls	r3, r3, #24
    2fc4:	4319      	orrs	r1, r3
    2fc6:	4b4b      	ldr	r3, [pc, #300]	; (30f4 <nwkSecurityTaskHandler+0x168>)
    2fc8:	781b      	ldrb	r3, [r3, #0]
    2fca:	18c9      	adds	r1, r1, r3
	uint32_t vmic = nwkSecurityVector[0] ^ nwkSecurityVector[1] ^
    2fcc:	4b4a      	ldr	r3, [pc, #296]	; (30f8 <nwkSecurityTaskHandler+0x16c>)
    2fce:	685d      	ldr	r5, [r3, #4]
    2fd0:	681a      	ldr	r2, [r3, #0]
    2fd2:	4055      	eors	r5, r2
    2fd4:	689a      	ldr	r2, [r3, #8]
    2fd6:	4055      	eors	r5, r2
			nwkSecurityVector[2] ^ nwkSecurityVector[3];
    2fd8:	68db      	ldr	r3, [r3, #12]
    2fda:	405d      	eors	r5, r3
/*************************************************************************//**
*****************************************************************************/
static bool nwkSecurityProcessMic(void)
{
	uint8_t *mic = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
	uint32_t vmic = nwkSecurityVector[0] ^ nwkSecurityVector[1] ^
    2fdc:	9500      	str	r5, [sp, #0]
			nwkSecurityVector[2] ^ nwkSecurityVector[3];
	uint32_t tmic;

	if (nwkSecurityEncrypt) {
    2fde:	4b47      	ldr	r3, [pc, #284]	; (30fc <nwkSecurityTaskHandler+0x170>)
    2fe0:	781b      	ldrb	r3, [r3, #0]
    2fe2:	2b00      	cmp	r3, #0
    2fe4:	d009      	beq.n	2ffa <nwkSecurityTaskHandler+0x6e>
		memcpy(mic, (uint8_t *)&vmic, NWK_SECURITY_MIC_SIZE);
    2fe6:	1c08      	adds	r0, r1, #0
    2fe8:	4669      	mov	r1, sp
    2fea:	2204      	movs	r2, #4
    2fec:	4b44      	ldr	r3, [pc, #272]	; (3100 <nwkSecurityTaskHandler+0x174>)
    2fee:	4798      	blx	r3
		nwkSecurityActiveFrame->size += NWK_SECURITY_MIC_SIZE;
    2ff0:	7863      	ldrb	r3, [r4, #1]
    2ff2:	3304      	adds	r3, #4
    2ff4:	7063      	strb	r3, [r4, #1]
		return true;
    2ff6:	2101      	movs	r1, #1
    2ff8:	e008      	b.n	300c <nwkSecurityTaskHandler+0x80>
	} else {
		memcpy((uint8_t *)&tmic, mic, NWK_SECURITY_MIC_SIZE);
    2ffa:	a801      	add	r0, sp, #4
    2ffc:	2204      	movs	r2, #4
    2ffe:	4b40      	ldr	r3, [pc, #256]	; (3100 <nwkSecurityTaskHandler+0x174>)
    3000:	4798      	blx	r3
		return vmic == tmic;
    3002:	9b01      	ldr	r3, [sp, #4]
    3004:	1ae9      	subs	r1, r5, r3
    3006:	424d      	negs	r5, r1
    3008:	4169      	adcs	r1, r5
    300a:	b2c9      	uxtb	r1, r1
	if (nwkSecurityActiveFrame) {
		if (NWK_SECURITY_STATE_CONFIRM ==
				nwkSecurityActiveFrame->state) {
			bool micStatus = nwkSecurityProcessMic();

			if (nwkSecurityEncrypt) {
    300c:	4b3b      	ldr	r3, [pc, #236]	; (30fc <nwkSecurityTaskHandler+0x170>)
    300e:	781b      	ldrb	r3, [r3, #0]
    3010:	2b00      	cmp	r3, #0
    3012:	d004      	beq.n	301e <nwkSecurityTaskHandler+0x92>
				nwkTxEncryptConf(nwkSecurityActiveFrame);
    3014:	4b36      	ldr	r3, [pc, #216]	; (30f0 <nwkSecurityTaskHandler+0x164>)
    3016:	6818      	ldr	r0, [r3, #0]
    3018:	4b3a      	ldr	r3, [pc, #232]	; (3104 <nwkSecurityTaskHandler+0x178>)
    301a:	4798      	blx	r3
    301c:	e003      	b.n	3026 <nwkSecurityTaskHandler+0x9a>
			} else {
				nwkRxDecryptConf(nwkSecurityActiveFrame,
    301e:	4b34      	ldr	r3, [pc, #208]	; (30f0 <nwkSecurityTaskHandler+0x164>)
    3020:	6818      	ldr	r0, [r3, #0]
    3022:	4b39      	ldr	r3, [pc, #228]	; (3108 <nwkSecurityTaskHandler+0x17c>)
    3024:	4798      	blx	r3
						micStatus);
			}

			nwkSecurityActiveFrame = NULL;
    3026:	2200      	movs	r2, #0
    3028:	4b31      	ldr	r3, [pc, #196]	; (30f0 <nwkSecurityTaskHandler+0x164>)
    302a:	601a      	str	r2, [r3, #0]
			--nwkSecurityActiveFrames;
    302c:	4b2f      	ldr	r3, [pc, #188]	; (30ec <nwkSecurityTaskHandler+0x160>)
    302e:	781a      	ldrb	r2, [r3, #0]
    3030:	3a01      	subs	r2, #1
    3032:	701a      	strb	r2, [r3, #0]
    3034:	e057      	b.n	30e6 <nwkSecurityTaskHandler+0x15a>
		} else if (NWK_SECURITY_STATE_PROCESS ==
    3036:	2b32      	cmp	r3, #50	; 0x32
    3038:	d155      	bne.n	30e6 <nwkSecurityTaskHandler+0x15a>
				nwkSecurityActiveFrame->state) {
			nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_WAIT;
    303a:	2333      	movs	r3, #51	; 0x33
    303c:	7023      	strb	r3, [r4, #0]
			SYS_EncryptReq((uint32_t *)nwkSecurityVector,
    303e:	482e      	ldr	r0, [pc, #184]	; (30f8 <nwkSecurityTaskHandler+0x16c>)
    3040:	4932      	ldr	r1, [pc, #200]	; (310c <nwkSecurityTaskHandler+0x180>)
    3042:	4b33      	ldr	r3, [pc, #204]	; (3110 <nwkSecurityTaskHandler+0x184>)
    3044:	4798      	blx	r3
    3046:	e04e      	b.n	30e6 <nwkSecurityTaskHandler+0x15a>

		return;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_SECURITY_STATE_ENCRYPT_PENDING == frame->state ||
    3048:	7803      	ldrb	r3, [r0, #0]
    304a:	3b30      	subs	r3, #48	; 0x30
    304c:	2b01      	cmp	r3, #1
    304e:	d847      	bhi.n	30e0 <nwkSecurityTaskHandler+0x154>
				NWK_SECURITY_STATE_DECRYPT_PENDING ==
				frame->state) {
			nwkSecurityActiveFrame = frame;
    3050:	4b27      	ldr	r3, [pc, #156]	; (30f0 <nwkSecurityTaskHandler+0x164>)
    3052:	6018      	str	r0, [r3, #0]
*****************************************************************************/
static void nwkSecurityStart(void)
{
	NwkFrameHeader_t *header = &nwkSecurityActiveFrame->header;

	nwkSecurityVector[0] = header->nwkSeq;
    3054:	4a28      	ldr	r2, [pc, #160]	; (30f8 <nwkSecurityTaskHandler+0x16c>)
    3056:	7b01      	ldrb	r1, [r0, #12]
    3058:	6011      	str	r1, [r2, #0]
	nwkSecurityVector[1]
		= ((uint32_t)header->nwkDstAddr <<
    305a:	7bc1      	ldrb	r1, [r0, #15]
    305c:	7c04      	ldrb	r4, [r0, #16]
    305e:	0224      	lsls	r4, r4, #8
    3060:	430c      	orrs	r4, r1
    3062:	0424      	lsls	r4, r4, #16
			16) | header->nwkDstEndpoint;
    3064:	7c41      	ldrb	r1, [r0, #17]
    3066:	0909      	lsrs	r1, r1, #4
    3068:	4321      	orrs	r1, r4
{
	NwkFrameHeader_t *header = &nwkSecurityActiveFrame->header;

	nwkSecurityVector[0] = header->nwkSeq;
	nwkSecurityVector[1]
		= ((uint32_t)header->nwkDstAddr <<
    306a:	6051      	str	r1, [r2, #4]
			16) | header->nwkDstEndpoint;
	nwkSecurityVector[2]
		= ((uint32_t)header->nwkSrcAddr <<
    306c:	7b41      	ldrb	r1, [r0, #13]
    306e:	7b84      	ldrb	r4, [r0, #14]
    3070:	0224      	lsls	r4, r4, #8
    3072:	430c      	orrs	r4, r1
    3074:	0424      	lsls	r4, r4, #16
			16) | header->nwkSrcEndpoint;
    3076:	7c41      	ldrb	r1, [r0, #17]
    3078:	0709      	lsls	r1, r1, #28
    307a:	0f09      	lsrs	r1, r1, #28
    307c:	4321      	orrs	r1, r4
	nwkSecurityVector[0] = header->nwkSeq;
	nwkSecurityVector[1]
		= ((uint32_t)header->nwkDstAddr <<
			16) | header->nwkDstEndpoint;
	nwkSecurityVector[2]
		= ((uint32_t)header->nwkSrcAddr <<
    307e:	6091      	str	r1, [r2, #8]
			16) | header->nwkSrcEndpoint;
	nwkSecurityVector[3]
		= ((uint32_t)header->macDstPanId <<
			16) | *(uint8_t *)&header->nwkFcf;
    3080:	7ac1      	ldrb	r1, [r0, #11]
			16) | header->nwkDstEndpoint;
	nwkSecurityVector[2]
		= ((uint32_t)header->nwkSrcAddr <<
			16) | header->nwkSrcEndpoint;
	nwkSecurityVector[3]
		= ((uint32_t)header->macDstPanId <<
    3082:	7944      	ldrb	r4, [r0, #5]
    3084:	7983      	ldrb	r3, [r0, #6]
    3086:	021b      	lsls	r3, r3, #8
    3088:	4323      	orrs	r3, r4
    308a:	041b      	lsls	r3, r3, #16
			16) | *(uint8_t *)&header->nwkFcf;
    308c:	430b      	orrs	r3, r1
			16) | header->nwkDstEndpoint;
	nwkSecurityVector[2]
		= ((uint32_t)header->nwkSrcAddr <<
			16) | header->nwkSrcEndpoint;
	nwkSecurityVector[3]
		= ((uint32_t)header->macDstPanId <<
    308e:	60d3      	str	r3, [r2, #12]
			16) | *(uint8_t *)&header->nwkFcf;

	if (NWK_SECURITY_STATE_DECRYPT_PENDING ==
    3090:	7803      	ldrb	r3, [r0, #0]
    3092:	2b31      	cmp	r3, #49	; 0x31
    3094:	d102      	bne.n	309c <nwkSecurityTaskHandler+0x110>
			nwkSecurityActiveFrame->state) {
		nwkSecurityActiveFrame->size -= NWK_SECURITY_MIC_SIZE;
    3096:	7843      	ldrb	r3, [r0, #1]
    3098:	3b04      	subs	r3, #4
    309a:	7043      	strb	r3, [r0, #1]
    309c:	1c83      	adds	r3, r0, #2
    309e:	2281      	movs	r2, #129	; 0x81
    30a0:	5c81      	ldrb	r1, [r0, r2]
    30a2:	2282      	movs	r2, #130	; 0x82
    30a4:	5c82      	ldrb	r2, [r0, r2]
    30a6:	0212      	lsls	r2, r2, #8
    30a8:	430a      	orrs	r2, r1
    30aa:	2183      	movs	r1, #131	; 0x83
    30ac:	5c41      	ldrb	r1, [r0, r1]
    30ae:	0409      	lsls	r1, r1, #16
    30b0:	430a      	orrs	r2, r1
    30b2:	2184      	movs	r1, #132	; 0x84
    30b4:	5c41      	ldrb	r1, [r0, r1]
    30b6:	0609      	lsls	r1, r1, #24
    30b8:	430a      	orrs	r2, r1
    30ba:	1a9a      	subs	r2, r3, r2
    30bc:	7843      	ldrb	r3, [r0, #1]
    30be:	18d2      	adds	r2, r2, r3
	}

	nwkSecuritySize = nwkFramePayloadSize(nwkSecurityActiveFrame);
    30c0:	4b14      	ldr	r3, [pc, #80]	; (3114 <nwkSecurityTaskHandler+0x188>)
    30c2:	701a      	strb	r2, [r3, #0]
	nwkSecurityOffset = 0;
    30c4:	2200      	movs	r2, #0
    30c6:	4b0b      	ldr	r3, [pc, #44]	; (30f4 <nwkSecurityTaskHandler+0x168>)
    30c8:	701a      	strb	r2, [r3, #0]
	nwkSecurityEncrypt
		= (NWK_SECURITY_STATE_ENCRYPT_PENDING ==
    30ca:	7802      	ldrb	r2, [r0, #0]
    30cc:	3a30      	subs	r2, #48	; 0x30
    30ce:	4253      	negs	r3, r2
    30d0:	415a      	adcs	r2, r3
    30d2:	4b0a      	ldr	r3, [pc, #40]	; (30fc <nwkSecurityTaskHandler+0x170>)
    30d4:	701a      	strb	r2, [r3, #0]
			nwkSecurityActiveFrame->state);

	nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_PROCESS;
    30d6:	2332      	movs	r3, #50	; 0x32
    30d8:	7003      	strb	r3, [r0, #0]
    30da:	e004      	b.n	30e6 <nwkSecurityTaskHandler+0x15a>

	if (0 == nwkSecurityActiveFrames) {
		return;
	}

	if (nwkSecurityActiveFrame) {
    30dc:	2000      	movs	r0, #0
		}

		return;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
    30de:	4c0e      	ldr	r4, [pc, #56]	; (3118 <nwkSecurityTaskHandler+0x18c>)
    30e0:	47a0      	blx	r4
    30e2:	2800      	cmp	r0, #0
    30e4:	d1b0      	bne.n	3048 <nwkSecurityTaskHandler+0xbc>
			nwkSecurityActiveFrame = frame;
			nwkSecurityStart();
			return;
		}
	}
}
    30e6:	b003      	add	sp, #12
    30e8:	bd30      	pop	{r4, r5, pc}
    30ea:	46c0      	nop			; (mov r8, r8)
    30ec:	20000c28 	.word	0x20000c28
    30f0:	20000c2c 	.word	0x20000c2c
    30f4:	20000c30 	.word	0x20000c30
    30f8:	20000c34 	.word	0x20000c34
    30fc:	20000c32 	.word	0x20000c32
    3100:	00004a71 	.word	0x00004a71
    3104:	00003395 	.word	0x00003395
    3108:	00002ab9 	.word	0x00002ab9
    310c:	20000df0 	.word	0x20000df0
    3110:	000037ed 	.word	0x000037ed
    3114:	20000c31 	.word	0x20000c31
    3118:	00002175 	.word	0x00002175

0000311c <nwkTxDelayTimerHandler>:
#endif

/*************************************************************************//**
*****************************************************************************/
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
    311c:	b5f0      	push	{r4, r5, r6, r7, lr}
    311e:	4647      	mov	r7, r8
    3120:	b480      	push	{r7}
    3122:	4680      	mov	r8, r0
	NwkFrame_t *frame = NULL;
	bool restart = false;
    3124:	2700      	movs	r7, #0

/*************************************************************************//**
*****************************************************************************/
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
    3126:	2000      	movs	r0, #0
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3128:	4c0f      	ldr	r4, [pc, #60]	; (3168 <nwkTxDelayTimerHandler+0x4c>)
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
			restart = true;

			if (0 == --frame->tx.timeout) {
    312a:	2686      	movs	r6, #134	; 0x86
    312c:	2587      	movs	r5, #135	; 0x87
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    312e:	e010      	b.n	3152 <nwkTxDelayTimerHandler+0x36>
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
    3130:	7803      	ldrb	r3, [r0, #0]
    3132:	2b11      	cmp	r3, #17
    3134:	d10d      	bne.n	3152 <nwkTxDelayTimerHandler+0x36>
			restart = true;

			if (0 == --frame->tx.timeout) {
    3136:	5d82      	ldrb	r2, [r0, r6]
    3138:	5d43      	ldrb	r3, [r0, r5]
    313a:	021b      	lsls	r3, r3, #8
    313c:	4313      	orrs	r3, r2
    313e:	3b01      	subs	r3, #1
    3140:	b29b      	uxth	r3, r3
    3142:	5583      	strb	r3, [r0, r6]
    3144:	0a1a      	lsrs	r2, r3, #8
    3146:	5542      	strb	r2, [r0, r5]
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
			restart = true;
    3148:	2701      	movs	r7, #1

			if (0 == --frame->tx.timeout) {
    314a:	2b00      	cmp	r3, #0
    314c:	d101      	bne.n	3152 <nwkTxDelayTimerHandler+0x36>
				frame->state = NWK_TX_STATE_SEND;
    314e:	2313      	movs	r3, #19
    3150:	7003      	strb	r3, [r0, #0]
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3152:	47a0      	blx	r4
    3154:	2800      	cmp	r0, #0
    3156:	d1eb      	bne.n	3130 <nwkTxDelayTimerHandler+0x14>
				frame->state = NWK_TX_STATE_SEND;
			}
		}
	}

	if (restart) {
    3158:	2f00      	cmp	r7, #0
    315a:	d002      	beq.n	3162 <nwkTxDelayTimerHandler+0x46>
		SYS_TimerStart(timer);
    315c:	4640      	mov	r0, r8
    315e:	4b03      	ldr	r3, [pc, #12]	; (316c <nwkTxDelayTimerHandler+0x50>)
    3160:	4798      	blx	r3
	}
}
    3162:	bc04      	pop	{r2}
    3164:	4690      	mov	r8, r2
    3166:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3168:	00002175 	.word	0x00002175
    316c:	0000392d 	.word	0x0000392d

00003170 <nwkTxAckWaitTimerHandler>:
}

/*************************************************************************//**
*****************************************************************************/
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
    3170:	b5f0      	push	{r4, r5, r6, r7, lr}
    3172:	4647      	mov	r7, r8
    3174:	b480      	push	{r7}
    3176:	4680      	mov	r8, r0
	NwkFrame_t *frame = NULL;
	bool restart = false;
    3178:	2700      	movs	r7, #0

/*************************************************************************//**
*****************************************************************************/
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
    317a:	2000      	movs	r0, #0
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    317c:	4c11      	ldr	r4, [pc, #68]	; (31c4 <nwkTxAckWaitTimerHandler+0x54>)
		if (NWK_TX_STATE_WAIT_ACK == frame->state) {
			restart = true;

			if (0 == --frame->tx.timeout) {
    317e:	2686      	movs	r6, #134	; 0x86
    3180:	2587      	movs	r5, #135	; 0x87
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3182:	e013      	b.n	31ac <nwkTxAckWaitTimerHandler+0x3c>
		if (NWK_TX_STATE_WAIT_ACK == frame->state) {
    3184:	7803      	ldrb	r3, [r0, #0]
    3186:	2b16      	cmp	r3, #22
    3188:	d110      	bne.n	31ac <nwkTxAckWaitTimerHandler+0x3c>
			restart = true;

			if (0 == --frame->tx.timeout) {
    318a:	5d82      	ldrb	r2, [r0, r6]
    318c:	5d43      	ldrb	r3, [r0, r5]
    318e:	021b      	lsls	r3, r3, #8
    3190:	4313      	orrs	r3, r2
    3192:	3b01      	subs	r3, #1
    3194:	b29b      	uxth	r3, r3
    3196:	5583      	strb	r3, [r0, r6]
    3198:	0a1a      	lsrs	r2, r3, #8
    319a:	5542      	strb	r2, [r0, r5]
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_TX_STATE_WAIT_ACK == frame->state) {
			restart = true;
    319c:	2701      	movs	r7, #1

			if (0 == --frame->tx.timeout) {
    319e:	2b00      	cmp	r3, #0
    31a0:	d104      	bne.n	31ac <nwkTxAckWaitTimerHandler+0x3c>

/*************************************************************************//**
*****************************************************************************/
void nwkTxConfirm(NwkFrame_t *frame, uint8_t status)
{
	frame->state = NWK_TX_STATE_CONFIRM;
    31a2:	2317      	movs	r3, #23
    31a4:	7003      	strb	r3, [r0, #0]
	frame->tx.status = status;
    31a6:	2210      	movs	r2, #16
    31a8:	2385      	movs	r3, #133	; 0x85
    31aa:	54c2      	strb	r2, [r0, r3]
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    31ac:	47a0      	blx	r4
    31ae:	2800      	cmp	r0, #0
    31b0:	d1e8      	bne.n	3184 <nwkTxAckWaitTimerHandler+0x14>
				nwkTxConfirm(frame, NWK_NO_ACK_STATUS);
			}
		}
	}

	if (restart) {
    31b2:	2f00      	cmp	r7, #0
    31b4:	d002      	beq.n	31bc <nwkTxAckWaitTimerHandler+0x4c>
		SYS_TimerStart(timer);
    31b6:	4640      	mov	r0, r8
    31b8:	4b03      	ldr	r3, [pc, #12]	; (31c8 <nwkTxAckWaitTimerHandler+0x58>)
    31ba:	4798      	blx	r3
	}
}
    31bc:	bc04      	pop	{r2}
    31be:	4690      	mov	r8, r2
    31c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    31c2:	46c0      	nop			; (mov r8, r8)
    31c4:	00002175 	.word	0x00002175
    31c8:	0000392d 	.word	0x0000392d

000031cc <nwkTxInit>:
/*************************************************************************//**
*  @brief Initializes the Tx module
*****************************************************************************/
void nwkTxInit(void)
{
	nwkTxPhyActiveFrame = NULL;
    31cc:	2200      	movs	r2, #0
    31ce:	4b07      	ldr	r3, [pc, #28]	; (31ec <nwkTxInit+0x20>)
    31d0:	601a      	str	r2, [r3, #0]

	nwkTxAckWaitTimer.interval = NWK_TX_ACK_WAIT_TIMER_INTERVAL;
    31d2:	4b07      	ldr	r3, [pc, #28]	; (31f0 <nwkTxInit+0x24>)
    31d4:	2132      	movs	r1, #50	; 0x32
    31d6:	6099      	str	r1, [r3, #8]
	nwkTxAckWaitTimer.mode = SYS_TIMER_INTERVAL_MODE;
    31d8:	731a      	strb	r2, [r3, #12]
	nwkTxAckWaitTimer.handler = nwkTxAckWaitTimerHandler;
    31da:	4906      	ldr	r1, [pc, #24]	; (31f4 <nwkTxInit+0x28>)
    31dc:	6119      	str	r1, [r3, #16]

	nwkTxDelayTimer.interval = NWK_TX_DELAY_TIMER_INTERVAL;
    31de:	4b06      	ldr	r3, [pc, #24]	; (31f8 <nwkTxInit+0x2c>)
    31e0:	210a      	movs	r1, #10
    31e2:	6099      	str	r1, [r3, #8]
	nwkTxDelayTimer.mode = SYS_TIMER_INTERVAL_MODE;
    31e4:	731a      	strb	r2, [r3, #12]
	nwkTxDelayTimer.handler = nwkTxDelayTimerHandler;
    31e6:	4a05      	ldr	r2, [pc, #20]	; (31fc <nwkTxInit+0x30>)
    31e8:	611a      	str	r2, [r3, #16]
}
    31ea:	4770      	bx	lr
    31ec:	20000c58 	.word	0x20000c58
    31f0:	20000c44 	.word	0x20000c44
    31f4:	00003171 	.word	0x00003171
    31f8:	20000c5c 	.word	0x20000c5c
    31fc:	0000311d 	.word	0x0000311d

00003200 <nwkTxFrame>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxFrame(NwkFrame_t *frame)
{
    3200:	b510      	push	{r4, lr}
    3202:	1c04      	adds	r4, r0, #0
	NwkFrameHeader_t *header = &frame->header;

	if (frame->tx.control & NWK_TX_CONTROL_ROUTING) {
    3204:	2388      	movs	r3, #136	; 0x88
    3206:	5cc3      	ldrb	r3, [r0, r3]
    3208:	0799      	lsls	r1, r3, #30
    320a:	d502      	bpl.n	3212 <nwkTxFrame+0x12>
		frame->state = NWK_TX_STATE_DELAY;
    320c:	2212      	movs	r2, #18
    320e:	7002      	strb	r2, [r0, #0]
    3210:	e007      	b.n	3222 <nwkTxFrame+0x22>
	} else {
  #ifdef NWK_ENABLE_SECURITY
		if (header->nwkFcf.security) {
    3212:	7ac2      	ldrb	r2, [r0, #11]
    3214:	0791      	lsls	r1, r2, #30
    3216:	d502      	bpl.n	321e <nwkTxFrame+0x1e>
			frame->state = NWK_TX_STATE_ENCRYPT;
    3218:	2210      	movs	r2, #16
    321a:	7002      	strb	r2, [r0, #0]
    321c:	e001      	b.n	3222 <nwkTxFrame+0x22>
		} else
  #endif
		frame->state = NWK_TX_STATE_DELAY;
    321e:	2212      	movs	r2, #18
    3220:	7002      	strb	r2, [r0, #0]
	}

	frame->tx.status = NWK_SUCCESS_STATUS;
    3222:	2100      	movs	r1, #0
    3224:	2285      	movs	r2, #133	; 0x85
    3226:	54a1      	strb	r1, [r4, r2]

	if (frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID) {
    3228:	07da      	lsls	r2, r3, #31
    322a:	d504      	bpl.n	3236 <nwkTxFrame+0x36>
		header->macDstPanId = NWK_BROADCAST_PANID;
    322c:	2101      	movs	r1, #1
    322e:	4249      	negs	r1, r1
    3230:	7161      	strb	r1, [r4, #5]
    3232:	71a1      	strb	r1, [r4, #6]
    3234:	e004      	b.n	3240 <nwkTxFrame+0x40>
	} else {
		header->macDstPanId = nwkIb.panId;
    3236:	491e      	ldr	r1, [pc, #120]	; (32b0 <nwkTxFrame+0xb0>)
    3238:	7888      	ldrb	r0, [r1, #2]
    323a:	7160      	strb	r0, [r4, #5]
    323c:	78c9      	ldrb	r1, [r1, #3]
    323e:	71a1      	strb	r1, [r4, #6]
	}

#ifdef NWK_ENABLE_ROUTING
	if (0 == (frame->tx.control & NWK_TX_CONTROL_DIRECT_LINK) &&
    3240:	2205      	movs	r2, #5
    3242:	421a      	tst	r2, r3
    3244:	d103      	bne.n	324e <nwkTxFrame+0x4e>
			0 ==
			(frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID)) {
		nwkRoutePrepareTx(frame);
    3246:	1c20      	adds	r0, r4, #0
    3248:	4b1a      	ldr	r3, [pc, #104]	; (32b4 <nwkTxFrame+0xb4>)
    324a:	4798      	blx	r3
    324c:	e003      	b.n	3256 <nwkTxFrame+0x56>
	} else
#endif
	header->macDstAddr = header->nwkDstAddr;
    324e:	7be1      	ldrb	r1, [r4, #15]
    3250:	7c22      	ldrb	r2, [r4, #16]
    3252:	71e1      	strb	r1, [r4, #7]
    3254:	7222      	strb	r2, [r4, #8]

	header->macSrcAddr = nwkIb.addr;
    3256:	4a16      	ldr	r2, [pc, #88]	; (32b0 <nwkTxFrame+0xb0>)
    3258:	7811      	ldrb	r1, [r2, #0]
    325a:	7261      	strb	r1, [r4, #9]
    325c:	7851      	ldrb	r1, [r2, #1]
    325e:	72a1      	strb	r1, [r4, #10]
	header->macSeq = ++nwkIb.macSeqNum;
    3260:	7951      	ldrb	r1, [r2, #5]
    3262:	3101      	adds	r1, #1
    3264:	b2c9      	uxtb	r1, r1
    3266:	7151      	strb	r1, [r2, #5]
    3268:	7121      	strb	r1, [r4, #4]

	if (NWK_BROADCAST_ADDR == header->macDstAddr) {
    326a:	79e1      	ldrb	r1, [r4, #7]
    326c:	7a22      	ldrb	r2, [r4, #8]
    326e:	0212      	lsls	r2, r2, #8
    3270:	430a      	orrs	r2, r1
    3272:	4b11      	ldr	r3, [pc, #68]	; (32b8 <nwkTxFrame+0xb8>)
    3274:	429a      	cmp	r2, r3
    3276:	d110      	bne.n	329a <nwkTxFrame+0x9a>
		header->macFcf = 0x8841;
    3278:	2341      	movs	r3, #65	; 0x41
    327a:	70a3      	strb	r3, [r4, #2]
    327c:	2378      	movs	r3, #120	; 0x78
    327e:	425b      	negs	r3, r3
    3280:	70e3      	strb	r3, [r4, #3]
		frame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    3282:	4b0e      	ldr	r3, [pc, #56]	; (32bc <nwkTxFrame+0xbc>)
    3284:	4798      	blx	r3
    3286:	2307      	movs	r3, #7
    3288:	4018      	ands	r0, r3
    328a:	3001      	adds	r0, #1
    328c:	2386      	movs	r3, #134	; 0x86
    328e:	54e0      	strb	r0, [r4, r3]
    3290:	0a00      	lsrs	r0, r0, #8
    3292:	b280      	uxth	r0, r0
    3294:	2387      	movs	r3, #135	; 0x87
    3296:	54e0      	strb	r0, [r4, r3]
    3298:	e009      	b.n	32ae <nwkTxFrame+0xae>
	} else {
		header->macFcf = 0x8861;
    329a:	2361      	movs	r3, #97	; 0x61
    329c:	70a3      	strb	r3, [r4, #2]
    329e:	2378      	movs	r3, #120	; 0x78
    32a0:	425b      	negs	r3, r3
    32a2:	70e3      	strb	r3, [r4, #3]
		frame->tx.timeout = 0;
    32a4:	2200      	movs	r2, #0
    32a6:	2386      	movs	r3, #134	; 0x86
    32a8:	54e2      	strb	r2, [r4, r3]
    32aa:	2387      	movs	r3, #135	; 0x87
    32ac:	54e2      	strb	r2, [r4, r3]
	}
}
    32ae:	bd10      	pop	{r4, pc}
    32b0:	20000da8 	.word	0x20000da8
    32b4:	000023a1 	.word	0x000023a1
    32b8:	0000ffff 	.word	0x0000ffff
    32bc:	00004af1 	.word	0x00004af1

000032c0 <nwkTxBroadcastFrame>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxBroadcastFrame(NwkFrame_t *frame)
{
    32c0:	b538      	push	{r3, r4, r5, lr}
    32c2:	1c05      	adds	r5, r0, #0
	NwkFrame_t *newFrame;

	if (NULL == (newFrame = nwkFrameAlloc())) {
    32c4:	4b1d      	ldr	r3, [pc, #116]	; (333c <nwkTxBroadcastFrame+0x7c>)
    32c6:	4798      	blx	r3
    32c8:	1e04      	subs	r4, r0, #0
    32ca:	d036      	beq.n	333a <nwkTxBroadcastFrame+0x7a>
		return;
	}

	newFrame->state = NWK_TX_STATE_DELAY;
    32cc:	2312      	movs	r3, #18
    32ce:	7003      	strb	r3, [r0, #0]
	newFrame->size = frame->size;
    32d0:	786b      	ldrb	r3, [r5, #1]
    32d2:	7043      	strb	r3, [r0, #1]
	newFrame->tx.status = NWK_SUCCESS_STATUS;
    32d4:	2200      	movs	r2, #0
    32d6:	2385      	movs	r3, #133	; 0x85
    32d8:	54c2      	strb	r2, [r0, r3]
	newFrame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    32da:	4b19      	ldr	r3, [pc, #100]	; (3340 <nwkTxBroadcastFrame+0x80>)
    32dc:	4798      	blx	r3
    32de:	2307      	movs	r3, #7
    32e0:	4018      	ands	r0, r3
    32e2:	3001      	adds	r0, #1
    32e4:	2386      	movs	r3, #134	; 0x86
    32e6:	54e0      	strb	r0, [r4, r3]
    32e8:	0a00      	lsrs	r0, r0, #8
    32ea:	b280      	uxth	r0, r0
    32ec:	2387      	movs	r3, #135	; 0x87
    32ee:	54e0      	strb	r0, [r4, r3]
	newFrame->tx.confirm = NULL;
    32f0:	2200      	movs	r2, #0
    32f2:	2389      	movs	r3, #137	; 0x89
    32f4:	54e2      	strb	r2, [r4, r3]
    32f6:	238a      	movs	r3, #138	; 0x8a
    32f8:	54e2      	strb	r2, [r4, r3]
    32fa:	238b      	movs	r3, #139	; 0x8b
    32fc:	54e2      	strb	r2, [r4, r3]
    32fe:	238c      	movs	r3, #140	; 0x8c
    3300:	54e2      	strb	r2, [r4, r3]
	memcpy(newFrame->data, frame->data, frame->size);
    3302:	1ca0      	adds	r0, r4, #2
    3304:	786a      	ldrb	r2, [r5, #1]
    3306:	1ca9      	adds	r1, r5, #2
    3308:	4b0e      	ldr	r3, [pc, #56]	; (3344 <nwkTxBroadcastFrame+0x84>)
    330a:	4798      	blx	r3

	newFrame->header.macFcf = 0x8841;
    330c:	2341      	movs	r3, #65	; 0x41
    330e:	70a3      	strb	r3, [r4, #2]
    3310:	2378      	movs	r3, #120	; 0x78
    3312:	425b      	negs	r3, r3
    3314:	70e3      	strb	r3, [r4, #3]
	newFrame->header.macDstAddr = NWK_BROADCAST_ADDR;
    3316:	2301      	movs	r3, #1
    3318:	425b      	negs	r3, r3
    331a:	71e3      	strb	r3, [r4, #7]
    331c:	7223      	strb	r3, [r4, #8]
	newFrame->header.macDstPanId = frame->header.macDstPanId;
    331e:	796a      	ldrb	r2, [r5, #5]
    3320:	79ab      	ldrb	r3, [r5, #6]
    3322:	7162      	strb	r2, [r4, #5]
    3324:	71a3      	strb	r3, [r4, #6]
	newFrame->header.macSrcAddr = nwkIb.addr;
    3326:	4b08      	ldr	r3, [pc, #32]	; (3348 <nwkTxBroadcastFrame+0x88>)
    3328:	781a      	ldrb	r2, [r3, #0]
    332a:	7262      	strb	r2, [r4, #9]
    332c:	785a      	ldrb	r2, [r3, #1]
    332e:	72a2      	strb	r2, [r4, #10]
	newFrame->header.macSeq = ++nwkIb.macSeqNum;
    3330:	795a      	ldrb	r2, [r3, #5]
    3332:	3201      	adds	r2, #1
    3334:	b2d2      	uxtb	r2, r2
    3336:	715a      	strb	r2, [r3, #5]
    3338:	7122      	strb	r2, [r4, #4]
}
    333a:	bd38      	pop	{r3, r4, r5, pc}
    333c:	000020f1 	.word	0x000020f1
    3340:	00004af1 	.word	0x00004af1
    3344:	00004a71 	.word	0x00004a71
    3348:	20000da8 	.word	0x20000da8

0000334c <nwkTxAckReceived>:

/*************************************************************************//**
*****************************************************************************/
bool nwkTxAckReceived(NWK_DataInd_t *ind)
{
    334c:	b538      	push	{r3, r4, r5, lr}
	NwkCommandAck_t *command = (NwkCommandAck_t *)ind->data;
    334e:	6885      	ldr	r5, [r0, #8]
	NwkFrame_t *frame = NULL;

	if (sizeof(NwkCommandAck_t) != ind->size) {
    3350:	7b03      	ldrb	r3, [r0, #12]
		return false;
    3352:	2000      	movs	r0, #0
bool nwkTxAckReceived(NWK_DataInd_t *ind)
{
	NwkCommandAck_t *command = (NwkCommandAck_t *)ind->data;
	NwkFrame_t *frame = NULL;

	if (sizeof(NwkCommandAck_t) != ind->size) {
    3354:	2b03      	cmp	r3, #3
    3356:	d113      	bne.n	3380 <nwkTxAckReceived+0x34>
    3358:	e00d      	b.n	3376 <nwkTxAckReceived+0x2a>
		return false;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_TX_STATE_WAIT_ACK == frame->state &&
    335a:	7803      	ldrb	r3, [r0, #0]
    335c:	2b16      	cmp	r3, #22
    335e:	d10c      	bne.n	337a <nwkTxAckReceived+0x2e>
    3360:	7b02      	ldrb	r2, [r0, #12]
    3362:	786b      	ldrb	r3, [r5, #1]
    3364:	429a      	cmp	r2, r3
    3366:	d108      	bne.n	337a <nwkTxAckReceived+0x2e>
				frame->header.nwkSeq == command->seq) {
			frame->state = NWK_TX_STATE_CONFIRM;
    3368:	2317      	movs	r3, #23
    336a:	7003      	strb	r3, [r0, #0]
			frame->tx.control = command->control;
    336c:	78aa      	ldrb	r2, [r5, #2]
    336e:	2388      	movs	r3, #136	; 0x88
    3370:	54c2      	strb	r2, [r0, r3]
			return true;
    3372:	2001      	movs	r0, #1
    3374:	e004      	b.n	3380 <nwkTxAckReceived+0x34>
bool nwkTxAckReceived(NWK_DataInd_t *ind)
{
	NwkCommandAck_t *command = (NwkCommandAck_t *)ind->data;
	NwkFrame_t *frame = NULL;

	if (sizeof(NwkCommandAck_t) != ind->size) {
    3376:	2000      	movs	r0, #0
		return false;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
    3378:	4c02      	ldr	r4, [pc, #8]	; (3384 <nwkTxAckReceived+0x38>)
    337a:	47a0      	blx	r4
    337c:	2800      	cmp	r0, #0
    337e:	d1ec      	bne.n	335a <nwkTxAckReceived+0xe>
			return true;
		}
	}

	return false;
}
    3380:	bd38      	pop	{r3, r4, r5, pc}
    3382:	46c0      	nop			; (mov r8, r8)
    3384:	00002175 	.word	0x00002175

00003388 <nwkTxConfirm>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxConfirm(NwkFrame_t *frame, uint8_t status)
{
	frame->state = NWK_TX_STATE_CONFIRM;
    3388:	2317      	movs	r3, #23
    338a:	7003      	strb	r3, [r0, #0]
	frame->tx.status = status;
    338c:	2385      	movs	r3, #133	; 0x85
    338e:	54c1      	strb	r1, [r0, r3]
}
    3390:	4770      	bx	lr
    3392:	46c0      	nop			; (mov r8, r8)

00003394 <nwkTxEncryptConf>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxEncryptConf(NwkFrame_t *frame)
{
	frame->state = NWK_TX_STATE_DELAY;
    3394:	2312      	movs	r3, #18
    3396:	7003      	strb	r3, [r0, #0]
}
    3398:	4770      	bx	lr
    339a:	46c0      	nop			; (mov r8, r8)

0000339c <PHY_DataConf>:

/*************************************************************************//**
*****************************************************************************/
void PHY_DataConf(uint8_t status)
{
	nwkTxPhyActiveFrame->tx.status = nwkTxConvertPhyStatus(status);
    339c:	4b0d      	ldr	r3, [pc, #52]	; (33d4 <PHY_DataConf+0x38>)
    339e:	681b      	ldr	r3, [r3, #0]

/*************************************************************************//**
*****************************************************************************/
static uint8_t nwkTxConvertPhyStatus(uint8_t status)
{
	switch (status) {
    33a0:	2801      	cmp	r0, #1
    33a2:	d009      	beq.n	33b8 <PHY_DataConf+0x1c>
    33a4:	2800      	cmp	r0, #0
    33a6:	d003      	beq.n	33b0 <PHY_DataConf+0x14>

	case PHY_STATUS_CHANNEL_ACCESS_FAILURE:
		return NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS;

	case PHY_STATUS_NO_ACK:
		return NWK_PHY_NO_ACK_STATUS;
    33a8:	2221      	movs	r2, #33	; 0x21

/*************************************************************************//**
*****************************************************************************/
static uint8_t nwkTxConvertPhyStatus(uint8_t status)
{
	switch (status) {
    33aa:	2802      	cmp	r0, #2
    33ac:	d005      	beq.n	33ba <PHY_DataConf+0x1e>
    33ae:	e001      	b.n	33b4 <PHY_DataConf+0x18>
	case PHY_STATUS_SUCCESS:
		return NWK_SUCCESS_STATUS;
    33b0:	2200      	movs	r2, #0
    33b2:	e002      	b.n	33ba <PHY_DataConf+0x1e>

	case PHY_STATUS_NO_ACK:
		return NWK_PHY_NO_ACK_STATUS;

	default:
		return NWK_ERROR_STATUS;
    33b4:	2201      	movs	r2, #1
    33b6:	e000      	b.n	33ba <PHY_DataConf+0x1e>
	switch (status) {
	case PHY_STATUS_SUCCESS:
		return NWK_SUCCESS_STATUS;

	case PHY_STATUS_CHANNEL_ACCESS_FAILURE:
		return NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS;
    33b8:	2220      	movs	r2, #32

/*************************************************************************//**
*****************************************************************************/
void PHY_DataConf(uint8_t status)
{
	nwkTxPhyActiveFrame->tx.status = nwkTxConvertPhyStatus(status);
    33ba:	2185      	movs	r1, #133	; 0x85
    33bc:	545a      	strb	r2, [r3, r1]
	nwkTxPhyActiveFrame->state = NWK_TX_STATE_SENT;
    33be:	2215      	movs	r2, #21
    33c0:	701a      	strb	r2, [r3, #0]
	nwkTxPhyActiveFrame = NULL;
    33c2:	2200      	movs	r2, #0
    33c4:	4b03      	ldr	r3, [pc, #12]	; (33d4 <PHY_DataConf+0x38>)
    33c6:	601a      	str	r2, [r3, #0]
	nwkIb.lock--;
    33c8:	4a03      	ldr	r2, [pc, #12]	; (33d8 <PHY_DataConf+0x3c>)
    33ca:	2358      	movs	r3, #88	; 0x58
    33cc:	5ad1      	ldrh	r1, [r2, r3]
    33ce:	3901      	subs	r1, #1
    33d0:	52d1      	strh	r1, [r2, r3]
}
    33d2:	4770      	bx	lr
    33d4:	20000c58 	.word	0x20000c58
    33d8:	20000da8 	.word	0x20000da8

000033dc <nwkTxTaskHandler>:

/*************************************************************************//**
*  @brief Tx Module task handler
*****************************************************************************/
void nwkTxTaskHandler(void)
{
    33dc:	b570      	push	{r4, r5, r6, lr}
	NwkFrame_t *frame = NULL;
    33de:	2400      	movs	r4, #0

	while (NULL != (frame = nwkFrameNext(frame))) {
    33e0:	4d37      	ldr	r5, [pc, #220]	; (34c0 <nwkTxTaskHandler+0xe4>)
		switch (frame->state) {
    33e2:	4e38      	ldr	r6, [pc, #224]	; (34c4 <nwkTxTaskHandler+0xe8>)
*****************************************************************************/
void nwkTxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    33e4:	e066      	b.n	34b4 <nwkTxTaskHandler+0xd8>
		switch (frame->state) {
    33e6:	7823      	ldrb	r3, [r4, #0]
    33e8:	3b10      	subs	r3, #16
    33ea:	b2da      	uxtb	r2, r3
    33ec:	2a07      	cmp	r2, #7
    33ee:	d861      	bhi.n	34b4 <nwkTxTaskHandler+0xd8>
    33f0:	0093      	lsls	r3, r2, #2
    33f2:	58f3      	ldr	r3, [r6, r3]
    33f4:	469f      	mov	pc, r3
#ifdef NWK_ENABLE_SECURITY
		case NWK_TX_STATE_ENCRYPT:
		{
			nwkSecurityProcess(frame, true);
    33f6:	1c20      	adds	r0, r4, #0
    33f8:	2101      	movs	r1, #1
    33fa:	4b33      	ldr	r3, [pc, #204]	; (34c8 <nwkTxTaskHandler+0xec>)
    33fc:	4798      	blx	r3
		}
		break;
    33fe:	e059      	b.n	34b4 <nwkTxTaskHandler+0xd8>
#endif

		case NWK_TX_STATE_DELAY:
		{
			if (frame->tx.timeout > 0) {
    3400:	2386      	movs	r3, #134	; 0x86
    3402:	5ce2      	ldrb	r2, [r4, r3]
    3404:	2387      	movs	r3, #135	; 0x87
    3406:	5ce3      	ldrb	r3, [r4, r3]
    3408:	021b      	lsls	r3, r3, #8
    340a:	4313      	orrs	r3, r2
    340c:	d005      	beq.n	341a <nwkTxTaskHandler+0x3e>
				frame->state = NWK_TX_STATE_WAIT_DELAY;
    340e:	2311      	movs	r3, #17
    3410:	7023      	strb	r3, [r4, #0]
				SYS_TimerStart(&nwkTxDelayTimer);
    3412:	482e      	ldr	r0, [pc, #184]	; (34cc <nwkTxTaskHandler+0xf0>)
    3414:	4b2e      	ldr	r3, [pc, #184]	; (34d0 <nwkTxTaskHandler+0xf4>)
    3416:	4798      	blx	r3
    3418:	e04c      	b.n	34b4 <nwkTxTaskHandler+0xd8>
			} else {
				frame->state = NWK_TX_STATE_SEND;
    341a:	2313      	movs	r3, #19
    341c:	7023      	strb	r3, [r4, #0]
    341e:	e049      	b.n	34b4 <nwkTxTaskHandler+0xd8>
		}
		break;

		case NWK_TX_STATE_SEND:
		{
			if (NULL == nwkTxPhyActiveFrame) {
    3420:	4b2c      	ldr	r3, [pc, #176]	; (34d4 <nwkTxTaskHandler+0xf8>)
    3422:	681b      	ldr	r3, [r3, #0]
    3424:	2b00      	cmp	r3, #0
    3426:	d145      	bne.n	34b4 <nwkTxTaskHandler+0xd8>
				nwkTxPhyActiveFrame = frame;
    3428:	4b2a      	ldr	r3, [pc, #168]	; (34d4 <nwkTxTaskHandler+0xf8>)
    342a:	601c      	str	r4, [r3, #0]
				frame->state = NWK_TX_STATE_WAIT_CONF;
    342c:	2314      	movs	r3, #20
    342e:	7023      	strb	r3, [r4, #0]
				PHY_DataReq(&(frame->size));
    3430:	1c60      	adds	r0, r4, #1
    3432:	4b29      	ldr	r3, [pc, #164]	; (34d8 <nwkTxTaskHandler+0xfc>)
    3434:	4798      	blx	r3
				nwkIb.lock++;
    3436:	4a29      	ldr	r2, [pc, #164]	; (34dc <nwkTxTaskHandler+0x100>)
    3438:	2358      	movs	r3, #88	; 0x58
    343a:	5ad1      	ldrh	r1, [r2, r3]
    343c:	3101      	adds	r1, #1
    343e:	52d1      	strh	r1, [r2, r3]
    3440:	e038      	b.n	34b4 <nwkTxTaskHandler+0xd8>
		case NWK_TX_STATE_WAIT_CONF:
			break;

		case NWK_TX_STATE_SENT:
		{
			if (NWK_SUCCESS_STATUS == frame->tx.status) {
    3442:	2385      	movs	r3, #133	; 0x85
    3444:	5ce3      	ldrb	r3, [r4, r3]
    3446:	2b00      	cmp	r3, #0
    3448:	d119      	bne.n	347e <nwkTxTaskHandler+0xa2>
				if (frame->header.nwkSrcAddr == nwkIb.addr &&
    344a:	7b61      	ldrb	r1, [r4, #13]
    344c:	7ba3      	ldrb	r3, [r4, #14]
    344e:	021b      	lsls	r3, r3, #8
    3450:	4a22      	ldr	r2, [pc, #136]	; (34dc <nwkTxTaskHandler+0x100>)
    3452:	8812      	ldrh	r2, [r2, #0]
    3454:	430b      	orrs	r3, r1
    3456:	429a      	cmp	r2, r3
    3458:	d10e      	bne.n	3478 <nwkTxTaskHandler+0x9c>
						frame->header.nwkFcf.
    345a:	7ae3      	ldrb	r3, [r4, #11]
			break;

		case NWK_TX_STATE_SENT:
		{
			if (NWK_SUCCESS_STATUS == frame->tx.status) {
				if (frame->header.nwkSrcAddr == nwkIb.addr &&
    345c:	07da      	lsls	r2, r3, #31
    345e:	d50b      	bpl.n	3478 <nwkTxTaskHandler+0x9c>
						frame->header.nwkFcf.
						ackRequest) {
					frame->state = NWK_TX_STATE_WAIT_ACK;
    3460:	2316      	movs	r3, #22
    3462:	7023      	strb	r3, [r4, #0]
					frame->tx.timeout = NWK_ACK_WAIT_TIME /
    3464:	2215      	movs	r2, #21
    3466:	2386      	movs	r3, #134	; 0x86
    3468:	54e2      	strb	r2, [r4, r3]
    346a:	2200      	movs	r2, #0
    346c:	2387      	movs	r3, #135	; 0x87
    346e:	54e2      	strb	r2, [r4, r3]
							NWK_TX_ACK_WAIT_TIMER_INTERVAL
							+ 1;
					SYS_TimerStart(&nwkTxAckWaitTimer);
    3470:	481b      	ldr	r0, [pc, #108]	; (34e0 <nwkTxTaskHandler+0x104>)
    3472:	4b17      	ldr	r3, [pc, #92]	; (34d0 <nwkTxTaskHandler+0xf4>)
    3474:	4798      	blx	r3
    3476:	e01d      	b.n	34b4 <nwkTxTaskHandler+0xd8>
				} else {
					frame->state = NWK_TX_STATE_CONFIRM;
    3478:	2317      	movs	r3, #23
    347a:	7023      	strb	r3, [r4, #0]
    347c:	e01a      	b.n	34b4 <nwkTxTaskHandler+0xd8>
				}
			} else {
				frame->state = NWK_TX_STATE_CONFIRM;
    347e:	2317      	movs	r3, #23
    3480:	7023      	strb	r3, [r4, #0]
    3482:	e017      	b.n	34b4 <nwkTxTaskHandler+0xd8>
			break;

		case NWK_TX_STATE_CONFIRM:
		{
#ifdef NWK_ENABLE_ROUTING
			nwkRouteFrameSent(frame);
    3484:	1c20      	adds	r0, r4, #0
    3486:	4b17      	ldr	r3, [pc, #92]	; (34e4 <nwkTxTaskHandler+0x108>)
    3488:	4798      	blx	r3
#endif
			if (NULL == frame->tx.confirm) {
    348a:	2389      	movs	r3, #137	; 0x89
    348c:	5ce2      	ldrb	r2, [r4, r3]
    348e:	238a      	movs	r3, #138	; 0x8a
    3490:	5ce3      	ldrb	r3, [r4, r3]
    3492:	021b      	lsls	r3, r3, #8
    3494:	4313      	orrs	r3, r2
    3496:	228b      	movs	r2, #139	; 0x8b
    3498:	5ca2      	ldrb	r2, [r4, r2]
    349a:	0412      	lsls	r2, r2, #16
    349c:	4313      	orrs	r3, r2
    349e:	228c      	movs	r2, #140	; 0x8c
    34a0:	5ca2      	ldrb	r2, [r4, r2]
    34a2:	0612      	lsls	r2, r2, #24
    34a4:	4313      	orrs	r3, r2
    34a6:	d103      	bne.n	34b0 <nwkTxTaskHandler+0xd4>
				nwkFrameFree(frame);
    34a8:	1c20      	adds	r0, r4, #0
    34aa:	4b0f      	ldr	r3, [pc, #60]	; (34e8 <nwkTxTaskHandler+0x10c>)
    34ac:	4798      	blx	r3
    34ae:	e001      	b.n	34b4 <nwkTxTaskHandler+0xd8>
			} else {
				frame->tx.confirm(frame);
    34b0:	1c20      	adds	r0, r4, #0
    34b2:	4798      	blx	r3
*****************************************************************************/
void nwkTxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    34b4:	1c20      	adds	r0, r4, #0
    34b6:	47a8      	blx	r5
    34b8:	1e04      	subs	r4, r0, #0
    34ba:	d194      	bne.n	33e6 <nwkTxTaskHandler+0xa>

		default:
			break;
		}
	}
}
    34bc:	bd70      	pop	{r4, r5, r6, pc}
    34be:	46c0      	nop			; (mov r8, r8)
    34c0:	00002175 	.word	0x00002175
    34c4:	00004cf0 	.word	0x00004cf0
    34c8:	00002ec5 	.word	0x00002ec5
    34cc:	20000c5c 	.word	0x20000c5c
    34d0:	0000392d 	.word	0x0000392d
    34d4:	20000c58 	.word	0x20000c58
    34d8:	0000362d 	.word	0x0000362d
    34dc:	20000da8 	.word	0x20000da8
    34e0:	20000c44 	.word	0x20000c44
    34e4:	00002311 	.word	0x00002311
    34e8:	00002161 	.word	0x00002161

000034ec <phyTrxSetState>:
}

/*************************************************************************//**
*****************************************************************************/
static void phyTrxSetState(uint8_t state)
{
    34ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    34ee:	1c04      	adds	r4, r0, #0

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    34f0:	4f0b      	ldr	r7, [pc, #44]	; (3520 <phyTrxSetState+0x34>)
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    34f2:	4e0c      	ldr	r6, [pc, #48]	; (3524 <phyTrxSetState+0x38>)
*****************************************************************************/
static void phyTrxSetState(uint8_t state)
{
	do { phyWriteRegister(TRX_STATE_REG, TRX_CMD_FORCE_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    34f4:	251f      	movs	r5, #31

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    34f6:	2002      	movs	r0, #2
    34f8:	2103      	movs	r1, #3
    34fa:	47b8      	blx	r7
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    34fc:	2001      	movs	r0, #1
    34fe:	47b0      	blx	r6
*****************************************************************************/
static void phyTrxSetState(uint8_t state)
{
	do { phyWriteRegister(TRX_STATE_REG, TRX_CMD_FORCE_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    3500:	4028      	ands	r0, r5
    3502:	2808      	cmp	r0, #8
    3504:	d1f7      	bne.n	34f6 <phyTrxSetState+0xa>

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    3506:	4f06      	ldr	r7, [pc, #24]	; (3520 <phyTrxSetState+0x34>)
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3508:	4e06      	ldr	r6, [pc, #24]	; (3524 <phyTrxSetState+0x38>)
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));

	do { phyWriteRegister(TRX_STATE_REG,
			     state); } while (state !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    350a:	251f      	movs	r5, #31

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    350c:	2002      	movs	r0, #2
    350e:	1c21      	adds	r1, r4, #0
    3510:	47b8      	blx	r7
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3512:	2001      	movs	r0, #1
    3514:	47b0      	blx	r6
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));

	do { phyWriteRegister(TRX_STATE_REG,
			     state); } while (state !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    3516:	4028      	ands	r0, r5
    3518:	4284      	cmp	r4, r0
    351a:	d1f7      	bne.n	350c <phyTrxSetState+0x20>
}
    351c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    351e:	46c0      	nop			; (mov r8, r8)
    3520:	00003f5d 	.word	0x00003f5d
    3524:	00003e65 	.word	0x00003e65

00003528 <phySetRxState>:
}

/*************************************************************************//**
*****************************************************************************/
static void phySetRxState(void)
{
    3528:	b508      	push	{r3, lr}
	phyTrxSetState(TRX_CMD_TRX_OFF);
    352a:	2008      	movs	r0, #8
    352c:	4b06      	ldr	r3, [pc, #24]	; (3548 <phySetRxState+0x20>)
    352e:	4798      	blx	r3
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3530:	200f      	movs	r0, #15
    3532:	4b06      	ldr	r3, [pc, #24]	; (354c <phySetRxState+0x24>)
    3534:	4798      	blx	r3
{
	phyTrxSetState(TRX_CMD_TRX_OFF);

	phyReadRegister(IRQ_STATUS_REG);

	if (phyRxState) {
    3536:	4b06      	ldr	r3, [pc, #24]	; (3550 <phySetRxState+0x28>)
    3538:	781b      	ldrb	r3, [r3, #0]
    353a:	2b00      	cmp	r3, #0
    353c:	d002      	beq.n	3544 <phySetRxState+0x1c>
		phyTrxSetState(TRX_CMD_RX_AACK_ON);
    353e:	2016      	movs	r0, #22
    3540:	4b01      	ldr	r3, [pc, #4]	; (3548 <phySetRxState+0x20>)
    3542:	4798      	blx	r3
	}
}
    3544:	bd08      	pop	{r3, pc}
    3546:	46c0      	nop			; (mov r8, r8)
    3548:	000034ed 	.word	0x000034ed
    354c:	00003e65 	.word	0x00003e65
    3550:	20000cf1 	.word	0x20000cf1

00003554 <PHY_Init>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void PHY_Init(void)
{
    3554:	b570      	push	{r4, r5, r6, lr}
	trx_spi_init();
    3556:	4b0e      	ldr	r3, [pc, #56]	; (3590 <PHY_Init+0x3c>)
    3558:	4798      	blx	r3
	PhyReset();
    355a:	4b0e      	ldr	r3, [pc, #56]	; (3594 <PHY_Init+0x40>)
    355c:	4798      	blx	r3
	phyRxState = false;
    355e:	2200      	movs	r2, #0
    3560:	4b0d      	ldr	r3, [pc, #52]	; (3598 <PHY_Init+0x44>)
    3562:	701a      	strb	r2, [r3, #0]
	phyState = PHY_STATE_IDLE;
    3564:	2201      	movs	r2, #1
    3566:	4b0d      	ldr	r3, [pc, #52]	; (359c <PHY_Init+0x48>)
    3568:	701a      	strb	r2, [r3, #0]

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    356a:	4e0d      	ldr	r6, [pc, #52]	; (35a0 <PHY_Init+0x4c>)
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    356c:	4d0d      	ldr	r5, [pc, #52]	; (35a4 <PHY_Init+0x50>)
	phyRxState = false;
	phyState = PHY_STATE_IDLE;

	do {phyWriteRegister(TRX_STATE_REG, TRX_CMD_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    356e:	241f      	movs	r4, #31

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    3570:	2002      	movs	r0, #2
    3572:	2108      	movs	r1, #8
    3574:	47b0      	blx	r6
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3576:	2001      	movs	r0, #1
    3578:	47a8      	blx	r5
	phyRxState = false;
	phyState = PHY_STATE_IDLE;

	do {phyWriteRegister(TRX_STATE_REG, TRX_CMD_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    357a:	4020      	ands	r0, r4
    357c:	2808      	cmp	r0, #8
    357e:	d1f7      	bne.n	3570 <PHY_Init+0x1c>

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    3580:	2004      	movs	r0, #4
    3582:	212e      	movs	r1, #46	; 0x2e
    3584:	4c06      	ldr	r4, [pc, #24]	; (35a0 <PHY_Init+0x4c>)
    3586:	47a0      	blx	r4
    3588:	200c      	movs	r0, #12
    358a:	21a0      	movs	r1, #160	; 0xa0
    358c:	47a0      	blx	r4
			(1 << TX_AUTO_CRC_ON) | (3 << SPI_CMD_MODE) |
			(1 << IRQ_MASK_MODE));

	phyWriteRegister(TRX_CTRL_2_REG,
			(1 << RX_SAFE_MODE) | (1 << OQPSK_SCRAM_EN));
}
    358e:	bd70      	pop	{r4, r5, r6, pc}
    3590:	00003d25 	.word	0x00003d25
    3594:	00003e35 	.word	0x00003e35
    3598:	20000cf1 	.word	0x20000cf1
    359c:	20000cf0 	.word	0x20000cf0
    35a0:	00003f5d 	.word	0x00003f5d
    35a4:	00003e65 	.word	0x00003e65

000035a8 <PHY_SetRxState>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetRxState(bool rx)
{
    35a8:	b508      	push	{r3, lr}
	phyRxState = rx;
    35aa:	4b02      	ldr	r3, [pc, #8]	; (35b4 <PHY_SetRxState+0xc>)
    35ac:	7018      	strb	r0, [r3, #0]
	phySetRxState();
    35ae:	4b02      	ldr	r3, [pc, #8]	; (35b8 <PHY_SetRxState+0x10>)
    35b0:	4798      	blx	r3
}
    35b2:	bd08      	pop	{r3, pc}
    35b4:	20000cf1 	.word	0x20000cf1
    35b8:	00003529 	.word	0x00003529

000035bc <PHY_SetChannel>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetChannel(uint8_t channel)
{
    35bc:	b510      	push	{r4, lr}
    35be:	1c04      	adds	r4, r0, #0
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    35c0:	2008      	movs	r0, #8
    35c2:	4b05      	ldr	r3, [pc, #20]	; (35d8 <PHY_SetChannel+0x1c>)
    35c4:	4798      	blx	r3
*****************************************************************************/
void PHY_SetChannel(uint8_t channel)
{
	uint8_t reg;

	reg = phyReadRegister(PHY_CC_CCA_REG) & ~0x1f;
    35c6:	231f      	movs	r3, #31
    35c8:	1c01      	adds	r1, r0, #0
    35ca:	4399      	bics	r1, r3
	phyWriteRegister(PHY_CC_CCA_REG, reg | channel);
    35cc:	430c      	orrs	r4, r1

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    35ce:	b2e1      	uxtb	r1, r4
    35d0:	2008      	movs	r0, #8
    35d2:	4b02      	ldr	r3, [pc, #8]	; (35dc <PHY_SetChannel+0x20>)
    35d4:	4798      	blx	r3
{
	uint8_t reg;

	reg = phyReadRegister(PHY_CC_CCA_REG) & ~0x1f;
	phyWriteRegister(PHY_CC_CCA_REG, reg | channel);
}
    35d6:	bd10      	pop	{r4, pc}
    35d8:	00003e65 	.word	0x00003e65
    35dc:	00003f5d 	.word	0x00003f5d

000035e0 <PHY_SetPanId>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetPanId(uint16_t panId)
{
    35e0:	b530      	push	{r4, r5, lr}
    35e2:	b083      	sub	sp, #12
    35e4:	466c      	mov	r4, sp
    35e6:	80e0      	strh	r0, [r4, #6]

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    35e8:	b2c1      	uxtb	r1, r0
    35ea:	2022      	movs	r0, #34	; 0x22
    35ec:	4d03      	ldr	r5, [pc, #12]	; (35fc <PHY_SetPanId+0x1c>)
    35ee:	47a8      	blx	r5
    35f0:	79e1      	ldrb	r1, [r4, #7]
    35f2:	2023      	movs	r0, #35	; 0x23
    35f4:	47a8      	blx	r5
{
	uint8_t *d = (uint8_t *)&panId;

	phyWriteRegister(PAN_ID_0_REG, d[0]);
	phyWriteRegister(PAN_ID_1_REG, d[1]);
}
    35f6:	b003      	add	sp, #12
    35f8:	bd30      	pop	{r4, r5, pc}
    35fa:	46c0      	nop			; (mov r8, r8)
    35fc:	00003f5d 	.word	0x00003f5d

00003600 <PHY_SetShortAddr>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetShortAddr(uint16_t addr)
{
    3600:	b570      	push	{r4, r5, r6, lr}
    3602:	b082      	sub	sp, #8
    3604:	466d      	mov	r5, sp
    3606:	80e8      	strh	r0, [r5, #6]
    3608:	3506      	adds	r5, #6
	uint8_t *d = (uint8_t *)&addr;

	phyWriteRegister(SHORT_ADDR_0_REG, d[0]);
    360a:	b2c6      	uxtb	r6, r0

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    360c:	2020      	movs	r0, #32
    360e:	1c31      	adds	r1, r6, #0
    3610:	4c05      	ldr	r4, [pc, #20]	; (3628 <PHY_SetShortAddr+0x28>)
    3612:	47a0      	blx	r4
void PHY_SetShortAddr(uint16_t addr)
{
	uint8_t *d = (uint8_t *)&addr;

	phyWriteRegister(SHORT_ADDR_0_REG, d[0]);
	phyWriteRegister(SHORT_ADDR_1_REG, d[1]);
    3614:	786d      	ldrb	r5, [r5, #1]

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    3616:	2021      	movs	r0, #33	; 0x21
    3618:	1c29      	adds	r1, r5, #0
    361a:	47a0      	blx	r4
{
	uint8_t *d = (uint8_t *)&addr;

	phyWriteRegister(SHORT_ADDR_0_REG, d[0]);
	phyWriteRegister(SHORT_ADDR_1_REG, d[1]);
	phyWriteRegister(CSMA_SEED_0_REG, d[0] + d[1]);
    361c:	19ae      	adds	r6, r5, r6

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    361e:	b2f1      	uxtb	r1, r6
    3620:	202d      	movs	r0, #45	; 0x2d
    3622:	47a0      	blx	r4
	uint8_t *d = (uint8_t *)&addr;

	phyWriteRegister(SHORT_ADDR_0_REG, d[0]);
	phyWriteRegister(SHORT_ADDR_1_REG, d[1]);
	phyWriteRegister(CSMA_SEED_0_REG, d[0] + d[1]);
}
    3624:	b002      	add	sp, #8
    3626:	bd70      	pop	{r4, r5, r6, pc}
    3628:	00003f5d 	.word	0x00003f5d

0000362c <PHY_DataReq>:
}

/*************************************************************************//**
*****************************************************************************/
void PHY_DataReq(uint8_t *data)
{
    362c:	b510      	push	{r4, lr}
    362e:	1c04      	adds	r4, r0, #0
	phyTrxSetState(TRX_CMD_TX_ARET_ON);
    3630:	2019      	movs	r0, #25
    3632:	4b0c      	ldr	r3, [pc, #48]	; (3664 <PHY_DataReq+0x38>)
    3634:	4798      	blx	r3
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3636:	200f      	movs	r0, #15
    3638:	4b0b      	ldr	r3, [pc, #44]	; (3668 <PHY_DataReq+0x3c>)
    363a:	4798      	blx	r3
	phyReadRegister(IRQ_STATUS_REG);

	/* size of the buffer is sent as first byte of the data
	 * and data starts from second byte.
	 */
	data[0] += 2;
    363c:	7821      	ldrb	r1, [r4, #0]
    363e:	1c8b      	adds	r3, r1, #2
    3640:	7023      	strb	r3, [r4, #0]
	trx_frame_write(data, (data[0] - 1) /* length value*/);
    3642:	3101      	adds	r1, #1
    3644:	b2c9      	uxtb	r1, r1
    3646:	1c20      	adds	r0, r4, #0
    3648:	4b08      	ldr	r3, [pc, #32]	; (366c <PHY_DataReq+0x40>)
    364a:	4798      	blx	r3

	phyState = PHY_STATE_TX_WAIT_END;
    364c:	2203      	movs	r2, #3
    364e:	4b08      	ldr	r3, [pc, #32]	; (3670 <PHY_DataReq+0x44>)
    3650:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    3652:	4b08      	ldr	r3, [pc, #32]	; (3674 <PHY_DataReq+0x48>)
    3654:	2280      	movs	r2, #128	; 0x80
    3656:	0352      	lsls	r2, r2, #13
    3658:	619a      	str	r2, [r3, #24]

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
    365a:	46c0      	nop			; (mov r8, r8)
    365c:	46c0      	nop			; (mov r8, r8)
	} else {
		port_base->OUTCLR.reg = pin_mask;
    365e:	615a      	str	r2, [r3, #20]

	TRX_SLP_TR_HIGH();
	TRX_TRIG_DELAY();
	TRX_SLP_TR_LOW();
}
    3660:	bd10      	pop	{r4, pc}
    3662:	46c0      	nop			; (mov r8, r8)
    3664:	000034ed 	.word	0x000034ed
    3668:	00003e65 	.word	0x00003e65
    366c:	00004199 	.word	0x00004199
    3670:	20000cf0 	.word	0x20000cf0
    3674:	41004400 	.word	0x41004400

00003678 <PHY_RandomReq>:

/*************************************************************************//**
*****************************************************************************/
uint16_t PHY_RandomReq(void)
{
    3678:	b5f0      	push	{r4, r5, r6, r7, lr}
    367a:	4647      	mov	r7, r8
    367c:	b480      	push	{r7}
	uint16_t rnd = 0;
	uint8_t rndValue;

	phyTrxSetState(TRX_CMD_RX_ON);
    367e:	2006      	movs	r0, #6
    3680:	4b0c      	ldr	r3, [pc, #48]	; (36b4 <PHY_RandomReq+0x3c>)
    3682:	4798      	blx	r3
    3684:	2400      	movs	r4, #0

/*************************************************************************//**
*****************************************************************************/
uint16_t PHY_RandomReq(void)
{
	uint16_t rnd = 0;
    3686:	2500      	movs	r5, #0
	uint8_t rndValue;

	phyTrxSetState(TRX_CMD_RX_ON);

	for (uint8_t i = 0; i < 16; i += 2) {
		delay_us(RANDOM_NUMBER_UPDATE_INTERVAL);
    3688:	4b0b      	ldr	r3, [pc, #44]	; (36b8 <PHY_RandomReq+0x40>)
    368a:	4698      	mov	r8, r3
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    368c:	4f0b      	ldr	r7, [pc, #44]	; (36bc <PHY_RandomReq+0x44>)

	phyTrxSetState(TRX_CMD_RX_ON);

	for (uint8_t i = 0; i < 16; i += 2) {
		delay_us(RANDOM_NUMBER_UPDATE_INTERVAL);
		rndValue = (phyReadRegister(PHY_RSSI_REG) >> RND_VALUE) & 3;
    368e:	2603      	movs	r6, #3
	uint8_t rndValue;

	phyTrxSetState(TRX_CMD_RX_ON);

	for (uint8_t i = 0; i < 16; i += 2) {
		delay_us(RANDOM_NUMBER_UPDATE_INTERVAL);
    3690:	2001      	movs	r0, #1
    3692:	47c0      	blx	r8
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3694:	2006      	movs	r0, #6
    3696:	47b8      	blx	r7

	phyTrxSetState(TRX_CMD_RX_ON);

	for (uint8_t i = 0; i < 16; i += 2) {
		delay_us(RANDOM_NUMBER_UPDATE_INTERVAL);
		rndValue = (phyReadRegister(PHY_RSSI_REG) >> RND_VALUE) & 3;
    3698:	0940      	lsrs	r0, r0, #5
		rnd |= rndValue << i;
    369a:	4030      	ands	r0, r6
    369c:	40a0      	lsls	r0, r4
    369e:	4305      	orrs	r5, r0
    36a0:	b2ad      	uxth	r5, r5
    36a2:	3402      	adds	r4, #2
	uint16_t rnd = 0;
	uint8_t rndValue;

	phyTrxSetState(TRX_CMD_RX_ON);

	for (uint8_t i = 0; i < 16; i += 2) {
    36a4:	2c10      	cmp	r4, #16
    36a6:	d1f3      	bne.n	3690 <PHY_RandomReq+0x18>
		delay_us(RANDOM_NUMBER_UPDATE_INTERVAL);
		rndValue = (phyReadRegister(PHY_RSSI_REG) >> RND_VALUE) & 3;
		rnd |= rndValue << i;
	}

	phySetRxState();
    36a8:	4b05      	ldr	r3, [pc, #20]	; (36c0 <PHY_RandomReq+0x48>)
    36aa:	4798      	blx	r3

	return rnd;
}
    36ac:	1c28      	adds	r0, r5, #0
    36ae:	bc04      	pop	{r2}
    36b0:	4690      	mov	r8, r2
    36b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    36b4:	000034ed 	.word	0x000034ed
    36b8:	0000014d 	.word	0x0000014d
    36bc:	00003e65 	.word	0x00003e65
    36c0:	00003529 	.word	0x00003529

000036c4 <PHY_EncryptReq>:

/*************************************************************************//**
*****************************************************************************/
void PHY_EncryptReq(uint8_t *text, uint8_t *key)
{
    36c4:	b510      	push	{r4, lr}
    36c6:	1c04      	adds	r4, r0, #0
	sal_aes_setup(key, AES_MODE_ECB, AES_DIR_ENCRYPT);
    36c8:	1c08      	adds	r0, r1, #0
    36ca:	2100      	movs	r1, #0
    36cc:	2200      	movs	r2, #0
    36ce:	4b05      	ldr	r3, [pc, #20]	; (36e4 <PHY_EncryptReq+0x20>)
    36d0:	4798      	blx	r3
#if (SAL_TYPE == AT86RF2xx)
	sal_aes_wrrd(text, NULL);
    36d2:	1c20      	adds	r0, r4, #0
    36d4:	2100      	movs	r1, #0
    36d6:	4b04      	ldr	r3, [pc, #16]	; (36e8 <PHY_EncryptReq+0x24>)
    36d8:	4798      	blx	r3
#else
	sal_aes_exec(text);
#endif
	sal_aes_read(text);
    36da:	1c20      	adds	r0, r4, #0
    36dc:	4b03      	ldr	r3, [pc, #12]	; (36ec <PHY_EncryptReq+0x28>)
    36de:	4798      	blx	r3
}
    36e0:	bd10      	pop	{r4, pc}
    36e2:	46c0      	nop			; (mov r8, r8)
    36e4:	00003bbd 	.word	0x00003bbd
    36e8:	00003b51 	.word	0x00003b51
    36ec:	00003cf5 	.word	0x00003cf5

000036f0 <PHY_TaskHandler>:
}

/*************************************************************************//**
*****************************************************************************/
void PHY_TaskHandler(void)
{
    36f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    36f2:	b085      	sub	sp, #20
	if (PHY_STATE_SLEEP == phyState) {
    36f4:	4b26      	ldr	r3, [pc, #152]	; (3790 <PHY_TaskHandler+0xa0>)
    36f6:	781b      	ldrb	r3, [r3, #0]
    36f8:	2b02      	cmp	r3, #2
    36fa:	d046      	beq.n	378a <PHY_TaskHandler+0x9a>
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    36fc:	200f      	movs	r0, #15
    36fe:	4b25      	ldr	r3, [pc, #148]	; (3794 <PHY_TaskHandler+0xa4>)
    3700:	4798      	blx	r3
{
	if (PHY_STATE_SLEEP == phyState) {
		return;
	}

	if (phyReadRegister(IRQ_STATUS_REG) & (1 << TRX_END)) {
    3702:	0703      	lsls	r3, r0, #28
    3704:	d541      	bpl.n	378a <PHY_TaskHandler+0x9a>
		if (PHY_STATE_IDLE == phyState) {
    3706:	4b22      	ldr	r3, [pc, #136]	; (3790 <PHY_TaskHandler+0xa0>)
    3708:	781b      	ldrb	r3, [r3, #0]
    370a:	2b01      	cmp	r3, #1
    370c:	d124      	bne.n	3758 <PHY_TaskHandler+0x68>
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    370e:	2007      	movs	r0, #7
    3710:	4b20      	ldr	r3, [pc, #128]	; (3794 <PHY_TaskHandler+0xa4>)
    3712:	4798      	blx	r3
    3714:	1c07      	adds	r7, r0, #0
			uint8_t size;
			int8_t rssi;

			rssi = (int8_t)phyReadRegister(PHY_ED_LEVEL_REG);

			trx_frame_read(&size, 1);
    3716:	466c      	mov	r4, sp
    3718:	3407      	adds	r4, #7
    371a:	1c20      	adds	r0, r4, #0
    371c:	2101      	movs	r1, #1
    371e:	4e1e      	ldr	r6, [pc, #120]	; (3798 <PHY_TaskHandler+0xa8>)
    3720:	47b0      	blx	r6

			trx_frame_read(phyRxBuffer, size + 2);
    3722:	4d1e      	ldr	r5, [pc, #120]	; (379c <PHY_TaskHandler+0xac>)
    3724:	7821      	ldrb	r1, [r4, #0]
    3726:	3102      	adds	r1, #2
    3728:	b2c9      	uxtb	r1, r1
    372a:	1c28      	adds	r0, r5, #0
    372c:	47b0      	blx	r6

			ind.data = phyRxBuffer + 1;
    372e:	a802      	add	r0, sp, #8
    3730:	1c6a      	adds	r2, r5, #1
    3732:	9202      	str	r2, [sp, #8]

			ind.size = size - PHY_CRC_SIZE;
    3734:	7822      	ldrb	r2, [r4, #0]
    3736:	1e91      	subs	r1, r2, #2
    3738:	7101      	strb	r1, [r0, #4]
			ind.lqi  = phyRxBuffer[size + 1];
    373a:	18ad      	adds	r5, r5, r2
    373c:	786a      	ldrb	r2, [r5, #1]
    373e:	7142      	strb	r2, [r0, #5]
			ind.rssi = rssi + PHY_RSSI_BASE_VAL;
    3740:	3f5b      	subs	r7, #91	; 0x5b
    3742:	7187      	strb	r7, [r0, #6]
			PHY_DataInd(&ind);
    3744:	4b16      	ldr	r3, [pc, #88]	; (37a0 <PHY_TaskHandler+0xb0>)
    3746:	4798      	blx	r3
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3748:	4d12      	ldr	r5, [pc, #72]	; (3794 <PHY_TaskHandler+0xa4>)

/*************************************************************************//**
*****************************************************************************/
static void phyWaitState(uint8_t state)
{
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    374a:	241f      	movs	r4, #31
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    374c:	2001      	movs	r0, #1
    374e:	47a8      	blx	r5

/*************************************************************************//**
*****************************************************************************/
static void phyWaitState(uint8_t state)
{
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    3750:	4020      	ands	r0, r4
    3752:	2816      	cmp	r0, #22
    3754:	d1fa      	bne.n	374c <PHY_TaskHandler+0x5c>
    3756:	e018      	b.n	378a <PHY_TaskHandler+0x9a>
			ind.lqi  = phyRxBuffer[size + 1];
			ind.rssi = rssi + PHY_RSSI_BASE_VAL;
			PHY_DataInd(&ind);

			phyWaitState(TRX_STATUS_RX_AACK_ON);
		} else if (PHY_STATE_TX_WAIT_END == phyState) {
    3758:	2b03      	cmp	r3, #3
    375a:	d116      	bne.n	378a <PHY_TaskHandler+0x9a>
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    375c:	2002      	movs	r0, #2
    375e:	4b0d      	ldr	r3, [pc, #52]	; (3794 <PHY_TaskHandler+0xa4>)
    3760:	4798      	blx	r3
			ind.rssi = rssi + PHY_RSSI_BASE_VAL;
			PHY_DataInd(&ind);

			phyWaitState(TRX_STATUS_RX_AACK_ON);
		} else if (PHY_STATE_TX_WAIT_END == phyState) {
			uint8_t status
    3762:	0944      	lsrs	r4, r0, #5
    3764:	b2e4      	uxtb	r4, r4
				= (phyReadRegister(TRX_STATE_REG) >>
					TRAC_STATUS) & 7;

			if (TRAC_STATUS_SUCCESS == status) {
    3766:	2c00      	cmp	r4, #0
    3768:	d007      	beq.n	377a <PHY_TaskHandler+0x8a>
				status = PHY_STATUS_SUCCESS;
			} else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE ==
    376a:	2c03      	cmp	r4, #3
    376c:	d004      	beq.n	3778 <PHY_TaskHandler+0x88>
					status) {
				status = PHY_STATUS_CHANNEL_ACCESS_FAILURE;
			} else if (TRAC_STATUS_NO_ACK == status) {
				status = PHY_STATUS_NO_ACK;
    376e:	3c05      	subs	r4, #5
    3770:	1e63      	subs	r3, r4, #1
    3772:	419c      	sbcs	r4, r3
    3774:	3402      	adds	r4, #2
    3776:	e000      	b.n	377a <PHY_TaskHandler+0x8a>

			if (TRAC_STATUS_SUCCESS == status) {
				status = PHY_STATUS_SUCCESS;
			} else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE ==
					status) {
				status = PHY_STATUS_CHANNEL_ACCESS_FAILURE;
    3778:	2401      	movs	r4, #1
				status = PHY_STATUS_NO_ACK;
			} else {
				status = PHY_STATUS_ERROR;
			}

			phySetRxState();
    377a:	4b0a      	ldr	r3, [pc, #40]	; (37a4 <PHY_TaskHandler+0xb4>)
    377c:	4798      	blx	r3
			phyState = PHY_STATE_IDLE;
    377e:	2201      	movs	r2, #1
    3780:	4b03      	ldr	r3, [pc, #12]	; (3790 <PHY_TaskHandler+0xa0>)
    3782:	701a      	strb	r2, [r3, #0]

			PHY_DataConf(status);
    3784:	1c20      	adds	r0, r4, #0
    3786:	4b08      	ldr	r3, [pc, #32]	; (37a8 <PHY_TaskHandler+0xb8>)
    3788:	4798      	blx	r3
		}
	}
}
    378a:	b005      	add	sp, #20
    378c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    378e:	46c0      	nop			; (mov r8, r8)
    3790:	20000cf0 	.word	0x20000cf0
    3794:	00003e65 	.word	0x00003e65
    3798:	00004059 	.word	0x00004059
    379c:	20000c70 	.word	0x20000c70
    37a0:	00002a6d 	.word	0x00002a6d
    37a4:	00003529 	.word	0x00003529
    37a8:	0000339d 	.word	0x0000339d

000037ac <SYS_Init>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void SYS_Init(void)
{
    37ac:	b508      	push	{r3, lr}
	SYS_TimerInit();
    37ae:	4b04      	ldr	r3, [pc, #16]	; (37c0 <SYS_Init+0x14>)
    37b0:	4798      	blx	r3
#if SYS_SECURITY_MODE == 0
	sal_init();
    37b2:	4b04      	ldr	r3, [pc, #16]	; (37c4 <SYS_Init+0x18>)
    37b4:	4798      	blx	r3
#endif
	PHY_Init();
    37b6:	4b04      	ldr	r3, [pc, #16]	; (37c8 <SYS_Init+0x1c>)
    37b8:	4798      	blx	r3
	NWK_Init();
    37ba:	4b04      	ldr	r3, [pc, #16]	; (37cc <SYS_Init+0x20>)
    37bc:	4798      	blx	r3
}
    37be:	bd08      	pop	{r3, pc}
    37c0:	0000387d 	.word	0x0000387d
    37c4:	00003b4d 	.word	0x00003b4d
    37c8:	00003555 	.word	0x00003555
    37cc:	00001e39 	.word	0x00001e39

000037d0 <SYS_TaskHandler>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TaskHandler(void)
{
    37d0:	b508      	push	{r3, lr}
	PHY_TaskHandler();
    37d2:	4b03      	ldr	r3, [pc, #12]	; (37e0 <SYS_TaskHandler+0x10>)
    37d4:	4798      	blx	r3
	NWK_TaskHandler();
    37d6:	4b03      	ldr	r3, [pc, #12]	; (37e4 <SYS_TaskHandler+0x14>)
    37d8:	4798      	blx	r3
	SYS_TimerTaskHandler();
    37da:	4b03      	ldr	r3, [pc, #12]	; (37e8 <SYS_TaskHandler+0x18>)
    37dc:	4798      	blx	r3
}
    37de:	bd08      	pop	{r3, pc}
    37e0:	000036f1 	.word	0x000036f1
    37e4:	00001eed 	.word	0x00001eed
    37e8:	00003949 	.word	0x00003949

000037ec <SYS_EncryptReq>:
#endif

/*************************************************************************//**
*****************************************************************************/
void SYS_EncryptReq(uint32_t *text, uint32_t *key)
{
    37ec:	b508      	push	{r3, lr}
#if SYS_SECURITY_MODE == 0
	PHY_EncryptReq((uint8_t *)text, (uint8_t *)key);
    37ee:	4b02      	ldr	r3, [pc, #8]	; (37f8 <SYS_EncryptReq+0xc>)
    37f0:	4798      	blx	r3
	text[2] ^= text[0];
	text[3] ^= text[1];
	xtea(&text[2], key);
#endif

	SYS_EncryptConf();
    37f2:	4b02      	ldr	r3, [pc, #8]	; (37fc <SYS_EncryptReq+0x10>)
    37f4:	4798      	blx	r3
}
    37f6:	bd08      	pop	{r3, pc}
    37f8:	000036c5 	.word	0x000036c5
    37fc:	00002ee1 	.word	0x00002ee1

00003800 <placeTimer>:
}

/*************************************************************************//**
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
    3800:	b530      	push	{r4, r5, lr}
	if (timers) {
    3802:	4b15      	ldr	r3, [pc, #84]	; (3858 <placeTimer+0x58>)
    3804:	681d      	ldr	r5, [r3, #0]
    3806:	2d00      	cmp	r5, #0
    3808:	d01e      	beq.n	3848 <placeTimer+0x48>
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;
    380a:	6882      	ldr	r2, [r0, #8]

		for (SYS_Timer_t *t = timers; t; t = t->next) {
			if (timeout < t->timeout) {
    380c:	6869      	ldr	r1, [r5, #4]
{
	if (timers) {
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;

		for (SYS_Timer_t *t = timers; t; t = t->next) {
    380e:	1c2c      	adds	r4, r5, #0
			if (timeout < t->timeout) {
    3810:	428a      	cmp	r2, r1
    3812:	d20a      	bcs.n	382a <placeTimer+0x2a>
    3814:	e004      	b.n	3820 <placeTimer+0x20>
    3816:	6859      	ldr	r1, [r3, #4]
    3818:	4291      	cmp	r1, r2
    381a:	d803      	bhi.n	3824 <placeTimer+0x24>
{
	if (timers) {
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;

		for (SYS_Timer_t *t = timers; t; t = t->next) {
    381c:	1c1c      	adds	r4, r3, #0
    381e:	e004      	b.n	382a <placeTimer+0x2a>
    3820:	1c2b      	adds	r3, r5, #0
/*************************************************************************//**
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
	if (timers) {
		SYS_Timer_t *prev = NULL;
    3822:	2400      	movs	r4, #0
		uint32_t timeout = timer->interval;

		for (SYS_Timer_t *t = timers; t; t = t->next) {
			if (timeout < t->timeout) {
				t->timeout -= timeout;
    3824:	1a89      	subs	r1, r1, r2
    3826:	6059      	str	r1, [r3, #4]
				break;
    3828:	e003      	b.n	3832 <placeTimer+0x32>
			} else {
				timeout -= t->timeout;
    382a:	1a52      	subs	r2, r2, r1
{
	if (timers) {
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;

		for (SYS_Timer_t *t = timers; t; t = t->next) {
    382c:	6823      	ldr	r3, [r4, #0]
    382e:	2b00      	cmp	r3, #0
    3830:	d1f1      	bne.n	3816 <placeTimer+0x16>
			}

			prev = t;
		}

		timer->timeout = timeout;
    3832:	6042      	str	r2, [r0, #4]

		if (prev) {
    3834:	2c00      	cmp	r4, #0
    3836:	d003      	beq.n	3840 <placeTimer+0x40>
			timer->next = prev->next;
    3838:	6823      	ldr	r3, [r4, #0]
    383a:	6003      	str	r3, [r0, #0]
			prev->next = timer;
    383c:	6020      	str	r0, [r4, #0]
    383e:	e009      	b.n	3854 <placeTimer+0x54>
		} else {
			timer->next = timers;
    3840:	6005      	str	r5, [r0, #0]
			timers = timer;
    3842:	4b05      	ldr	r3, [pc, #20]	; (3858 <placeTimer+0x58>)
    3844:	6018      	str	r0, [r3, #0]
    3846:	e005      	b.n	3854 <placeTimer+0x54>
		}
	} else {
		timer->next = NULL;
    3848:	2300      	movs	r3, #0
    384a:	6003      	str	r3, [r0, #0]
		timer->timeout = timer->interval;
    384c:	6883      	ldr	r3, [r0, #8]
    384e:	6043      	str	r3, [r0, #4]
		timers = timer;
    3850:	4b01      	ldr	r3, [pc, #4]	; (3858 <placeTimer+0x58>)
    3852:	6018      	str	r0, [r3, #0]
	}
}
    3854:	bd30      	pop	{r4, r5, pc}
    3856:	46c0      	nop			; (mov r8, r8)
    3858:	20000cf4 	.word	0x20000cf4

0000385c <SYS_HwExpiry_Cb>:

/*****************************************************************************
*****************************************************************************/
void SYS_HwExpiry_Cb(void)
{
    385c:	b508      	push	{r3, lr}
	SysTimerIrqCount++;
    385e:	4b04      	ldr	r3, [pc, #16]	; (3870 <SYS_HwExpiry_Cb+0x14>)
    3860:	781a      	ldrb	r2, [r3, #0]
    3862:	3201      	adds	r2, #1
    3864:	b2d2      	uxtb	r2, r2
    3866:	701a      	strb	r2, [r3, #0]
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    3868:	4802      	ldr	r0, [pc, #8]	; (3874 <SYS_HwExpiry_Cb+0x18>)
    386a:	4b03      	ldr	r3, [pc, #12]	; (3878 <SYS_HwExpiry_Cb+0x1c>)
    386c:	4798      	blx	r3
}
    386e:	bd08      	pop	{r3, pc}
    3870:	20000e04 	.word	0x20000e04
    3874:	00002710 	.word	0x00002710
    3878:	00004845 	.word	0x00004845

0000387c <SYS_TimerInit>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerInit(void)
{
    387c:	b510      	push	{r4, lr}
	SysTimerIrqCount = 0;
    387e:	2400      	movs	r4, #0
    3880:	4b06      	ldr	r3, [pc, #24]	; (389c <SYS_TimerInit+0x20>)
    3882:	701c      	strb	r4, [r3, #0]
	set_common_tc_expiry_callback(SYS_HwExpiry_Cb);
    3884:	4806      	ldr	r0, [pc, #24]	; (38a0 <SYS_TimerInit+0x24>)
    3886:	4b07      	ldr	r3, [pc, #28]	; (38a4 <SYS_TimerInit+0x28>)
    3888:	4798      	blx	r3
	common_tc_init();
    388a:	4b07      	ldr	r3, [pc, #28]	; (38a8 <SYS_TimerInit+0x2c>)
    388c:	4798      	blx	r3
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    388e:	4807      	ldr	r0, [pc, #28]	; (38ac <SYS_TimerInit+0x30>)
    3890:	4b07      	ldr	r3, [pc, #28]	; (38b0 <SYS_TimerInit+0x34>)
    3892:	4798      	blx	r3
	timers = NULL;
    3894:	4b07      	ldr	r3, [pc, #28]	; (38b4 <SYS_TimerInit+0x38>)
    3896:	601c      	str	r4, [r3, #0]
}
    3898:	bd10      	pop	{r4, pc}
    389a:	46c0      	nop			; (mov r8, r8)
    389c:	20000e04 	.word	0x20000e04
    38a0:	0000385d 	.word	0x0000385d
    38a4:	00004935 	.word	0x00004935
    38a8:	000048b1 	.word	0x000048b1
    38ac:	00002710 	.word	0x00002710
    38b0:	00004845 	.word	0x00004845
    38b4:	20000cf4 	.word	0x20000cf4

000038b8 <SYS_TimerStop>:
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
	SYS_Timer_t *prev = NULL;

	for (SYS_Timer_t *t = timers; t; t = t->next) {
    38b8:	4b10      	ldr	r3, [pc, #64]	; (38fc <SYS_TimerStop+0x44>)
    38ba:	681a      	ldr	r2, [r3, #0]
    38bc:	2a00      	cmp	r2, #0
    38be:	d01b      	beq.n	38f8 <SYS_TimerStop+0x40>
		if (t == timer) {
    38c0:	4282      	cmp	r2, r0
    38c2:	d116      	bne.n	38f2 <SYS_TimerStop+0x3a>
    38c4:	e009      	b.n	38da <SYS_TimerStop+0x22>
    38c6:	4298      	cmp	r0, r3
    38c8:	d001      	beq.n	38ce <SYS_TimerStop+0x16>
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
	SYS_Timer_t *prev = NULL;

	for (SYS_Timer_t *t = timers; t; t = t->next) {
    38ca:	1c1a      	adds	r2, r3, #0
    38cc:	e011      	b.n	38f2 <SYS_TimerStop+0x3a>
		if (t == timer) {
			if (prev) {
    38ce:	2a00      	cmp	r2, #0
    38d0:	d002      	beq.n	38d8 <SYS_TimerStop+0x20>
				prev->next = t->next;
    38d2:	6819      	ldr	r1, [r3, #0]
    38d4:	6011      	str	r1, [r2, #0]
    38d6:	e004      	b.n	38e2 <SYS_TimerStop+0x2a>
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
	SYS_Timer_t *prev = NULL;

	for (SYS_Timer_t *t = timers; t; t = t->next) {
    38d8:	1c1a      	adds	r2, r3, #0
		if (t == timer) {
			if (prev) {
				prev->next = t->next;
			} else {
				timers = t->next;
    38da:	4b08      	ldr	r3, [pc, #32]	; (38fc <SYS_TimerStop+0x44>)
    38dc:	6811      	ldr	r1, [r2, #0]
    38de:	6019      	str	r1, [r3, #0]
    38e0:	1c13      	adds	r3, r2, #0
			}

			if (t->next) {
    38e2:	681b      	ldr	r3, [r3, #0]
    38e4:	2b00      	cmp	r3, #0
    38e6:	d007      	beq.n	38f8 <SYS_TimerStop+0x40>
				t->next->timeout += timer->timeout;
    38e8:	6842      	ldr	r2, [r0, #4]
    38ea:	6859      	ldr	r1, [r3, #4]
    38ec:	188a      	adds	r2, r1, r2
    38ee:	605a      	str	r2, [r3, #4]
    38f0:	e002      	b.n	38f8 <SYS_TimerStop+0x40>
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
	SYS_Timer_t *prev = NULL;

	for (SYS_Timer_t *t = timers; t; t = t->next) {
    38f2:	6813      	ldr	r3, [r2, #0]
    38f4:	2b00      	cmp	r3, #0
    38f6:	d1e6      	bne.n	38c6 <SYS_TimerStop+0xe>
			break;
		}

		prev = t;
	}
}
    38f8:	4770      	bx	lr
    38fa:	46c0      	nop			; (mov r8, r8)
    38fc:	20000cf4 	.word	0x20000cf4

00003900 <SYS_TimerStarted>:

/*************************************************************************//**
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    3900:	4b09      	ldr	r3, [pc, #36]	; (3928 <SYS_TimerStarted+0x28>)
    3902:	681b      	ldr	r3, [r3, #0]
    3904:	2b00      	cmp	r3, #0
    3906:	d009      	beq.n	391c <SYS_TimerStarted+0x1c>
		if (t == timer) {
    3908:	4283      	cmp	r3, r0
    390a:	d102      	bne.n	3912 <SYS_TimerStarted+0x12>
    390c:	e008      	b.n	3920 <SYS_TimerStarted+0x20>
    390e:	4298      	cmp	r0, r3
    3910:	d008      	beq.n	3924 <SYS_TimerStarted+0x24>

/*************************************************************************//**
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    3912:	681b      	ldr	r3, [r3, #0]
    3914:	2b00      	cmp	r3, #0
    3916:	d1fa      	bne.n	390e <SYS_TimerStarted+0xe>
		if (t == timer) {
			return true;
		}
	}
	return false;
    3918:	2000      	movs	r0, #0
    391a:	e004      	b.n	3926 <SYS_TimerStarted+0x26>
    391c:	2000      	movs	r0, #0
    391e:	e002      	b.n	3926 <SYS_TimerStarted+0x26>
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
	for (SYS_Timer_t *t = timers; t; t = t->next) {
		if (t == timer) {
			return true;
    3920:	2001      	movs	r0, #1
    3922:	e000      	b.n	3926 <SYS_TimerStarted+0x26>
    3924:	2001      	movs	r0, #1
		}
	}
	return false;
}
    3926:	4770      	bx	lr
    3928:	20000cf4 	.word	0x20000cf4

0000392c <SYS_TimerStart>:
}

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerStart(SYS_Timer_t *timer)
{
    392c:	b510      	push	{r4, lr}
    392e:	1c04      	adds	r4, r0, #0
	if (!SYS_TimerStarted(timer)) {
    3930:	4b03      	ldr	r3, [pc, #12]	; (3940 <SYS_TimerStart+0x14>)
    3932:	4798      	blx	r3
    3934:	2800      	cmp	r0, #0
    3936:	d102      	bne.n	393e <SYS_TimerStart+0x12>
		placeTimer(timer);
    3938:	1c20      	adds	r0, r4, #0
    393a:	4b02      	ldr	r3, [pc, #8]	; (3944 <SYS_TimerStart+0x18>)
    393c:	4798      	blx	r3
	}
}
    393e:	bd10      	pop	{r4, pc}
    3940:	00003901 	.word	0x00003901
    3944:	00003801 	.word	0x00003801

00003948 <SYS_TimerTaskHandler>:
}

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerTaskHandler(void)
{
    3948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t elapsed;
	uint8_t cnt;
	irqflags_t flags;

	if (0 == SysTimerIrqCount) {
    394a:	4b1a      	ldr	r3, [pc, #104]	; (39b4 <SYS_TimerTaskHandler+0x6c>)
    394c:	781b      	ldrb	r3, [r3, #0]
    394e:	2b00      	cmp	r3, #0
    3950:	d02f      	beq.n	39b2 <SYS_TimerTaskHandler+0x6a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    3952:	f3ef 8010 	mrs	r0, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    3956:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    3958:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    395c:	2100      	movs	r1, #0
    395e:	4b16      	ldr	r3, [pc, #88]	; (39b8 <SYS_TimerTaskHandler+0x70>)
    3960:	7019      	strb	r1, [r3, #0]
		return;
	}

	/* Enter a critical section */
	flags = cpu_irq_save();
	cnt = SysTimerIrqCount;
    3962:	4a14      	ldr	r2, [pc, #80]	; (39b4 <SYS_TimerTaskHandler+0x6c>)
    3964:	7813      	ldrb	r3, [r2, #0]
    3966:	b2db      	uxtb	r3, r3
	SysTimerIrqCount = 0;
    3968:	7011      	strb	r1, [r2, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    396a:	2800      	cmp	r0, #0
    396c:	d105      	bne.n	397a <SYS_TimerTaskHandler+0x32>
		cpu_irq_enable();
    396e:	2101      	movs	r1, #1
    3970:	4a11      	ldr	r2, [pc, #68]	; (39b8 <SYS_TimerTaskHandler+0x70>)
    3972:	7011      	strb	r1, [r2, #0]
    3974:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    3978:	b662      	cpsie	i
	/* Leave the critical section */
	cpu_irq_restore(flags);

	elapsed = cnt * SYS_TIMER_INTERVAL;
    397a:	009d      	lsls	r5, r3, #2
    397c:	18ed      	adds	r5, r5, r3
    397e:	006d      	lsls	r5, r5, #1

	while (timers && (timers->timeout <= elapsed)) {
    3980:	4e0e      	ldr	r6, [pc, #56]	; (39bc <SYS_TimerTaskHandler+0x74>)
		SYS_Timer_t *timer = timers;

		elapsed -= timers->timeout;
		timers = timers->next;
    3982:	1c37      	adds	r7, r6, #0
	/* Leave the critical section */
	cpu_irq_restore(flags);

	elapsed = cnt * SYS_TIMER_INTERVAL;

	while (timers && (timers->timeout <= elapsed)) {
    3984:	e00d      	b.n	39a2 <SYS_TimerTaskHandler+0x5a>
		SYS_Timer_t *timer = timers;

		elapsed -= timers->timeout;
    3986:	1aed      	subs	r5, r5, r3
		timers = timers->next;
    3988:	6823      	ldr	r3, [r4, #0]
    398a:	603b      	str	r3, [r7, #0]
		if (SYS_TIMER_PERIODIC_MODE == timer->mode) {
    398c:	7b23      	ldrb	r3, [r4, #12]
    398e:	2b01      	cmp	r3, #1
    3990:	d102      	bne.n	3998 <SYS_TimerTaskHandler+0x50>
			placeTimer(timer);
    3992:	1c20      	adds	r0, r4, #0
    3994:	4b0a      	ldr	r3, [pc, #40]	; (39c0 <SYS_TimerTaskHandler+0x78>)
    3996:	4798      	blx	r3
		}
		if(timer->handler)
    3998:	6923      	ldr	r3, [r4, #16]
    399a:	2b00      	cmp	r3, #0
    399c:	d001      	beq.n	39a2 <SYS_TimerTaskHandler+0x5a>
		{
			timer->handler(timer);
    399e:	1c20      	adds	r0, r4, #0
    39a0:	4798      	blx	r3
	/* Leave the critical section */
	cpu_irq_restore(flags);

	elapsed = cnt * SYS_TIMER_INTERVAL;

	while (timers && (timers->timeout <= elapsed)) {
    39a2:	6834      	ldr	r4, [r6, #0]
    39a4:	2c00      	cmp	r4, #0
    39a6:	d004      	beq.n	39b2 <SYS_TimerTaskHandler+0x6a>
    39a8:	6863      	ldr	r3, [r4, #4]
    39aa:	429d      	cmp	r5, r3
    39ac:	d2eb      	bcs.n	3986 <SYS_TimerTaskHandler+0x3e>
		}
		
	}

	if (timers) {
		timers->timeout -= elapsed;
    39ae:	1b5d      	subs	r5, r3, r5
    39b0:	6065      	str	r5, [r4, #4]
	}
}
    39b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    39b4:	20000e04 	.word	0x20000e04
    39b8:	20000008 	.word	0x20000008
    39bc:	20000cf4 	.word	0x20000cf4
    39c0:	00003801 	.word	0x00003801

000039c4 <tc_cca_callback>:
}

/*! \brief  hw timer compare callback
 */
static void tc_cca_callback(struct tc_module *const module_instance)
{
    39c4:	b508      	push	{r3, lr}
	tmr_cca_callback();
    39c6:	4b01      	ldr	r3, [pc, #4]	; (39cc <tc_cca_callback+0x8>)
    39c8:	4798      	blx	r3
}
    39ca:	bd08      	pop	{r3, pc}
    39cc:	00004919 	.word	0x00004919

000039d0 <tc_ovf_callback>:
{
	cpu_irq_restore((uint32_t)flags);
}

static void tc_ovf_callback(struct tc_module *const module_instance)
{
    39d0:	b508      	push	{r3, lr}
	tmr_ovf_callback();
    39d2:	4b01      	ldr	r3, [pc, #4]	; (39d8 <tc_ovf_callback+0x8>)
    39d4:	4798      	blx	r3
}
    39d6:	bd08      	pop	{r3, pc}
    39d8:	000048d1 	.word	0x000048d1

000039dc <tmr_read_count>:
#endif

/*! \brief  read the actual timer count from register
 */
uint16_t tmr_read_count(void)
{
    39dc:	b508      	push	{r3, lr}
	return ((uint16_t)tc_get_count_value(&module_inst));
    39de:	4802      	ldr	r0, [pc, #8]	; (39e8 <tmr_read_count+0xc>)
    39e0:	4b02      	ldr	r3, [pc, #8]	; (39ec <tmr_read_count+0x10>)
    39e2:	4798      	blx	r3
    39e4:	b280      	uxth	r0, r0
}
    39e6:	bd08      	pop	{r3, pc}
    39e8:	20000e3c 	.word	0x20000e3c
    39ec:	000016d9 	.word	0x000016d9

000039f0 <tmr_disable_cc_interrupt>:
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(1);
    39f0:	4b03      	ldr	r3, [pc, #12]	; (3a00 <tmr_disable_cc_interrupt+0x10>)
    39f2:	2210      	movs	r2, #16
    39f4:	6819      	ldr	r1, [r3, #0]
    39f6:	730a      	strb	r2, [r1, #12]
		module->enable_callback_mask &= ~TC_INTFLAG_MC(1);
    39f8:	7e59      	ldrb	r1, [r3, #25]
    39fa:	4391      	bics	r1, r2
    39fc:	7659      	strb	r1, [r3, #25]
/*! \brief  to disable compare interrupt
 */
void tmr_disable_cc_interrupt(void)
{
	tc_disable_callback(&module_inst, TC_CALLBACK_CC_CHANNEL0);
}
    39fe:	4770      	bx	lr
    3a00:	20000e3c 	.word	0x20000e3c

00003a04 <tmr_enable_cc_interrupt>:

/*! \brief  to enable compare interrupt
 */
void tmr_enable_cc_interrupt(void)
{
    3a04:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    3a06:	4c0a      	ldr	r4, [pc, #40]	; (3a30 <tmr_enable_cc_interrupt+0x2c>)
    3a08:	6820      	ldr	r0, [r4, #0]
    3a0a:	4b0a      	ldr	r3, [pc, #40]	; (3a34 <tmr_enable_cc_interrupt+0x30>)
    3a0c:	4798      	blx	r3
#else
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
#endif
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    3a0e:	4b0a      	ldr	r3, [pc, #40]	; (3a38 <tmr_enable_cc_interrupt+0x34>)
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    3a10:	5c1b      	ldrb	r3, [r3, r0]
    3a12:	221f      	movs	r2, #31
    3a14:	401a      	ands	r2, r3
    3a16:	2301      	movs	r3, #1
    3a18:	4093      	lsls	r3, r2
    3a1a:	1c1a      	adds	r2, r3, #0
    3a1c:	4b07      	ldr	r3, [pc, #28]	; (3a3c <tmr_enable_cc_interrupt+0x38>)
    3a1e:	601a      	str	r2, [r3, #0]
	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));

	/* Enable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    3a20:	7e62      	ldrb	r2, [r4, #25]
    3a22:	2310      	movs	r3, #16
    3a24:	4313      	orrs	r3, r2
    3a26:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    3a28:	6823      	ldr	r3, [r4, #0]
    3a2a:	2210      	movs	r2, #16
    3a2c:	735a      	strb	r2, [r3, #13]
	tc_enable_callback(&module_inst, TC_CALLBACK_CC_CHANNEL0);
}
    3a2e:	bd10      	pop	{r4, pc}
    3a30:	20000e3c 	.word	0x20000e3c
    3a34:	0000142d 	.word	0x0000142d
    3a38:	00004d10 	.word	0x00004d10
    3a3c:	e000e100 	.word	0xe000e100

00003a40 <tmr_write_cmpreg>:
}

/*! \brief  to load compare value in channel compare register
 */
void tmr_write_cmpreg(uint16_t compare_value)
{
    3a40:	b508      	push	{r3, lr}
    3a42:	1c02      	adds	r2, r0, #0
	tc_set_compare_value(&module_inst, TC_COMPARE_CAPTURE_CHANNEL_0,
    3a44:	4802      	ldr	r0, [pc, #8]	; (3a50 <tmr_write_cmpreg+0x10>)
    3a46:	2100      	movs	r1, #0
    3a48:	4b02      	ldr	r3, [pc, #8]	; (3a54 <tmr_write_cmpreg+0x14>)
    3a4a:	4798      	blx	r3
			(uint32_t)compare_value);
}
    3a4c:	bd08      	pop	{r3, pc}
    3a4e:	46c0      	nop			; (mov r8, r8)
    3a50:	20000e3c 	.word	0x20000e3c
    3a54:	00001709 	.word	0x00001709

00003a58 <tmr_init>:
}

/*! \brief  to initialize hw timer
 */
uint8_t tmr_init(void)
{
    3a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3a5a:	464f      	mov	r7, r9
    3a5c:	4646      	mov	r6, r8
    3a5e:	b4c0      	push	{r6, r7}
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    3a60:	4a2d      	ldr	r2, [pc, #180]	; (3b18 <tmr_init+0xc0>)
    3a62:	2300      	movs	r3, #0
    3a64:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    3a66:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    3a68:	2100      	movs	r1, #0
    3a6a:	8093      	strh	r3, [r2, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    3a6c:	7191      	strb	r1, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    3a6e:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    3a70:	7051      	strb	r1, [r2, #1]
#if (SAML21)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    3a72:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    3a74:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    3a76:	7311      	strb	r1, [r2, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    3a78:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    3a7a:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    3a7c:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    3a7e:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    3a80:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    3a82:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    3a84:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    3a86:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    3a88:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    3a8a:	8593      	strh	r3, [r2, #44]	; 0x2c
		timer_config.clock_prescaler = TC_CLOCK_PRESCALER_DIV2;
		timer_config.run_in_standby = true;
	}

	#endif
	timer_config.counter_16_bit.compare_capture_channel[0] = TIMER_PERIOD;
    3a8c:	2301      	movs	r3, #1
    3a8e:	425b      	negs	r3, r3
    3a90:	8553      	strh	r3, [r2, #42]	; 0x2a
	tc_init(&module_inst, TIMER, &timer_config);
    3a92:	4c22      	ldr	r4, [pc, #136]	; (3b1c <tmr_init+0xc4>)
    3a94:	1c20      	adds	r0, r4, #0
    3a96:	4922      	ldr	r1, [pc, #136]	; (3b20 <tmr_init+0xc8>)
    3a98:	4b22      	ldr	r3, [pc, #136]	; (3b24 <tmr_init+0xcc>)
    3a9a:	4798      	blx	r3
	tc_register_callback(&module_inst, tc_ovf_callback,
    3a9c:	1c20      	adds	r0, r4, #0
    3a9e:	4922      	ldr	r1, [pc, #136]	; (3b28 <tmr_init+0xd0>)
    3aa0:	2200      	movs	r2, #0
    3aa2:	4d22      	ldr	r5, [pc, #136]	; (3b2c <tmr_init+0xd4>)
    3aa4:	47a8      	blx	r5
			TC_CALLBACK_OVERFLOW);
	tc_register_callback(&module_inst, tc_cca_callback,
    3aa6:	1c20      	adds	r0, r4, #0
    3aa8:	4921      	ldr	r1, [pc, #132]	; (3b30 <tmr_init+0xd8>)
    3aaa:	2202      	movs	r2, #2
    3aac:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    3aae:	6820      	ldr	r0, [r4, #0]
    3ab0:	4a20      	ldr	r2, [pc, #128]	; (3b34 <tmr_init+0xdc>)
    3ab2:	4691      	mov	r9, r2
    3ab4:	4790      	blx	r2
#else
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
#endif
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    3ab6:	4b20      	ldr	r3, [pc, #128]	; (3b38 <tmr_init+0xe0>)
    3ab8:	4698      	mov	r8, r3
    3aba:	5c1b      	ldrb	r3, [r3, r0]
    3abc:	271f      	movs	r7, #31
    3abe:	403b      	ands	r3, r7
    3ac0:	2501      	movs	r5, #1
    3ac2:	1c2a      	adds	r2, r5, #0
    3ac4:	409a      	lsls	r2, r3
    3ac6:	4e1d      	ldr	r6, [pc, #116]	; (3b3c <tmr_init+0xe4>)
    3ac8:	6032      	str	r2, [r6, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    3aca:	7e62      	ldrb	r2, [r4, #25]
    3acc:	2301      	movs	r3, #1
    3ace:	4313      	orrs	r3, r2
    3ad0:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    3ad2:	6820      	ldr	r0, [r4, #0]
    3ad4:	7345      	strb	r5, [r0, #13]
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    3ad6:	47c8      	blx	r9
    3ad8:	4642      	mov	r2, r8
    3ada:	5c13      	ldrb	r3, [r2, r0]
    3adc:	401f      	ands	r7, r3
    3ade:	40bd      	lsls	r5, r7
    3ae0:	6035      	str	r5, [r6, #0]

	/* Enable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    3ae2:	7e62      	ldrb	r2, [r4, #25]
    3ae4:	2310      	movs	r3, #16
    3ae6:	4313      	orrs	r3, r2
    3ae8:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    3aea:	6822      	ldr	r2, [r4, #0]
    3aec:	2310      	movs	r3, #16
    3aee:	7353      	strb	r3, [r2, #13]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3af0:	217f      	movs	r1, #127	; 0x7f
    3af2:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    3af4:	438b      	bics	r3, r1
    3af6:	d1fc      	bne.n	3af2 <tmr_init+0x9a>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    3af8:	8811      	ldrh	r1, [r2, #0]
    3afa:	2302      	movs	r3, #2
    3afc:	430b      	orrs	r3, r1
    3afe:	8013      	strh	r3, [r2, #0]
	} else {
		timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
	}

    #else
	timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
    3b00:	2000      	movs	r0, #0
    3b02:	4b0f      	ldr	r3, [pc, #60]	; (3b40 <tmr_init+0xe8>)
    3b04:	4798      	blx	r3
    3b06:	490f      	ldr	r1, [pc, #60]	; (3b44 <tmr_init+0xec>)
    3b08:	4b0f      	ldr	r3, [pc, #60]	; (3b48 <tmr_init+0xf0>)
    3b0a:	4798      	blx	r3
	#endif
	return timer_multiplier;
    3b0c:	b2c0      	uxtb	r0, r0
}
    3b0e:	bc0c      	pop	{r2, r3}
    3b10:	4690      	mov	r8, r2
    3b12:	4699      	mov	r9, r3
    3b14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3b16:	46c0      	nop			; (mov r8, r8)
    3b18:	20000e08 	.word	0x20000e08
    3b1c:	20000e3c 	.word	0x20000e3c
    3b20:	42002c00 	.word	0x42002c00
    3b24:	00001465 	.word	0x00001465
    3b28:	000039d1 	.word	0x000039d1
    3b2c:	0000136d 	.word	0x0000136d
    3b30:	000039c5 	.word	0x000039c5
    3b34:	0000142d 	.word	0x0000142d
    3b38:	00004d10 	.word	0x00004d10
    3b3c:	e000e100 	.word	0xe000e100
    3b40:	00001125 	.word	0x00001125
    3b44:	000f4240 	.word	0x000f4240
    3b48:	00004941 	.word	0x00004941

00003b4c <sal_init>:
 *
 * This functions initializes the SAL.
 */
void sal_init(void)
{
}
    3b4c:	4770      	bx	lr
    3b4e:	46c0      	nop			; (mov r8, r8)

00003b50 <sal_aes_wrrd>:
 * @param[in]  idata  AES block to be en/decrypted
 * @param[out] odata  Result of previous operation
 *                    (odata may be NULL or equal to idata)
 */
void sal_aes_wrrd(uint8_t *idata, uint8_t *odata)
{
    3b50:	b538      	push	{r3, r4, r5, lr}
    3b52:	1c03      	adds	r3, r0, #0
    3b54:	1c0d      	adds	r5, r1, #0
	 * Write data and start the operation.
	 * AES_MODE in aes_buf[0] and aes_buf[AES_BLOCKSIZE+1] as well as
	 * AES_REQUEST in aes_buf[AES_BLOCKSIZE+1]
	 * were set before in sal_aes_setup()
	 */
	memcpy(aes_buf + 1, idata, AES_BLOCKSIZE);
    3b56:	4c14      	ldr	r4, [pc, #80]	; (3ba8 <sal_aes_wrrd+0x58>)
    3b58:	1c60      	adds	r0, r4, #1
    3b5a:	1c19      	adds	r1, r3, #0
    3b5c:	2210      	movs	r2, #16
    3b5e:	4b13      	ldr	r3, [pc, #76]	; (3bac <sal_aes_wrrd+0x5c>)
    3b60:	4798      	blx	r3

	/* trx_aes_wrrd() overwrites aes_buf, the last byte must be saved.
	**/
	save_cmd = aes_buf[AES_BLOCKSIZE + 1];
    3b62:	7c64      	ldrb	r4, [r4, #17]

	if (setup_flag) {
    3b64:	4b12      	ldr	r3, [pc, #72]	; (3bb0 <sal_aes_wrrd+0x60>)
    3b66:	781b      	ldrb	r3, [r3, #0]
    3b68:	2b00      	cmp	r3, #0
    3b6a:	d008      	beq.n	3b7e <sal_aes_wrrd+0x2e>
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    3b6c:	2083      	movs	r0, #131	; 0x83
    3b6e:	490e      	ldr	r1, [pc, #56]	; (3ba8 <sal_aes_wrrd+0x58>)
    3b70:	2212      	movs	r2, #18
    3b72:	4b10      	ldr	r3, [pc, #64]	; (3bb4 <sal_aes_wrrd+0x64>)
    3b74:	4798      	blx	r3
				AES_BLOCKSIZE + 2);

		setup_flag = false;
    3b76:	2200      	movs	r2, #0
    3b78:	4b0d      	ldr	r3, [pc, #52]	; (3bb0 <sal_aes_wrrd+0x60>)
    3b7a:	701a      	strb	r2, [r3, #0]
    3b7c:	e005      	b.n	3b8a <sal_aes_wrrd+0x3a>
	} else {
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_STATE_KEY_0),
    3b7e:	2084      	movs	r0, #132	; 0x84
    3b80:	4909      	ldr	r1, [pc, #36]	; (3ba8 <sal_aes_wrrd+0x58>)
    3b82:	3101      	adds	r1, #1
    3b84:	2211      	movs	r2, #17
    3b86:	4b0b      	ldr	r3, [pc, #44]	; (3bb4 <sal_aes_wrrd+0x64>)
    3b88:	4798      	blx	r3
				aes_buf + 1, AES_BLOCKSIZE + 1);
	}

	/* Restore the result. */
	if (odata != NULL) {
    3b8a:	2d00      	cmp	r5, #0
    3b8c:	d005      	beq.n	3b9a <sal_aes_wrrd+0x4a>
		memcpy(odata, aes_buf + 1, AES_BLOCKSIZE);
    3b8e:	1c28      	adds	r0, r5, #0
    3b90:	4905      	ldr	r1, [pc, #20]	; (3ba8 <sal_aes_wrrd+0x58>)
    3b92:	3101      	adds	r1, #1
    3b94:	2210      	movs	r2, #16
    3b96:	4b05      	ldr	r3, [pc, #20]	; (3bac <sal_aes_wrrd+0x5c>)
    3b98:	4798      	blx	r3
	}

	aes_buf[AES_BLOCKSIZE + 1] = save_cmd;
    3b9a:	4b03      	ldr	r3, [pc, #12]	; (3ba8 <sal_aes_wrrd+0x58>)
    3b9c:	745c      	strb	r4, [r3, #17]

	/* Wait for the operation to finish for 24 us. */
	delay_us(24);
    3b9e:	2018      	movs	r0, #24
    3ba0:	4b05      	ldr	r3, [pc, #20]	; (3bb8 <sal_aes_wrrd+0x68>)
    3ba2:	4798      	blx	r3
}
    3ba4:	bd38      	pop	{r3, r4, r5, pc}
    3ba6:	46c0      	nop			; (mov r8, r8)
    3ba8:	20000d1c 	.word	0x20000d1c
    3bac:	00004a71 	.word	0x00004a71
    3bb0:	20000d30 	.word	0x20000d30
    3bb4:	000045d1 	.word	0x000045d1
    3bb8:	0000014d 	.word	0x0000014d

00003bbc <sal_aes_setup>:
 * @return  False if some parameter was illegal, true else
 */
bool sal_aes_setup(uint8_t *key,
		uint8_t enc_mode,
		uint8_t dir)
{
    3bbc:	b5f0      	push	{r4, r5, r6, r7, lr}
    3bbe:	4647      	mov	r7, r8
    3bc0:	b480      	push	{r7}
    3bc2:	b084      	sub	sp, #16
    3bc4:	1c05      	adds	r5, r0, #0
    3bc6:	1c0f      	adds	r7, r1, #0
    3bc8:	1c14      	adds	r4, r2, #0
	if (key != NULL) {
    3bca:	2800      	cmp	r0, #0
    3bcc:	d017      	beq.n	3bfe <sal_aes_setup+0x42>
		/* Setup key. */
		dec_initialized = false;
    3bce:	2200      	movs	r2, #0
    3bd0:	4b3e      	ldr	r3, [pc, #248]	; (3ccc <sal_aes_setup+0x110>)
    3bd2:	701a      	strb	r2, [r3, #0]

		last_dir = AES_DIR_VOID;
    3bd4:	2202      	movs	r2, #2
    3bd6:	4b3e      	ldr	r3, [pc, #248]	; (3cd0 <sal_aes_setup+0x114>)
    3bd8:	701a      	strb	r2, [r3, #0]

		/* Save key for later use after decryption or sleep. */
		memcpy(enc_key, key, AES_KEYSIZE);
    3bda:	483e      	ldr	r0, [pc, #248]	; (3cd4 <sal_aes_setup+0x118>)
    3bdc:	1c29      	adds	r1, r5, #0
    3bde:	2210      	movs	r2, #16
    3be0:	4b3d      	ldr	r3, [pc, #244]	; (3cd8 <sal_aes_setup+0x11c>)
    3be2:	4698      	mov	r8, r3
    3be4:	4798      	blx	r3

		/* Set subregister AES_MODE (Bits 4:6 in AES_CON) to 1: KEY
		 * SETUP. */
		aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    3be6:	4e3d      	ldr	r6, [pc, #244]	; (3cdc <sal_aes_setup+0x120>)
    3be8:	2310      	movs	r3, #16
    3bea:	7033      	strb	r3, [r6, #0]

		/* Fill in key. */
		memcpy(aes_buf + 1, key, AES_KEYSIZE);
    3bec:	1c70      	adds	r0, r6, #1
    3bee:	1c29      	adds	r1, r5, #0
    3bf0:	2210      	movs	r2, #16
    3bf2:	47c0      	blx	r8

		/* Write to SRAM in one step. */
		trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    3bf4:	2083      	movs	r0, #131	; 0x83
    3bf6:	1c31      	adds	r1, r6, #0
    3bf8:	2211      	movs	r2, #17
    3bfa:	4b39      	ldr	r3, [pc, #228]	; (3ce0 <sal_aes_setup+0x124>)
    3bfc:	4798      	blx	r3
				AES_BLOCKSIZE + 1);
	}

	/* Set encryption direction. */
	switch (dir) {
    3bfe:	2c00      	cmp	r4, #0
    3c00:	d002      	beq.n	3c08 <sal_aes_setup+0x4c>
    3c02:	2c01      	cmp	r4, #1
    3c04:	d012      	beq.n	3c2c <sal_aes_setup+0x70>
    3c06:	e05a      	b.n	3cbe <sal_aes_setup+0x102>
	case AES_DIR_ENCRYPT:
		if (last_dir == AES_DIR_DECRYPT) {
    3c08:	4b31      	ldr	r3, [pc, #196]	; (3cd0 <sal_aes_setup+0x114>)
    3c0a:	781b      	ldrb	r3, [r3, #0]
    3c0c:	2b01      	cmp	r3, #1
    3c0e:	d13d      	bne.n	3c8c <sal_aes_setup+0xd0>
			/*
			 * If the last operation was decryption, the encryption
			 * key must be stored in enc_key, so re-initialize it.
			 */
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    3c10:	4d32      	ldr	r5, [pc, #200]	; (3cdc <sal_aes_setup+0x120>)
    3c12:	2310      	movs	r3, #16
    3c14:	702b      	strb	r3, [r5, #0]

			/* Fill in key. */
			memcpy(aes_buf + 1, enc_key, AES_KEYSIZE);
    3c16:	1c68      	adds	r0, r5, #1
    3c18:	492e      	ldr	r1, [pc, #184]	; (3cd4 <sal_aes_setup+0x118>)
    3c1a:	2210      	movs	r2, #16
    3c1c:	4b2e      	ldr	r3, [pc, #184]	; (3cd8 <sal_aes_setup+0x11c>)
    3c1e:	4798      	blx	r3

			/* Write to SRAM in one step. */
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    3c20:	2083      	movs	r0, #131	; 0x83
    3c22:	1c29      	adds	r1, r5, #0
    3c24:	2211      	movs	r2, #17
    3c26:	4b2e      	ldr	r3, [pc, #184]	; (3ce0 <sal_aes_setup+0x124>)
    3c28:	4798      	blx	r3
    3c2a:	e02f      	b.n	3c8c <sal_aes_setup+0xd0>
		}

		break;

	case AES_DIR_DECRYPT:
		if (last_dir != AES_DIR_DECRYPT) {
    3c2c:	4b28      	ldr	r3, [pc, #160]	; (3cd0 <sal_aes_setup+0x114>)
    3c2e:	781b      	ldrb	r3, [r3, #0]
    3c30:	2b01      	cmp	r3, #1
    3c32:	d02b      	beq.n	3c8c <sal_aes_setup+0xd0>
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    3c34:	2210      	movs	r2, #16
    3c36:	4b29      	ldr	r3, [pc, #164]	; (3cdc <sal_aes_setup+0x120>)
    3c38:	701a      	strb	r2, [r3, #0]

			if (!dec_initialized) {
    3c3a:	4b24      	ldr	r3, [pc, #144]	; (3ccc <sal_aes_setup+0x110>)
    3c3c:	781b      	ldrb	r3, [r3, #0]
    3c3e:	2b00      	cmp	r3, #0
    3c40:	d116      	bne.n	3c70 <sal_aes_setup+0xb4>

				/* Compute decryption key and initialize unit
				 * with it. */

				/* Dummy ECB encryption. */
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_ECB);
    3c42:	4d26      	ldr	r5, [pc, #152]	; (3cdc <sal_aes_setup+0x120>)
    3c44:	702b      	strb	r3, [r5, #0]
				aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(
    3c46:	2380      	movs	r3, #128	; 0x80
    3c48:	746b      	strb	r3, [r5, #17]
						SR_AES_MODE, AES_MODE_ECB) |
						SR_MASK(SR_AES_REQUEST,
						AES_REQUEST);

				setup_flag = true; /* Needed in sal_aes_wrrd().
    3c4a:	2201      	movs	r2, #1
    3c4c:	4b25      	ldr	r3, [pc, #148]	; (3ce4 <sal_aes_setup+0x128>)
    3c4e:	701a      	strb	r2, [r3, #0]
				                   **/
				sal_aes_wrrd(dummy, NULL);
    3c50:	4668      	mov	r0, sp
    3c52:	2100      	movs	r1, #0
    3c54:	4b24      	ldr	r3, [pc, #144]	; (3ce8 <sal_aes_setup+0x12c>)
    3c56:	4798      	blx	r3

				/* Read last round key: */

				/* Set to key mode. */
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    3c58:	2310      	movs	r3, #16
    3c5a:	702b      	strb	r3, [r5, #0]
				trx_sram_write(
    3c5c:	2083      	movs	r0, #131	; 0x83
    3c5e:	1c29      	adds	r1, r5, #0
    3c60:	2201      	movs	r2, #1
    3c62:	4b1f      	ldr	r3, [pc, #124]	; (3ce0 <sal_aes_setup+0x124>)
    3c64:	4798      	blx	r3
						(AES_BASE_ADDR + RG_AES_CTRL),
						aes_buf, 1);

				/* Read the key. */
				trx_sram_read((AES_BASE_ADDR +
    3c66:	2084      	movs	r0, #132	; 0x84
    3c68:	4920      	ldr	r1, [pc, #128]	; (3cec <sal_aes_setup+0x130>)
    3c6a:	2210      	movs	r2, #16
    3c6c:	4b20      	ldr	r3, [pc, #128]	; (3cf0 <sal_aes_setup+0x134>)
    3c6e:	4798      	blx	r3
			 * simply re-initialize the unit;
			 * aes_buf[0] is AES_MODE_KEY
			 */

			/* Fill in key. */
			memcpy(aes_buf + 1, dec_key, AES_KEYSIZE);
    3c70:	4d1a      	ldr	r5, [pc, #104]	; (3cdc <sal_aes_setup+0x120>)
    3c72:	1c68      	adds	r0, r5, #1
    3c74:	491d      	ldr	r1, [pc, #116]	; (3cec <sal_aes_setup+0x130>)
    3c76:	2210      	movs	r2, #16
    3c78:	4b17      	ldr	r3, [pc, #92]	; (3cd8 <sal_aes_setup+0x11c>)
    3c7a:	4798      	blx	r3

			/* Write to SRAM in one step. */
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    3c7c:	2083      	movs	r0, #131	; 0x83
    3c7e:	1c29      	adds	r1, r5, #0
    3c80:	2211      	movs	r2, #17
    3c82:	4b17      	ldr	r3, [pc, #92]	; (3ce0 <sal_aes_setup+0x124>)
    3c84:	4798      	blx	r3
					aes_buf, AES_BLOCKSIZE + 1);

			dec_initialized = true;
    3c86:	4b11      	ldr	r3, [pc, #68]	; (3ccc <sal_aes_setup+0x110>)
    3c88:	2201      	movs	r2, #1
    3c8a:	701a      	strb	r2, [r3, #0]

	default:
		return false;
	}

	last_dir = dir;
    3c8c:	4b10      	ldr	r3, [pc, #64]	; (3cd0 <sal_aes_setup+0x114>)
    3c8e:	701c      	strb	r4, [r3, #0]

	/* Set encryption mode. */
	switch (enc_mode) {
    3c90:	2f00      	cmp	r7, #0
    3c92:	d002      	beq.n	3c9a <sal_aes_setup+0xde>
				SR_MASK(SR_AES_REQUEST, AES_REQUEST);
	}
	break;

	default:
		return (false);
    3c94:	2000      	movs	r0, #0
	}

	last_dir = dir;

	/* Set encryption mode. */
	switch (enc_mode) {
    3c96:	2f02      	cmp	r7, #2
    3c98:	d113      	bne.n	3cc2 <sal_aes_setup+0x106>
	case AES_MODE_ECB:
	case AES_MODE_CBC:
	{
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
				SR_MASK(SR_AES_DIR, dir);
    3c9a:	00e4      	lsls	r4, r4, #3
	/* Set encryption mode. */
	switch (enc_mode) {
	case AES_MODE_ECB:
	case AES_MODE_CBC:
	{
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
    3c9c:	2308      	movs	r3, #8
    3c9e:	401c      	ands	r4, r3
    3ca0:	013f      	lsls	r7, r7, #4
    3ca2:	2370      	movs	r3, #112	; 0x70
    3ca4:	401f      	ands	r7, r3
    3ca6:	433c      	orrs	r4, r7
    3ca8:	4b0c      	ldr	r3, [pc, #48]	; (3cdc <sal_aes_setup+0x120>)
    3caa:	701c      	strb	r4, [r3, #0]
				SR_MASK(SR_AES_DIR, dir);
		aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(SR_AES_MODE, enc_mode) |
    3cac:	2780      	movs	r7, #128	; 0x80
    3cae:	427f      	negs	r7, r7
    3cb0:	433c      	orrs	r4, r7
    3cb2:	745c      	strb	r4, [r3, #17]

	default:
		return (false);
	}

	setup_flag = true;
    3cb4:	2201      	movs	r2, #1
    3cb6:	4b0b      	ldr	r3, [pc, #44]	; (3ce4 <sal_aes_setup+0x128>)
    3cb8:	701a      	strb	r2, [r3, #0]

	return (true);
    3cba:	2001      	movs	r0, #1
    3cbc:	e001      	b.n	3cc2 <sal_aes_setup+0x106>
		}

		break;

	default:
		return false;
    3cbe:	2000      	movs	r0, #0
    3cc0:	e7ff      	b.n	3cc2 <sal_aes_setup+0x106>
	}

	setup_flag = true;

	return (true);
}
    3cc2:	b004      	add	sp, #16
    3cc4:	bc04      	pop	{r2}
    3cc6:	4690      	mov	r8, r2
    3cc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3cca:	46c0      	nop			; (mov r8, r8)
    3ccc:	20000cf8 	.word	0x20000cf8
    3cd0:	20000010 	.word	0x20000010
    3cd4:	20000d0c 	.word	0x20000d0c
    3cd8:	00004a71 	.word	0x00004a71
    3cdc:	20000d1c 	.word	0x20000d1c
    3ce0:	000042bd 	.word	0x000042bd
    3ce4:	20000d30 	.word	0x20000d30
    3ce8:	00003b51 	.word	0x00003b51
    3cec:	20000cfc 	.word	0x20000cfc
    3cf0:	00004435 	.word	0x00004435

00003cf4 <sal_aes_read>:
 * of a series of sal_aes_wrrd() calls.
 *
 * @param[out] data     - result of previous operation
 */
void sal_aes_read(uint8_t *data)
{
    3cf4:	b508      	push	{r3, lr}
    3cf6:	1c01      	adds	r1, r0, #0
	trx_sram_read((AES_BASE_ADDR + RG_AES_STATE_KEY_0), data,
    3cf8:	2084      	movs	r0, #132	; 0x84
    3cfa:	2210      	movs	r2, #16
    3cfc:	4b01      	ldr	r3, [pc, #4]	; (3d04 <sal_aes_read+0x10>)
    3cfe:	4798      	blx	r3
			AES_BLOCKSIZE);
}
    3d00:	bd08      	pop	{r3, pc}
    3d02:	46c0      	nop			; (mov r8, r8)
    3d04:	00004435 	.word	0x00004435

00003d08 <AT86RFX_ISR>:
void AT86RFX_ISR(void)
#else
AT86RFX_ISR()
#endif

{
    3d08:	b508      	push	{r3, lr}
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    3d0a:	2201      	movs	r2, #1
    3d0c:	4b03      	ldr	r3, [pc, #12]	; (3d1c <AT86RFX_ISR+0x14>)
    3d0e:	611a      	str	r2, [r3, #16]
	/*Clearing the RF interrupt*/
	trx_irq_flag_clr();

	/*Calling the interrupt routines*/
	if (irq_hdl_trx) {
    3d10:	4b03      	ldr	r3, [pc, #12]	; (3d20 <AT86RFX_ISR+0x18>)
    3d12:	681b      	ldr	r3, [r3, #0]
    3d14:	2b00      	cmp	r3, #0
    3d16:	d000      	beq.n	3d1a <AT86RFX_ISR+0x12>
		irq_hdl_trx();
    3d18:	4798      	blx	r3
	}
}
    3d1a:	bd08      	pop	{r3, pc}
    3d1c:	40001800 	.word	0x40001800
    3d20:	20000d34 	.word	0x20000d34

00003d24 <trx_spi_init>:

void trx_spi_init(void)
{
    3d24:	b530      	push	{r4, r5, lr}
    3d26:	b085      	sub	sp, #20
		struct spi_slave_inst_config *const config)
{
	Assert(config);

	config->ss_pin          = 10;
	config->address_enabled = false;
    3d28:	4a32      	ldr	r2, [pc, #200]	; (3df4 <trx_spi_init+0xd0>)
    3d2a:	2300      	movs	r3, #0
    3d2c:	7053      	strb	r3, [r2, #1]
	config->address         = 0;
    3d2e:	7093      	strb	r3, [r2, #2]
	/* Initialize SPI in master mode to access the transceiver */
#if SAMD || SAMR21
	spi_slave_inst_get_config_defaults(&slave_dev_config);
	slave_dev_config.ss_pin = AT86RFX_SPI_CS;
    3d30:	213f      	movs	r1, #63	; 0x3f
    3d32:	7011      	strb	r1, [r2, #0]
		struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    3d34:	4c30      	ldr	r4, [pc, #192]	; (3df8 <trx_spi_init+0xd4>)
    3d36:	7021      	strb	r1, [r4, #0]
	slave->address_enabled = config->address_enabled;
    3d38:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    3d3a:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    3d3c:	2201      	movs	r2, #1
    3d3e:	4668      	mov	r0, sp
    3d40:	7042      	strb	r2, [r0, #1]
	config->powersave  = false;
    3d42:	7083      	strb	r3, [r0, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    3d44:	7002      	strb	r2, [r0, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    3d46:	203f      	movs	r0, #63	; 0x3f
    3d48:	4669      	mov	r1, sp
    3d4a:	4b2c      	ldr	r3, [pc, #176]	; (3dfc <trx_spi_init+0xd8>)
    3d4c:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    3d4e:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3d50:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    3d52:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3d54:	2900      	cmp	r1, #0
    3d56:	d103      	bne.n	3d60 <trx_spi_init+0x3c>
		return &(ports[port_index]->Group[group_index]);
    3d58:	095a      	lsrs	r2, r3, #5
    3d5a:	01d2      	lsls	r2, r2, #7
    3d5c:	4928      	ldr	r1, [pc, #160]	; (3e00 <trx_spi_init+0xdc>)
    3d5e:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3d60:	211f      	movs	r1, #31
    3d62:	400b      	ands	r3, r1
    3d64:	2101      	movs	r1, #1
    3d66:	1c08      	adds	r0, r1, #0
    3d68:	4098      	lsls	r0, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    3d6a:	6190      	str	r0, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    3d6c:	4a25      	ldr	r2, [pc, #148]	; (3e04 <trx_spi_init+0xe0>)
    3d6e:	7011      	strb	r1, [r2, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    3d70:	2300      	movs	r3, #0
    3d72:	6053      	str	r3, [r2, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    3d74:	6093      	str	r3, [r2, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    3d76:	7413      	strb	r3, [r2, #16]
	config->run_in_standby   = false;
    3d78:	7453      	strb	r3, [r2, #17]
	config->receiver_enable  = true;
    3d7a:	7491      	strb	r1, [r2, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    3d7c:	74d1      	strb	r1, [r2, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    3d7e:	7513      	strb	r3, [r2, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    3d80:	2124      	movs	r1, #36	; 0x24
    3d82:	5453      	strb	r3, [r2, r1]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    3d84:	61d3      	str	r3, [r2, #28]
    3d86:	6213      	str	r3, [r2, #32]
	spi_attach_slave(&slave, &slave_dev_config);
	spi_get_config_defaults(&config);
	config.mux_setting = AT86RFX_SPI_SERCOM_MUX_SETTING;
    3d88:	2380      	movs	r3, #128	; 0x80
    3d8a:	025b      	lsls	r3, r3, #9
    3d8c:	60d3      	str	r3, [r2, #12]
	config.mode_specific.master.baudrate = AT86RFX_SPI_BAUDRATE;
    3d8e:	4b1e      	ldr	r3, [pc, #120]	; (3e08 <trx_spi_init+0xe4>)
    3d90:	6193      	str	r3, [r2, #24]
	config.pinmux_pad0 = AT86RFX_SPI_SERCOM_PINMUX_PAD0;
    3d92:	4b1e      	ldr	r3, [pc, #120]	; (3e0c <trx_spi_init+0xe8>)
    3d94:	6293      	str	r3, [r2, #40]	; 0x28
	config.pinmux_pad1 = AT86RFX_SPI_SERCOM_PINMUX_PAD1;
    3d96:	2301      	movs	r3, #1
    3d98:	425b      	negs	r3, r3
    3d9a:	62d3      	str	r3, [r2, #44]	; 0x2c
	config.pinmux_pad2 = AT86RFX_SPI_SERCOM_PINMUX_PAD2;
    3d9c:	4b1c      	ldr	r3, [pc, #112]	; (3e10 <trx_spi_init+0xec>)
    3d9e:	6313      	str	r3, [r2, #48]	; 0x30
	config.pinmux_pad3 = AT86RFX_SPI_SERCOM_PINMUX_PAD3;
    3da0:	4b1c      	ldr	r3, [pc, #112]	; (3e14 <trx_spi_init+0xf0>)
    3da2:	6353      	str	r3, [r2, #52]	; 0x34
	spi_init(&master, AT86RFX_SPI, &config);
    3da4:	4c1c      	ldr	r4, [pc, #112]	; (3e18 <trx_spi_init+0xf4>)
    3da6:	1c20      	adds	r0, r4, #0
    3da8:	491c      	ldr	r1, [pc, #112]	; (3e1c <trx_spi_init+0xf8>)
    3daa:	4b1d      	ldr	r3, [pc, #116]	; (3e20 <trx_spi_init+0xfc>)
    3dac:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3dae:	6822      	ldr	r2, [r4, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    3db0:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
    3db2:	2b00      	cmp	r3, #0
    3db4:	d1fc      	bne.n	3db0 <trx_spi_init+0x8c>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    3db6:	6813      	ldr	r3, [r2, #0]
    3db8:	2502      	movs	r5, #2
    3dba:	432b      	orrs	r3, r5
    3dbc:	6013      	str	r3, [r2, #0]
	spi_enable(&master);
	   
	struct extint_chan_conf eint_chan_conf; 
	extint_chan_get_config_defaults(&eint_chan_conf); 
    3dbe:	ac01      	add	r4, sp, #4
    3dc0:	1c20      	adds	r0, r4, #0
    3dc2:	4b18      	ldr	r3, [pc, #96]	; (3e24 <trx_spi_init+0x100>)
    3dc4:	4798      	blx	r3
	eint_chan_conf.gpio_pin = AT86RFX_IRQ_PIN; 
    3dc6:	2320      	movs	r3, #32
    3dc8:	9301      	str	r3, [sp, #4]
	eint_chan_conf.gpio_pin_mux = AT86RFX_IRQ_PINMUX; 
    3dca:	2380      	movs	r3, #128	; 0x80
    3dcc:	039b      	lsls	r3, r3, #14
    3dce:	6063      	str	r3, [r4, #4]
	eint_chan_conf.gpio_pin_pull      = EXTINT_PULL_DOWN; 
    3dd0:	7225      	strb	r5, [r4, #8]
	eint_chan_conf.wake_if_sleeping    = true; 
    3dd2:	2301      	movs	r3, #1
    3dd4:	7263      	strb	r3, [r4, #9]
	eint_chan_conf.filter_input_signal = false; 
    3dd6:	2200      	movs	r2, #0
    3dd8:	72a2      	strb	r2, [r4, #10]
	eint_chan_conf.detection_criteria  = EXTINT_DETECT_RISING; 
    3dda:	72e3      	strb	r3, [r4, #11]
	extint_chan_set_config(AT86RFX_IRQ_CHAN, &eint_chan_conf); 
    3ddc:	2000      	movs	r0, #0
    3dde:	1c21      	adds	r1, r4, #0
    3de0:	4b11      	ldr	r3, [pc, #68]	; (3e28 <trx_spi_init+0x104>)
    3de2:	4798      	blx	r3
	extint_register_callback(AT86RFX_ISR, AT86RFX_IRQ_CHAN, EXTINT_CALLBACK_TYPE_DETECT);
    3de4:	4811      	ldr	r0, [pc, #68]	; (3e2c <trx_spi_init+0x108>)
    3de6:	2100      	movs	r1, #0
    3de8:	2200      	movs	r2, #0
    3dea:	4b11      	ldr	r3, [pc, #68]	; (3e30 <trx_spi_init+0x10c>)
    3dec:	4798      	blx	r3
	spi_master_setup_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE, SPI_MODE_0,
			AT86RFX_SPI_BAUDRATE, 0);
	spi_enable(AT86RFX_SPI);
	AT86RFX_INTC_INIT();
#endif
}
    3dee:	b005      	add	sp, #20
    3df0:	bd30      	pop	{r4, r5, pc}
    3df2:	46c0      	nop			; (mov r8, r8)
    3df4:	20000e5c 	.word	0x20000e5c
    3df8:	20000e60 	.word	0x20000e60
    3dfc:	000004a9 	.word	0x000004a9
    3e00:	41004400 	.word	0x41004400
    3e04:	20000e64 	.word	0x20000e64
    3e08:	004c4b40 	.word	0x004c4b40
    3e0c:	00530005 	.word	0x00530005
    3e10:	003e0005 	.word	0x003e0005
    3e14:	00520005 	.word	0x00520005
    3e18:	20000e9c 	.word	0x20000e9c
    3e1c:	42001800 	.word	0x42001800
    3e20:	00000799 	.word	0x00000799
    3e24:	0000041d 	.word	0x0000041d
    3e28:	00000431 	.word	0x00000431
    3e2c:	00003d09 	.word	0x00003d09
    3e30:	000002b9 	.word	0x000002b9

00003e34 <PhyReset>:

void PhyReset(void)
{
    3e34:	b570      	push	{r4, r5, r6, lr}
    3e36:	4b09      	ldr	r3, [pc, #36]	; (3e5c <PhyReset+0x28>)
    3e38:	1c1c      	adds	r4, r3, #0
    3e3a:	3480      	adds	r4, #128	; 0x80
    3e3c:	2580      	movs	r5, #128	; 0x80
    3e3e:	022d      	lsls	r5, r5, #8
    3e40:	61a5      	str	r5, [r4, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
    3e42:	2280      	movs	r2, #128	; 0x80
    3e44:	0352      	lsls	r2, r2, #13
    3e46:	615a      	str	r2, [r3, #20]
	/* Ensure control lines have correct levels. */
	RST_HIGH();
	SLP_TR_LOW();

	/* Wait typical time of timer TR1. */
	delay_us(330);
    3e48:	20a5      	movs	r0, #165	; 0xa5
    3e4a:	0040      	lsls	r0, r0, #1
    3e4c:	4e04      	ldr	r6, [pc, #16]	; (3e60 <PhyReset+0x2c>)
    3e4e:	47b0      	blx	r6
    3e50:	6165      	str	r5, [r4, #20]

	RST_LOW();
	delay_us(10);
    3e52:	200a      	movs	r0, #10
    3e54:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    3e56:	61a5      	str	r5, [r4, #24]
	RST_HIGH();
}
    3e58:	bd70      	pop	{r4, r5, r6, pc}
    3e5a:	46c0      	nop			; (mov r8, r8)
    3e5c:	41004400 	.word	0x41004400
    3e60:	0000014d 	.word	0x0000014d

00003e64 <trx_reg_read>:

uint8_t trx_reg_read(uint8_t addr)
{
    3e64:	b570      	push	{r4, r5, r6, lr}
    3e66:	1c06      	adds	r6, r0, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    3e68:	f3ef 8410 	mrs	r4, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    3e6c:	4263      	negs	r3, r4
    3e6e:	415c      	adcs	r4, r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    3e70:	b672      	cpsid	i
    3e72:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    3e76:	2200      	movs	r2, #0
    3e78:	4b33      	ldr	r3, [pc, #204]	; (3f48 <trx_reg_read+0xe4>)
    3e7a:	701a      	strb	r2, [r3, #0]
	/* Prepare the command byte */
	addr |= READ_ACCESS_COMMAND;

#if SAMD || SAMR21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    3e7c:	4d33      	ldr	r5, [pc, #204]	; (3f4c <trx_reg_read+0xe8>)
    3e7e:	1c28      	adds	r0, r5, #0
    3e80:	4933      	ldr	r1, [pc, #204]	; (3f50 <trx_reg_read+0xec>)
    3e82:	2201      	movs	r2, #1
    3e84:	4b33      	ldr	r3, [pc, #204]	; (3f54 <trx_reg_read+0xf0>)
    3e86:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3e88:	682b      	ldr	r3, [r5, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3e8a:	2101      	movs	r1, #1
    3e8c:	7e1a      	ldrb	r2, [r3, #24]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    3e8e:	420a      	tst	r2, r1
    3e90:	d0fc      	beq.n	3e8c <trx_reg_read+0x28>
    3e92:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    3e94:	07d1      	lsls	r1, r2, #31
    3e96:	d502      	bpl.n	3e9e <trx_reg_read+0x3a>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3e98:	2280      	movs	r2, #128	; 0x80
    3e9a:	4316      	orrs	r6, r2
    3e9c:	629e      	str	r6, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3e9e:	2102      	movs	r1, #2
    3ea0:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    3ea2:	420a      	tst	r2, r1
    3ea4:	d0fc      	beq.n	3ea0 <trx_reg_read+0x3c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3ea6:	2104      	movs	r1, #4
    3ea8:	7e1a      	ldrb	r2, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    3eaa:	420a      	tst	r2, r1
    3eac:	d0fc      	beq.n	3ea8 <trx_reg_read+0x44>
    3eae:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    3eb0:	0751      	lsls	r1, r2, #29
    3eb2:	d514      	bpl.n	3ede <trx_reg_read+0x7a>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3eb4:	8b5a      	ldrh	r2, [r3, #26]
    3eb6:	0751      	lsls	r1, r2, #29
    3eb8:	d503      	bpl.n	3ec2 <trx_reg_read+0x5e>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    3eba:	8b59      	ldrh	r1, [r3, #26]
    3ebc:	2204      	movs	r2, #4
    3ebe:	430a      	orrs	r2, r1
    3ec0:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3ec2:	4a22      	ldr	r2, [pc, #136]	; (3f4c <trx_reg_read+0xe8>)
    3ec4:	7992      	ldrb	r2, [r2, #6]
    3ec6:	2a01      	cmp	r2, #1
    3ec8:	d105      	bne.n	3ed6 <trx_reg_read+0x72>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3eca:	6a99      	ldr	r1, [r3, #40]	; 0x28
    3ecc:	05c9      	lsls	r1, r1, #23
    3ece:	0dc9      	lsrs	r1, r1, #23
    3ed0:	4a21      	ldr	r2, [pc, #132]	; (3f58 <trx_reg_read+0xf4>)
    3ed2:	8011      	strh	r1, [r2, #0]
    3ed4:	e003      	b.n	3ede <trx_reg_read+0x7a>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3ed6:	6a99      	ldr	r1, [r3, #40]	; 0x28
    3ed8:	b2c9      	uxtb	r1, r1
    3eda:	4a1f      	ldr	r2, [pc, #124]	; (3f58 <trx_reg_read+0xf4>)
    3edc:	8011      	strh	r1, [r2, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3ede:	2101      	movs	r1, #1
    3ee0:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_read(&master, &dummy_read);

	while (!spi_is_ready_to_write(&master)) {
    3ee2:	420a      	tst	r2, r1
    3ee4:	d0fc      	beq.n	3ee0 <trx_reg_read+0x7c>
    3ee6:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    3ee8:	07d1      	lsls	r1, r2, #31
    3eea:	d501      	bpl.n	3ef0 <trx_reg_read+0x8c>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3eec:	2200      	movs	r2, #0
    3eee:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3ef0:	2102      	movs	r1, #2
    3ef2:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    3ef4:	420a      	tst	r2, r1
    3ef6:	d0fc      	beq.n	3ef2 <trx_reg_read+0x8e>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3ef8:	2104      	movs	r1, #4
    3efa:	7e1a      	ldrb	r2, [r3, #24]
	}
	while (!spi_is_ready_to_read(&master)) {
    3efc:	420a      	tst	r2, r1
    3efe:	d0fc      	beq.n	3efa <trx_reg_read+0x96>
    3f00:	7e1a      	ldrb	r2, [r3, #24]
}

uint8_t trx_reg_read(uint8_t addr)
{
#if SAMD || SAMR21
	uint16_t register_value = 0;
    3f02:	2500      	movs	r5, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    3f04:	0751      	lsls	r1, r2, #29
    3f06:	d510      	bpl.n	3f2a <trx_reg_read+0xc6>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3f08:	8b5a      	ldrh	r2, [r3, #26]
    3f0a:	0751      	lsls	r1, r2, #29
    3f0c:	d503      	bpl.n	3f16 <trx_reg_read+0xb2>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    3f0e:	8b59      	ldrh	r1, [r3, #26]
    3f10:	2204      	movs	r2, #4
    3f12:	430a      	orrs	r2, r1
    3f14:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3f16:	4a0d      	ldr	r2, [pc, #52]	; (3f4c <trx_reg_read+0xe8>)
    3f18:	7992      	ldrb	r2, [r2, #6]
    3f1a:	2a01      	cmp	r2, #1
    3f1c:	d103      	bne.n	3f26 <trx_reg_read+0xc2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3f1e:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    3f20:	05ed      	lsls	r5, r5, #23
    3f22:	0ded      	lsrs	r5, r5, #23
    3f24:	e001      	b.n	3f2a <trx_reg_read+0xc6>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3f26:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    3f28:	b2ed      	uxtb	r5, r5
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &register_value);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    3f2a:	4808      	ldr	r0, [pc, #32]	; (3f4c <trx_reg_read+0xe8>)
    3f2c:	4908      	ldr	r1, [pc, #32]	; (3f50 <trx_reg_read+0xec>)
    3f2e:	2200      	movs	r2, #0
    3f30:	4b08      	ldr	r3, [pc, #32]	; (3f54 <trx_reg_read+0xf0>)
    3f32:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    3f34:	2c00      	cmp	r4, #0
    3f36:	d005      	beq.n	3f44 <trx_reg_read+0xe0>
		cpu_irq_enable();
    3f38:	2201      	movs	r2, #1
    3f3a:	4b03      	ldr	r3, [pc, #12]	; (3f48 <trx_reg_read+0xe4>)
    3f3c:	701a      	strb	r2, [r3, #0]
    3f3e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    3f42:	b662      	cpsie	i
#endif
	/*Restoring the interrupt status which was stored & enabling the global
	 *interrupt */
	LEAVE_TRX_CRITICAL_REGION();

	return register_value;
    3f44:	b2e8      	uxtb	r0, r5
}
    3f46:	bd70      	pop	{r4, r5, r6, pc}
    3f48:	20000008 	.word	0x20000008
    3f4c:	20000e9c 	.word	0x20000e9c
    3f50:	20000e60 	.word	0x20000e60
    3f54:	00000a49 	.word	0x00000a49
    3f58:	20000e58 	.word	0x20000e58

00003f5c <trx_reg_write>:

void trx_reg_write(uint8_t addr, uint8_t data)
{
    3f5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3f5e:	1c07      	adds	r7, r0, #0
    3f60:	1c0d      	adds	r5, r1, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    3f62:	f3ef 8410 	mrs	r4, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    3f66:	4263      	negs	r3, r4
    3f68:	415c      	adcs	r4, r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    3f6a:	b672      	cpsid	i
    3f6c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    3f70:	2200      	movs	r2, #0
    3f72:	4b34      	ldr	r3, [pc, #208]	; (4044 <trx_reg_write+0xe8>)
    3f74:	701a      	strb	r2, [r3, #0]
	/* Prepare the command byte */
	addr |= WRITE_ACCESS_COMMAND;

#if SAMD || SAMR21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    3f76:	4e34      	ldr	r6, [pc, #208]	; (4048 <trx_reg_write+0xec>)
    3f78:	1c30      	adds	r0, r6, #0
    3f7a:	4934      	ldr	r1, [pc, #208]	; (404c <trx_reg_write+0xf0>)
    3f7c:	2201      	movs	r2, #1
    3f7e:	4b34      	ldr	r3, [pc, #208]	; (4050 <trx_reg_write+0xf4>)
    3f80:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3f82:	6833      	ldr	r3, [r6, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3f84:	2101      	movs	r1, #1
    3f86:	7e1a      	ldrb	r2, [r3, #24]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    3f88:	420a      	tst	r2, r1
    3f8a:	d0fc      	beq.n	3f86 <trx_reg_write+0x2a>
    3f8c:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    3f8e:	07d1      	lsls	r1, r2, #31
    3f90:	d502      	bpl.n	3f98 <trx_reg_write+0x3c>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3f92:	22c0      	movs	r2, #192	; 0xc0
    3f94:	4317      	orrs	r7, r2
    3f96:	629f      	str	r7, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3f98:	2102      	movs	r1, #2
    3f9a:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    3f9c:	420a      	tst	r2, r1
    3f9e:	d0fc      	beq.n	3f9a <trx_reg_write+0x3e>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3fa0:	2104      	movs	r1, #4
    3fa2:	7e1a      	ldrb	r2, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    3fa4:	420a      	tst	r2, r1
    3fa6:	d0fc      	beq.n	3fa2 <trx_reg_write+0x46>
    3fa8:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    3faa:	0751      	lsls	r1, r2, #29
    3fac:	d514      	bpl.n	3fd8 <trx_reg_write+0x7c>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3fae:	8b5a      	ldrh	r2, [r3, #26]
    3fb0:	0751      	lsls	r1, r2, #29
    3fb2:	d503      	bpl.n	3fbc <trx_reg_write+0x60>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    3fb4:	8b59      	ldrh	r1, [r3, #26]
    3fb6:	2204      	movs	r2, #4
    3fb8:	430a      	orrs	r2, r1
    3fba:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3fbc:	4a22      	ldr	r2, [pc, #136]	; (4048 <trx_reg_write+0xec>)
    3fbe:	7992      	ldrb	r2, [r2, #6]
    3fc0:	2a01      	cmp	r2, #1
    3fc2:	d105      	bne.n	3fd0 <trx_reg_write+0x74>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3fc4:	6a99      	ldr	r1, [r3, #40]	; 0x28
    3fc6:	05c9      	lsls	r1, r1, #23
    3fc8:	0dc9      	lsrs	r1, r1, #23
    3fca:	4a22      	ldr	r2, [pc, #136]	; (4054 <trx_reg_write+0xf8>)
    3fcc:	8011      	strh	r1, [r2, #0]
    3fce:	e003      	b.n	3fd8 <trx_reg_write+0x7c>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3fd0:	6a99      	ldr	r1, [r3, #40]	; 0x28
    3fd2:	b2c9      	uxtb	r1, r1
    3fd4:	4a1f      	ldr	r2, [pc, #124]	; (4054 <trx_reg_write+0xf8>)
    3fd6:	8011      	strh	r1, [r2, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3fd8:	2001      	movs	r0, #1
    3fda:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_read(&master, &dummy_read);

	/* Write the byte in the transceiver data register */
	while (!spi_is_ready_to_write(&master)) {
    3fdc:	4202      	tst	r2, r0
    3fde:	d0fc      	beq.n	3fda <trx_reg_write+0x7e>
    3fe0:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    3fe2:	07d1      	lsls	r1, r2, #31
    3fe4:	d500      	bpl.n	3fe8 <trx_reg_write+0x8c>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3fe6:	629d      	str	r5, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3fe8:	2102      	movs	r1, #2
    3fea:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_write(&master, data);
	while (!spi_is_write_complete(&master)) {
    3fec:	420a      	tst	r2, r1
    3fee:	d0fc      	beq.n	3fea <trx_reg_write+0x8e>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3ff0:	2104      	movs	r1, #4
    3ff2:	7e1a      	ldrb	r2, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    3ff4:	420a      	tst	r2, r1
    3ff6:	d0fc      	beq.n	3ff2 <trx_reg_write+0x96>
    3ff8:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    3ffa:	0751      	lsls	r1, r2, #29
    3ffc:	d514      	bpl.n	4028 <trx_reg_write+0xcc>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3ffe:	8b5a      	ldrh	r2, [r3, #26]
    4000:	0751      	lsls	r1, r2, #29
    4002:	d503      	bpl.n	400c <trx_reg_write+0xb0>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    4004:	8b59      	ldrh	r1, [r3, #26]
    4006:	2204      	movs	r2, #4
    4008:	430a      	orrs	r2, r1
    400a:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    400c:	4a0e      	ldr	r2, [pc, #56]	; (4048 <trx_reg_write+0xec>)
    400e:	7992      	ldrb	r2, [r2, #6]
    4010:	2a01      	cmp	r2, #1
    4012:	d105      	bne.n	4020 <trx_reg_write+0xc4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4014:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4016:	05d2      	lsls	r2, r2, #23
    4018:	0dd2      	lsrs	r2, r2, #23
    401a:	4b0e      	ldr	r3, [pc, #56]	; (4054 <trx_reg_write+0xf8>)
    401c:	801a      	strh	r2, [r3, #0]
    401e:	e003      	b.n	4028 <trx_reg_write+0xcc>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4020:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4022:	b2d2      	uxtb	r2, r2
    4024:	4b0b      	ldr	r3, [pc, #44]	; (4054 <trx_reg_write+0xf8>)
    4026:	801a      	strh	r2, [r3, #0]
	}
	spi_read(&master, &dummy_read);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4028:	4807      	ldr	r0, [pc, #28]	; (4048 <trx_reg_write+0xec>)
    402a:	4908      	ldr	r1, [pc, #32]	; (404c <trx_reg_write+0xf0>)
    402c:	2200      	movs	r2, #0
    402e:	4b08      	ldr	r3, [pc, #32]	; (4050 <trx_reg_write+0xf4>)
    4030:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    4032:	2c00      	cmp	r4, #0
    4034:	d005      	beq.n	4042 <trx_reg_write+0xe6>
		cpu_irq_enable();
    4036:	2201      	movs	r2, #1
    4038:	4b02      	ldr	r3, [pc, #8]	; (4044 <trx_reg_write+0xe8>)
    403a:	701a      	strb	r2, [r3, #0]
    403c:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    4040:	b662      	cpsie	i
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	/*Restoring the interrupt status which was stored & enabling the global
	 *interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    4042:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4044:	20000008 	.word	0x20000008
    4048:	20000e9c 	.word	0x20000e9c
    404c:	20000e60 	.word	0x20000e60
    4050:	00000a49 	.word	0x00000a49
    4054:	20000e58 	.word	0x20000e58

00004058 <trx_frame_read>:
	new_value |= current_reg_value;
	trx_reg_write(reg_addr, new_value);
}

void trx_frame_read(uint8_t *data, uint8_t length)
{
    4058:	b5f0      	push	{r4, r5, r6, r7, lr}
    405a:	465f      	mov	r7, fp
    405c:	4656      	mov	r6, sl
    405e:	464d      	mov	r5, r9
    4060:	4644      	mov	r4, r8
    4062:	b4f0      	push	{r4, r5, r6, r7}
    4064:	b083      	sub	sp, #12
    4066:	1c06      	adds	r6, r0, #0
    4068:	1c0c      	adds	r4, r1, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    406a:	f3ef 8710 	mrs	r7, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    406e:	4278      	negs	r0, r7
    4070:	4178      	adcs	r0, r7
    4072:	9001      	str	r0, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    4074:	b672      	cpsid	i
    4076:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    407a:	2200      	movs	r2, #0
    407c:	4b41      	ldr	r3, [pc, #260]	; (4184 <trx_frame_read+0x12c>)
    407e:	701a      	strb	r2, [r3, #0]
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4080:	4d41      	ldr	r5, [pc, #260]	; (4188 <trx_frame_read+0x130>)
    4082:	1c28      	adds	r0, r5, #0
    4084:	4941      	ldr	r1, [pc, #260]	; (418c <trx_frame_read+0x134>)
    4086:	2201      	movs	r2, #1
    4088:	4b41      	ldr	r3, [pc, #260]	; (4190 <trx_frame_read+0x138>)
    408a:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    408c:	682b      	ldr	r3, [r5, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    408e:	2101      	movs	r1, #1
    4090:	7e1a      	ldrb	r2, [r3, #24]

	temp = TRX_CMD_FR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    4092:	420a      	tst	r2, r1
    4094:	d0fc      	beq.n	4090 <trx_frame_read+0x38>
    4096:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4098:	07d1      	lsls	r1, r2, #31
    409a:	d501      	bpl.n	40a0 <trx_frame_read+0x48>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    409c:	2220      	movs	r2, #32
    409e:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    40a0:	2102      	movs	r1, #2
    40a2:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    40a4:	420a      	tst	r2, r1
    40a6:	d0fc      	beq.n	40a2 <trx_frame_read+0x4a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    40a8:	2004      	movs	r0, #4
    40aa:	7e1a      	ldrb	r2, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    40ac:	4202      	tst	r2, r0
    40ae:	d0fc      	beq.n	40aa <trx_frame_read+0x52>
    40b0:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    40b2:	0750      	lsls	r0, r2, #29
    40b4:	d50f      	bpl.n	40d6 <trx_frame_read+0x7e>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    40b6:	8b5a      	ldrh	r2, [r3, #26]
    40b8:	0751      	lsls	r1, r2, #29
    40ba:	d503      	bpl.n	40c4 <trx_frame_read+0x6c>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    40bc:	8b59      	ldrh	r1, [r3, #26]
    40be:	2204      	movs	r2, #4
    40c0:	430a      	orrs	r2, r1
    40c2:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    40c4:	4a30      	ldr	r2, [pc, #192]	; (4188 <trx_frame_read+0x130>)
    40c6:	7992      	ldrb	r2, [r2, #6]
    40c8:	2a01      	cmp	r2, #1
    40ca:	d109      	bne.n	40e0 <trx_frame_read+0x88>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    40cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    40ce:	05d2      	lsls	r2, r2, #23
    40d0:	0dd2      	lsrs	r2, r2, #23
    40d2:	4b30      	ldr	r3, [pc, #192]	; (4194 <trx_frame_read+0x13c>)
    40d4:	801a      	strh	r2, [r3, #0]
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    40d6:	1e63      	subs	r3, r4, #1
    40d8:	b2db      	uxtb	r3, r3
    40da:	2c00      	cmp	r4, #0
    40dc:	d105      	bne.n	40ea <trx_frame_read+0x92>
    40de:	e03c      	b.n	415a <trx_frame_read+0x102>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    40e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    40e2:	b2d2      	uxtb	r2, r2
    40e4:	4b2b      	ldr	r3, [pc, #172]	; (4194 <trx_frame_read+0x13c>)
    40e6:	801a      	strh	r2, [r3, #0]
    40e8:	e7f5      	b.n	40d6 <trx_frame_read+0x7e>
    40ea:	3301      	adds	r3, #1
    40ec:	199b      	adds	r3, r3, r6
    40ee:	4699      	mov	r9, r3
    40f0:	2020      	movs	r0, #32
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    40f2:	4a25      	ldr	r2, [pc, #148]	; (4188 <trx_frame_read+0x130>)
    40f4:	4690      	mov	r8, r2

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    40f6:	2401      	movs	r4, #1
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    40f8:	2300      	movs	r3, #0
    40fa:	469a      	mov	sl, r3
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    40fc:	2502      	movs	r5, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    40fe:	2104      	movs	r1, #4
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4100:	1c17      	adds	r7, r2, #0

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    4102:	2204      	movs	r2, #4
    4104:	4693      	mov	fp, r2
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4106:	4642      	mov	r2, r8
    4108:	6813      	ldr	r3, [r2, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    410a:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    410c:	4222      	tst	r2, r4
    410e:	d0fc      	beq.n	410a <trx_frame_read+0xb2>
    4110:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4112:	4222      	tst	r2, r4
    4114:	d001      	beq.n	411a <trx_frame_read+0xc2>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4116:	4652      	mov	r2, sl
    4118:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    411a:	7e1a      	ldrb	r2, [r3, #24]
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    411c:	422a      	tst	r2, r5
    411e:	d0fc      	beq.n	411a <trx_frame_read+0xc2>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4120:	7e1a      	ldrb	r2, [r3, #24]
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4122:	420a      	tst	r2, r1
    4124:	d0fc      	beq.n	4120 <trx_frame_read+0xc8>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4126:	683b      	ldr	r3, [r7, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4128:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    412a:	420a      	tst	r2, r1
    412c:	d011      	beq.n	4152 <trx_frame_read+0xfa>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    412e:	8b5a      	ldrh	r2, [r3, #26]
    4130:	420a      	tst	r2, r1
    4132:	d004      	beq.n	413e <trx_frame_read+0xe6>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    4134:	8b5a      	ldrh	r2, [r3, #26]
    4136:	4658      	mov	r0, fp
    4138:	4302      	orrs	r2, r0
    413a:	b292      	uxth	r2, r2
    413c:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    413e:	4812      	ldr	r0, [pc, #72]	; (4188 <trx_frame_read+0x130>)
    4140:	7982      	ldrb	r2, [r0, #6]
    4142:	2a01      	cmp	r2, #1
    4144:	d103      	bne.n	414e <trx_frame_read+0xf6>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4146:	6a98      	ldr	r0, [r3, #40]	; 0x28
    4148:	05c0      	lsls	r0, r0, #23
    414a:	0dc0      	lsrs	r0, r0, #23
    414c:	e001      	b.n	4152 <trx_frame_read+0xfa>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    414e:	6a98      	ldr	r0, [r3, #40]	; 0x28
    4150:	b2c0      	uxtb	r0, r0
		}
		spi_read(&master, &temp);
		*data = temp;
    4152:	7030      	strb	r0, [r6, #0]
		data++;
    4154:	3601      	adds	r6, #1
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    4156:	454e      	cmp	r6, r9
    4158:	d1d5      	bne.n	4106 <trx_frame_read+0xae>
		*data = temp;
		data++;
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    415a:	480b      	ldr	r0, [pc, #44]	; (4188 <trx_frame_read+0x130>)
    415c:	490b      	ldr	r1, [pc, #44]	; (418c <trx_frame_read+0x134>)
    415e:	2200      	movs	r2, #0
    4160:	4b0b      	ldr	r3, [pc, #44]	; (4190 <trx_frame_read+0x138>)
    4162:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    4164:	9901      	ldr	r1, [sp, #4]
    4166:	2900      	cmp	r1, #0
    4168:	d005      	beq.n	4176 <trx_frame_read+0x11e>
		cpu_irq_enable();
    416a:	2201      	movs	r2, #1
    416c:	4b05      	ldr	r3, [pc, #20]	; (4184 <trx_frame_read+0x12c>)
    416e:	701a      	strb	r2, [r3, #0]
    4170:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    4174:	b662      	cpsie	i
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	/*Restoring the interrupt status which was stored & enabling the global
	 *interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    4176:	b003      	add	sp, #12
    4178:	bc3c      	pop	{r2, r3, r4, r5}
    417a:	4690      	mov	r8, r2
    417c:	4699      	mov	r9, r3
    417e:	46a2      	mov	sl, r4
    4180:	46ab      	mov	fp, r5
    4182:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4184:	20000008 	.word	0x20000008
    4188:	20000e9c 	.word	0x20000e9c
    418c:	20000e60 	.word	0x20000e60
    4190:	00000a49 	.word	0x00000a49
    4194:	20000e58 	.word	0x20000e58

00004198 <trx_frame_write>:

void trx_frame_write(uint8_t *data, uint8_t length)
{
    4198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    419a:	464f      	mov	r7, r9
    419c:	4646      	mov	r6, r8
    419e:	b4c0      	push	{r6, r7}
    41a0:	1c04      	adds	r4, r0, #0
    41a2:	1c0d      	adds	r5, r1, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    41a4:	f3ef 8610 	mrs	r6, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    41a8:	4271      	negs	r1, r6
    41aa:	4171      	adcs	r1, r6
    41ac:	4689      	mov	r9, r1
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    41ae:	b672      	cpsid	i
    41b0:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    41b4:	2200      	movs	r2, #0
    41b6:	4b3c      	ldr	r3, [pc, #240]	; (42a8 <trx_frame_write+0x110>)
    41b8:	701a      	strb	r2, [r3, #0]
	 **/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    41ba:	4f3c      	ldr	r7, [pc, #240]	; (42ac <trx_frame_write+0x114>)
    41bc:	1c38      	adds	r0, r7, #0
    41be:	493c      	ldr	r1, [pc, #240]	; (42b0 <trx_frame_write+0x118>)
    41c0:	2201      	movs	r2, #1
    41c2:	4b3c      	ldr	r3, [pc, #240]	; (42b4 <trx_frame_write+0x11c>)
    41c4:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    41c6:	683b      	ldr	r3, [r7, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    41c8:	2101      	movs	r1, #1
    41ca:	7e1a      	ldrb	r2, [r3, #24]

	temp = TRX_CMD_FW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    41cc:	420a      	tst	r2, r1
    41ce:	d0fc      	beq.n	41ca <trx_frame_write+0x32>
    41d0:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    41d2:	07d1      	lsls	r1, r2, #31
    41d4:	d501      	bpl.n	41da <trx_frame_write+0x42>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    41d6:	2260      	movs	r2, #96	; 0x60
    41d8:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    41da:	2102      	movs	r1, #2
    41dc:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    41de:	420a      	tst	r2, r1
    41e0:	d0fc      	beq.n	41dc <trx_frame_write+0x44>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    41e2:	2104      	movs	r1, #4
    41e4:	7e1a      	ldrb	r2, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    41e6:	420a      	tst	r2, r1
    41e8:	d0fc      	beq.n	41e4 <trx_frame_write+0x4c>
    41ea:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    41ec:	0751      	lsls	r1, r2, #29
    41ee:	d50f      	bpl.n	4210 <trx_frame_write+0x78>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    41f0:	8b5a      	ldrh	r2, [r3, #26]
    41f2:	0751      	lsls	r1, r2, #29
    41f4:	d503      	bpl.n	41fe <trx_frame_write+0x66>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    41f6:	8b59      	ldrh	r1, [r3, #26]
    41f8:	2204      	movs	r2, #4
    41fa:	430a      	orrs	r2, r1
    41fc:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    41fe:	4a2b      	ldr	r2, [pc, #172]	; (42ac <trx_frame_write+0x114>)
    4200:	7992      	ldrb	r2, [r2, #6]
    4202:	2a01      	cmp	r2, #1
    4204:	d10e      	bne.n	4224 <trx_frame_write+0x8c>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4206:	6a99      	ldr	r1, [r3, #40]	; 0x28
    4208:	05c9      	lsls	r1, r1, #23
    420a:	0dc9      	lsrs	r1, r1, #23
    420c:	4a2a      	ldr	r2, [pc, #168]	; (42b8 <trx_frame_write+0x120>)
    420e:	8011      	strh	r1, [r2, #0]
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4210:	4a26      	ldr	r2, [pc, #152]	; (42ac <trx_frame_write+0x114>)
    4212:	7992      	ldrb	r2, [r2, #6]
    4214:	4690      	mov	r8, r2
    4216:	1c26      	adds	r6, r4, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4218:	2701      	movs	r7, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    421a:	2002      	movs	r0, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    421c:	2404      	movs	r4, #4

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    421e:	2204      	movs	r2, #4
    4220:	4694      	mov	ip, r2
    4222:	e02b      	b.n	427c <trx_frame_write+0xe4>

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4224:	6a99      	ldr	r1, [r3, #40]	; 0x28
    4226:	b2c9      	uxtb	r1, r1
    4228:	4a23      	ldr	r2, [pc, #140]	; (42b8 <trx_frame_write+0x120>)
    422a:	8011      	strh	r1, [r2, #0]
    422c:	e7f0      	b.n	4210 <trx_frame_write+0x78>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    422e:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_read(&master, &dummy_read);
	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    4230:	423a      	tst	r2, r7
    4232:	d0fc      	beq.n	422e <trx_frame_write+0x96>
		}
		spi_write(&master, *data++);
    4234:	7831      	ldrb	r1, [r6, #0]
    4236:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4238:	423a      	tst	r2, r7
    423a:	d000      	beq.n	423e <trx_frame_write+0xa6>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    423c:	6299      	str	r1, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    423e:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    4240:	4202      	tst	r2, r0
    4242:	d0fc      	beq.n	423e <trx_frame_write+0xa6>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4244:	7e1a      	ldrb	r2, [r3, #24]
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4246:	4222      	tst	r2, r4
    4248:	d0fc      	beq.n	4244 <trx_frame_write+0xac>
    424a:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    424c:	4222      	tst	r2, r4
    424e:	d014      	beq.n	427a <trx_frame_write+0xe2>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4250:	8b5a      	ldrh	r2, [r3, #26]
    4252:	4222      	tst	r2, r4
    4254:	d004      	beq.n	4260 <trx_frame_write+0xc8>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    4256:	8b5a      	ldrh	r2, [r3, #26]
    4258:	4661      	mov	r1, ip
    425a:	430a      	orrs	r2, r1
    425c:	b292      	uxth	r2, r2
    425e:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4260:	4642      	mov	r2, r8
    4262:	2a01      	cmp	r2, #1
    4264:	d105      	bne.n	4272 <trx_frame_write+0xda>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4266:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4268:	05d2      	lsls	r2, r2, #23
    426a:	0dd2      	lsrs	r2, r2, #23
    426c:	4912      	ldr	r1, [pc, #72]	; (42b8 <trx_frame_write+0x120>)
    426e:	800a      	strh	r2, [r1, #0]
    4270:	e003      	b.n	427a <trx_frame_write+0xe2>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4272:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4274:	b2d2      	uxtb	r2, r2
    4276:	4910      	ldr	r1, [pc, #64]	; (42b8 <trx_frame_write+0x120>)
    4278:	800a      	strh	r2, [r1, #0]
    427a:	3601      	adds	r6, #1
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);
	while (length--) {
    427c:	3d01      	subs	r5, #1
    427e:	b2ed      	uxtb	r5, r5
    4280:	2dff      	cmp	r5, #255	; 0xff
    4282:	d1d4      	bne.n	422e <trx_frame_write+0x96>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4284:	4809      	ldr	r0, [pc, #36]	; (42ac <trx_frame_write+0x114>)
    4286:	490a      	ldr	r1, [pc, #40]	; (42b0 <trx_frame_write+0x118>)
    4288:	2200      	movs	r2, #0
    428a:	4b0a      	ldr	r3, [pc, #40]	; (42b4 <trx_frame_write+0x11c>)
    428c:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    428e:	464a      	mov	r2, r9
    4290:	2a00      	cmp	r2, #0
    4292:	d005      	beq.n	42a0 <trx_frame_write+0x108>
		cpu_irq_enable();
    4294:	2201      	movs	r2, #1
    4296:	4b04      	ldr	r3, [pc, #16]	; (42a8 <trx_frame_write+0x110>)
    4298:	701a      	strb	r2, [r3, #0]
    429a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    429e:	b662      	cpsie	i
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	/*Restoring the interrupt status which was stored & enabling the global
	 *interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    42a0:	bc0c      	pop	{r2, r3}
    42a2:	4690      	mov	r8, r2
    42a4:	4699      	mov	r9, r3
    42a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    42a8:	20000008 	.word	0x20000008
    42ac:	20000e9c 	.word	0x20000e9c
    42b0:	20000e60 	.word	0x20000e60
    42b4:	00000a49 	.word	0x00000a49
    42b8:	20000e58 	.word	0x20000e58

000042bc <trx_sram_write>:
 * @param addr Start address in the SRAM for the write operation
 * @param data Pointer to the data to be written into SRAM
 * @param length Number of bytes to be written into SRAM
 */
void trx_sram_write(uint8_t addr, uint8_t *data, uint8_t length)
{
    42bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    42be:	464f      	mov	r7, r9
    42c0:	4646      	mov	r6, r8
    42c2:	b4c0      	push	{r6, r7}
    42c4:	1c07      	adds	r7, r0, #0
    42c6:	1c0c      	adds	r4, r1, #0
    42c8:	1c15      	adds	r5, r2, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    42ca:	f3ef 8610 	mrs	r6, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    42ce:	4271      	negs	r1, r6
    42d0:	4171      	adcs	r1, r6
    42d2:	4689      	mov	r9, r1
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    42d4:	b672      	cpsid	i
    42d6:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    42da:	2200      	movs	r2, #0
    42dc:	4b50      	ldr	r3, [pc, #320]	; (4420 <trx_sram_write+0x164>)
    42de:	701a      	strb	r2, [r3, #0]
	 **/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    42e0:	4e50      	ldr	r6, [pc, #320]	; (4424 <trx_sram_write+0x168>)
    42e2:	1c30      	adds	r0, r6, #0
    42e4:	4950      	ldr	r1, [pc, #320]	; (4428 <trx_sram_write+0x16c>)
    42e6:	2201      	movs	r2, #1
    42e8:	4b50      	ldr	r3, [pc, #320]	; (442c <trx_sram_write+0x170>)
    42ea:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    42ec:	6833      	ldr	r3, [r6, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    42ee:	2101      	movs	r1, #1
    42f0:	7e1a      	ldrb	r2, [r3, #24]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    42f2:	420a      	tst	r2, r1
    42f4:	d0fc      	beq.n	42f0 <trx_sram_write+0x34>
    42f6:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    42f8:	07d1      	lsls	r1, r2, #31
    42fa:	d501      	bpl.n	4300 <trx_sram_write+0x44>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    42fc:	2240      	movs	r2, #64	; 0x40
    42fe:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4300:	2102      	movs	r1, #2
    4302:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4304:	420a      	tst	r2, r1
    4306:	d0fc      	beq.n	4302 <trx_sram_write+0x46>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4308:	2104      	movs	r1, #4
    430a:	7e1a      	ldrb	r2, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    430c:	420a      	tst	r2, r1
    430e:	d0fc      	beq.n	430a <trx_sram_write+0x4e>
    4310:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4312:	0751      	lsls	r1, r2, #29
    4314:	d514      	bpl.n	4340 <trx_sram_write+0x84>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4316:	8b5a      	ldrh	r2, [r3, #26]
    4318:	0751      	lsls	r1, r2, #29
    431a:	d503      	bpl.n	4324 <trx_sram_write+0x68>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    431c:	8b59      	ldrh	r1, [r3, #26]
    431e:	2204      	movs	r2, #4
    4320:	430a      	orrs	r2, r1
    4322:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4324:	4a3f      	ldr	r2, [pc, #252]	; (4424 <trx_sram_write+0x168>)
    4326:	7992      	ldrb	r2, [r2, #6]
    4328:	2a01      	cmp	r2, #1
    432a:	d105      	bne.n	4338 <trx_sram_write+0x7c>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    432c:	6a99      	ldr	r1, [r3, #40]	; 0x28
    432e:	05c9      	lsls	r1, r1, #23
    4330:	0dc9      	lsrs	r1, r1, #23
    4332:	4a3f      	ldr	r2, [pc, #252]	; (4430 <trx_sram_write+0x174>)
    4334:	8011      	strh	r1, [r2, #0]
    4336:	e003      	b.n	4340 <trx_sram_write+0x84>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4338:	6a99      	ldr	r1, [r3, #40]	; 0x28
    433a:	b2c9      	uxtb	r1, r1
    433c:	4a3c      	ldr	r2, [pc, #240]	; (4430 <trx_sram_write+0x174>)
    433e:	8011      	strh	r1, [r2, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4340:	2101      	movs	r1, #1
    4342:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the write operation should start */
	while (!spi_is_ready_to_write(&master)) {
    4344:	420a      	tst	r2, r1
    4346:	d0fc      	beq.n	4342 <trx_sram_write+0x86>
    4348:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    434a:	07d1      	lsls	r1, r2, #31
    434c:	d500      	bpl.n	4350 <trx_sram_write+0x94>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    434e:	629f      	str	r7, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4350:	2102      	movs	r1, #2
    4352:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    4354:	420a      	tst	r2, r1
    4356:	d0fc      	beq.n	4352 <trx_sram_write+0x96>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4358:	2104      	movs	r1, #4
    435a:	7e1a      	ldrb	r2, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    435c:	420a      	tst	r2, r1
    435e:	d0fc      	beq.n	435a <trx_sram_write+0x9e>
    4360:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4362:	0751      	lsls	r1, r2, #29
    4364:	d50f      	bpl.n	4386 <trx_sram_write+0xca>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4366:	8b5a      	ldrh	r2, [r3, #26]
    4368:	0751      	lsls	r1, r2, #29
    436a:	d503      	bpl.n	4374 <trx_sram_write+0xb8>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    436c:	8b59      	ldrh	r1, [r3, #26]
    436e:	2204      	movs	r2, #4
    4370:	430a      	orrs	r2, r1
    4372:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4374:	4a2b      	ldr	r2, [pc, #172]	; (4424 <trx_sram_write+0x168>)
    4376:	7992      	ldrb	r2, [r2, #6]
    4378:	2a01      	cmp	r2, #1
    437a:	d10e      	bne.n	439a <trx_sram_write+0xde>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    437c:	6a99      	ldr	r1, [r3, #40]	; 0x28
    437e:	05c9      	lsls	r1, r1, #23
    4380:	0dc9      	lsrs	r1, r1, #23
    4382:	4a2b      	ldr	r2, [pc, #172]	; (4430 <trx_sram_write+0x174>)
    4384:	8011      	strh	r1, [r2, #0]
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4386:	4a27      	ldr	r2, [pc, #156]	; (4424 <trx_sram_write+0x168>)
    4388:	7992      	ldrb	r2, [r2, #6]
    438a:	4690      	mov	r8, r2
    438c:	1c26      	adds	r6, r4, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    438e:	2701      	movs	r7, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4390:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4392:	2404      	movs	r4, #4

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    4394:	2204      	movs	r2, #4
    4396:	4694      	mov	ip, r2
    4398:	e02b      	b.n	43f2 <trx_sram_write+0x136>

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    439a:	6a99      	ldr	r1, [r3, #40]	; 0x28
    439c:	b2c9      	uxtb	r1, r1
    439e:	4a24      	ldr	r2, [pc, #144]	; (4430 <trx_sram_write+0x174>)
    43a0:	8011      	strh	r1, [r2, #0]
    43a2:	e7f0      	b.n	4386 <trx_sram_write+0xca>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    43a4:	7e18      	ldrb	r0, [r3, #24]
	}
	spi_read(&master, &dummy_read);

	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    43a6:	4238      	tst	r0, r7
    43a8:	d0fc      	beq.n	43a4 <trx_sram_write+0xe8>
		}
		spi_write(&master, *data++);
    43aa:	7832      	ldrb	r2, [r6, #0]
    43ac:	7e18      	ldrb	r0, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    43ae:	4238      	tst	r0, r7
    43b0:	d000      	beq.n	43b4 <trx_sram_write+0xf8>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    43b2:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    43b4:	7e18      	ldrb	r0, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    43b6:	4208      	tst	r0, r1
    43b8:	d0fc      	beq.n	43b4 <trx_sram_write+0xf8>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    43ba:	7e18      	ldrb	r0, [r3, #24]
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    43bc:	4220      	tst	r0, r4
    43be:	d0fc      	beq.n	43ba <trx_sram_write+0xfe>
    43c0:	7e18      	ldrb	r0, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    43c2:	4220      	tst	r0, r4
    43c4:	d014      	beq.n	43f0 <trx_sram_write+0x134>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    43c6:	8b58      	ldrh	r0, [r3, #26]
    43c8:	4220      	tst	r0, r4
    43ca:	d004      	beq.n	43d6 <trx_sram_write+0x11a>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    43cc:	8b58      	ldrh	r0, [r3, #26]
    43ce:	4662      	mov	r2, ip
    43d0:	4310      	orrs	r0, r2
    43d2:	b280      	uxth	r0, r0
    43d4:	8358      	strh	r0, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    43d6:	4642      	mov	r2, r8
    43d8:	2a01      	cmp	r2, #1
    43da:	d105      	bne.n	43e8 <trx_sram_write+0x12c>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    43dc:	6a98      	ldr	r0, [r3, #40]	; 0x28
    43de:	05c0      	lsls	r0, r0, #23
    43e0:	0dc0      	lsrs	r0, r0, #23
    43e2:	4a13      	ldr	r2, [pc, #76]	; (4430 <trx_sram_write+0x174>)
    43e4:	8010      	strh	r0, [r2, #0]
    43e6:	e003      	b.n	43f0 <trx_sram_write+0x134>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    43e8:	6a98      	ldr	r0, [r3, #40]	; 0x28
    43ea:	b2c0      	uxtb	r0, r0
    43ec:	4a10      	ldr	r2, [pc, #64]	; (4430 <trx_sram_write+0x174>)
    43ee:	8010      	strh	r0, [r2, #0]
    43f0:	3601      	adds	r6, #1
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    43f2:	3d01      	subs	r5, #1
    43f4:	b2ed      	uxtb	r5, r5
    43f6:	2dff      	cmp	r5, #255	; 0xff
    43f8:	d1d4      	bne.n	43a4 <trx_sram_write+0xe8>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    43fa:	480a      	ldr	r0, [pc, #40]	; (4424 <trx_sram_write+0x168>)
    43fc:	490a      	ldr	r1, [pc, #40]	; (4428 <trx_sram_write+0x16c>)
    43fe:	2200      	movs	r2, #0
    4400:	4b0a      	ldr	r3, [pc, #40]	; (442c <trx_sram_write+0x170>)
    4402:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    4404:	464b      	mov	r3, r9
    4406:	2b00      	cmp	r3, #0
    4408:	d005      	beq.n	4416 <trx_sram_write+0x15a>
		cpu_irq_enable();
    440a:	2201      	movs	r2, #1
    440c:	4b04      	ldr	r3, [pc, #16]	; (4420 <trx_sram_write+0x164>)
    440e:	701a      	strb	r2, [r3, #0]
    4410:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    4414:	b662      	cpsie	i
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	/*Restoring the interrupt status which was stored & enabling the global
	 *interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    4416:	bc0c      	pop	{r2, r3}
    4418:	4690      	mov	r8, r2
    441a:	4699      	mov	r9, r3
    441c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    441e:	46c0      	nop			; (mov r8, r8)
    4420:	20000008 	.word	0x20000008
    4424:	20000e9c 	.word	0x20000e9c
    4428:	20000e60 	.word	0x20000e60
    442c:	00000a49 	.word	0x00000a49
    4430:	20000e58 	.word	0x20000e58

00004434 <trx_sram_read>:
 * @param[in] addr Start address in SRAM for read operation
 * @param[out] data Pointer to the location where data stored
 * @param[in] length Number of bytes to be read from SRAM
 */
void trx_sram_read(uint8_t addr, uint8_t *data, uint8_t length)
{
    4434:	b5f0      	push	{r4, r5, r6, r7, lr}
    4436:	465f      	mov	r7, fp
    4438:	4656      	mov	r6, sl
    443a:	464d      	mov	r5, r9
    443c:	4644      	mov	r4, r8
    443e:	b4f0      	push	{r4, r5, r6, r7}
    4440:	b083      	sub	sp, #12
    4442:	1c05      	adds	r5, r0, #0
    4444:	1c0e      	adds	r6, r1, #0
    4446:	1c14      	adds	r4, r2, #0
	delay_us(1); /* wap_rf4ce */
    4448:	2001      	movs	r0, #1
    444a:	4b5b      	ldr	r3, [pc, #364]	; (45b8 <trx_sram_read+0x184>)
    444c:	4798      	blx	r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    444e:	f3ef 8710 	mrs	r7, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    4452:	4279      	negs	r1, r7
    4454:	4179      	adcs	r1, r7
    4456:	9101      	str	r1, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    4458:	b672      	cpsid	i
    445a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    445e:	2200      	movs	r2, #0
    4460:	4b56      	ldr	r3, [pc, #344]	; (45bc <trx_sram_read+0x188>)
    4462:	701a      	strb	r2, [r3, #0]
	 **/
	ENTER_TRX_CRITICAL_REGION();
#if SAMD || SAMR21
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4464:	4f56      	ldr	r7, [pc, #344]	; (45c0 <trx_sram_read+0x18c>)
    4466:	1c38      	adds	r0, r7, #0
    4468:	4956      	ldr	r1, [pc, #344]	; (45c4 <trx_sram_read+0x190>)
    446a:	2201      	movs	r2, #1
    446c:	4b56      	ldr	r3, [pc, #344]	; (45c8 <trx_sram_read+0x194>)
    446e:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4470:	683b      	ldr	r3, [r7, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4472:	2101      	movs	r1, #1
    4474:	7e1a      	ldrb	r2, [r3, #24]

	temp = TRX_CMD_SR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    4476:	420a      	tst	r2, r1
    4478:	d0fc      	beq.n	4474 <trx_sram_read+0x40>
    447a:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    447c:	07d1      	lsls	r1, r2, #31
    447e:	d501      	bpl.n	4484 <trx_sram_read+0x50>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4480:	2200      	movs	r2, #0
    4482:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4484:	2102      	movs	r1, #2
    4486:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4488:	420a      	tst	r2, r1
    448a:	d0fc      	beq.n	4486 <trx_sram_read+0x52>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    448c:	2204      	movs	r2, #4
    448e:	7e19      	ldrb	r1, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4490:	4211      	tst	r1, r2
    4492:	d0fc      	beq.n	448e <trx_sram_read+0x5a>
    4494:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4496:	0751      	lsls	r1, r2, #29
    4498:	d514      	bpl.n	44c4 <trx_sram_read+0x90>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    449a:	8b5a      	ldrh	r2, [r3, #26]
    449c:	0751      	lsls	r1, r2, #29
    449e:	d503      	bpl.n	44a8 <trx_sram_read+0x74>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    44a0:	8b59      	ldrh	r1, [r3, #26]
    44a2:	2204      	movs	r2, #4
    44a4:	430a      	orrs	r2, r1
    44a6:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    44a8:	4a45      	ldr	r2, [pc, #276]	; (45c0 <trx_sram_read+0x18c>)
    44aa:	7992      	ldrb	r2, [r2, #6]
    44ac:	2a01      	cmp	r2, #1
    44ae:	d105      	bne.n	44bc <trx_sram_read+0x88>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    44b0:	6a99      	ldr	r1, [r3, #40]	; 0x28
    44b2:	05c9      	lsls	r1, r1, #23
    44b4:	0dc9      	lsrs	r1, r1, #23
    44b6:	4a45      	ldr	r2, [pc, #276]	; (45cc <trx_sram_read+0x198>)
    44b8:	8011      	strh	r1, [r2, #0]
    44ba:	e003      	b.n	44c4 <trx_sram_read+0x90>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    44bc:	6a99      	ldr	r1, [r3, #40]	; 0x28
    44be:	b2c9      	uxtb	r1, r1
    44c0:	4a42      	ldr	r2, [pc, #264]	; (45cc <trx_sram_read+0x198>)
    44c2:	8011      	strh	r1, [r2, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    44c4:	2201      	movs	r2, #1
    44c6:	7e19      	ldrb	r1, [r3, #24]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the read operation should start */
	while (!spi_is_ready_to_write(&master)) {
    44c8:	4211      	tst	r1, r2
    44ca:	d0fc      	beq.n	44c6 <trx_sram_read+0x92>
    44cc:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    44ce:	07d1      	lsls	r1, r2, #31
    44d0:	d500      	bpl.n	44d4 <trx_sram_read+0xa0>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    44d2:	629d      	str	r5, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    44d4:	2202      	movs	r2, #2
    44d6:	7e19      	ldrb	r1, [r3, #24]
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    44d8:	4211      	tst	r1, r2
    44da:	d0fc      	beq.n	44d6 <trx_sram_read+0xa2>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    44dc:	2204      	movs	r2, #4
    44de:	7e19      	ldrb	r1, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    44e0:	4211      	tst	r1, r2
    44e2:	d0fc      	beq.n	44de <trx_sram_read+0xaa>
    44e4:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    44e6:	0751      	lsls	r1, r2, #29
    44e8:	d50f      	bpl.n	450a <trx_sram_read+0xd6>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    44ea:	8b5a      	ldrh	r2, [r3, #26]
    44ec:	0751      	lsls	r1, r2, #29
    44ee:	d503      	bpl.n	44f8 <trx_sram_read+0xc4>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    44f0:	8b59      	ldrh	r1, [r3, #26]
    44f2:	2204      	movs	r2, #4
    44f4:	430a      	orrs	r2, r1
    44f6:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    44f8:	4a31      	ldr	r2, [pc, #196]	; (45c0 <trx_sram_read+0x18c>)
    44fa:	7992      	ldrb	r2, [r2, #6]
    44fc:	2a01      	cmp	r2, #1
    44fe:	d109      	bne.n	4514 <trx_sram_read+0xe0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4500:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4502:	05d2      	lsls	r2, r2, #23
    4504:	0dd2      	lsrs	r2, r2, #23
    4506:	4b31      	ldr	r3, [pc, #196]	; (45cc <trx_sram_read+0x198>)
    4508:	801a      	strh	r2, [r3, #0]
	}
	spi_read(&master, &dummy_read);

	/* Upload the received byte in the user provided location */
	while (length--) {
    450a:	1e63      	subs	r3, r4, #1
    450c:	b2db      	uxtb	r3, r3
    450e:	2c00      	cmp	r4, #0
    4510:	d105      	bne.n	451e <trx_sram_read+0xea>
    4512:	e03b      	b.n	458c <trx_sram_read+0x158>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4514:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4516:	b2d2      	uxtb	r2, r2
    4518:	4b2c      	ldr	r3, [pc, #176]	; (45cc <trx_sram_read+0x198>)
    451a:	801a      	strh	r2, [r3, #0]
    451c:	e7f5      	b.n	450a <trx_sram_read+0xd6>
    451e:	3301      	adds	r3, #1
    4520:	199b      	adds	r3, r3, r6
    4522:	4699      	mov	r9, r3
    4524:	2100      	movs	r1, #0
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4526:	4a26      	ldr	r2, [pc, #152]	; (45c0 <trx_sram_read+0x18c>)
    4528:	4690      	mov	r8, r2

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    452a:	2401      	movs	r4, #1
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    452c:	468a      	mov	sl, r1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    452e:	2502      	movs	r5, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4530:	2004      	movs	r0, #4
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4532:	1c17      	adds	r7, r2, #0

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    4534:	2204      	movs	r2, #4
    4536:	4693      	mov	fp, r2
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4538:	4642      	mov	r2, r8
    453a:	6813      	ldr	r3, [r2, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    453c:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    453e:	4222      	tst	r2, r4
    4540:	d0fc      	beq.n	453c <trx_sram_read+0x108>
    4542:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4544:	4222      	tst	r2, r4
    4546:	d001      	beq.n	454c <trx_sram_read+0x118>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4548:	4652      	mov	r2, sl
    454a:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    454c:	7e1a      	ldrb	r2, [r3, #24]
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    454e:	422a      	tst	r2, r5
    4550:	d0fc      	beq.n	454c <trx_sram_read+0x118>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4552:	7e1a      	ldrb	r2, [r3, #24]
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4554:	4202      	tst	r2, r0
    4556:	d0fc      	beq.n	4552 <trx_sram_read+0x11e>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4558:	683b      	ldr	r3, [r7, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    455a:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    455c:	4202      	tst	r2, r0
    455e:	d011      	beq.n	4584 <trx_sram_read+0x150>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4560:	8b5a      	ldrh	r2, [r3, #26]
    4562:	4202      	tst	r2, r0
    4564:	d004      	beq.n	4570 <trx_sram_read+0x13c>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    4566:	8b5a      	ldrh	r2, [r3, #26]
    4568:	4659      	mov	r1, fp
    456a:	430a      	orrs	r2, r1
    456c:	b292      	uxth	r2, r2
    456e:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4570:	4913      	ldr	r1, [pc, #76]	; (45c0 <trx_sram_read+0x18c>)
    4572:	798a      	ldrb	r2, [r1, #6]
    4574:	2a01      	cmp	r2, #1
    4576:	d103      	bne.n	4580 <trx_sram_read+0x14c>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4578:	6a99      	ldr	r1, [r3, #40]	; 0x28
    457a:	05c9      	lsls	r1, r1, #23
    457c:	0dc9      	lsrs	r1, r1, #23
    457e:	e001      	b.n	4584 <trx_sram_read+0x150>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4580:	6a99      	ldr	r1, [r3, #40]	; 0x28
    4582:	b2c9      	uxtb	r1, r1
		}
		spi_read(&master, &temp);
		*data = temp;
    4584:	7031      	strb	r1, [r6, #0]
		data++;
    4586:	3601      	adds	r6, #1
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	/* Upload the received byte in the user provided location */
	while (length--) {
    4588:	454e      	cmp	r6, r9
    458a:	d1d5      	bne.n	4538 <trx_sram_read+0x104>
		*data = temp;
		data++;
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    458c:	480c      	ldr	r0, [pc, #48]	; (45c0 <trx_sram_read+0x18c>)
    458e:	490d      	ldr	r1, [pc, #52]	; (45c4 <trx_sram_read+0x190>)
    4590:	2200      	movs	r2, #0
    4592:	4b0d      	ldr	r3, [pc, #52]	; (45c8 <trx_sram_read+0x194>)
    4594:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    4596:	9a01      	ldr	r2, [sp, #4]
    4598:	2a00      	cmp	r2, #0
    459a:	d005      	beq.n	45a8 <trx_sram_read+0x174>
		cpu_irq_enable();
    459c:	2201      	movs	r2, #1
    459e:	4b07      	ldr	r3, [pc, #28]	; (45bc <trx_sram_read+0x188>)
    45a0:	701a      	strb	r2, [r3, #0]
    45a2:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    45a6:	b662      	cpsie	i
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	/*Restoring the interrupt status which was stored & enabling the global
	 *interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    45a8:	b003      	add	sp, #12
    45aa:	bc3c      	pop	{r2, r3, r4, r5}
    45ac:	4690      	mov	r8, r2
    45ae:	4699      	mov	r9, r3
    45b0:	46a2      	mov	sl, r4
    45b2:	46ab      	mov	fp, r5
    45b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    45b6:	46c0      	nop			; (mov r8, r8)
    45b8:	0000014d 	.word	0x0000014d
    45bc:	20000008 	.word	0x20000008
    45c0:	20000e9c 	.word	0x20000e9c
    45c4:	20000e60 	.word	0x20000e60
    45c8:	00000a49 	.word	0x00000a49
    45cc:	20000e58 	.word	0x20000e58

000045d0 <trx_aes_wrrd>:
 * @param addr Start address in the SRAM for the write operation
 * @param idata Pointer to the data written/read into/from SRAM
 * @param length Number of bytes written/read into/from SRAM
 */
void trx_aes_wrrd(uint8_t addr, uint8_t *idata, uint8_t length)
{
    45d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    45d2:	465f      	mov	r7, fp
    45d4:	4656      	mov	r6, sl
    45d6:	464d      	mov	r5, r9
    45d8:	4644      	mov	r4, r8
    45da:	b4f0      	push	{r4, r5, r6, r7}
    45dc:	b083      	sub	sp, #12
    45de:	1c05      	adds	r5, r0, #0
    45e0:	4688      	mov	r8, r1
    45e2:	1c14      	adds	r4, r2, #0
#if SAMD || SAMR21
	uint16_t odata_var = 0;
#endif
	uint8_t temp;

	delay_us(1); /* wap_rf4ce */
    45e4:	2001      	movs	r0, #1
    45e6:	4b83      	ldr	r3, [pc, #524]	; (47f4 <trx_aes_wrrd+0x224>)
    45e8:	4798      	blx	r3

	ENTER_TRX_REGION();
    45ea:	2000      	movs	r0, #0
    45ec:	2100      	movs	r1, #0
    45ee:	4b82      	ldr	r3, [pc, #520]	; (47f8 <trx_aes_wrrd+0x228>)
    45f0:	4798      	blx	r3
		/* wait until SPI gets available */
	}
#endif
#if SAMD || SAMR21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    45f2:	4e82      	ldr	r6, [pc, #520]	; (47fc <trx_aes_wrrd+0x22c>)
    45f4:	1c30      	adds	r0, r6, #0
    45f6:	4982      	ldr	r1, [pc, #520]	; (4800 <trx_aes_wrrd+0x230>)
    45f8:	2201      	movs	r2, #1
    45fa:	4b82      	ldr	r3, [pc, #520]	; (4804 <trx_aes_wrrd+0x234>)
    45fc:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    45fe:	6833      	ldr	r3, [r6, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4600:	2101      	movs	r1, #1
    4602:	7e1a      	ldrb	r2, [r3, #24]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	while (!spi_is_ready_to_write(&master)) {
    4604:	420a      	tst	r2, r1
    4606:	d0fc      	beq.n	4602 <trx_aes_wrrd+0x32>
    4608:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    460a:	07d0      	lsls	r0, r2, #31
    460c:	d501      	bpl.n	4612 <trx_aes_wrrd+0x42>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    460e:	2240      	movs	r2, #64	; 0x40
    4610:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4612:	2102      	movs	r1, #2
    4614:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4616:	420a      	tst	r2, r1
    4618:	d0fc      	beq.n	4614 <trx_aes_wrrd+0x44>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    461a:	2104      	movs	r1, #4
    461c:	7e1a      	ldrb	r2, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    461e:	420a      	tst	r2, r1
    4620:	d0fc      	beq.n	461c <trx_aes_wrrd+0x4c>
    4622:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4624:	0751      	lsls	r1, r2, #29
    4626:	d514      	bpl.n	4652 <trx_aes_wrrd+0x82>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4628:	8b5a      	ldrh	r2, [r3, #26]
    462a:	0756      	lsls	r6, r2, #29
    462c:	d503      	bpl.n	4636 <trx_aes_wrrd+0x66>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    462e:	8b59      	ldrh	r1, [r3, #26]
    4630:	2204      	movs	r2, #4
    4632:	430a      	orrs	r2, r1
    4634:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4636:	4a71      	ldr	r2, [pc, #452]	; (47fc <trx_aes_wrrd+0x22c>)
    4638:	7992      	ldrb	r2, [r2, #6]
    463a:	2a01      	cmp	r2, #1
    463c:	d105      	bne.n	464a <trx_aes_wrrd+0x7a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    463e:	6a99      	ldr	r1, [r3, #40]	; 0x28
    4640:	05c9      	lsls	r1, r1, #23
    4642:	0dc9      	lsrs	r1, r1, #23
    4644:	4a70      	ldr	r2, [pc, #448]	; (4808 <trx_aes_wrrd+0x238>)
    4646:	8011      	strh	r1, [r2, #0]
    4648:	e003      	b.n	4652 <trx_aes_wrrd+0x82>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    464a:	6a99      	ldr	r1, [r3, #40]	; 0x28
    464c:	b2c9      	uxtb	r1, r1
    464e:	4a6e      	ldr	r2, [pc, #440]	; (4808 <trx_aes_wrrd+0x238>)
    4650:	8011      	strh	r1, [r2, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4652:	2101      	movs	r1, #1
    4654:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_read(&master, &dummy_read);

	/* write SRAM start address */
	while (!spi_is_ready_to_write(&master)) {
    4656:	420a      	tst	r2, r1
    4658:	d0fc      	beq.n	4654 <trx_aes_wrrd+0x84>
    465a:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    465c:	07d0      	lsls	r0, r2, #31
    465e:	d500      	bpl.n	4662 <trx_aes_wrrd+0x92>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4660:	629d      	str	r5, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4662:	2102      	movs	r1, #2
    4664:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    4666:	420a      	tst	r2, r1
    4668:	d0fc      	beq.n	4664 <trx_aes_wrrd+0x94>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    466a:	2204      	movs	r2, #4
    466c:	7e19      	ldrb	r1, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    466e:	4211      	tst	r1, r2
    4670:	d0fc      	beq.n	466c <trx_aes_wrrd+0x9c>
    4672:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4674:	0751      	lsls	r1, r2, #29
    4676:	d514      	bpl.n	46a2 <trx_aes_wrrd+0xd2>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4678:	8b5a      	ldrh	r2, [r3, #26]
    467a:	0756      	lsls	r6, r2, #29
    467c:	d503      	bpl.n	4686 <trx_aes_wrrd+0xb6>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    467e:	8b59      	ldrh	r1, [r3, #26]
    4680:	2204      	movs	r2, #4
    4682:	430a      	orrs	r2, r1
    4684:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4686:	4a5d      	ldr	r2, [pc, #372]	; (47fc <trx_aes_wrrd+0x22c>)
    4688:	7992      	ldrb	r2, [r2, #6]
    468a:	2a01      	cmp	r2, #1
    468c:	d105      	bne.n	469a <trx_aes_wrrd+0xca>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    468e:	6a99      	ldr	r1, [r3, #40]	; 0x28
    4690:	05c9      	lsls	r1, r1, #23
    4692:	0dc9      	lsrs	r1, r1, #23
    4694:	4a5c      	ldr	r2, [pc, #368]	; (4808 <trx_aes_wrrd+0x238>)
    4696:	8011      	strh	r1, [r2, #0]
    4698:	e003      	b.n	46a2 <trx_aes_wrrd+0xd2>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    469a:	6a99      	ldr	r1, [r3, #40]	; 0x28
    469c:	b2c9      	uxtb	r1, r1
    469e:	4a5a      	ldr	r2, [pc, #360]	; (4808 <trx_aes_wrrd+0x238>)
    46a0:	8011      	strh	r1, [r2, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    46a2:	2201      	movs	r2, #1
    46a4:	7e19      	ldrb	r1, [r3, #24]

	/* now transfer data */
	odata = idata;

	/* write data byte 0 - the obtained value in SPDR is meaningless */
	while (!spi_is_ready_to_write(&master)) {
    46a6:	4211      	tst	r1, r2
    46a8:	d0fc      	beq.n	46a4 <trx_aes_wrrd+0xd4>
	}
	spi_write(&master, *idata++);
    46aa:	4640      	mov	r0, r8
    46ac:	7801      	ldrb	r1, [r0, #0]
    46ae:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    46b0:	07d6      	lsls	r6, r2, #31
    46b2:	d500      	bpl.n	46b6 <trx_aes_wrrd+0xe6>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    46b4:	6299      	str	r1, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    46b6:	2202      	movs	r2, #2
    46b8:	7e19      	ldrb	r1, [r3, #24]
	while (!spi_is_write_complete(&master)) {
    46ba:	4211      	tst	r1, r2
    46bc:	d0fc      	beq.n	46b8 <trx_aes_wrrd+0xe8>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    46be:	2204      	movs	r2, #4
    46c0:	7e19      	ldrb	r1, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    46c2:	4211      	tst	r1, r2
    46c4:	d0fc      	beq.n	46c0 <trx_aes_wrrd+0xf0>
    46c6:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    46c8:	0750      	lsls	r0, r2, #29
    46ca:	d50f      	bpl.n	46ec <trx_aes_wrrd+0x11c>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    46cc:	8b5a      	ldrh	r2, [r3, #26]
    46ce:	0751      	lsls	r1, r2, #29
    46d0:	d503      	bpl.n	46da <trx_aes_wrrd+0x10a>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    46d2:	8b59      	ldrh	r1, [r3, #26]
    46d4:	2204      	movs	r2, #4
    46d6:	430a      	orrs	r2, r1
    46d8:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    46da:	4a48      	ldr	r2, [pc, #288]	; (47fc <trx_aes_wrrd+0x22c>)
    46dc:	7992      	ldrb	r2, [r2, #6]
    46de:	2a01      	cmp	r2, #1
    46e0:	d108      	bne.n	46f4 <trx_aes_wrrd+0x124>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    46e2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    46e4:	05d2      	lsls	r2, r2, #23
    46e6:	0dd2      	lsrs	r2, r2, #23
    46e8:	4b47      	ldr	r3, [pc, #284]	; (4808 <trx_aes_wrrd+0x238>)
    46ea:	801a      	strh	r2, [r3, #0]
	}
	spi_read(&master, &dummy_read);

	/* Reading Spi Data for the length specified */
	while (length > 0) {
    46ec:	2100      	movs	r1, #0
    46ee:	2c00      	cmp	r4, #0
    46f0:	d047      	beq.n	4782 <trx_aes_wrrd+0x1b2>
    46f2:	e004      	b.n	46fe <trx_aes_wrrd+0x12e>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    46f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    46f6:	b2d2      	uxtb	r2, r2
    46f8:	4b43      	ldr	r3, [pc, #268]	; (4808 <trx_aes_wrrd+0x238>)
    46fa:	801a      	strh	r2, [r3, #0]
    46fc:	e7f6      	b.n	46ec <trx_aes_wrrd+0x11c>
    46fe:	4645      	mov	r5, r8
    4700:	3c01      	subs	r4, #1
    4702:	b2e4      	uxtb	r4, r4
    4704:	9401      	str	r4, [sp, #4]
    4706:	1c23      	adds	r3, r4, #0
    4708:	4443      	add	r3, r8
    470a:	3301      	adds	r3, #1
    470c:	469b      	mov	fp, r3
    470e:	2100      	movs	r1, #0
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4710:	4b3a      	ldr	r3, [pc, #232]	; (47fc <trx_aes_wrrd+0x22c>)
    4712:	469a      	mov	sl, r3

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4714:	2001      	movs	r0, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4716:	2402      	movs	r4, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4718:	2204      	movs	r2, #4
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    471a:	4699      	mov	r9, r3

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    471c:	465f      	mov	r7, fp
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    471e:	4656      	mov	r6, sl
    4720:	6833      	ldr	r3, [r6, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4722:	7e1e      	ldrb	r6, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    4724:	4206      	tst	r6, r0
    4726:	d0fc      	beq.n	4722 <trx_aes_wrrd+0x152>
    4728:	46ac      	mov	ip, r5
		}
		spi_write(&master, *idata++);
    472a:	786e      	ldrb	r6, [r5, #1]
    472c:	46b3      	mov	fp, r6
    472e:	7e1e      	ldrb	r6, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4730:	4206      	tst	r6, r0
    4732:	d001      	beq.n	4738 <trx_aes_wrrd+0x168>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4734:	465e      	mov	r6, fp
    4736:	629e      	str	r6, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4738:	7e1e      	ldrb	r6, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    473a:	4226      	tst	r6, r4
    473c:	d0fc      	beq.n	4738 <trx_aes_wrrd+0x168>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    473e:	7e1e      	ldrb	r6, [r3, #24]
		}
		while (!spi_is_ready_to_read(&master)) {
    4740:	4216      	tst	r6, r2
    4742:	d0fc      	beq.n	473e <trx_aes_wrrd+0x16e>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4744:	464e      	mov	r6, r9
    4746:	6833      	ldr	r3, [r6, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4748:	7e1e      	ldrb	r6, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    474a:	4216      	tst	r6, r2
    474c:	d011      	beq.n	4772 <trx_aes_wrrd+0x1a2>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    474e:	8b59      	ldrh	r1, [r3, #26]
    4750:	4211      	tst	r1, r2
    4752:	d004      	beq.n	475e <trx_aes_wrrd+0x18e>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    4754:	8b59      	ldrh	r1, [r3, #26]
    4756:	2604      	movs	r6, #4
    4758:	4331      	orrs	r1, r6
    475a:	b289      	uxth	r1, r1
    475c:	8359      	strh	r1, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    475e:	4e27      	ldr	r6, [pc, #156]	; (47fc <trx_aes_wrrd+0x22c>)
    4760:	79b1      	ldrb	r1, [r6, #6]
    4762:	2901      	cmp	r1, #1
    4764:	d103      	bne.n	476e <trx_aes_wrrd+0x19e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4766:	6a99      	ldr	r1, [r3, #40]	; 0x28
    4768:	05c9      	lsls	r1, r1, #23
    476a:	0dc9      	lsrs	r1, r1, #23
    476c:	e001      	b.n	4772 <trx_aes_wrrd+0x1a2>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    476e:	6a99      	ldr	r1, [r3, #40]	; 0x28
    4770:	b2c9      	uxtb	r1, r1
		}

#if SAMD || SAMR21
		spi_read(&master, &odata_var);
		*odata++ = (uint8_t)odata_var;
    4772:	4663      	mov	r3, ip
    4774:	7019      	strb	r1, [r3, #0]
    4776:	3501      	adds	r5, #1
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	/* Reading Spi Data for the length specified */
	while (length > 0) {
    4778:	42bd      	cmp	r5, r7
    477a:	d1d0      	bne.n	471e <trx_aes_wrrd+0x14e>
    477c:	9b01      	ldr	r3, [sp, #4]
    477e:	3301      	adds	r3, #1
    4780:	4498      	add	r8, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4782:	4b1e      	ldr	r3, [pc, #120]	; (47fc <trx_aes_wrrd+0x22c>)
    4784:	681b      	ldr	r3, [r3, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4786:	2001      	movs	r0, #1
    4788:	7e1a      	ldrb	r2, [r3, #24]
#endif
		length--;
	}

	/* To get the last data byte, write some dummy byte */
	while (!spi_is_ready_to_write(&master)) {
    478a:	4202      	tst	r2, r0
    478c:	d0fc      	beq.n	4788 <trx_aes_wrrd+0x1b8>
    478e:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4790:	07d6      	lsls	r6, r2, #31
    4792:	d501      	bpl.n	4798 <trx_aes_wrrd+0x1c8>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4794:	2200      	movs	r2, #0
    4796:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4798:	2002      	movs	r0, #2
    479a:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    479c:	4202      	tst	r2, r0
    479e:	d0fc      	beq.n	479a <trx_aes_wrrd+0x1ca>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    47a0:	2004      	movs	r0, #4
    47a2:	7e1a      	ldrb	r2, [r3, #24]
	}
	while (!spi_is_ready_to_read(&master)) {
    47a4:	4202      	tst	r2, r0
    47a6:	d0fc      	beq.n	47a2 <trx_aes_wrrd+0x1d2>
    47a8:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    47aa:	0750      	lsls	r0, r2, #29
    47ac:	d510      	bpl.n	47d0 <trx_aes_wrrd+0x200>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    47ae:	8b5a      	ldrh	r2, [r3, #26]
    47b0:	0751      	lsls	r1, r2, #29
    47b2:	d503      	bpl.n	47bc <trx_aes_wrrd+0x1ec>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    47b4:	8b59      	ldrh	r1, [r3, #26]
    47b6:	2204      	movs	r2, #4
    47b8:	430a      	orrs	r2, r1
    47ba:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    47bc:	4a0f      	ldr	r2, [pc, #60]	; (47fc <trx_aes_wrrd+0x22c>)
    47be:	7992      	ldrb	r2, [r2, #6]
    47c0:	2a01      	cmp	r2, #1
    47c2:	d103      	bne.n	47cc <trx_aes_wrrd+0x1fc>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    47c4:	6a99      	ldr	r1, [r3, #40]	; 0x28
    47c6:	05c9      	lsls	r1, r1, #23
    47c8:	0dc9      	lsrs	r1, r1, #23
    47ca:	e001      	b.n	47d0 <trx_aes_wrrd+0x200>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    47cc:	6a99      	ldr	r1, [r3, #40]	; 0x28
    47ce:	b2c9      	uxtb	r1, r1
	}
#if SAMD || SAMR21
	spi_read(&master, &odata_var);
	*odata = (uint8_t)odata_var;
    47d0:	4642      	mov	r2, r8
    47d2:	7011      	strb	r1, [r2, #0]
#else
	spi_read(&master, (uint16_t *)odata);
#endif

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    47d4:	4809      	ldr	r0, [pc, #36]	; (47fc <trx_aes_wrrd+0x22c>)
    47d6:	490a      	ldr	r1, [pc, #40]	; (4800 <trx_aes_wrrd+0x230>)
    47d8:	2200      	movs	r2, #0
    47da:	4b0a      	ldr	r3, [pc, #40]	; (4804 <trx_aes_wrrd+0x234>)
    47dc:	4798      	blx	r3
	spi_read_packet(AT86RFX_SPI, odata, 1);

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	LEAVE_TRX_REGION();
    47de:	2000      	movs	r0, #0
    47e0:	2100      	movs	r1, #0
    47e2:	4b0a      	ldr	r3, [pc, #40]	; (480c <trx_aes_wrrd+0x23c>)
    47e4:	4798      	blx	r3
}
    47e6:	b003      	add	sp, #12
    47e8:	bc3c      	pop	{r2, r3, r4, r5}
    47ea:	4690      	mov	r8, r2
    47ec:	4699      	mov	r9, r3
    47ee:	46a2      	mov	sl, r4
    47f0:	46ab      	mov	fp, r5
    47f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    47f4:	0000014d 	.word	0x0000014d
    47f8:	00000309 	.word	0x00000309
    47fc:	20000e9c 	.word	0x20000e9c
    4800:	20000e60 	.word	0x20000e60
    4804:	00000a49 	.word	0x00000a49
    4808:	20000e58 	.word	0x20000e58
    480c:	000002e9 	.word	0x000002e9

00004810 <main>:

 #include "wsndemo.h"
 #include "asf.h"

int main(void)
{
    4810:	b510      	push	{r4, lr}
	irq_initialize_vectors();
	
	#if SAMD || SAMR21
	system_init();
    4812:	4b07      	ldr	r3, [pc, #28]	; (4830 <main+0x20>)
    4814:	4798      	blx	r3
	delay_init();
    4816:	4b07      	ldr	r3, [pc, #28]	; (4834 <main+0x24>)
    4818:	4798      	blx	r3
	#else
	sysclk_init();
	board_init();
	#endif
	
	wsndemo_init();
    481a:	4b07      	ldr	r3, [pc, #28]	; (4838 <main+0x28>)
    481c:	4798      	blx	r3
	cpu_irq_enable();
    481e:	2201      	movs	r2, #1
    4820:	4b06      	ldr	r3, [pc, #24]	; (483c <main+0x2c>)
    4822:	701a      	strb	r2, [r3, #0]
    4824:	f3bf 8f5f 	dmb	sy
    4828:	b662      	cpsie	i
	
	while(1)
	{
	wsndemo_task();	
    482a:	4c05      	ldr	r4, [pc, #20]	; (4840 <main+0x30>)
    482c:	47a0      	blx	r4
    482e:	e7fd      	b.n	482c <main+0x1c>
    4830:	00001349 	.word	0x00001349
    4834:	00000111 	.word	0x00000111
    4838:	00001b95 	.word	0x00001b95
    483c:	20000008 	.word	0x20000008
    4840:	00001c09 	.word	0x00001c09

00004844 <common_tc_delay>:
    4844:	b510      	push	{r4, lr}
    4846:	1c04      	adds	r4, r0, #0
    4848:	4b13      	ldr	r3, [pc, #76]	; (4898 <common_tc_delay+0x54>)
    484a:	4798      	blx	r3
    484c:	4b13      	ldr	r3, [pc, #76]	; (489c <common_tc_delay+0x58>)
    484e:	781a      	ldrb	r2, [r3, #0]
    4850:	4362      	muls	r2, r4
    4852:	1881      	adds	r1, r0, r2
    4854:	4b12      	ldr	r3, [pc, #72]	; (48a0 <common_tc_delay+0x5c>)
    4856:	6059      	str	r1, [r3, #4]
    4858:	6859      	ldr	r1, [r3, #4]
    485a:	0c09      	lsrs	r1, r1, #16
    485c:	6059      	str	r1, [r3, #4]
    485e:	685b      	ldr	r3, [r3, #4]
    4860:	2b00      	cmp	r3, #0
    4862:	d007      	beq.n	4874 <common_tc_delay+0x30>
    4864:	4b0e      	ldr	r3, [pc, #56]	; (48a0 <common_tc_delay+0x5c>)
    4866:	6859      	ldr	r1, [r3, #4]
    4868:	3201      	adds	r2, #1
    486a:	1880      	adds	r0, r0, r2
    486c:	8118      	strh	r0, [r3, #8]
    486e:	4b0d      	ldr	r3, [pc, #52]	; (48a4 <common_tc_delay+0x60>)
    4870:	4798      	blx	r3
    4872:	e004      	b.n	487e <common_tc_delay+0x3a>
    4874:	1882      	adds	r2, r0, r2
    4876:	4b0a      	ldr	r3, [pc, #40]	; (48a0 <common_tc_delay+0x5c>)
    4878:	811a      	strh	r2, [r3, #8]
    487a:	4b0b      	ldr	r3, [pc, #44]	; (48a8 <common_tc_delay+0x64>)
    487c:	4798      	blx	r3
    487e:	4b08      	ldr	r3, [pc, #32]	; (48a0 <common_tc_delay+0x5c>)
    4880:	891b      	ldrh	r3, [r3, #8]
    4882:	2b63      	cmp	r3, #99	; 0x63
    4884:	d802      	bhi.n	488c <common_tc_delay+0x48>
    4886:	3364      	adds	r3, #100	; 0x64
    4888:	4a05      	ldr	r2, [pc, #20]	; (48a0 <common_tc_delay+0x5c>)
    488a:	8113      	strh	r3, [r2, #8]
    488c:	4b04      	ldr	r3, [pc, #16]	; (48a0 <common_tc_delay+0x5c>)
    488e:	8918      	ldrh	r0, [r3, #8]
    4890:	4b06      	ldr	r3, [pc, #24]	; (48ac <common_tc_delay+0x68>)
    4892:	4798      	blx	r3
    4894:	bd10      	pop	{r4, pc}
    4896:	46c0      	nop			; (mov r8, r8)
    4898:	000039dd 	.word	0x000039dd
    489c:	20000ea8 	.word	0x20000ea8
    48a0:	20000d38 	.word	0x20000d38
    48a4:	000039f1 	.word	0x000039f1
    48a8:	00003a05 	.word	0x00003a05
    48ac:	00003a41 	.word	0x00003a41

000048b0 <common_tc_init>:
    48b0:	b508      	push	{r3, lr}
    48b2:	2200      	movs	r2, #0
    48b4:	4b03      	ldr	r3, [pc, #12]	; (48c4 <common_tc_init+0x14>)
    48b6:	701a      	strb	r2, [r3, #0]
    48b8:	4b03      	ldr	r3, [pc, #12]	; (48c8 <common_tc_init+0x18>)
    48ba:	4798      	blx	r3
    48bc:	4b03      	ldr	r3, [pc, #12]	; (48cc <common_tc_init+0x1c>)
    48be:	7018      	strb	r0, [r3, #0]
    48c0:	bd08      	pop	{r3, pc}
    48c2:	46c0      	nop			; (mov r8, r8)
    48c4:	20000d38 	.word	0x20000d38
    48c8:	00003a59 	.word	0x00003a59
    48cc:	20000ea8 	.word	0x20000ea8

000048d0 <tmr_ovf_callback>:
    48d0:	b508      	push	{r3, lr}
    48d2:	4b0e      	ldr	r3, [pc, #56]	; (490c <tmr_ovf_callback+0x3c>)
    48d4:	685b      	ldr	r3, [r3, #4]
    48d6:	2b00      	cmp	r3, #0
    48d8:	d007      	beq.n	48ea <tmr_ovf_callback+0x1a>
    48da:	4a0c      	ldr	r2, [pc, #48]	; (490c <tmr_ovf_callback+0x3c>)
    48dc:	6853      	ldr	r3, [r2, #4]
    48de:	3b01      	subs	r3, #1
    48e0:	6053      	str	r3, [r2, #4]
    48e2:	2b00      	cmp	r3, #0
    48e4:	d101      	bne.n	48ea <tmr_ovf_callback+0x1a>
    48e6:	4b0a      	ldr	r3, [pc, #40]	; (4910 <tmr_ovf_callback+0x40>)
    48e8:	4798      	blx	r3
    48ea:	4a08      	ldr	r2, [pc, #32]	; (490c <tmr_ovf_callback+0x3c>)
    48ec:	7813      	ldrb	r3, [r2, #0]
    48ee:	3301      	adds	r3, #1
    48f0:	b2db      	uxtb	r3, r3
    48f2:	7013      	strb	r3, [r2, #0]
    48f4:	4a07      	ldr	r2, [pc, #28]	; (4914 <tmr_ovf_callback+0x44>)
    48f6:	7812      	ldrb	r2, [r2, #0]
    48f8:	429a      	cmp	r2, r3
    48fa:	d806      	bhi.n	490a <tmr_ovf_callback+0x3a>
    48fc:	4b03      	ldr	r3, [pc, #12]	; (490c <tmr_ovf_callback+0x3c>)
    48fe:	2200      	movs	r2, #0
    4900:	701a      	strb	r2, [r3, #0]
    4902:	68db      	ldr	r3, [r3, #12]
    4904:	2b00      	cmp	r3, #0
    4906:	d000      	beq.n	490a <tmr_ovf_callback+0x3a>
    4908:	4798      	blx	r3
    490a:	bd08      	pop	{r3, pc}
    490c:	20000d38 	.word	0x20000d38
    4910:	00003a05 	.word	0x00003a05
    4914:	20000ea8 	.word	0x20000ea8

00004918 <tmr_cca_callback>:
    4918:	b508      	push	{r3, lr}
    491a:	4b04      	ldr	r3, [pc, #16]	; (492c <tmr_cca_callback+0x14>)
    491c:	4798      	blx	r3
    491e:	4b04      	ldr	r3, [pc, #16]	; (4930 <tmr_cca_callback+0x18>)
    4920:	691b      	ldr	r3, [r3, #16]
    4922:	2b00      	cmp	r3, #0
    4924:	d000      	beq.n	4928 <tmr_cca_callback+0x10>
    4926:	4798      	blx	r3
    4928:	bd08      	pop	{r3, pc}
    492a:	46c0      	nop			; (mov r8, r8)
    492c:	000039f1 	.word	0x000039f1
    4930:	20000d38 	.word	0x20000d38

00004934 <set_common_tc_expiry_callback>:
    4934:	4b01      	ldr	r3, [pc, #4]	; (493c <set_common_tc_expiry_callback+0x8>)
    4936:	6118      	str	r0, [r3, #16]
    4938:	4770      	bx	lr
    493a:	46c0      	nop			; (mov r8, r8)
    493c:	20000d38 	.word	0x20000d38

00004940 <__aeabi_uidiv>:
    4940:	2900      	cmp	r1, #0
    4942:	d034      	beq.n	49ae <.udivsi3_skip_div0_test+0x6a>

00004944 <.udivsi3_skip_div0_test>:
    4944:	2301      	movs	r3, #1
    4946:	2200      	movs	r2, #0
    4948:	b410      	push	{r4}
    494a:	4288      	cmp	r0, r1
    494c:	d32c      	bcc.n	49a8 <.udivsi3_skip_div0_test+0x64>
    494e:	2401      	movs	r4, #1
    4950:	0724      	lsls	r4, r4, #28
    4952:	42a1      	cmp	r1, r4
    4954:	d204      	bcs.n	4960 <.udivsi3_skip_div0_test+0x1c>
    4956:	4281      	cmp	r1, r0
    4958:	d202      	bcs.n	4960 <.udivsi3_skip_div0_test+0x1c>
    495a:	0109      	lsls	r1, r1, #4
    495c:	011b      	lsls	r3, r3, #4
    495e:	e7f8      	b.n	4952 <.udivsi3_skip_div0_test+0xe>
    4960:	00e4      	lsls	r4, r4, #3
    4962:	42a1      	cmp	r1, r4
    4964:	d204      	bcs.n	4970 <.udivsi3_skip_div0_test+0x2c>
    4966:	4281      	cmp	r1, r0
    4968:	d202      	bcs.n	4970 <.udivsi3_skip_div0_test+0x2c>
    496a:	0049      	lsls	r1, r1, #1
    496c:	005b      	lsls	r3, r3, #1
    496e:	e7f8      	b.n	4962 <.udivsi3_skip_div0_test+0x1e>
    4970:	4288      	cmp	r0, r1
    4972:	d301      	bcc.n	4978 <.udivsi3_skip_div0_test+0x34>
    4974:	1a40      	subs	r0, r0, r1
    4976:	431a      	orrs	r2, r3
    4978:	084c      	lsrs	r4, r1, #1
    497a:	42a0      	cmp	r0, r4
    497c:	d302      	bcc.n	4984 <.udivsi3_skip_div0_test+0x40>
    497e:	1b00      	subs	r0, r0, r4
    4980:	085c      	lsrs	r4, r3, #1
    4982:	4322      	orrs	r2, r4
    4984:	088c      	lsrs	r4, r1, #2
    4986:	42a0      	cmp	r0, r4
    4988:	d302      	bcc.n	4990 <.udivsi3_skip_div0_test+0x4c>
    498a:	1b00      	subs	r0, r0, r4
    498c:	089c      	lsrs	r4, r3, #2
    498e:	4322      	orrs	r2, r4
    4990:	08cc      	lsrs	r4, r1, #3
    4992:	42a0      	cmp	r0, r4
    4994:	d302      	bcc.n	499c <.udivsi3_skip_div0_test+0x58>
    4996:	1b00      	subs	r0, r0, r4
    4998:	08dc      	lsrs	r4, r3, #3
    499a:	4322      	orrs	r2, r4
    499c:	2800      	cmp	r0, #0
    499e:	d003      	beq.n	49a8 <.udivsi3_skip_div0_test+0x64>
    49a0:	091b      	lsrs	r3, r3, #4
    49a2:	d001      	beq.n	49a8 <.udivsi3_skip_div0_test+0x64>
    49a4:	0909      	lsrs	r1, r1, #4
    49a6:	e7e3      	b.n	4970 <.udivsi3_skip_div0_test+0x2c>
    49a8:	1c10      	adds	r0, r2, #0
    49aa:	bc10      	pop	{r4}
    49ac:	4770      	bx	lr
    49ae:	2800      	cmp	r0, #0
    49b0:	d001      	beq.n	49b6 <.udivsi3_skip_div0_test+0x72>
    49b2:	2000      	movs	r0, #0
    49b4:	43c0      	mvns	r0, r0
    49b6:	b407      	push	{r0, r1, r2}
    49b8:	4802      	ldr	r0, [pc, #8]	; (49c4 <.udivsi3_skip_div0_test+0x80>)
    49ba:	a102      	add	r1, pc, #8	; (adr r1, 49c4 <.udivsi3_skip_div0_test+0x80>)
    49bc:	1840      	adds	r0, r0, r1
    49be:	9002      	str	r0, [sp, #8]
    49c0:	bd03      	pop	{r0, r1, pc}
    49c2:	46c0      	nop			; (mov r8, r8)
    49c4:	00000019 	.word	0x00000019

000049c8 <__aeabi_uidivmod>:
    49c8:	2900      	cmp	r1, #0
    49ca:	d0f0      	beq.n	49ae <.udivsi3_skip_div0_test+0x6a>
    49cc:	b503      	push	{r0, r1, lr}
    49ce:	f7ff ffb9 	bl	4944 <.udivsi3_skip_div0_test>
    49d2:	bc0e      	pop	{r1, r2, r3}
    49d4:	4342      	muls	r2, r0
    49d6:	1a89      	subs	r1, r1, r2
    49d8:	4718      	bx	r3
    49da:	46c0      	nop			; (mov r8, r8)

000049dc <__aeabi_idiv0>:
    49dc:	4770      	bx	lr
    49de:	46c0      	nop			; (mov r8, r8)

000049e0 <__aeabi_lmul>:
    49e0:	469c      	mov	ip, r3
    49e2:	0403      	lsls	r3, r0, #16
    49e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    49e6:	0c1b      	lsrs	r3, r3, #16
    49e8:	0417      	lsls	r7, r2, #16
    49ea:	0c3f      	lsrs	r7, r7, #16
    49ec:	0c15      	lsrs	r5, r2, #16
    49ee:	1c1e      	adds	r6, r3, #0
    49f0:	1c04      	adds	r4, r0, #0
    49f2:	0c00      	lsrs	r0, r0, #16
    49f4:	437e      	muls	r6, r7
    49f6:	436b      	muls	r3, r5
    49f8:	4347      	muls	r7, r0
    49fa:	4345      	muls	r5, r0
    49fc:	18fb      	adds	r3, r7, r3
    49fe:	0c30      	lsrs	r0, r6, #16
    4a00:	1818      	adds	r0, r3, r0
    4a02:	4287      	cmp	r7, r0
    4a04:	d902      	bls.n	4a0c <__aeabi_lmul+0x2c>
    4a06:	2380      	movs	r3, #128	; 0x80
    4a08:	025b      	lsls	r3, r3, #9
    4a0a:	18ed      	adds	r5, r5, r3
    4a0c:	0c03      	lsrs	r3, r0, #16
    4a0e:	18ed      	adds	r5, r5, r3
    4a10:	4663      	mov	r3, ip
    4a12:	435c      	muls	r4, r3
    4a14:	434a      	muls	r2, r1
    4a16:	0436      	lsls	r6, r6, #16
    4a18:	0c36      	lsrs	r6, r6, #16
    4a1a:	18a1      	adds	r1, r4, r2
    4a1c:	0400      	lsls	r0, r0, #16
    4a1e:	1980      	adds	r0, r0, r6
    4a20:	1949      	adds	r1, r1, r5
    4a22:	bdf0      	pop	{r4, r5, r6, r7, pc}

00004a24 <__libc_init_array>:
    4a24:	b570      	push	{r4, r5, r6, lr}
    4a26:	4b0e      	ldr	r3, [pc, #56]	; (4a60 <__libc_init_array+0x3c>)
    4a28:	4d0e      	ldr	r5, [pc, #56]	; (4a64 <__libc_init_array+0x40>)
    4a2a:	2400      	movs	r4, #0
    4a2c:	1aed      	subs	r5, r5, r3
    4a2e:	10ad      	asrs	r5, r5, #2
    4a30:	1c1e      	adds	r6, r3, #0
    4a32:	42ac      	cmp	r4, r5
    4a34:	d004      	beq.n	4a40 <__libc_init_array+0x1c>
    4a36:	00a3      	lsls	r3, r4, #2
    4a38:	58f3      	ldr	r3, [r6, r3]
    4a3a:	4798      	blx	r3
    4a3c:	3401      	adds	r4, #1
    4a3e:	e7f8      	b.n	4a32 <__libc_init_array+0xe>
    4a40:	f000 f99a 	bl	4d78 <_init>
    4a44:	4b08      	ldr	r3, [pc, #32]	; (4a68 <__libc_init_array+0x44>)
    4a46:	4d09      	ldr	r5, [pc, #36]	; (4a6c <__libc_init_array+0x48>)
    4a48:	2400      	movs	r4, #0
    4a4a:	1aed      	subs	r5, r5, r3
    4a4c:	10ad      	asrs	r5, r5, #2
    4a4e:	1c1e      	adds	r6, r3, #0
    4a50:	42ac      	cmp	r4, r5
    4a52:	d004      	beq.n	4a5e <__libc_init_array+0x3a>
    4a54:	00a3      	lsls	r3, r4, #2
    4a56:	58f3      	ldr	r3, [r6, r3]
    4a58:	4798      	blx	r3
    4a5a:	3401      	adds	r4, #1
    4a5c:	e7f8      	b.n	4a50 <__libc_init_array+0x2c>
    4a5e:	bd70      	pop	{r4, r5, r6, pc}
    4a60:	00004d84 	.word	0x00004d84
    4a64:	00004d84 	.word	0x00004d84
    4a68:	00004d84 	.word	0x00004d84
    4a6c:	00004d88 	.word	0x00004d88

00004a70 <memcpy>:
    4a70:	b510      	push	{r4, lr}
    4a72:	2300      	movs	r3, #0
    4a74:	4293      	cmp	r3, r2
    4a76:	d003      	beq.n	4a80 <memcpy+0x10>
    4a78:	5ccc      	ldrb	r4, [r1, r3]
    4a7a:	54c4      	strb	r4, [r0, r3]
    4a7c:	3301      	adds	r3, #1
    4a7e:	e7f9      	b.n	4a74 <memcpy+0x4>
    4a80:	bd10      	pop	{r4, pc}

00004a82 <memset>:
    4a82:	1c03      	adds	r3, r0, #0
    4a84:	1882      	adds	r2, r0, r2
    4a86:	4293      	cmp	r3, r2
    4a88:	d002      	beq.n	4a90 <memset+0xe>
    4a8a:	7019      	strb	r1, [r3, #0]
    4a8c:	3301      	adds	r3, #1
    4a8e:	e7fa      	b.n	4a86 <memset+0x4>
    4a90:	4770      	bx	lr
	...

00004a94 <srand>:
    4a94:	b538      	push	{r3, r4, r5, lr}
    4a96:	4b10      	ldr	r3, [pc, #64]	; (4ad8 <srand+0x44>)
    4a98:	1c05      	adds	r5, r0, #0
    4a9a:	681c      	ldr	r4, [r3, #0]
    4a9c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    4a9e:	2b00      	cmp	r3, #0
    4aa0:	d115      	bne.n	4ace <srand+0x3a>
    4aa2:	2018      	movs	r0, #24
    4aa4:	f000 f860 	bl	4b68 <malloc>
    4aa8:	4b0c      	ldr	r3, [pc, #48]	; (4adc <srand+0x48>)
    4aaa:	63a0      	str	r0, [r4, #56]	; 0x38
    4aac:	8003      	strh	r3, [r0, #0]
    4aae:	4b0c      	ldr	r3, [pc, #48]	; (4ae0 <srand+0x4c>)
    4ab0:	8043      	strh	r3, [r0, #2]
    4ab2:	4b0c      	ldr	r3, [pc, #48]	; (4ae4 <srand+0x50>)
    4ab4:	8083      	strh	r3, [r0, #4]
    4ab6:	4b0c      	ldr	r3, [pc, #48]	; (4ae8 <srand+0x54>)
    4ab8:	80c3      	strh	r3, [r0, #6]
    4aba:	4b0c      	ldr	r3, [pc, #48]	; (4aec <srand+0x58>)
    4abc:	8103      	strh	r3, [r0, #8]
    4abe:	2305      	movs	r3, #5
    4ac0:	8143      	strh	r3, [r0, #10]
    4ac2:	230b      	movs	r3, #11
    4ac4:	8183      	strh	r3, [r0, #12]
    4ac6:	2201      	movs	r2, #1
    4ac8:	2300      	movs	r3, #0
    4aca:	6102      	str	r2, [r0, #16]
    4acc:	6143      	str	r3, [r0, #20]
    4ace:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    4ad0:	2200      	movs	r2, #0
    4ad2:	611d      	str	r5, [r3, #16]
    4ad4:	615a      	str	r2, [r3, #20]
    4ad6:	bd38      	pop	{r3, r4, r5, pc}
    4ad8:	20000074 	.word	0x20000074
    4adc:	0000330e 	.word	0x0000330e
    4ae0:	ffffabcd 	.word	0xffffabcd
    4ae4:	00001234 	.word	0x00001234
    4ae8:	ffffe66d 	.word	0xffffe66d
    4aec:	ffffdeec 	.word	0xffffdeec

00004af0 <rand>:
    4af0:	4b17      	ldr	r3, [pc, #92]	; (4b50 <rand+0x60>)
    4af2:	b510      	push	{r4, lr}
    4af4:	681c      	ldr	r4, [r3, #0]
    4af6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    4af8:	2b00      	cmp	r3, #0
    4afa:	d115      	bne.n	4b28 <rand+0x38>
    4afc:	2018      	movs	r0, #24
    4afe:	f000 f833 	bl	4b68 <malloc>
    4b02:	4b14      	ldr	r3, [pc, #80]	; (4b54 <rand+0x64>)
    4b04:	63a0      	str	r0, [r4, #56]	; 0x38
    4b06:	8003      	strh	r3, [r0, #0]
    4b08:	4b13      	ldr	r3, [pc, #76]	; (4b58 <rand+0x68>)
    4b0a:	8043      	strh	r3, [r0, #2]
    4b0c:	4b13      	ldr	r3, [pc, #76]	; (4b5c <rand+0x6c>)
    4b0e:	8083      	strh	r3, [r0, #4]
    4b10:	4b13      	ldr	r3, [pc, #76]	; (4b60 <rand+0x70>)
    4b12:	80c3      	strh	r3, [r0, #6]
    4b14:	4b13      	ldr	r3, [pc, #76]	; (4b64 <rand+0x74>)
    4b16:	8103      	strh	r3, [r0, #8]
    4b18:	2305      	movs	r3, #5
    4b1a:	8143      	strh	r3, [r0, #10]
    4b1c:	230b      	movs	r3, #11
    4b1e:	8183      	strh	r3, [r0, #12]
    4b20:	2201      	movs	r2, #1
    4b22:	2300      	movs	r3, #0
    4b24:	6102      	str	r2, [r0, #16]
    4b26:	6143      	str	r3, [r0, #20]
    4b28:	4b08      	ldr	r3, [pc, #32]	; (4b4c <rand+0x5c>)
    4b2a:	4a07      	ldr	r2, [pc, #28]	; (4b48 <rand+0x58>)
    4b2c:	6ba4      	ldr	r4, [r4, #56]	; 0x38
    4b2e:	6920      	ldr	r0, [r4, #16]
    4b30:	6961      	ldr	r1, [r4, #20]
    4b32:	f7ff ff55 	bl	49e0 <__aeabi_lmul>
    4b36:	2201      	movs	r2, #1
    4b38:	2300      	movs	r3, #0
    4b3a:	1880      	adds	r0, r0, r2
    4b3c:	4159      	adcs	r1, r3
    4b3e:	6120      	str	r0, [r4, #16]
    4b40:	6161      	str	r1, [r4, #20]
    4b42:	0048      	lsls	r0, r1, #1
    4b44:	0840      	lsrs	r0, r0, #1
    4b46:	bd10      	pop	{r4, pc}
    4b48:	4c957f2d 	.word	0x4c957f2d
    4b4c:	5851f42d 	.word	0x5851f42d
    4b50:	20000074 	.word	0x20000074
    4b54:	0000330e 	.word	0x0000330e
    4b58:	ffffabcd 	.word	0xffffabcd
    4b5c:	00001234 	.word	0x00001234
    4b60:	ffffe66d 	.word	0xffffe66d
    4b64:	ffffdeec 	.word	0xffffdeec

00004b68 <malloc>:
    4b68:	b508      	push	{r3, lr}
    4b6a:	4b03      	ldr	r3, [pc, #12]	; (4b78 <malloc+0x10>)
    4b6c:	1c01      	adds	r1, r0, #0
    4b6e:	6818      	ldr	r0, [r3, #0]
    4b70:	f000 f804 	bl	4b7c <_malloc_r>
    4b74:	bd08      	pop	{r3, pc}
    4b76:	46c0      	nop			; (mov r8, r8)
    4b78:	20000074 	.word	0x20000074

00004b7c <_malloc_r>:
    4b7c:	b570      	push	{r4, r5, r6, lr}
    4b7e:	2303      	movs	r3, #3
    4b80:	1ccd      	adds	r5, r1, #3
    4b82:	439d      	bics	r5, r3
    4b84:	3508      	adds	r5, #8
    4b86:	1c06      	adds	r6, r0, #0
    4b88:	2d0c      	cmp	r5, #12
    4b8a:	d201      	bcs.n	4b90 <_malloc_r+0x14>
    4b8c:	250c      	movs	r5, #12
    4b8e:	e001      	b.n	4b94 <_malloc_r+0x18>
    4b90:	2d00      	cmp	r5, #0
    4b92:	db3f      	blt.n	4c14 <_malloc_r+0x98>
    4b94:	428d      	cmp	r5, r1
    4b96:	d33d      	bcc.n	4c14 <_malloc_r+0x98>
    4b98:	4b20      	ldr	r3, [pc, #128]	; (4c1c <_malloc_r+0xa0>)
    4b9a:	681c      	ldr	r4, [r3, #0]
    4b9c:	1c1a      	adds	r2, r3, #0
    4b9e:	1c21      	adds	r1, r4, #0
    4ba0:	2900      	cmp	r1, #0
    4ba2:	d013      	beq.n	4bcc <_malloc_r+0x50>
    4ba4:	6808      	ldr	r0, [r1, #0]
    4ba6:	1b43      	subs	r3, r0, r5
    4ba8:	d40d      	bmi.n	4bc6 <_malloc_r+0x4a>
    4baa:	2b0b      	cmp	r3, #11
    4bac:	d902      	bls.n	4bb4 <_malloc_r+0x38>
    4bae:	600b      	str	r3, [r1, #0]
    4bb0:	18cc      	adds	r4, r1, r3
    4bb2:	e01e      	b.n	4bf2 <_malloc_r+0x76>
    4bb4:	428c      	cmp	r4, r1
    4bb6:	d102      	bne.n	4bbe <_malloc_r+0x42>
    4bb8:	6863      	ldr	r3, [r4, #4]
    4bba:	6013      	str	r3, [r2, #0]
    4bbc:	e01a      	b.n	4bf4 <_malloc_r+0x78>
    4bbe:	6848      	ldr	r0, [r1, #4]
    4bc0:	6060      	str	r0, [r4, #4]
    4bc2:	1c0c      	adds	r4, r1, #0
    4bc4:	e016      	b.n	4bf4 <_malloc_r+0x78>
    4bc6:	1c0c      	adds	r4, r1, #0
    4bc8:	6849      	ldr	r1, [r1, #4]
    4bca:	e7e9      	b.n	4ba0 <_malloc_r+0x24>
    4bcc:	4c14      	ldr	r4, [pc, #80]	; (4c20 <_malloc_r+0xa4>)
    4bce:	6820      	ldr	r0, [r4, #0]
    4bd0:	2800      	cmp	r0, #0
    4bd2:	d103      	bne.n	4bdc <_malloc_r+0x60>
    4bd4:	1c30      	adds	r0, r6, #0
    4bd6:	f000 f825 	bl	4c24 <_sbrk_r>
    4bda:	6020      	str	r0, [r4, #0]
    4bdc:	1c30      	adds	r0, r6, #0
    4bde:	1c29      	adds	r1, r5, #0
    4be0:	f000 f820 	bl	4c24 <_sbrk_r>
    4be4:	1c43      	adds	r3, r0, #1
    4be6:	d015      	beq.n	4c14 <_malloc_r+0x98>
    4be8:	1cc4      	adds	r4, r0, #3
    4bea:	2303      	movs	r3, #3
    4bec:	439c      	bics	r4, r3
    4bee:	4284      	cmp	r4, r0
    4bf0:	d10a      	bne.n	4c08 <_malloc_r+0x8c>
    4bf2:	6025      	str	r5, [r4, #0]
    4bf4:	1c20      	adds	r0, r4, #0
    4bf6:	300b      	adds	r0, #11
    4bf8:	2207      	movs	r2, #7
    4bfa:	1d23      	adds	r3, r4, #4
    4bfc:	4390      	bics	r0, r2
    4bfe:	1ac3      	subs	r3, r0, r3
    4c00:	d00b      	beq.n	4c1a <_malloc_r+0x9e>
    4c02:	425a      	negs	r2, r3
    4c04:	50e2      	str	r2, [r4, r3]
    4c06:	e008      	b.n	4c1a <_malloc_r+0x9e>
    4c08:	1a21      	subs	r1, r4, r0
    4c0a:	1c30      	adds	r0, r6, #0
    4c0c:	f000 f80a 	bl	4c24 <_sbrk_r>
    4c10:	3001      	adds	r0, #1
    4c12:	d1ee      	bne.n	4bf2 <_malloc_r+0x76>
    4c14:	230c      	movs	r3, #12
    4c16:	6033      	str	r3, [r6, #0]
    4c18:	2000      	movs	r0, #0
    4c1a:	bd70      	pop	{r4, r5, r6, pc}
    4c1c:	20000d50 	.word	0x20000d50
    4c20:	20000d4c 	.word	0x20000d4c

00004c24 <_sbrk_r>:
    4c24:	b538      	push	{r3, r4, r5, lr}
    4c26:	4c07      	ldr	r4, [pc, #28]	; (4c44 <_sbrk_r+0x20>)
    4c28:	2300      	movs	r3, #0
    4c2a:	1c05      	adds	r5, r0, #0
    4c2c:	1c08      	adds	r0, r1, #0
    4c2e:	6023      	str	r3, [r4, #0]
    4c30:	f7fc fdde 	bl	17f0 <_sbrk>
    4c34:	1c43      	adds	r3, r0, #1
    4c36:	d103      	bne.n	4c40 <_sbrk_r+0x1c>
    4c38:	6823      	ldr	r3, [r4, #0]
    4c3a:	2b00      	cmp	r3, #0
    4c3c:	d000      	beq.n	4c40 <_sbrk_r+0x1c>
    4c3e:	602b      	str	r3, [r5, #0]
    4c40:	bd38      	pop	{r3, r4, r5, pc}
    4c42:	46c0      	nop			; (mov r8, r8)
    4c44:	20000eac 	.word	0x20000eac
    4c48:	42000800 	.word	0x42000800
    4c4c:	42000c00 	.word	0x42000c00
    4c50:	42001000 	.word	0x42001000
    4c54:	42001400 	.word	0x42001400
    4c58:	42001800 	.word	0x42001800
    4c5c:	42001c00 	.word	0x42001c00
    4c60:	00000b48 	.word	0x00000b48
    4c64:	00000ba4 	.word	0x00000ba4
    4c68:	00000ba4 	.word	0x00000ba4
    4c6c:	00000b42 	.word	0x00000b42
    4c70:	00000b42 	.word	0x00000b42
    4c74:	00000b5e 	.word	0x00000b5e
    4c78:	00000b4e 	.word	0x00000b4e
    4c7c:	00000b64 	.word	0x00000b64
    4c80:	00000b92 	.word	0x00000b92
    4c84:	00000dcc 	.word	0x00000dcc
    4c88:	00000e2c 	.word	0x00000e2c
    4c8c:	00000e2c 	.word	0x00000e2c
    4c90:	00000dac 	.word	0x00000dac
    4c94:	00000dbe 	.word	0x00000dbe
    4c98:	00000dda 	.word	0x00000dda
    4c9c:	00000db0 	.word	0x00000db0
    4ca0:	00000de8 	.word	0x00000de8
    4ca4:	00000e1c 	.word	0x00000e1c
    4ca8:	42002c00 	.word	0x42002c00
    4cac:	42003000 	.word	0x42003000
    4cb0:	42003400 	.word	0x42003400
    4cb4:	001c1c1b 	.word	0x001c1c1b
    4cb8:	10000800 	.word	0x10000800
    4cbc:	00002000 	.word	0x00002000
    4cc0:	74756f52 	.word	0x74756f52
    4cc4:	00007265 	.word	0x00007265
    4cc8:	74736554 	.word	0x74736554
    4ccc:	75636553 	.word	0x75636553
    4cd0:	79746972 	.word	0x79746972
    4cd4:	3079654b 	.word	0x3079654b
    4cd8:	00000000 	.word	0x00000000
    4cdc:	00002af4 	.word	0x00002af4
    4ce0:	00002c6c 	.word	0x00002c6c
    4ce4:	00002c76 	.word	0x00002c76
    4ce8:	00002e12 	.word	0x00002e12
    4cec:	00002e1a 	.word	0x00002e1a
    4cf0:	000033f6 	.word	0x000033f6
    4cf4:	000034b4 	.word	0x000034b4
    4cf8:	00003400 	.word	0x00003400
    4cfc:	00003420 	.word	0x00003420
    4d00:	000034b4 	.word	0x000034b4
    4d04:	00003442 	.word	0x00003442
    4d08:	000034b4 	.word	0x000034b4
    4d0c:	00003484 	.word	0x00003484

00004d10 <tc_interrupt_vectors.11765>:
    4d10:	00141312 00000043                       ....C...

00004d18 <__sf_fake_stdin>:
	...

00004d38 <__sf_fake_stdout>:
	...

00004d58 <__sf_fake_stderr>:
	...

00004d78 <_init>:
    4d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4d7a:	46c0      	nop			; (mov r8, r8)
    4d7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    4d7e:	bc08      	pop	{r3}
    4d80:	469e      	mov	lr, r3
    4d82:	4770      	bx	lr

00004d84 <__init_array_start>:
    4d84:	000000d9 	.word	0x000000d9

00004d88 <_fini>:
    4d88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4d8a:	46c0      	nop			; (mov r8, r8)
    4d8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    4d8e:	bc08      	pop	{r3}
    4d90:	469e      	mov	lr, r3
    4d92:	4770      	bx	lr

00004d94 <__fini_array_start>:
    4d94:	000000b1 	.word	0x000000b1
