sh7780_clk_ops	,	V_11
parent	,	V_6
module_clk_recalc	,	F_3
"master_clk"	,	L_1
clk_register	,	F_12
sh7780_onchip_clocks	,	V_15
pfc_divisors	,	V_3
ifc_divisors	,	V_8
cfc_divisors	,	V_12
sh_clk_ops	,	V_9
rate	,	V_2
master_clk_init	,	F_1
clk_put	,	F_13
bfc_divisors	,	V_7
__raw_readl	,	F_2
clk_get	,	F_11
ARRAY_SIZE	,	F_7
ret	,	V_14
clkp	,	V_16
lookups	,	V_17
clk	,	V_1
i	,	V_13
bus_clk_recalc	,	F_4
shyway_clk_recalc	,	F_8
arch_init_clk_ops	,	F_6
ops	,	V_10
arch_clk_init	,	F_9
FRQCR	,	V_4
__init	,	T_1
cpg_clk_init	,	F_10
clkdev_add_table	,	F_14
idx	,	V_5
cpu_clk_recalc	,	F_5
