<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86DomainReassignment.cpp source code [llvm/llvm/lib/Target/X86/X86DomainReassignment.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/X86/X86DomainReassignment.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>X86</a>/<a href='X86DomainReassignment.cpp.html'>X86DomainReassignment.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===--- X86DomainReassignment.cpp - Selectively switch register classes---===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This pass attempts to find instruction chains (closures) in one domain,</i></td></tr>
<tr><th id="10">10</th><td><i>// and convert them to equivalent instructions in a different domain,</i></td></tr>
<tr><th id="11">11</th><td><i>// if profitable.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="X86.h.html">"X86.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="X86InstrInfo.h.html">"X86InstrInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="X86Subtarget.h.html">"X86Subtarget.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/ADT/DenseMapInfo.h.html">"llvm/ADT/DenseMapInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/Support/Printable.h.html">"llvm/Support/Printable.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../../../include/c++/7/bitset.html">&lt;bitset&gt;</a></u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "x86-domain-reassignment"</u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumClosuresConverted = {&quot;x86-domain-reassignment&quot;, &quot;NumClosuresConverted&quot;, &quot;Number of closures converted by the pass&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumClosuresConverted" title='NumClosuresConverted' data-ref="NumClosuresConverted">NumClosuresConverted</dfn>, <q>"Number of closures converted by the pass"</q>);</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="DisableX86DomainReassignment" title='DisableX86DomainReassignment' data-type='cl::opt&lt;bool&gt;' data-ref="DisableX86DomainReassignment">DisableX86DomainReassignment</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="38">38</th><td>    <q>"disable-x86-domain-reassignment"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="39">39</th><td>    <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"X86: Disable Virtual Register Reassignment."</q>), <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>));</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><b>namespace</b> {</td></tr>
<tr><th id="42">42</th><td><b>enum</b> <dfn class="tu type def" id="(anonymousnamespace)::RegDomain" title='(anonymous namespace)::RegDomain' data-ref="(anonymousnamespace)::RegDomain">RegDomain</dfn> { <dfn class="tu enum" id="(anonymousnamespace)::RegDomain::NoDomain" title='(anonymous namespace)::RegDomain::NoDomain' data-type='-1' data-ref="(anonymousnamespace)::RegDomain::NoDomain">NoDomain</dfn> = -<var>1</var>, <dfn class="tu enum" id="(anonymousnamespace)::RegDomain::GPRDomain" title='(anonymous namespace)::RegDomain::GPRDomain' data-type='0' data-ref="(anonymousnamespace)::RegDomain::GPRDomain">GPRDomain</dfn>, <dfn class="tu enum" id="(anonymousnamespace)::RegDomain::MaskDomain" title='(anonymous namespace)::RegDomain::MaskDomain' data-type='1' data-ref="(anonymousnamespace)::RegDomain::MaskDomain">MaskDomain</dfn>, <dfn class="tu enum" id="(anonymousnamespace)::RegDomain::OtherDomain" title='(anonymous namespace)::RegDomain::OtherDomain' data-type='2' data-ref="(anonymousnamespace)::RegDomain::OtherDomain">OtherDomain</dfn>, <dfn class="tu enum" id="(anonymousnamespace)::RegDomain::NumDomains" title='(anonymous namespace)::RegDomain::NumDomains' data-type='3' data-ref="(anonymousnamespace)::RegDomain::NumDomains">NumDomains</dfn> };</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_1L5isGPREPKN4llvm19TargetRegisterClassE" title='(anonymous namespace)::isGPR' data-type='bool (anonymous namespace)::isGPR(const llvm::TargetRegisterClass * RC)' data-ref="_ZN12_GLOBAL__N_1L5isGPREPKN4llvm19TargetRegisterClassE">isGPR</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="1RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="1RC">RC</dfn>) {</td></tr>
<tr><th id="45">45</th><td>  <b>return</b> X86::<span class='error' title="no member named &apos;GR64RegClass&apos; in namespace &apos;llvm::X86&apos;">GR64RegClass</span>.hasSubClassEq(RC) ||</td></tr>
<tr><th id="46">46</th><td>         X86::<span class='error' title="no member named &apos;GR32RegClass&apos; in namespace &apos;llvm::X86&apos;">GR32RegClass</span>.hasSubClassEq(RC) ||</td></tr>
<tr><th id="47">47</th><td>         X86::<span class='error' title="no member named &apos;GR16RegClass&apos; in namespace &apos;llvm::X86&apos;">GR16RegClass</span>.hasSubClassEq(RC) ||</td></tr>
<tr><th id="48">48</th><td>         X86::<span class='error' title="no member named &apos;GR8RegClass&apos; in namespace &apos;llvm::X86&apos;">GR8RegClass</span>.hasSubClassEq(RC);</td></tr>
<tr><th id="49">49</th><td>}</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_1L6isMaskEPKN4llvm19TargetRegisterClassEPKNS0_18TargetRegisterInfoE" title='(anonymous namespace)::isMask' data-type='bool (anonymous namespace)::isMask(const llvm::TargetRegisterClass * RC, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZN12_GLOBAL__N_1L6isMaskEPKN4llvm19TargetRegisterClassEPKNS0_18TargetRegisterInfoE">isMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="2RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="2RC">RC</dfn>,</td></tr>
<tr><th id="52">52</th><td>                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="3TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="3TRI">TRI</dfn>) {</td></tr>
<tr><th id="53">53</th><td>  <b>return</b> X86::<span class='error' title="no member named &apos;VK16RegClass&apos; in namespace &apos;llvm::X86&apos;">VK16RegClass</span>.hasSubClassEq(RC);</td></tr>
<tr><th id="54">54</th><td>}</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><em>static</em> <a class="tu type" href="#(anonymousnamespace)::RegDomain" title='(anonymous namespace)::RegDomain' data-ref="(anonymousnamespace)::RegDomain">RegDomain</a> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_1L9getDomainEPKN4llvm19TargetRegisterClassEPKNS0_18TargetRegisterInfoE" title='(anonymous namespace)::getDomain' data-type='(anonymous namespace)::RegDomain (anonymous namespace)::getDomain(const llvm::TargetRegisterClass * RC, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZN12_GLOBAL__N_1L9getDomainEPKN4llvm19TargetRegisterClassEPKNS0_18TargetRegisterInfoE">getDomain</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="4RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="4RC">RC</dfn>,</td></tr>
<tr><th id="57">57</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="5TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="5TRI">TRI</dfn>) {</td></tr>
<tr><th id="58">58</th><td>  <b>if</b> (<a class="tu ref" href="#_ZN12_GLOBAL__N_1L5isGPREPKN4llvm19TargetRegisterClassE" title='(anonymous namespace)::isGPR' data-use='c' data-ref="_ZN12_GLOBAL__N_1L5isGPREPKN4llvm19TargetRegisterClassE">isGPR</a>(<a class="local col4 ref" href="#4RC" title='RC' data-ref="4RC">RC</a>))</td></tr>
<tr><th id="59">59</th><td>    <b>return</b> <a class="tu enum" href="#(anonymousnamespace)::RegDomain::GPRDomain" title='(anonymous namespace)::RegDomain::GPRDomain' data-use='r' data-ref="(anonymousnamespace)::RegDomain::GPRDomain">GPRDomain</a>;</td></tr>
<tr><th id="60">60</th><td>  <b>if</b> (<a class="tu ref" href="#_ZN12_GLOBAL__N_1L6isMaskEPKN4llvm19TargetRegisterClassEPKNS0_18TargetRegisterInfoE" title='(anonymous namespace)::isMask' data-use='c' data-ref="_ZN12_GLOBAL__N_1L6isMaskEPKN4llvm19TargetRegisterClassEPKNS0_18TargetRegisterInfoE">isMask</a>(<a class="local col4 ref" href="#4RC" title='RC' data-ref="4RC">RC</a>, <a class="local col5 ref" href="#5TRI" title='TRI' data-ref="5TRI">TRI</a>))</td></tr>
<tr><th id="61">61</th><td>    <b>return</b> <a class="tu enum" href="#(anonymousnamespace)::RegDomain::MaskDomain" title='(anonymous namespace)::RegDomain::MaskDomain' data-use='r' data-ref="(anonymousnamespace)::RegDomain::MaskDomain">MaskDomain</a>;</td></tr>
<tr><th id="62">62</th><td>  <b>return</b> <a class="tu enum" href="#(anonymousnamespace)::RegDomain::OtherDomain" title='(anonymous namespace)::RegDomain::OtherDomain' data-use='r' data-ref="(anonymousnamespace)::RegDomain::OtherDomain">OtherDomain</a>;</td></tr>
<tr><th id="63">63</th><td>}</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_1L8getDstRCEPKN4llvm19TargetRegisterClassENS_9RegDomainE">/// Return a register class equivalent to<span class="command"> \p</span> <span class="arg">SrcRC,</span> in<span class="command"> \p</span> <span class="arg">Domain.</span></i></td></tr>
<tr><th id="66">66</th><td><em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="tu decl def" id="_ZN12_GLOBAL__N_1L8getDstRCEPKN4llvm19TargetRegisterClassENS_9RegDomainE" title='(anonymous namespace)::getDstRC' data-type='const llvm::TargetRegisterClass * (anonymous namespace)::getDstRC(const llvm::TargetRegisterClass * SrcRC, (anonymous namespace)::RegDomain Domain)' data-ref="_ZN12_GLOBAL__N_1L8getDstRCEPKN4llvm19TargetRegisterClassENS_9RegDomainE">getDstRC</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="6SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="6SrcRC">SrcRC</dfn>,</td></tr>
<tr><th id="67">67</th><td>                                           <a class="tu type" href="#(anonymousnamespace)::RegDomain" title='(anonymous namespace)::RegDomain' data-ref="(anonymousnamespace)::RegDomain">RegDomain</a> <dfn class="local col7 decl" id="7Domain" title='Domain' data-type='(anonymous namespace)::RegDomain' data-ref="7Domain">Domain</dfn>) {</td></tr>
<tr><th id="68">68</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Domain == MaskDomain &amp;&amp; &quot;add domain&quot;) ? void (0) : __assert_fail (&quot;Domain == MaskDomain &amp;&amp; \&quot;add domain\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86DomainReassignment.cpp&quot;, 68, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#7Domain" title='Domain' data-ref="7Domain">Domain</a> == <a class="tu enum" href="#(anonymousnamespace)::RegDomain::MaskDomain" title='(anonymous namespace)::RegDomain::MaskDomain' data-use='r' data-ref="(anonymousnamespace)::RegDomain::MaskDomain">MaskDomain</a> &amp;&amp; <q>"add domain"</q>);</td></tr>
<tr><th id="69">69</th><td>  <b>if</b> (X86::<span class='error' title="no member named &apos;GR8RegClass&apos; in namespace &apos;llvm::X86&apos;">GR8RegClass</span>.hasSubClassEq(SrcRC))</td></tr>
<tr><th id="70">70</th><td>    <b>return</b> &amp;X86::<span class='error' title="no member named &apos;VK8RegClass&apos; in namespace &apos;llvm::X86&apos;">VK8RegClass</span>;</td></tr>
<tr><th id="71">71</th><td>  <b>if</b> (X86::<span class='error' title="no member named &apos;GR16RegClass&apos; in namespace &apos;llvm::X86&apos;">GR16RegClass</span>.hasSubClassEq(SrcRC))</td></tr>
<tr><th id="72">72</th><td>    <b>return</b> &amp;X86::<span class='error' title="no member named &apos;VK16RegClass&apos; in namespace &apos;llvm::X86&apos;">VK16RegClass</span>;</td></tr>
<tr><th id="73">73</th><td>  <b>if</b> (X86::<span class='error' title="no member named &apos;GR32RegClass&apos; in namespace &apos;llvm::X86&apos;">GR32RegClass</span>.hasSubClassEq(SrcRC))</td></tr>
<tr><th id="74">74</th><td>    <b>return</b> &amp;X86::<span class='error' title="no member named &apos;VK32RegClass&apos; in namespace &apos;llvm::X86&apos;">VK32RegClass</span>;</td></tr>
<tr><th id="75">75</th><td>  <b>if</b> (X86::<span class='error' title="no member named &apos;GR64RegClass&apos; in namespace &apos;llvm::X86&apos;">GR64RegClass</span>.hasSubClassEq(SrcRC))</td></tr>
<tr><th id="76">76</th><td>    <b>return</b> &amp;X86::<span class='error' title="no member named &apos;VK64RegClass&apos; in namespace &apos;llvm::X86&apos;">VK64RegClass</span>;</td></tr>
<tr><th id="77">77</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;add register class&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86DomainReassignment.cpp&quot;, 77)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"add register class"</q>);</td></tr>
<tr><th id="78">78</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="79">79</th><td>}</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><i class="doc" data-doc="(anonymousnamespace)::InstrConverterBase">/// Abstract Instruction Converter class.</i></td></tr>
<tr><th id="82">82</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::InstrConverterBase" title='(anonymous namespace)::InstrConverterBase' data-ref="(anonymousnamespace)::InstrConverterBase">InstrConverterBase</dfn> {</td></tr>
<tr><th id="83">83</th><td><b>protected</b>:</td></tr>
<tr><th id="84">84</th><td>  <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::InstrConverterBase::SrcOpcode" title='(anonymous namespace)::InstrConverterBase::SrcOpcode' data-type='unsigned int' data-ref="(anonymousnamespace)::InstrConverterBase::SrcOpcode">SrcOpcode</dfn>;</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><b>public</b>:</td></tr>
<tr><th id="87">87</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118InstrConverterBaseC1Ej" title='(anonymous namespace)::InstrConverterBase::InstrConverterBase' data-type='void (anonymous namespace)::InstrConverterBase::InstrConverterBase(unsigned int SrcOpcode)' data-ref="_ZN12_GLOBAL__N_118InstrConverterBaseC1Ej">InstrConverterBase</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="8SrcOpcode" title='SrcOpcode' data-type='unsigned int' data-ref="8SrcOpcode">SrcOpcode</dfn>) : <a class="tu member" href="#(anonymousnamespace)::InstrConverterBase::SrcOpcode" title='(anonymous namespace)::InstrConverterBase::SrcOpcode' data-use='w' data-ref="(anonymousnamespace)::InstrConverterBase::SrcOpcode">SrcOpcode</a>(<a class="local col8 ref" href="#8SrcOpcode" title='SrcOpcode' data-ref="8SrcOpcode">SrcOpcode</a>) {}</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>  <b>virtual</b> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_118InstrConverterBaseD1Ev" title='(anonymous namespace)::InstrConverterBase::~InstrConverterBase' data-type='void (anonymous namespace)::InstrConverterBase::~InstrConverterBase()' data-ref="_ZN12_GLOBAL__N_118InstrConverterBaseD1Ev">~InstrConverterBase</dfn>() {}</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_118InstrConverterBase7isLegalEPKN4llvm12MachineInstrEPKNS1_15TargetInstrInfoE">/// <span class="command">\returns</span> true if<span class="command"> \p</span> <span class="arg">MI</span> is legal to convert.</i></td></tr>
<tr><th id="92">92</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_118InstrConverterBase7isLegalEPKN4llvm12MachineInstrEPKNS1_15TargetInstrInfoE" title='(anonymous namespace)::InstrConverterBase::isLegal' data-type='bool (anonymous namespace)::InstrConverterBase::isLegal(const llvm::MachineInstr * MI, const llvm::TargetInstrInfo * TII) const' data-ref="_ZNK12_GLOBAL__N_118InstrConverterBase7isLegalEPKN4llvm12MachineInstrEPKNS1_15TargetInstrInfoE">isLegal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="9MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="9MI">MI</dfn>,</td></tr>
<tr><th id="93">93</th><td>                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col0 decl" id="10TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="10TII">TII</dfn>) <em>const</em> {</td></tr>
<tr><th id="94">94</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI-&gt;getOpcode() == SrcOpcode &amp;&amp; &quot;Wrong instruction passed to converter&quot;) ? void (0) : __assert_fail (&quot;MI-&gt;getOpcode() == SrcOpcode &amp;&amp; \&quot;Wrong instruction passed to converter\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86DomainReassignment.cpp&quot;, 95, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#9MI" title='MI' data-ref="9MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <a class="tu member" href="#(anonymousnamespace)::InstrConverterBase::SrcOpcode" title='(anonymous namespace)::InstrConverterBase::SrcOpcode' data-use='r' data-ref="(anonymousnamespace)::InstrConverterBase::SrcOpcode">SrcOpcode</a> &amp;&amp;</td></tr>
<tr><th id="95">95</th><td>           <q>"Wrong instruction passed to converter"</q>);</td></tr>
<tr><th id="96">96</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="97">97</th><td>  }</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_118InstrConverterBase12convertInstrEPN4llvm12MachineInstrEPKNS1_15TargetInstrInfoEPNS1_19MachineRegisterInfoE">/// Applies conversion to<span class="command"> \p</span> <span class="arg">MI.</span></i></td></tr>
<tr><th id="100">100</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_118InstrConverterBase12convertInstrEPN4llvm12MachineInstrEPKNS1_15TargetInstrInfoEPNS1_19MachineRegisterInfoE">  ///</i></td></tr>
<tr><th id="101">101</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_118InstrConverterBase12convertInstrEPN4llvm12MachineInstrEPKNS1_15TargetInstrInfoEPNS1_19MachineRegisterInfoE">  /// <span class="command">\returns</span> true if<span class="command"> \p</span> <span class="arg">MI</span> is no longer need, and can be deleted.</i></td></tr>
<tr><th id="102">102</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual tu decl" id="_ZNK12_GLOBAL__N_118InstrConverterBase12convertInstrEPN4llvm12MachineInstrEPKNS1_15TargetInstrInfoEPNS1_19MachineRegisterInfoE" title='(anonymous namespace)::InstrConverterBase::convertInstr' data-type='bool (anonymous namespace)::InstrConverterBase::convertInstr(llvm::MachineInstr * MI, const llvm::TargetInstrInfo * TII, llvm::MachineRegisterInfo * MRI) const' data-ref="_ZNK12_GLOBAL__N_118InstrConverterBase12convertInstrEPN4llvm12MachineInstrEPKNS1_15TargetInstrInfoEPNS1_19MachineRegisterInfoE">convertInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="11MI" title='MI' data-type='llvm::MachineInstr *' data-ref="11MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col2 decl" id="12TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="12TII">TII</dfn>,</td></tr>
<tr><th id="103">103</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col3 decl" id="13MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="13MRI">MRI</dfn>) <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_118InstrConverterBase12getExtraCostEPKN4llvm12MachineInstrEPNS1_19MachineRegisterInfoE">/// <span class="command">\returns</span> the cost increment incurred by converting<span class="command"> \p</span> <span class="arg">MI.</span></i></td></tr>
<tr><th id="106">106</th><td>  <b>virtual</b> <em>double</em> <dfn class="virtual tu decl" id="_ZNK12_GLOBAL__N_118InstrConverterBase12getExtraCostEPKN4llvm12MachineInstrEPNS1_19MachineRegisterInfoE" title='(anonymous namespace)::InstrConverterBase::getExtraCost' data-type='double (anonymous namespace)::InstrConverterBase::getExtraCost(const llvm::MachineInstr * MI, llvm::MachineRegisterInfo * MRI) const' data-ref="_ZNK12_GLOBAL__N_118InstrConverterBase12getExtraCostEPKN4llvm12MachineInstrEPNS1_19MachineRegisterInfoE">getExtraCost</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="14MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="14MI">MI</dfn>,</td></tr>
<tr><th id="107">107</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col5 decl" id="15MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="15MRI">MRI</dfn>) <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="108">108</th><td>};</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><i class="doc" data-doc="(anonymousnamespace)::InstrIgnore">/// An Instruction Converter which ignores the given instruction.</i></td></tr>
<tr><th id="111">111</th><td><i class="doc" data-doc="(anonymousnamespace)::InstrIgnore">/// For example, PHI instructions can be safely ignored since only the registers</i></td></tr>
<tr><th id="112">112</th><td><i class="doc" data-doc="(anonymousnamespace)::InstrIgnore">/// need to change.</i></td></tr>
<tr><th id="113">113</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::InstrIgnore" title='(anonymous namespace)::InstrIgnore' data-ref="(anonymousnamespace)::InstrIgnore">InstrIgnore</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::InstrConverterBase" title='(anonymous namespace)::InstrConverterBase' data-ref="(anonymousnamespace)::InstrConverterBase">InstrConverterBase</a> {</td></tr>
<tr><th id="114">114</th><td><b>public</b>:</td></tr>
<tr><th id="115">115</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_111InstrIgnoreC1Ej" title='(anonymous namespace)::InstrIgnore::InstrIgnore' data-type='void (anonymous namespace)::InstrIgnore::InstrIgnore(unsigned int SrcOpcode)' data-ref="_ZN12_GLOBAL__N_111InstrIgnoreC1Ej">InstrIgnore</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="16SrcOpcode" title='SrcOpcode' data-type='unsigned int' data-ref="16SrcOpcode">SrcOpcode</dfn>) : <a class="tu type" href="#(anonymousnamespace)::InstrConverterBase" title='(anonymous namespace)::InstrConverterBase' data-ref="(anonymousnamespace)::InstrConverterBase">InstrConverterBase</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118InstrConverterBaseC1Ej" title='(anonymous namespace)::InstrConverterBase::InstrConverterBase' data-use='c' data-ref="_ZN12_GLOBAL__N_118InstrConverterBaseC1Ej">(</a><a class="local col6 ref" href="#16SrcOpcode" title='SrcOpcode' data-ref="16SrcOpcode">SrcOpcode</a>) {}</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_111InstrIgnore12convertInstrEPN4llvm12MachineInstrEPKNS1_15TargetInstrInfoEPNS1_19MachineRegisterInfoE" title='(anonymous namespace)::InstrIgnore::convertInstr' data-type='bool (anonymous namespace)::InstrIgnore::convertInstr(llvm::MachineInstr * MI, const llvm::TargetInstrInfo * TII, llvm::MachineRegisterInfo * MRI) const' data-ref="_ZNK12_GLOBAL__N_111InstrIgnore12convertInstrEPN4llvm12MachineInstrEPKNS1_15TargetInstrInfoEPNS1_19MachineRegisterInfoE">convertInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="17MI" title='MI' data-type='llvm::MachineInstr *' data-ref="17MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col8 decl" id="18TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="18TII">TII</dfn>,</td></tr>
<tr><th id="118">118</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col9 decl" id="19MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="19MRI">MRI</dfn>) <em>const</em> override {</td></tr>
<tr><th id="119">119</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isLegal(MI, TII) &amp;&amp; &quot;Cannot convert instruction&quot;) ? void (0) : __assert_fail (&quot;isLegal(MI, TII) &amp;&amp; \&quot;Cannot convert instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86DomainReassignment.cpp&quot;, 119, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="virtual tu member" href="#_ZNK12_GLOBAL__N_118InstrConverterBase7isLegalEPKN4llvm12MachineInstrEPKNS1_15TargetInstrInfoE" title='(anonymous namespace)::InstrConverterBase::isLegal' data-use='c' data-ref="_ZNK12_GLOBAL__N_118InstrConverterBase7isLegalEPKN4llvm12MachineInstrEPKNS1_15TargetInstrInfoE">isLegal</a>(<a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>, <a class="local col8 ref" href="#18TII" title='TII' data-ref="18TII">TII</a>) &amp;&amp; <q>"Cannot convert instruction"</q>);</td></tr>
<tr><th id="120">120</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="121">121</th><td>  }</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>  <em>double</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_111InstrIgnore12getExtraCostEPKN4llvm12MachineInstrEPNS1_19MachineRegisterInfoE" title='(anonymous namespace)::InstrIgnore::getExtraCost' data-type='double (anonymous namespace)::InstrIgnore::getExtraCost(const llvm::MachineInstr * MI, llvm::MachineRegisterInfo * MRI) const' data-ref="_ZNK12_GLOBAL__N_111InstrIgnore12getExtraCostEPKN4llvm12MachineInstrEPNS1_19MachineRegisterInfoE">getExtraCost</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="20MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="20MI">MI</dfn>,</td></tr>
<tr><th id="124">124</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col1 decl" id="21MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="21MRI">MRI</dfn>) <em>const</em> override {</td></tr>
<tr><th id="125">125</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="126">126</th><td>  }</td></tr>
<tr><th id="127">127</th><td>};</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><i class="doc" data-doc="(anonymousnamespace)::InstrReplacer">/// An Instruction Converter which replaces an instruction with another.</i></td></tr>
<tr><th id="130">130</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::InstrReplacer" title='(anonymous namespace)::InstrReplacer' data-ref="(anonymousnamespace)::InstrReplacer">InstrReplacer</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::InstrConverterBase" title='(anonymous namespace)::InstrConverterBase' data-ref="(anonymousnamespace)::InstrConverterBase">InstrConverterBase</a> {</td></tr>
<tr><th id="131">131</th><td><b>public</b>:</td></tr>
<tr><th id="132">132</th><td>  <i class="doc" data-doc="(anonymousnamespace)::InstrReplacer::DstOpcode">/// Opcode of the destination instruction.</i></td></tr>
<tr><th id="133">133</th><td>  <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::InstrReplacer::DstOpcode" title='(anonymous namespace)::InstrReplacer::DstOpcode' data-type='unsigned int' data-ref="(anonymousnamespace)::InstrReplacer::DstOpcode">DstOpcode</dfn>;</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_113InstrReplacerC1Ejj" title='(anonymous namespace)::InstrReplacer::InstrReplacer' data-type='void (anonymous namespace)::InstrReplacer::InstrReplacer(unsigned int SrcOpcode, unsigned int DstOpcode)' data-ref="_ZN12_GLOBAL__N_113InstrReplacerC1Ejj">InstrReplacer</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="22SrcOpcode" title='SrcOpcode' data-type='unsigned int' data-ref="22SrcOpcode">SrcOpcode</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="23DstOpcode" title='DstOpcode' data-type='unsigned int' data-ref="23DstOpcode">DstOpcode</dfn>)</td></tr>
<tr><th id="136">136</th><td>      : <a class="tu type" href="#(anonymousnamespace)::InstrConverterBase" title='(anonymous namespace)::InstrConverterBase' data-ref="(anonymousnamespace)::InstrConverterBase">InstrConverterBase</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118InstrConverterBaseC1Ej" title='(anonymous namespace)::InstrConverterBase::InstrConverterBase' data-use='c' data-ref="_ZN12_GLOBAL__N_118InstrConverterBaseC1Ej">(</a><a class="local col2 ref" href="#22SrcOpcode" title='SrcOpcode' data-ref="22SrcOpcode">SrcOpcode</a>), <a class="tu member" href="#(anonymousnamespace)::InstrReplacer::DstOpcode" title='(anonymous namespace)::InstrReplacer::DstOpcode' data-use='w' data-ref="(anonymousnamespace)::InstrReplacer::DstOpcode">DstOpcode</a>(<a class="local col3 ref" href="#23DstOpcode" title='DstOpcode' data-ref="23DstOpcode">DstOpcode</a>) {}</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_113InstrReplacer7isLegalEPKN4llvm12MachineInstrEPKNS1_15TargetInstrInfoE" title='(anonymous namespace)::InstrReplacer::isLegal' data-type='bool (anonymous namespace)::InstrReplacer::isLegal(const llvm::MachineInstr * MI, const llvm::TargetInstrInfo * TII) const' data-ref="_ZNK12_GLOBAL__N_113InstrReplacer7isLegalEPKN4llvm12MachineInstrEPKNS1_15TargetInstrInfoE">isLegal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="24MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="24MI">MI</dfn>,</td></tr>
<tr><th id="139">139</th><td>               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col5 decl" id="25TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="25TII">TII</dfn>) <em>const</em> override {</td></tr>
<tr><th id="140">140</th><td>    <b>if</b> (!<a class="tu type" href="#(anonymousnamespace)::InstrConverterBase" title='(anonymous namespace)::InstrConverterBase' data-ref="(anonymousnamespace)::InstrConverterBase">InstrConverterBase</a>::<a class="virtual tu member" href="#_ZNK12_GLOBAL__N_118InstrConverterBase7isLegalEPKN4llvm12MachineInstrEPKNS1_15TargetInstrInfoE" title='(anonymous namespace)::InstrConverterBase::isLegal' data-use='c' data-ref="_ZNK12_GLOBAL__N_118InstrConverterBase7isLegalEPKN4llvm12MachineInstrEPKNS1_15TargetInstrInfoE">isLegal</a>(<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>, <a class="local col5 ref" href="#25TII" title='TII' data-ref="25TII">TII</a>))</td></tr>
<tr><th id="141">141</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="142">142</th><td>    <i>// It's illegal to replace an instruction that implicitly defines a register</i></td></tr>
<tr><th id="143">143</th><td><i>    // with an instruction that doesn't, unless that register dead.</i></td></tr>
<tr><th id="144">144</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="26MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="26MO">MO</dfn> : <a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17implicit_operandsEv" title='llvm::MachineInstr::implicit_operands' data-ref="_ZNK4llvm12MachineInstr17implicit_operandsEv">implicit_operands</a>())</td></tr>
<tr><th id="145">145</th><td>      <b>if</b> (<a class="local col6 ref" href="#26MO" title='MO' data-ref="26MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col6 ref" href="#26MO" title='MO' data-ref="26MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; !<a class="local col6 ref" href="#26MO" title='MO' data-ref="26MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>() &amp;&amp;</td></tr>
<tr><th id="146">146</th><td>          !<a class="local col5 ref" href="#25TII" title='TII' data-ref="25TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu member" href="#(anonymousnamespace)::InstrReplacer::DstOpcode" title='(anonymous namespace)::InstrReplacer::DstOpcode' data-use='r' data-ref="(anonymousnamespace)::InstrReplacer::DstOpcode">DstOpcode</a>).<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc23hasImplicitDefOfPhysRegEjPKNS_14MCRegisterInfoE" title='llvm::MCInstrDesc::hasImplicitDefOfPhysReg' data-ref="_ZNK4llvm11MCInstrDesc23hasImplicitDefOfPhysRegEjPKNS_14MCRegisterInfoE">hasImplicitDefOfPhysReg</a>(<a class="local col6 ref" href="#26MO" title='MO' data-ref="26MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="147">147</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="148">148</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="149">149</th><td>  }</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_113InstrReplacer12convertInstrEPN4llvm12MachineInstrEPKNS1_15TargetInstrInfoEPNS1_19MachineRegisterInfoE" title='(anonymous namespace)::InstrReplacer::convertInstr' data-type='bool (anonymous namespace)::InstrReplacer::convertInstr(llvm::MachineInstr * MI, const llvm::TargetInstrInfo * TII, llvm::MachineRegisterInfo * MRI) const' data-ref="_ZNK12_GLOBAL__N_113InstrReplacer12convertInstrEPN4llvm12MachineInstrEPKNS1_15TargetInstrInfoEPNS1_19MachineRegisterInfoE">convertInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="27MI" title='MI' data-type='llvm::MachineInstr *' data-ref="27MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col8 decl" id="28TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="28TII">TII</dfn>,</td></tr>
<tr><th id="152">152</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col9 decl" id="29MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="29MRI">MRI</dfn>) <em>const</em> override {</td></tr>
<tr><th id="153">153</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isLegal(MI, TII) &amp;&amp; &quot;Cannot convert instruction&quot;) ? void (0) : __assert_fail (&quot;isLegal(MI, TII) &amp;&amp; \&quot;Cannot convert instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86DomainReassignment.cpp&quot;, 153, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="virtual tu member" href="#_ZNK12_GLOBAL__N_113InstrReplacer7isLegalEPKN4llvm12MachineInstrEPKNS1_15TargetInstrInfoE" title='(anonymous namespace)::InstrReplacer::isLegal' data-use='c' data-ref="_ZNK12_GLOBAL__N_113InstrReplacer7isLegalEPKN4llvm12MachineInstrEPKNS1_15TargetInstrInfoE">isLegal</a>(<a class="local col7 ref" href="#27MI" title='MI' data-ref="27MI">MI</a>, <a class="local col8 ref" href="#28TII" title='TII' data-ref="28TII">TII</a>) &amp;&amp; <q>"Cannot convert instruction"</q>);</td></tr>
<tr><th id="154">154</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col0 decl" id="30Bld" title='Bld' data-type='llvm::MachineInstrBuilder' data-ref="30Bld">Bld</dfn> =</td></tr>
<tr><th id="155">155</th><td>        <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col7 ref" href="#27MI" title='MI' data-ref="27MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <a class="local col7 ref" href="#27MI" title='MI' data-ref="27MI">MI</a>, <a class="local col7 ref" href="#27MI" title='MI' data-ref="27MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col8 ref" href="#28TII" title='TII' data-ref="28TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu member" href="#(anonymousnamespace)::InstrReplacer::DstOpcode" title='(anonymous namespace)::InstrReplacer::DstOpcode' data-use='r' data-ref="(anonymousnamespace)::InstrReplacer::DstOpcode">DstOpcode</a>));</td></tr>
<tr><th id="156">156</th><td>    <i>// Transfer explicit operands from original instruction. Implicit operands</i></td></tr>
<tr><th id="157">157</th><td><i>    // are handled by BuildMI.</i></td></tr>
<tr><th id="158">158</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col1 decl" id="31Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="31Op">Op</dfn> : <a class="local col7 ref" href="#27MI" title='MI' data-ref="27MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17explicit_operandsEv" title='llvm::MachineInstr::explicit_operands' data-ref="_ZN4llvm12MachineInstr17explicit_operandsEv">explicit_operands</a>())</td></tr>
<tr><th id="159">159</th><td>      <a class="local col0 ref" href="#30Bld" title='Bld' data-ref="30Bld">Bld</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#31Op" title='Op' data-ref="31Op">Op</a>);</td></tr>
<tr><th id="160">160</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="161">161</th><td>  }</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>  <em>double</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_113InstrReplacer12getExtraCostEPKN4llvm12MachineInstrEPNS1_19MachineRegisterInfoE" title='(anonymous namespace)::InstrReplacer::getExtraCost' data-type='double (anonymous namespace)::InstrReplacer::getExtraCost(const llvm::MachineInstr * MI, llvm::MachineRegisterInfo * MRI) const' data-ref="_ZNK12_GLOBAL__N_113InstrReplacer12getExtraCostEPKN4llvm12MachineInstrEPNS1_19MachineRegisterInfoE">getExtraCost</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="32MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="32MI">MI</dfn>,</td></tr>
<tr><th id="164">164</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col3 decl" id="33MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="33MRI">MRI</dfn>) <em>const</em> override {</td></tr>
<tr><th id="165">165</th><td>    <i>// Assuming instructions have the same cost.</i></td></tr>
<tr><th id="166">166</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="167">167</th><td>  }</td></tr>
<tr><th id="168">168</th><td>};</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td><i class="doc" data-doc="(anonymousnamespace)::InstrReplacerDstCOPY">/// An Instruction Converter which replaces an instruction with another, and</i></td></tr>
<tr><th id="171">171</th><td><i class="doc" data-doc="(anonymousnamespace)::InstrReplacerDstCOPY">/// adds a COPY from the new instruction's destination to the old one's.</i></td></tr>
<tr><th id="172">172</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::InstrReplacerDstCOPY" title='(anonymous namespace)::InstrReplacerDstCOPY' data-ref="(anonymousnamespace)::InstrReplacerDstCOPY">InstrReplacerDstCOPY</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::InstrConverterBase" title='(anonymous namespace)::InstrConverterBase' data-ref="(anonymousnamespace)::InstrConverterBase">InstrConverterBase</a> {</td></tr>
<tr><th id="173">173</th><td><b>public</b>:</td></tr>
<tr><th id="174">174</th><td>  <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::InstrReplacerDstCOPY::DstOpcode" title='(anonymous namespace)::InstrReplacerDstCOPY::DstOpcode' data-type='unsigned int' data-ref="(anonymousnamespace)::InstrReplacerDstCOPY::DstOpcode">DstOpcode</dfn>;</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_120InstrReplacerDstCOPYC1Ejj" title='(anonymous namespace)::InstrReplacerDstCOPY::InstrReplacerDstCOPY' data-type='void (anonymous namespace)::InstrReplacerDstCOPY::InstrReplacerDstCOPY(unsigned int SrcOpcode, unsigned int DstOpcode)' data-ref="_ZN12_GLOBAL__N_120InstrReplacerDstCOPYC1Ejj">InstrReplacerDstCOPY</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="34SrcOpcode" title='SrcOpcode' data-type='unsigned int' data-ref="34SrcOpcode">SrcOpcode</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="35DstOpcode" title='DstOpcode' data-type='unsigned int' data-ref="35DstOpcode">DstOpcode</dfn>)</td></tr>
<tr><th id="177">177</th><td>      : <a class="tu type" href="#(anonymousnamespace)::InstrConverterBase" title='(anonymous namespace)::InstrConverterBase' data-ref="(anonymousnamespace)::InstrConverterBase">InstrConverterBase</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118InstrConverterBaseC1Ej" title='(anonymous namespace)::InstrConverterBase::InstrConverterBase' data-use='c' data-ref="_ZN12_GLOBAL__N_118InstrConverterBaseC1Ej">(</a><a class="local col4 ref" href="#34SrcOpcode" title='SrcOpcode' data-ref="34SrcOpcode">SrcOpcode</a>), <a class="tu member" href="#(anonymousnamespace)::InstrReplacerDstCOPY::DstOpcode" title='(anonymous namespace)::InstrReplacerDstCOPY::DstOpcode' data-use='w' data-ref="(anonymousnamespace)::InstrReplacerDstCOPY::DstOpcode">DstOpcode</a>(<a class="local col5 ref" href="#35DstOpcode" title='DstOpcode' data-ref="35DstOpcode">DstOpcode</a>) {}</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_120InstrReplacerDstCOPY12convertInstrEPN4llvm12MachineInstrEPKNS1_15TargetInstrInfoEPNS1_19MachineRegisterInfoE" title='(anonymous namespace)::InstrReplacerDstCOPY::convertInstr' data-type='bool (anonymous namespace)::InstrReplacerDstCOPY::convertInstr(llvm::MachineInstr * MI, const llvm::TargetInstrInfo * TII, llvm::MachineRegisterInfo * MRI) const' data-ref="_ZNK12_GLOBAL__N_120InstrReplacerDstCOPY12convertInstrEPN4llvm12MachineInstrEPKNS1_15TargetInstrInfoEPNS1_19MachineRegisterInfoE">convertInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="36MI" title='MI' data-type='llvm::MachineInstr *' data-ref="36MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col7 decl" id="37TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="37TII">TII</dfn>,</td></tr>
<tr><th id="180">180</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col8 decl" id="38MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="38MRI">MRI</dfn>) <em>const</em> override {</td></tr>
<tr><th id="181">181</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isLegal(MI, TII) &amp;&amp; &quot;Cannot convert instruction&quot;) ? void (0) : __assert_fail (&quot;isLegal(MI, TII) &amp;&amp; \&quot;Cannot convert instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86DomainReassignment.cpp&quot;, 181, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="virtual tu member" href="#_ZNK12_GLOBAL__N_118InstrConverterBase7isLegalEPKN4llvm12MachineInstrEPKNS1_15TargetInstrInfoE" title='(anonymous namespace)::InstrConverterBase::isLegal' data-use='c' data-ref="_ZNK12_GLOBAL__N_118InstrConverterBase7isLegalEPKN4llvm12MachineInstrEPKNS1_15TargetInstrInfoE">isLegal</a>(<a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI">MI</a>, <a class="local col7 ref" href="#37TII" title='TII' data-ref="37TII">TII</a>) &amp;&amp; <q>"Cannot convert instruction"</q>);</td></tr>
<tr><th id="182">182</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="39MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="39MBB">MBB</dfn> = <a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="183">183</th><td>    <em>auto</em> &amp;<dfn class="local col0 decl" id="40DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="40DL">DL</dfn> = <a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="41Reg" title='Reg' data-type='unsigned int' data-ref="41Reg">Reg</dfn> = <a class="local col8 ref" href="#38MRI" title='MRI' data-ref="38MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(</td></tr>
<tr><th id="186">186</th><td>        <a class="local col7 ref" href="#37TII" title='TII' data-ref="37TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col7 ref" href="#37TII" title='TII' data-ref="37TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu member" href="#(anonymousnamespace)::InstrReplacerDstCOPY::DstOpcode" title='(anonymous namespace)::InstrReplacerDstCOPY::DstOpcode' data-use='r' data-ref="(anonymousnamespace)::InstrReplacerDstCOPY::DstOpcode">DstOpcode</a>), <var>0</var>, <a class="local col8 ref" href="#38MRI" title='MRI' data-ref="38MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>(),</td></tr>
<tr><th id="187">187</th><td>                         *<a class="local col9 ref" href="#39MBB" title='MBB' data-ref="39MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()));</td></tr>
<tr><th id="188">188</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col2 decl" id="42Bld" title='Bld' data-type='llvm::MachineInstrBuilder' data-ref="42Bld">Bld</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#39MBB" title='MBB' data-ref="39MBB">MBB</a></span>, <a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI">MI</a>, <a class="local col0 ref" href="#40DL" title='DL' data-ref="40DL">DL</a>, <a class="local col7 ref" href="#37TII" title='TII' data-ref="37TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu member" href="#(anonymousnamespace)::InstrReplacerDstCOPY::DstOpcode" title='(anonymous namespace)::InstrReplacerDstCOPY::DstOpcode' data-use='r' data-ref="(anonymousnamespace)::InstrReplacerDstCOPY::DstOpcode">DstOpcode</a>), <a class="local col1 ref" href="#41Reg" title='Reg' data-ref="41Reg">Reg</a>);</td></tr>
<tr><th id="189">189</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="43Idx" title='Idx' data-type='unsigned int' data-ref="43Idx">Idx</dfn> = <var>1</var>, <dfn class="local col4 decl" id="44End" title='End' data-type='unsigned int' data-ref="44End">End</dfn> = <a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col3 ref" href="#43Idx" title='Idx' data-ref="43Idx">Idx</a> &lt; <a class="local col4 ref" href="#44End" title='End' data-ref="44End">End</a>; ++<a class="local col3 ref" href="#43Idx" title='Idx' data-ref="43Idx">Idx</a>)</td></tr>
<tr><th id="190">190</th><td>      <a class="local col2 ref" href="#42Bld" title='Bld' data-ref="42Bld">Bld</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#43Idx" title='Idx' data-ref="43Idx">Idx</a>));</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#39MBB" title='MBB' data-ref="39MBB">MBB</a></span>, <a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI">MI</a>, <a class="local col0 ref" href="#40DL" title='DL' data-ref="40DL">DL</a>, <a class="local col7 ref" href="#37TII" title='TII' data-ref="37TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>))</td></tr>
<tr><th id="193">193</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>))</td></tr>
<tr><th id="194">194</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#41Reg" title='Reg' data-ref="41Reg">Reg</a>);</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="197">197</th><td>  }</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>  <em>double</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_120InstrReplacerDstCOPY12getExtraCostEPKN4llvm12MachineInstrEPNS1_19MachineRegisterInfoE" title='(anonymous namespace)::InstrReplacerDstCOPY::getExtraCost' data-type='double (anonymous namespace)::InstrReplacerDstCOPY::getExtraCost(const llvm::MachineInstr * MI, llvm::MachineRegisterInfo * MRI) const' data-ref="_ZNK12_GLOBAL__N_120InstrReplacerDstCOPY12getExtraCostEPKN4llvm12MachineInstrEPNS1_19MachineRegisterInfoE">getExtraCost</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="45MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="45MI">MI</dfn>,</td></tr>
<tr><th id="200">200</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col6 decl" id="46MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="46MRI">MRI</dfn>) <em>const</em> override {</td></tr>
<tr><th id="201">201</th><td>    <i>// Assuming instructions have the same cost, and that COPY is in the same</i></td></tr>
<tr><th id="202">202</th><td><i>    // domain so it will be eliminated.</i></td></tr>
<tr><th id="203">203</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="204">204</th><td>  }</td></tr>
<tr><th id="205">205</th><td>};</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td><i class="doc" data-doc="(anonymousnamespace)::InstrCOPYReplacer">/// An Instruction Converter for replacing COPY instructions.</i></td></tr>
<tr><th id="208">208</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::InstrCOPYReplacer" title='(anonymous namespace)::InstrCOPYReplacer' data-ref="(anonymousnamespace)::InstrCOPYReplacer">InstrCOPYReplacer</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::InstrReplacer" title='(anonymous namespace)::InstrReplacer' data-ref="(anonymousnamespace)::InstrReplacer">InstrReplacer</a> {</td></tr>
<tr><th id="209">209</th><td><b>public</b>:</td></tr>
<tr><th id="210">210</th><td>  <a class="tu type" href="#(anonymousnamespace)::RegDomain" title='(anonymous namespace)::RegDomain' data-ref="(anonymousnamespace)::RegDomain">RegDomain</a> <dfn class="tu decl" id="(anonymousnamespace)::InstrCOPYReplacer::DstDomain" title='(anonymous namespace)::InstrCOPYReplacer::DstDomain' data-type='(anonymous namespace)::RegDomain' data-ref="(anonymousnamespace)::InstrCOPYReplacer::DstDomain">DstDomain</dfn>;</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_117InstrCOPYReplacerC1EjNS_9RegDomainEj" title='(anonymous namespace)::InstrCOPYReplacer::InstrCOPYReplacer' data-type='void (anonymous namespace)::InstrCOPYReplacer::InstrCOPYReplacer(unsigned int SrcOpcode, (anonymous namespace)::RegDomain DstDomain, unsigned int DstOpcode)' data-ref="_ZN12_GLOBAL__N_117InstrCOPYReplacerC1EjNS_9RegDomainEj">InstrCOPYReplacer</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="47SrcOpcode" title='SrcOpcode' data-type='unsigned int' data-ref="47SrcOpcode">SrcOpcode</dfn>, <a class="tu type" href="#(anonymousnamespace)::RegDomain" title='(anonymous namespace)::RegDomain' data-ref="(anonymousnamespace)::RegDomain">RegDomain</a> <dfn class="local col8 decl" id="48DstDomain" title='DstDomain' data-type='(anonymous namespace)::RegDomain' data-ref="48DstDomain">DstDomain</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="49DstOpcode" title='DstOpcode' data-type='unsigned int' data-ref="49DstOpcode">DstOpcode</dfn>)</td></tr>
<tr><th id="213">213</th><td>      : <a class="tu type" href="#(anonymousnamespace)::InstrReplacer" title='(anonymous namespace)::InstrReplacer' data-ref="(anonymousnamespace)::InstrReplacer">InstrReplacer</a><a class="tu ref" href="#_ZN12_GLOBAL__N_113InstrReplacerC1Ejj" title='(anonymous namespace)::InstrReplacer::InstrReplacer' data-use='c' data-ref="_ZN12_GLOBAL__N_113InstrReplacerC1Ejj">(</a><a class="local col7 ref" href="#47SrcOpcode" title='SrcOpcode' data-ref="47SrcOpcode">SrcOpcode</a>, <a class="local col9 ref" href="#49DstOpcode" title='DstOpcode' data-ref="49DstOpcode">DstOpcode</a>), <a class="tu member" href="#(anonymousnamespace)::InstrCOPYReplacer::DstDomain" title='(anonymous namespace)::InstrCOPYReplacer::DstDomain' data-use='w' data-ref="(anonymousnamespace)::InstrCOPYReplacer::DstDomain">DstDomain</a>(<a class="local col8 ref" href="#48DstDomain" title='DstDomain' data-ref="48DstDomain">DstDomain</a>) {}</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_117InstrCOPYReplacer7isLegalEPKN4llvm12MachineInstrEPKNS1_15TargetInstrInfoE" title='(anonymous namespace)::InstrCOPYReplacer::isLegal' data-type='bool (anonymous namespace)::InstrCOPYReplacer::isLegal(const llvm::MachineInstr * MI, const llvm::TargetInstrInfo * TII) const' data-ref="_ZNK12_GLOBAL__N_117InstrCOPYReplacer7isLegalEPKN4llvm12MachineInstrEPKNS1_15TargetInstrInfoE">isLegal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="50MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="50MI">MI</dfn>,</td></tr>
<tr><th id="216">216</th><td>               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col1 decl" id="51TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="51TII">TII</dfn>) <em>const</em> override {</td></tr>
<tr><th id="217">217</th><td>    <b>if</b> (!<a class="tu type" href="#(anonymousnamespace)::InstrConverterBase" title='(anonymous namespace)::InstrConverterBase' data-ref="(anonymousnamespace)::InstrConverterBase">InstrConverterBase</a>::<a class="virtual tu member" href="#_ZNK12_GLOBAL__N_118InstrConverterBase7isLegalEPKN4llvm12MachineInstrEPKNS1_15TargetInstrInfoE" title='(anonymous namespace)::InstrConverterBase::isLegal' data-use='c' data-ref="_ZNK12_GLOBAL__N_118InstrConverterBase7isLegalEPKN4llvm12MachineInstrEPKNS1_15TargetInstrInfoE">isLegal</a>(<a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI">MI</a>, <a class="local col1 ref" href="#51TII" title='TII' data-ref="51TII">TII</a>))</td></tr>
<tr><th id="218">218</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td>    <i>// Don't allow copies to/flow GR8/GR16 physical registers.</i></td></tr>
<tr><th id="221">221</th><td><i>    // FIXME: Is there some better way to support this?</i></td></tr>
<tr><th id="222">222</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="52DstReg" title='DstReg' data-type='unsigned int' data-ref="52DstReg">DstReg</dfn> = <a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="223">223</th><td>    <b>if</b> (TargetRegisterInfo::isPhysicalRegister(DstReg) &amp;&amp;</td></tr>
<tr><th id="224">224</th><td>        (X86::<span class='error' title="no member named &apos;GR8RegClass&apos; in namespace &apos;llvm::X86&apos;">GR8RegClass</span>.contains(DstReg) ||</td></tr>
<tr><th id="225">225</th><td>         X86::<span class='error' title="no member named &apos;GR16RegClass&apos; in namespace &apos;llvm::X86&apos;">GR16RegClass</span>.contains(DstReg)))</td></tr>
<tr><th id="226">226</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="227">227</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="53SrcReg" title='SrcReg' data-type='unsigned int' data-ref="53SrcReg">SrcReg</dfn> = <a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="228">228</th><td>    <b>if</b> (TargetRegisterInfo::isPhysicalRegister(SrcReg) &amp;&amp;</td></tr>
<tr><th id="229">229</th><td>        (X86::<span class='error' title="no member named &apos;GR8RegClass&apos; in namespace &apos;llvm::X86&apos;">GR8RegClass</span>.contains(SrcReg) ||</td></tr>
<tr><th id="230">230</th><td>         X86::<span class='error' title="no member named &apos;GR16RegClass&apos; in namespace &apos;llvm::X86&apos;">GR16RegClass</span>.contains(SrcReg)))</td></tr>
<tr><th id="231">231</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="234">234</th><td>  }</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>  <em>double</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_117InstrCOPYReplacer12getExtraCostEPKN4llvm12MachineInstrEPNS1_19MachineRegisterInfoE" title='(anonymous namespace)::InstrCOPYReplacer::getExtraCost' data-type='double (anonymous namespace)::InstrCOPYReplacer::getExtraCost(const llvm::MachineInstr * MI, llvm::MachineRegisterInfo * MRI) const' data-ref="_ZNK12_GLOBAL__N_117InstrCOPYReplacer12getExtraCostEPKN4llvm12MachineInstrEPNS1_19MachineRegisterInfoE">getExtraCost</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="54MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="54MI">MI</dfn>,</td></tr>
<tr><th id="237">237</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col5 decl" id="55MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="55MRI">MRI</dfn>) <em>const</em> override {</td></tr>
<tr><th id="238">238</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI-&gt;getOpcode() == TargetOpcode::COPY &amp;&amp; &quot;Expected a COPY&quot;) ? void (0) : __assert_fail (&quot;MI-&gt;getOpcode() == TargetOpcode::COPY &amp;&amp; \&quot;Expected a COPY\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86DomainReassignment.cpp&quot;, 238, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a> &amp;&amp; <q>"Expected a COPY"</q>);</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="56MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="56MO">MO</dfn> : <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="241">241</th><td>      <i>// Physical registers will not be converted. Assume that converting the</i></td></tr>
<tr><th id="242">242</th><td><i>      // COPY to the destination domain will eventually result in a actual</i></td></tr>
<tr><th id="243">243</th><td><i>      // instruction.</i></td></tr>
<tr><th id="244">244</th><td>      <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col6 ref" href="#56MO" title='MO' data-ref="56MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="245">245</th><td>        <b>return</b> <var>1</var>;</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>      <a class="tu type" href="#(anonymousnamespace)::RegDomain" title='(anonymous namespace)::RegDomain' data-ref="(anonymousnamespace)::RegDomain">RegDomain</a> <dfn class="local col7 decl" id="57OpDomain" title='OpDomain' data-type='(anonymous namespace)::RegDomain' data-ref="57OpDomain">OpDomain</dfn> = <a class="tu ref" href="#_ZN12_GLOBAL__N_1L9getDomainEPKN4llvm19TargetRegisterClassEPKNS0_18TargetRegisterInfoE" title='(anonymous namespace)::getDomain' data-use='c' data-ref="_ZN12_GLOBAL__N_1L9getDomainEPKN4llvm19TargetRegisterClassEPKNS0_18TargetRegisterInfoE">getDomain</a>(<a class="local col5 ref" href="#55MRI" title='MRI' data-ref="55MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col6 ref" href="#56MO" title='MO' data-ref="56MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()),</td></tr>
<tr><th id="248">248</th><td>                                     <a class="local col5 ref" href="#55MRI" title='MRI' data-ref="55MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>());</td></tr>
<tr><th id="249">249</th><td>      <i>// Converting a cross domain COPY to a same domain COPY should eliminate</i></td></tr>
<tr><th id="250">250</th><td><i>      // an insturction</i></td></tr>
<tr><th id="251">251</th><td>      <b>if</b> (<a class="local col7 ref" href="#57OpDomain" title='OpDomain' data-ref="57OpDomain">OpDomain</a> == <a class="tu member" href="#(anonymousnamespace)::InstrCOPYReplacer::DstDomain" title='(anonymous namespace)::InstrCOPYReplacer::DstDomain' data-use='r' data-ref="(anonymousnamespace)::InstrCOPYReplacer::DstDomain">DstDomain</a>)</td></tr>
<tr><th id="252">252</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="253">253</th><td>    }</td></tr>
<tr><th id="254">254</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="255">255</th><td>  }</td></tr>
<tr><th id="256">256</th><td>};</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td><i class="doc" data-doc="(anonymousnamespace)::InstrReplaceWithCopy">/// An Instruction Converter which replaces an instruction with a COPY.</i></td></tr>
<tr><th id="259">259</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::InstrReplaceWithCopy" title='(anonymous namespace)::InstrReplaceWithCopy' data-ref="(anonymousnamespace)::InstrReplaceWithCopy">InstrReplaceWithCopy</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::InstrConverterBase" title='(anonymous namespace)::InstrConverterBase' data-ref="(anonymousnamespace)::InstrConverterBase">InstrConverterBase</a> {</td></tr>
<tr><th id="260">260</th><td><b>public</b>:</td></tr>
<tr><th id="261">261</th><td>  <i  data-doc="(anonymousnamespace)::InstrReplaceWithCopy::SrcOpIdx">// Source instruction operand Index, to be used as the COPY source.</i></td></tr>
<tr><th id="262">262</th><td>  <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::InstrReplaceWithCopy::SrcOpIdx" title='(anonymous namespace)::InstrReplaceWithCopy::SrcOpIdx' data-type='unsigned int' data-ref="(anonymousnamespace)::InstrReplaceWithCopy::SrcOpIdx">SrcOpIdx</dfn>;</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_120InstrReplaceWithCopyC1Ejj" title='(anonymous namespace)::InstrReplaceWithCopy::InstrReplaceWithCopy' data-type='void (anonymous namespace)::InstrReplaceWithCopy::InstrReplaceWithCopy(unsigned int SrcOpcode, unsigned int SrcOpIdx)' data-ref="_ZN12_GLOBAL__N_120InstrReplaceWithCopyC1Ejj">InstrReplaceWithCopy</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="58SrcOpcode" title='SrcOpcode' data-type='unsigned int' data-ref="58SrcOpcode">SrcOpcode</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="59SrcOpIdx" title='SrcOpIdx' data-type='unsigned int' data-ref="59SrcOpIdx">SrcOpIdx</dfn>)</td></tr>
<tr><th id="265">265</th><td>      : <a class="tu type" href="#(anonymousnamespace)::InstrConverterBase" title='(anonymous namespace)::InstrConverterBase' data-ref="(anonymousnamespace)::InstrConverterBase">InstrConverterBase</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118InstrConverterBaseC1Ej" title='(anonymous namespace)::InstrConverterBase::InstrConverterBase' data-use='c' data-ref="_ZN12_GLOBAL__N_118InstrConverterBaseC1Ej">(</a><a class="local col8 ref" href="#58SrcOpcode" title='SrcOpcode' data-ref="58SrcOpcode">SrcOpcode</a>), <a class="tu member" href="#(anonymousnamespace)::InstrReplaceWithCopy::SrcOpIdx" title='(anonymous namespace)::InstrReplaceWithCopy::SrcOpIdx' data-use='w' data-ref="(anonymousnamespace)::InstrReplaceWithCopy::SrcOpIdx">SrcOpIdx</a>(<a class="local col9 ref" href="#59SrcOpIdx" title='SrcOpIdx' data-ref="59SrcOpIdx">SrcOpIdx</a>) {}</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_120InstrReplaceWithCopy12convertInstrEPN4llvm12MachineInstrEPKNS1_15TargetInstrInfoEPNS1_19MachineRegisterInfoE" title='(anonymous namespace)::InstrReplaceWithCopy::convertInstr' data-type='bool (anonymous namespace)::InstrReplaceWithCopy::convertInstr(llvm::MachineInstr * MI, const llvm::TargetInstrInfo * TII, llvm::MachineRegisterInfo * MRI) const' data-ref="_ZNK12_GLOBAL__N_120InstrReplaceWithCopy12convertInstrEPN4llvm12MachineInstrEPKNS1_15TargetInstrInfoEPNS1_19MachineRegisterInfoE">convertInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="60MI" title='MI' data-type='llvm::MachineInstr *' data-ref="60MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col1 decl" id="61TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="61TII">TII</dfn>,</td></tr>
<tr><th id="268">268</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col2 decl" id="62MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="62MRI">MRI</dfn>) <em>const</em> override {</td></tr>
<tr><th id="269">269</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isLegal(MI, TII) &amp;&amp; &quot;Cannot convert instruction&quot;) ? void (0) : __assert_fail (&quot;isLegal(MI, TII) &amp;&amp; \&quot;Cannot convert instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86DomainReassignment.cpp&quot;, 269, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="virtual tu member" href="#_ZNK12_GLOBAL__N_118InstrConverterBase7isLegalEPKN4llvm12MachineInstrEPKNS1_15TargetInstrInfoE" title='(anonymous namespace)::InstrConverterBase::isLegal' data-use='c' data-ref="_ZNK12_GLOBAL__N_118InstrConverterBase7isLegalEPKN4llvm12MachineInstrEPKNS1_15TargetInstrInfoE">isLegal</a>(<a class="local col0 ref" href="#60MI" title='MI' data-ref="60MI">MI</a>, <a class="local col1 ref" href="#61TII" title='TII' data-ref="61TII">TII</a>) &amp;&amp; <q>"Cannot convert instruction"</q>);</td></tr>
<tr><th id="270">270</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col0 ref" href="#60MI" title='MI' data-ref="60MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <a class="local col0 ref" href="#60MI" title='MI' data-ref="60MI">MI</a>, <a class="local col0 ref" href="#60MI" title='MI' data-ref="60MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="271">271</th><td>            <a class="local col1 ref" href="#61TII" title='TII' data-ref="61TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>))</td></tr>
<tr><th id="272">272</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="ref fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col0 ref" href="#60MI" title='MI' data-ref="60MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col0 ref" href="#60MI" title='MI' data-ref="60MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="tu member" href="#(anonymousnamespace)::InstrReplaceWithCopy::SrcOpIdx" title='(anonymous namespace)::InstrReplaceWithCopy::SrcOpIdx' data-use='r' data-ref="(anonymousnamespace)::InstrReplaceWithCopy::SrcOpIdx">SrcOpIdx</a>)});</td></tr>
<tr><th id="273">273</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="274">274</th><td>  }</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td>  <em>double</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_120InstrReplaceWithCopy12getExtraCostEPKN4llvm12MachineInstrEPNS1_19MachineRegisterInfoE" title='(anonymous namespace)::InstrReplaceWithCopy::getExtraCost' data-type='double (anonymous namespace)::InstrReplaceWithCopy::getExtraCost(const llvm::MachineInstr * MI, llvm::MachineRegisterInfo * MRI) const' data-ref="_ZNK12_GLOBAL__N_120InstrReplaceWithCopy12getExtraCostEPKN4llvm12MachineInstrEPNS1_19MachineRegisterInfoE">getExtraCost</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="63MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="63MI">MI</dfn>,</td></tr>
<tr><th id="277">277</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col4 decl" id="64MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="64MRI">MRI</dfn>) <em>const</em> override {</td></tr>
<tr><th id="278">278</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="279">279</th><td>  }</td></tr>
<tr><th id="280">280</th><td>};</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td><i  data-doc="(anonymousnamespace)::InstrConverterBaseKeyTy">// Key type to be used by the Instruction Converters map.</i></td></tr>
<tr><th id="283">283</th><td><i  data-doc="(anonymousnamespace)::InstrConverterBaseKeyTy">// A converter is identified by &lt;destination domain, source opcode&gt;</i></td></tr>
<tr><th id="284">284</th><td><b>typedef</b> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>int</em>, <em>unsigned</em>&gt; <dfn class="tu typedef" id="(anonymousnamespace)::InstrConverterBaseKeyTy" title='(anonymous namespace)::InstrConverterBaseKeyTy' data-type='std::pair&lt;int, unsigned int&gt;' data-ref="(anonymousnamespace)::InstrConverterBaseKeyTy">InstrConverterBaseKeyTy</dfn>;</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td><b>typedef</b> <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="tu typedef" href="#(anonymousnamespace)::InstrConverterBaseKeyTy" title='(anonymous namespace)::InstrConverterBaseKeyTy' data-type='std::pair&lt;int, unsigned int&gt;' data-ref="(anonymousnamespace)::InstrConverterBaseKeyTy">InstrConverterBaseKeyTy</a>, <a class="tu type" href="#(anonymousnamespace)::InstrConverterBase" title='(anonymous namespace)::InstrConverterBase' data-ref="(anonymousnamespace)::InstrConverterBase">InstrConverterBase</a> *&gt;</td></tr>
<tr><th id="287">287</th><td>    <dfn class="tu typedef" id="(anonymousnamespace)::InstrConverterBaseMap" title='(anonymous namespace)::InstrConverterBaseMap' data-type='DenseMap&lt;InstrConverterBaseKeyTy, (anonymous namespace)::InstrConverterBase *&gt;' data-ref="(anonymousnamespace)::InstrConverterBaseMap">InstrConverterBaseMap</dfn>;</td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td><i class="doc" data-doc="(anonymousnamespace)::Closure">/// A closure is a set of virtual register representing all of the edges in</i></td></tr>
<tr><th id="290">290</th><td><i class="doc" data-doc="(anonymousnamespace)::Closure">/// the closure, as well as all of the instructions connected by those edges.</i></td></tr>
<tr><th id="291">291</th><td><i class="doc" data-doc="(anonymousnamespace)::Closure">///</i></td></tr>
<tr><th id="292">292</th><td><i class="doc" data-doc="(anonymousnamespace)::Closure">/// A closure may encompass virtual registers in the same register bank that</i></td></tr>
<tr><th id="293">293</th><td><i class="doc" data-doc="(anonymousnamespace)::Closure">/// have different widths. For example, it may contain 32-bit GPRs as well as</i></td></tr>
<tr><th id="294">294</th><td><i class="doc" data-doc="(anonymousnamespace)::Closure">/// 64-bit GPRs.</i></td></tr>
<tr><th id="295">295</th><td><i class="doc" data-doc="(anonymousnamespace)::Closure">///</i></td></tr>
<tr><th id="296">296</th><td><i class="doc" data-doc="(anonymousnamespace)::Closure">/// A closure that computes an address (i.e. defines a virtual register that is</i></td></tr>
<tr><th id="297">297</th><td><i class="doc" data-doc="(anonymousnamespace)::Closure">/// used in a memory operand) excludes the instructions that contain memory</i></td></tr>
<tr><th id="298">298</th><td><i class="doc" data-doc="(anonymousnamespace)::Closure">/// operands using the address. Such an instruction will be included in a</i></td></tr>
<tr><th id="299">299</th><td><i class="doc" data-doc="(anonymousnamespace)::Closure">/// different closure that manipulates the loaded or stored value.</i></td></tr>
<tr><th id="300">300</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::Closure" title='(anonymous namespace)::Closure' data-ref="(anonymousnamespace)::Closure">Closure</dfn> {</td></tr>
<tr><th id="301">301</th><td><b>private</b>:</td></tr>
<tr><th id="302">302</th><td>  <i class="doc" data-doc="(anonymousnamespace)::Closure::Edges">/// Virtual registers in the closure.</i></td></tr>
<tr><th id="303">303</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet">DenseSet</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl" id="(anonymousnamespace)::Closure::Edges" title='(anonymous namespace)::Closure::Edges' data-type='DenseSet&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::Closure::Edges">Edges</dfn>;</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td>  <i class="doc" data-doc="(anonymousnamespace)::Closure::Instrs">/// Instructions in the closure.</i></td></tr>
<tr><th id="306">306</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>8</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::Closure::Instrs" title='(anonymous namespace)::Closure::Instrs' data-type='SmallVector&lt;llvm::MachineInstr *, 8&gt;' data-ref="(anonymousnamespace)::Closure::Instrs">Instrs</dfn>;</td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td>  <i class="doc" data-doc="(anonymousnamespace)::Closure::LegalDstDomains">/// Domains which this closure can legally be reassigned to.</i></td></tr>
<tr><th id="309">309</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bitset.html#std::bitset" title='std::bitset' data-ref="std::bitset">bitset</a>&lt;<a class="tu enum" href="#(anonymousnamespace)::RegDomain::NumDomains" title='(anonymous namespace)::RegDomain::NumDomains' data-ref="(anonymousnamespace)::RegDomain::NumDomains">NumDomains</a>&gt; <dfn class="tu decl" id="(anonymousnamespace)::Closure::LegalDstDomains" title='(anonymous namespace)::Closure::LegalDstDomains' data-type='std::bitset&lt;NumDomains&gt;' data-ref="(anonymousnamespace)::Closure::LegalDstDomains">LegalDstDomains</dfn>;</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td>  <i class="doc" data-doc="(anonymousnamespace)::Closure::ID">/// An ID to uniquely identify this closure, even when it gets</i></td></tr>
<tr><th id="312">312</th><td><i class="doc" data-doc="(anonymousnamespace)::Closure::ID">  /// moved around</i></td></tr>
<tr><th id="313">313</th><td>  <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::Closure::ID" title='(anonymous namespace)::Closure::ID' data-type='unsigned int' data-ref="(anonymousnamespace)::Closure::ID">ID</dfn>;</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td><b>public</b>:</td></tr>
<tr><th id="316">316</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_17ClosureC1EjSt16initializer_listINS_9RegDomainEE" title='(anonymous namespace)::Closure::Closure' data-type='void (anonymous namespace)::Closure::Closure(unsigned int ID, std::initializer_list&lt;RegDomain&gt; LegalDstDomainList)' data-ref="_ZN12_GLOBAL__N_17ClosureC1EjSt16initializer_listINS_9RegDomainEE">Closure</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="65ID" title='ID' data-type='unsigned int' data-ref="65ID">ID</dfn>, <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/initializer_list.html#std::initializer_list" title='std::initializer_list' data-ref="std::initializer_list">initializer_list</a>&lt;<a class="tu type" href="#(anonymousnamespace)::RegDomain" title='(anonymous namespace)::RegDomain' data-ref="(anonymousnamespace)::RegDomain">RegDomain</a>&gt; <dfn class="local col6 decl" id="66LegalDstDomainList" title='LegalDstDomainList' data-type='std::initializer_list&lt;RegDomain&gt;' data-ref="66LegalDstDomainList">LegalDstDomainList</dfn>) : <a class="tu member" href="#(anonymousnamespace)::Closure::ID" title='(anonymous namespace)::Closure::ID' data-use='w' data-ref="(anonymousnamespace)::Closure::ID">ID</a>(<a class="local col5 ref" href="#65ID" title='ID' data-ref="65ID">ID</a>) {</td></tr>
<tr><th id="317">317</th><td>    <b>for</b> (<a class="tu type" href="#(anonymousnamespace)::RegDomain" title='(anonymous namespace)::RegDomain' data-ref="(anonymousnamespace)::RegDomain">RegDomain</a> <dfn class="local col7 decl" id="67D" title='D' data-type='(anonymous namespace)::RegDomain' data-ref="67D">D</dfn> : <a class="local col6 ref" href="#66LegalDstDomainList" title='LegalDstDomainList' data-ref="66LegalDstDomainList">LegalDstDomainList</a>)</td></tr>
<tr><th id="318">318</th><td>      <a class="tu member" href="#(anonymousnamespace)::Closure::LegalDstDomains" title='(anonymous namespace)::Closure::LegalDstDomains' data-use='m' data-ref="(anonymousnamespace)::Closure::LegalDstDomains">LegalDstDomains</a>.<a class="ref" href="../../../../../include/c++/7/bitset.html#_ZNSt6bitset3setEmb" title='std::bitset::set' data-ref="_ZNSt6bitset3setEmb">set</a>(<a class="local col7 ref" href="#67D" title='D' data-ref="67D">D</a>);</td></tr>
<tr><th id="319">319</th><td>  }</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_17Closure13setAllIllegalEv">/// Mark this closure as illegal for reassignment to all domains.</i></td></tr>
<tr><th id="322">322</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_17Closure13setAllIllegalEv" title='(anonymous namespace)::Closure::setAllIllegal' data-type='void (anonymous namespace)::Closure::setAllIllegal()' data-ref="_ZN12_GLOBAL__N_17Closure13setAllIllegalEv">setAllIllegal</dfn>() { <a class="tu member" href="#(anonymousnamespace)::Closure::LegalDstDomains" title='(anonymous namespace)::Closure::LegalDstDomains' data-use='m' data-ref="(anonymousnamespace)::Closure::LegalDstDomains">LegalDstDomains</a>.<a class="ref" href="../../../../../include/c++/7/bitset.html#_ZNSt6bitset5resetEv" title='std::bitset::reset' data-ref="_ZNSt6bitset5resetEv">reset</a>(); }</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_17Closure17hasLegalDstDomainEv">/// <span class="command">\returns</span> true if this closure has domains which are legal to reassign to.</i></td></tr>
<tr><th id="325">325</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_17Closure17hasLegalDstDomainEv" title='(anonymous namespace)::Closure::hasLegalDstDomain' data-type='bool (anonymous namespace)::Closure::hasLegalDstDomain() const' data-ref="_ZNK12_GLOBAL__N_17Closure17hasLegalDstDomainEv">hasLegalDstDomain</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::Closure::LegalDstDomains" title='(anonymous namespace)::Closure::LegalDstDomains' data-use='m' data-ref="(anonymousnamespace)::Closure::LegalDstDomains">LegalDstDomains</a>.<a class="ref" href="../../../../../include/c++/7/bitset.html#_ZNKSt6bitset3anyEv" title='std::bitset::any' data-ref="_ZNKSt6bitset3anyEv">any</a>(); }</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_17Closure7isLegalENS_9RegDomainE">/// <span class="command">\returns</span> true if is legal to reassign this closure to domain<span class="command"> \p</span> <span class="arg">RD.</span></i></td></tr>
<tr><th id="328">328</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_17Closure7isLegalENS_9RegDomainE" title='(anonymous namespace)::Closure::isLegal' data-type='bool (anonymous namespace)::Closure::isLegal((anonymous namespace)::RegDomain RD) const' data-ref="_ZNK12_GLOBAL__N_17Closure7isLegalENS_9RegDomainE">isLegal</dfn>(<a class="tu type" href="#(anonymousnamespace)::RegDomain" title='(anonymous namespace)::RegDomain' data-ref="(anonymousnamespace)::RegDomain">RegDomain</a> <dfn class="local col8 decl" id="68RD" title='RD' data-type='(anonymous namespace)::RegDomain' data-ref="68RD">RD</dfn>) <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::Closure::LegalDstDomains" title='(anonymous namespace)::Closure::LegalDstDomains' data-use='m' data-ref="(anonymousnamespace)::Closure::LegalDstDomains">LegalDstDomains</a><a class="ref" href="../../../../../include/c++/7/bitset.html#_ZNKSt6bitsetixEm" title='std::bitset::operator[]' data-ref="_ZNKSt6bitsetixEm">[<a class="local col8 ref" href="#68RD" title='RD' data-ref="68RD">RD</a>]</a>; }</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_17Closure10setIllegalENS_9RegDomainE">/// Mark this closure as illegal for reassignment to domain<span class="command"> \p</span> <span class="arg">RD.</span></i></td></tr>
<tr><th id="331">331</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_17Closure10setIllegalENS_9RegDomainE" title='(anonymous namespace)::Closure::setIllegal' data-type='void (anonymous namespace)::Closure::setIllegal((anonymous namespace)::RegDomain RD)' data-ref="_ZN12_GLOBAL__N_17Closure10setIllegalENS_9RegDomainE">setIllegal</dfn>(<a class="tu type" href="#(anonymousnamespace)::RegDomain" title='(anonymous namespace)::RegDomain' data-ref="(anonymousnamespace)::RegDomain">RegDomain</a> <dfn class="local col9 decl" id="69RD" title='RD' data-type='(anonymous namespace)::RegDomain' data-ref="69RD">RD</dfn>) { <a class="tu member" href="#(anonymousnamespace)::Closure::LegalDstDomains" title='(anonymous namespace)::Closure::LegalDstDomains' data-use='m' data-ref="(anonymousnamespace)::Closure::LegalDstDomains">LegalDstDomains</a><a class="ref" href="../../../../../include/c++/7/bitset.html#_ZNSt6bitsetixEm" title='std::bitset::operator[]' data-ref="_ZNSt6bitsetixEm">[<a class="local col9 ref" href="#69RD" title='RD' data-ref="69RD">RD</a>]</a> <a class="ref" href="../../../../../include/c++/7/bitset.html#_ZNSt6bitset9referenceaSEb" title='std::bitset::reference::operator=' data-ref="_ZNSt6bitset9referenceaSEb">=</a> <b>false</b>; }</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_17Closure5emptyEv" title='(anonymous namespace)::Closure::empty' data-type='bool (anonymous namespace)::Closure::empty() const' data-ref="_ZNK12_GLOBAL__N_17Closure5emptyEv">empty</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::Closure::Edges" title='(anonymous namespace)::Closure::Edges' data-use='m' data-ref="(anonymousnamespace)::Closure::Edges">Edges</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5emptyEv" title='llvm::detail::DenseSetImpl::empty' data-ref="_ZNK4llvm6detail12DenseSetImpl5emptyEv">empty</a>(); }</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_17Closure10insertEdgeEj" title='(anonymous namespace)::Closure::insertEdge' data-type='bool (anonymous namespace)::Closure::insertEdge(unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_17Closure10insertEdgeEj">insertEdge</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="70Reg" title='Reg' data-type='unsigned int' data-ref="70Reg">Reg</dfn>) {</td></tr>
<tr><th id="336">336</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::Closure::Edges" title='(anonymous namespace)::Closure::Edges' data-use='m' data-ref="(anonymousnamespace)::Closure::Edges">Edges</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertERKT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertERKT_">insert</a>(<a class="local col0 ref" href="#70Reg" title='Reg' data-ref="70Reg">Reg</a>).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::detail::DenseSetImpl&lt;unsigned int, llvm::DenseMap&lt;unsigned int, llvm::detail::DenseSetEmpty, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseSetPair&lt;unsigned int&gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt; &gt;::Iterator, bool&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="337">337</th><td>  }</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td>  <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::Closure::const_edge_iterator" title='(anonymous namespace)::Closure::const_edge_iterator' data-type='DenseSet&lt;unsigned int&gt;::const_iterator' data-ref="(anonymousnamespace)::Closure::const_edge_iterator">const_edge_iterator</dfn> = <a class="type" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet">DenseSet</a>&lt;<em>unsigned</em>&gt;::<a class="typedef" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::detail::DenseSetImpl{unsignedint,llvm::DenseMap{unsignedint,llvm::detail::DenseSetEmpty,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseSetPa6399136" title='llvm::detail::DenseSetImpl&lt;unsigned int, llvm::DenseMap&lt;unsigned int, llvm::detail::DenseSetEmpty, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseSetPair&lt;unsigned int&gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt; &gt;::const_iterator' data-type='llvm::detail::DenseSetImpl&lt;unsigned int, llvm::DenseMap&lt;unsigned int, llvm::detail::DenseSetEmpty, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseSetPair&lt;unsigned int&gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt; &gt;::ConstIterator' data-ref="llvm::detail::DenseSetImpl{unsignedint,llvm::DenseMap{unsignedint,llvm::detail::DenseSetEmpty,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseSetPa6399136">const_iterator</a>;</td></tr>
<tr><th id="340">340</th><td>  <a class="type" href="../../../include/llvm/ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="tu typedef" href="#(anonymousnamespace)::Closure::const_edge_iterator" title='(anonymous namespace)::Closure::const_edge_iterator' data-type='DenseSet&lt;unsigned int&gt;::const_iterator' data-ref="(anonymousnamespace)::Closure::const_edge_iterator">const_edge_iterator</a>&gt; <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_17Closure5edgesEv" title='(anonymous namespace)::Closure::edges' data-type='iterator_range&lt;const_edge_iterator&gt; (anonymous namespace)::Closure::edges() const' data-ref="_ZNK12_GLOBAL__N_17Closure5edgesEv">edges</dfn>() <em>const</em> {</td></tr>
<tr><th id="341">341</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="tu typedef" href="#(anonymousnamespace)::Closure::const_edge_iterator" title='(anonymous namespace)::Closure::const_edge_iterator' data-type='DenseSet&lt;unsigned int&gt;::const_iterator' data-ref="(anonymousnamespace)::Closure::const_edge_iterator">const_edge_iterator</a>&gt;<a class="ref" href="../../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm14iterator_rangeC1ET_S1_" title='llvm::iterator_range::iterator_range&lt;IteratorT&gt;' data-ref="_ZN4llvm14iterator_rangeC1ET_S1_">(</a><a class="tu member" href="#(anonymousnamespace)::Closure::Edges" title='(anonymous namespace)::Closure::Edges' data-use='m' data-ref="(anonymousnamespace)::Closure::Edges">Edges</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5beginEv" title='llvm::detail::DenseSetImpl::begin' data-ref="_ZNK4llvm6detail12DenseSetImpl5beginEv">begin</a>(), <a class="tu member" href="#(anonymousnamespace)::Closure::Edges" title='(anonymous namespace)::Closure::Edges' data-use='m' data-ref="(anonymousnamespace)::Closure::Edges">Edges</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl3endEv" title='llvm::detail::DenseSetImpl::end' data-ref="_ZNK4llvm6detail12DenseSetImpl3endEv">end</a>());</td></tr>
<tr><th id="342">342</th><td>  }</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_17Closure14addInstructionEPN4llvm12MachineInstrE" title='(anonymous namespace)::Closure::addInstruction' data-type='void (anonymous namespace)::Closure::addInstruction(llvm::MachineInstr * I)' data-ref="_ZN12_GLOBAL__N_17Closure14addInstructionEPN4llvm12MachineInstrE">addInstruction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="71I" title='I' data-type='llvm::MachineInstr *' data-ref="71I">I</dfn>) {</td></tr>
<tr><th id="345">345</th><td>    <a class="tu member" href="#(anonymousnamespace)::Closure::Instrs" title='(anonymous namespace)::Closure::Instrs' data-use='m' data-ref="(anonymousnamespace)::Closure::Instrs">Instrs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col1 ref" href="#71I" title='I' data-ref="71I">I</a>);</td></tr>
<tr><th id="346">346</th><td>  }</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_17Closure12instructionsEv" title='(anonymous namespace)::Closure::instructions' data-type='ArrayRef&lt;llvm::MachineInstr *&gt; (anonymous namespace)::Closure::instructions() const' data-ref="_ZNK12_GLOBAL__N_17Closure12instructionsEv">instructions</dfn>() <em>const</em> {</td></tr>
<tr><th id="349">349</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="tu member" href="#(anonymousnamespace)::Closure::Instrs" title='(anonymous namespace)::Closure::Instrs' data-use='r' data-ref="(anonymousnamespace)::Closure::Instrs">Instrs</a>;</td></tr>
<tr><th id="350">350</th><td>  }</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a> <em>void</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_17Closure4dumpEPKN4llvm19MachineRegisterInfoE" title='(anonymous namespace)::Closure::dump' data-type='void (anonymous namespace)::Closure::dump(const llvm::MachineRegisterInfo * MRI) const' data-ref="_ZNK12_GLOBAL__N_17Closure4dumpEPKN4llvm19MachineRegisterInfoE">dump</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col2 decl" id="72MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="72MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="353">353</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Registers: "</q>;</td></tr>
<tr><th id="354">354</th><td>    <em>bool</em> <dfn class="local col3 decl" id="73First" title='First' data-type='bool' data-ref="73First">First</dfn> = <b>true</b>;</td></tr>
<tr><th id="355">355</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="74Reg" title='Reg' data-type='unsigned int' data-ref="74Reg">Reg</dfn> : <a class="tu member" href="#(anonymousnamespace)::Closure::Edges" title='(anonymous namespace)::Closure::Edges' data-ref="(anonymousnamespace)::Closure::Edges">Edges</a>) {</td></tr>
<tr><th id="356">356</th><td>      <b>if</b> (!<a class="local col3 ref" href="#73First" title='First' data-ref="73First">First</a>)</td></tr>
<tr><th id="357">357</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q>;</td></tr>
<tr><th id="358">358</th><td>      <a class="local col3 ref" href="#73First" title='First' data-ref="73First">First</a> = <b>false</b>;</td></tr>
<tr><th id="359">359</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col4 ref" href="#74Reg" title='Reg' data-ref="74Reg">Reg</a>, <a class="local col2 ref" href="#72MRI" title='MRI' data-ref="72MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>(), <var>0</var>, <a class="local col2 ref" href="#72MRI" title='MRI' data-ref="72MRI">MRI</a>);</td></tr>
<tr><th id="360">360</th><td>    }</td></tr>
<tr><th id="361">361</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Instructions:"</q>;</td></tr>
<tr><th id="362">362</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="75MI" title='MI' data-type='llvm::MachineInstr *' data-ref="75MI">MI</dfn> : <a class="tu member" href="#(anonymousnamespace)::Closure::Instrs" title='(anonymous namespace)::Closure::Instrs' data-ref="(anonymousnamespace)::Closure::Instrs">Instrs</a>) {</td></tr>
<tr><th id="363">363</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n  "</q>;</td></tr>
<tr><th id="364">364</th><td>      <a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE" title='llvm::MachineInstr::print' data-ref="_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</span>);</td></tr>
<tr><th id="365">365</th><td>    }</td></tr>
<tr><th id="366">366</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="367">367</th><td>  }</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td>  <em>unsigned</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_17Closure5getIDEv" title='(anonymous namespace)::Closure::getID' data-type='unsigned int (anonymous namespace)::Closure::getID() const' data-ref="_ZNK12_GLOBAL__N_17Closure5getIDEv">getID</dfn>() <em>const</em> {</td></tr>
<tr><th id="370">370</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::Closure::ID" title='(anonymous namespace)::Closure::ID' data-use='r' data-ref="(anonymousnamespace)::Closure::ID">ID</a>;</td></tr>
<tr><th id="371">371</th><td>  }</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td>};</td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::X86DomainReassignment" title='(anonymous namespace)::X86DomainReassignment' data-ref="(anonymousnamespace)::X86DomainReassignment">X86DomainReassignment</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="376">376</th><td>  <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a> *<dfn class="tu decl" id="(anonymousnamespace)::X86DomainReassignment::STI" title='(anonymous namespace)::X86DomainReassignment::STI' data-type='const llvm::X86Subtarget *' data-ref="(anonymousnamespace)::X86DomainReassignment::STI">STI</dfn>;</td></tr>
<tr><th id="377">377</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::X86DomainReassignment::MRI" title='(anonymous namespace)::X86DomainReassignment::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::X86DomainReassignment::MRI">MRI</dfn>;</td></tr>
<tr><th id="378">378</th><td>  <em>const</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo">X86InstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::X86DomainReassignment::TII" title='(anonymous namespace)::X86DomainReassignment::TII' data-type='const llvm::X86InstrInfo *' data-ref="(anonymousnamespace)::X86DomainReassignment::TII">TII</dfn>;</td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td>  <i class="doc" data-doc="(anonymousnamespace)::X86DomainReassignment::EnclosedEdges">/// All edges that are included in some closure</i></td></tr>
<tr><th id="381">381</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet">DenseSet</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl" id="(anonymousnamespace)::X86DomainReassignment::EnclosedEdges" title='(anonymous namespace)::X86DomainReassignment::EnclosedEdges' data-type='DenseSet&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::X86DomainReassignment::EnclosedEdges">EnclosedEdges</dfn>;</td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td>  <i class="doc" data-doc="(anonymousnamespace)::X86DomainReassignment::EnclosedInstrs">/// All instructions that are included in some closure.</i></td></tr>
<tr><th id="384">384</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <em>unsigned</em>&gt; <dfn class="tu decl" id="(anonymousnamespace)::X86DomainReassignment::EnclosedInstrs" title='(anonymous namespace)::X86DomainReassignment::EnclosedInstrs' data-type='DenseMap&lt;llvm::MachineInstr *, unsigned int&gt;' data-ref="(anonymousnamespace)::X86DomainReassignment::EnclosedInstrs">EnclosedInstrs</dfn>;</td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td><b>public</b>:</td></tr>
<tr><th id="387">387</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::X86DomainReassignment::ID" title='(anonymous namespace)::X86DomainReassignment::ID' data-type='char' data-ref="(anonymousnamespace)::X86DomainReassignment::ID">ID</dfn>;</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_121X86DomainReassignmentC1Ev" title='(anonymous namespace)::X86DomainReassignment::X86DomainReassignment' data-type='void (anonymous namespace)::X86DomainReassignment::X86DomainReassignment()' data-ref="_ZN12_GLOBAL__N_121X86DomainReassignmentC1Ev">X86DomainReassignment</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::X86DomainReassignment::ID" title='(anonymous namespace)::X86DomainReassignment::ID' data-use='a' data-ref="(anonymousnamespace)::X86DomainReassignment::ID">ID</a>) { }</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_121X86DomainReassignment20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::X86DomainReassignment::runOnMachineFunction' data-type='bool (anonymous namespace)::X86DomainReassignment::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_121X86DomainReassignment20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="76MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="76MF">MF</dfn>) override;</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_121X86DomainReassignment16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::X86DomainReassignment::getAnalysisUsage' data-type='void (anonymous namespace)::X86DomainReassignment::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_121X86DomainReassignment16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col7 decl" id="77AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="77AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="394">394</th><td>    <a class="local col7 ref" href="#77AU" title='AU' data-ref="77AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="395">395</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col7 ref" href="#77AU" title='AU' data-ref="77AU">AU</a></span>);</td></tr>
<tr><th id="396">396</th><td>  }</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_121X86DomainReassignment11getPassNameEv" title='(anonymous namespace)::X86DomainReassignment::getPassName' data-type='llvm::StringRef (anonymous namespace)::X86DomainReassignment::getPassName() const' data-ref="_ZNK12_GLOBAL__N_121X86DomainReassignment11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="399">399</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"X86 Domain Reassignment Pass"</q>;</td></tr>
<tr><th id="400">400</th><td>  }</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td><b>private</b>:</td></tr>
<tr><th id="403">403</th><td>  <i class="doc" data-doc="(anonymousnamespace)::X86DomainReassignment::Converters">/// A map of available Instruction Converters.</i></td></tr>
<tr><th id="404">404</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::InstrConverterBaseMap" title='(anonymous namespace)::InstrConverterBaseMap' data-type='DenseMap&lt;InstrConverterBaseKeyTy, (anonymous namespace)::InstrConverterBase *&gt;' data-ref="(anonymousnamespace)::InstrConverterBaseMap">InstrConverterBaseMap</a> <dfn class="tu decl" id="(anonymousnamespace)::X86DomainReassignment::Converters" title='(anonymous namespace)::X86DomainReassignment::Converters' data-type='InstrConverterBaseMap' data-ref="(anonymousnamespace)::X86DomainReassignment::Converters">Converters</dfn>;</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_121X86DomainReassignment14initConvertersEv">/// Initialize Converters map.</i></td></tr>
<tr><th id="407">407</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_121X86DomainReassignment14initConvertersEv" title='(anonymous namespace)::X86DomainReassignment::initConverters' data-type='void (anonymous namespace)::X86DomainReassignment::initConverters()' data-ref="_ZN12_GLOBAL__N_121X86DomainReassignment14initConvertersEv">initConverters</a>();</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_121X86DomainReassignment12buildClosureERNS_7ClosureEj">/// Starting from<span class="command"> \Reg</span>, expand the closure as much as possible.</i></td></tr>
<tr><th id="410">410</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_121X86DomainReassignment12buildClosureERNS_7ClosureEj" title='(anonymous namespace)::X86DomainReassignment::buildClosure' data-type='void (anonymous namespace)::X86DomainReassignment::buildClosure((anonymous namespace)::Closure &amp; , unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_121X86DomainReassignment12buildClosureERNS_7ClosureEj">buildClosure</a>(<a class="tu type" href="#(anonymousnamespace)::Closure" title='(anonymous namespace)::Closure' data-ref="(anonymousnamespace)::Closure">Closure</a> &amp;, <em>unsigned</em> <dfn class="local col8 decl" id="78Reg" title='Reg' data-type='unsigned int' data-ref="78Reg">Reg</dfn>);</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_121X86DomainReassignment13visitRegisterERNS_7ClosureEjRNS_9RegDomainERN4llvm15SmallVectorImplIjEE">/// Enqueue<span class="command"> \p</span> <span class="arg">Reg</span> to be considered for addition to the closure.</i></td></tr>
<tr><th id="413">413</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_121X86DomainReassignment13visitRegisterERNS_7ClosureEjRNS_9RegDomainERN4llvm15SmallVectorImplIjEE" title='(anonymous namespace)::X86DomainReassignment::visitRegister' data-type='void (anonymous namespace)::X86DomainReassignment::visitRegister((anonymous namespace)::Closure &amp; , unsigned int Reg, (anonymous namespace)::RegDomain &amp; Domain, SmallVectorImpl&lt;unsigned int&gt; &amp; Worklist)' data-ref="_ZN12_GLOBAL__N_121X86DomainReassignment13visitRegisterERNS_7ClosureEjRNS_9RegDomainERN4llvm15SmallVectorImplIjEE">visitRegister</a>(<a class="tu type" href="#(anonymousnamespace)::Closure" title='(anonymous namespace)::Closure' data-ref="(anonymousnamespace)::Closure">Closure</a> &amp;, <em>unsigned</em> <dfn class="local col9 decl" id="79Reg" title='Reg' data-type='unsigned int' data-ref="79Reg">Reg</dfn>, <a class="tu type" href="#(anonymousnamespace)::RegDomain" title='(anonymous namespace)::RegDomain' data-ref="(anonymousnamespace)::RegDomain">RegDomain</a> &amp;<dfn class="local col0 decl" id="80Domain" title='Domain' data-type='(anonymous namespace)::RegDomain &amp;' data-ref="80Domain">Domain</dfn>,</td></tr>
<tr><th id="414">414</th><td>                     <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col1 decl" id="81Worklist" title='Worklist' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="81Worklist">Worklist</dfn>);</td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_121X86DomainReassignment8reassignERKNS_7ClosureENS_9RegDomainE">/// Reassign the closure to<span class="command"> \p</span> <span class="arg">Domain.</span></i></td></tr>
<tr><th id="417">417</th><td>  <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_121X86DomainReassignment8reassignERKNS_7ClosureENS_9RegDomainE" title='(anonymous namespace)::X86DomainReassignment::reassign' data-type='void (anonymous namespace)::X86DomainReassignment::reassign(const (anonymous namespace)::Closure &amp; C, (anonymous namespace)::RegDomain Domain) const' data-ref="_ZNK12_GLOBAL__N_121X86DomainReassignment8reassignERKNS_7ClosureENS_9RegDomainE">reassign</a>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::Closure" title='(anonymous namespace)::Closure' data-ref="(anonymousnamespace)::Closure">Closure</a> &amp;<dfn class="local col2 decl" id="82C" title='C' data-type='const (anonymous namespace)::Closure &amp;' data-ref="82C">C</dfn>, <a class="tu type" href="#(anonymousnamespace)::RegDomain" title='(anonymous namespace)::RegDomain' data-ref="(anonymousnamespace)::RegDomain">RegDomain</a> <dfn class="local col3 decl" id="83Domain" title='Domain' data-type='(anonymous namespace)::RegDomain' data-ref="83Domain">Domain</dfn>) <em>const</em>;</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_121X86DomainReassignment12encloseInstrERNS_7ClosureEPN4llvm12MachineInstrE">/// Add<span class="command"> \p</span> <span class="arg">MI</span> to the closure.</i></td></tr>
<tr><th id="420">420</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_121X86DomainReassignment12encloseInstrERNS_7ClosureEPN4llvm12MachineInstrE" title='(anonymous namespace)::X86DomainReassignment::encloseInstr' data-type='void (anonymous namespace)::X86DomainReassignment::encloseInstr((anonymous namespace)::Closure &amp; C, llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_121X86DomainReassignment12encloseInstrERNS_7ClosureEPN4llvm12MachineInstrE">encloseInstr</a>(<a class="tu type" href="#(anonymousnamespace)::Closure" title='(anonymous namespace)::Closure' data-ref="(anonymousnamespace)::Closure">Closure</a> &amp;<dfn class="local col4 decl" id="84C" title='C' data-type='(anonymous namespace)::Closure &amp;' data-ref="84C">C</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="85MI" title='MI' data-type='llvm::MachineInstr *' data-ref="85MI">MI</dfn>);</td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_121X86DomainReassignment24isReassignmentProfitableERKNS_7ClosureENS_9RegDomainE">/// /returns true if it is profitable to reassign the closure to<span class="command"> \p</span> <span class="arg">Domain.</span></i></td></tr>
<tr><th id="423">423</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_121X86DomainReassignment24isReassignmentProfitableERKNS_7ClosureENS_9RegDomainE" title='(anonymous namespace)::X86DomainReassignment::isReassignmentProfitable' data-type='bool (anonymous namespace)::X86DomainReassignment::isReassignmentProfitable(const (anonymous namespace)::Closure &amp; C, (anonymous namespace)::RegDomain Domain) const' data-ref="_ZNK12_GLOBAL__N_121X86DomainReassignment24isReassignmentProfitableERKNS_7ClosureENS_9RegDomainE">isReassignmentProfitable</a>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::Closure" title='(anonymous namespace)::Closure' data-ref="(anonymousnamespace)::Closure">Closure</a> &amp;<dfn class="local col6 decl" id="86C" title='C' data-type='const (anonymous namespace)::Closure &amp;' data-ref="86C">C</dfn>, <a class="tu type" href="#(anonymousnamespace)::RegDomain" title='(anonymous namespace)::RegDomain' data-ref="(anonymousnamespace)::RegDomain">RegDomain</a> <dfn class="local col7 decl" id="87Domain" title='Domain' data-type='(anonymous namespace)::RegDomain' data-ref="87Domain">Domain</dfn>) <em>const</em>;</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_121X86DomainReassignment13calculateCostERKNS_7ClosureENS_9RegDomainE">/// Calculate the total cost of reassigning the closure to<span class="command"> \p</span> <span class="arg">Domain.</span></i></td></tr>
<tr><th id="426">426</th><td>  <em>double</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_121X86DomainReassignment13calculateCostERKNS_7ClosureENS_9RegDomainE" title='(anonymous namespace)::X86DomainReassignment::calculateCost' data-type='double (anonymous namespace)::X86DomainReassignment::calculateCost(const (anonymous namespace)::Closure &amp; C, (anonymous namespace)::RegDomain Domain) const' data-ref="_ZNK12_GLOBAL__N_121X86DomainReassignment13calculateCostERKNS_7ClosureENS_9RegDomainE">calculateCost</a>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::Closure" title='(anonymous namespace)::Closure' data-ref="(anonymousnamespace)::Closure">Closure</a> &amp;<dfn class="local col8 decl" id="88C" title='C' data-type='const (anonymous namespace)::Closure &amp;' data-ref="88C">C</dfn>, <a class="tu type" href="#(anonymousnamespace)::RegDomain" title='(anonymous namespace)::RegDomain' data-ref="(anonymousnamespace)::RegDomain">RegDomain</a> <dfn class="local col9 decl" id="89Domain" title='Domain' data-type='(anonymous namespace)::RegDomain' data-ref="89Domain">Domain</dfn>) <em>const</em>;</td></tr>
<tr><th id="427">427</th><td>};</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::X86DomainReassignment" title='(anonymous namespace)::X86DomainReassignment' data-ref="(anonymousnamespace)::X86DomainReassignment">X86DomainReassignment</a>::<dfn class="tu decl def" id="(anonymousnamespace)::X86DomainReassignment::ID" title='(anonymous namespace)::X86DomainReassignment::ID' data-type='char' data-ref="(anonymousnamespace)::X86DomainReassignment::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td>} <i>// End anonymous namespace.</i></td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::X86DomainReassignment" title='(anonymous namespace)::X86DomainReassignment' data-ref="(anonymousnamespace)::X86DomainReassignment">X86DomainReassignment</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_121X86DomainReassignment13visitRegisterERNS_7ClosureEjRNS_9RegDomainERN4llvm15SmallVectorImplIjEE" title='(anonymous namespace)::X86DomainReassignment::visitRegister' data-type='void (anonymous namespace)::X86DomainReassignment::visitRegister((anonymous namespace)::Closure &amp; C, unsigned int Reg, (anonymous namespace)::RegDomain &amp; Domain, SmallVectorImpl&lt;unsigned int&gt; &amp; Worklist)' data-ref="_ZN12_GLOBAL__N_121X86DomainReassignment13visitRegisterERNS_7ClosureEjRNS_9RegDomainERN4llvm15SmallVectorImplIjEE">visitRegister</dfn>(<a class="tu type" href="#(anonymousnamespace)::Closure" title='(anonymous namespace)::Closure' data-ref="(anonymousnamespace)::Closure">Closure</a> &amp;<dfn class="local col0 decl" id="90C" title='C' data-type='(anonymous namespace)::Closure &amp;' data-ref="90C">C</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="91Reg" title='Reg' data-type='unsigned int' data-ref="91Reg">Reg</dfn>,</td></tr>
<tr><th id="434">434</th><td>                                          <a class="tu type" href="#(anonymousnamespace)::RegDomain" title='(anonymous namespace)::RegDomain' data-ref="(anonymousnamespace)::RegDomain">RegDomain</a> &amp;<dfn class="local col2 decl" id="92Domain" title='Domain' data-type='(anonymous namespace)::RegDomain &amp;' data-ref="92Domain">Domain</dfn>,</td></tr>
<tr><th id="435">435</th><td>                                          <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col3 decl" id="93Worklist" title='Worklist' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="93Worklist">Worklist</dfn>) {</td></tr>
<tr><th id="436">436</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::X86DomainReassignment::EnclosedEdges" title='(anonymous namespace)::X86DomainReassignment::EnclosedEdges' data-use='m' data-ref="(anonymousnamespace)::X86DomainReassignment::EnclosedEdges">EnclosedEdges</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(<a class="local col1 ref" href="#91Reg" title='Reg' data-ref="91Reg">Reg</a>))</td></tr>
<tr><th id="437">437</th><td>    <b>return</b>;</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td>  <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col1 ref" href="#91Reg" title='Reg' data-ref="91Reg">Reg</a>))</td></tr>
<tr><th id="440">440</th><td>    <b>return</b>;</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::X86DomainReassignment::MRI" title='(anonymous namespace)::X86DomainReassignment::MRI' data-use='r' data-ref="(anonymousnamespace)::X86DomainReassignment::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9hasOneDefEj" title='llvm::MachineRegisterInfo::hasOneDef' data-ref="_ZNK4llvm19MachineRegisterInfo9hasOneDefEj">hasOneDef</a>(<a class="local col1 ref" href="#91Reg" title='Reg' data-ref="91Reg">Reg</a>))</td></tr>
<tr><th id="443">443</th><td>    <b>return</b>;</td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td>  <a class="tu type" href="#(anonymousnamespace)::RegDomain" title='(anonymous namespace)::RegDomain' data-ref="(anonymousnamespace)::RegDomain">RegDomain</a> <dfn class="local col4 decl" id="94RD" title='RD' data-type='(anonymous namespace)::RegDomain' data-ref="94RD">RD</dfn> = <a class="tu ref" href="#_ZN12_GLOBAL__N_1L9getDomainEPKN4llvm19TargetRegisterClassEPKNS0_18TargetRegisterInfoE" title='(anonymous namespace)::getDomain' data-use='c' data-ref="_ZN12_GLOBAL__N_1L9getDomainEPKN4llvm19TargetRegisterClassEPKNS0_18TargetRegisterInfoE">getDomain</a>(<a class="tu member" href="#(anonymousnamespace)::X86DomainReassignment::MRI" title='(anonymous namespace)::X86DomainReassignment::MRI' data-use='r' data-ref="(anonymousnamespace)::X86DomainReassignment::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col1 ref" href="#91Reg" title='Reg' data-ref="91Reg">Reg</a>), <a class="tu member" href="#(anonymousnamespace)::X86DomainReassignment::MRI" title='(anonymous namespace)::X86DomainReassignment::MRI' data-use='r' data-ref="(anonymousnamespace)::X86DomainReassignment::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>());</td></tr>
<tr><th id="446">446</th><td>  <i>// First edge in closure sets the domain.</i></td></tr>
<tr><th id="447">447</th><td>  <b>if</b> (<a class="local col2 ref" href="#92Domain" title='Domain' data-ref="92Domain">Domain</a> == <a class="tu enum" href="#(anonymousnamespace)::RegDomain::NoDomain" title='(anonymous namespace)::RegDomain::NoDomain' data-use='r' data-ref="(anonymousnamespace)::RegDomain::NoDomain">NoDomain</a>)</td></tr>
<tr><th id="448">448</th><td>    <a class="local col2 ref" href="#92Domain" title='Domain' data-ref="92Domain">Domain</a> = <a class="local col4 ref" href="#94RD" title='RD' data-ref="94RD">RD</a>;</td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td>  <b>if</b> (<a class="local col2 ref" href="#92Domain" title='Domain' data-ref="92Domain">Domain</a> != <a class="local col4 ref" href="#94RD" title='RD' data-ref="94RD">RD</a>)</td></tr>
<tr><th id="451">451</th><td>    <b>return</b>;</td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td>  <a class="local col3 ref" href="#93Worklist" title='Worklist' data-ref="93Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col1 ref" href="#91Reg" title='Reg' data-ref="91Reg">Reg</a>);</td></tr>
<tr><th id="454">454</th><td>}</td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::X86DomainReassignment" title='(anonymous namespace)::X86DomainReassignment' data-ref="(anonymousnamespace)::X86DomainReassignment">X86DomainReassignment</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_121X86DomainReassignment12encloseInstrERNS_7ClosureEPN4llvm12MachineInstrE" title='(anonymous namespace)::X86DomainReassignment::encloseInstr' data-type='void (anonymous namespace)::X86DomainReassignment::encloseInstr((anonymous namespace)::Closure &amp; C, llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_121X86DomainReassignment12encloseInstrERNS_7ClosureEPN4llvm12MachineInstrE">encloseInstr</dfn>(<a class="tu type" href="#(anonymousnamespace)::Closure" title='(anonymous namespace)::Closure' data-ref="(anonymousnamespace)::Closure">Closure</a> &amp;<dfn class="local col5 decl" id="95C" title='C' data-type='(anonymous namespace)::Closure &amp;' data-ref="95C">C</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="96MI" title='MI' data-type='llvm::MachineInstr *' data-ref="96MI">MI</dfn>) {</td></tr>
<tr><th id="457">457</th><td>  <em>auto</em> <dfn class="local col7 decl" id="97I" title='I' data-type='llvm::DenseMapIterator&lt;llvm::MachineInstr *, unsigned int, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, unsigned int&gt;, false&gt;' data-ref="97I">I</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86DomainReassignment::EnclosedInstrs" title='(anonymous namespace)::X86DomainReassignment::EnclosedInstrs' data-use='m' data-ref="(anonymousnamespace)::X86DomainReassignment::EnclosedInstrs">EnclosedInstrs</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col6 ref" href="#96MI" title='MI' data-ref="96MI">MI</a>);</td></tr>
<tr><th id="458">458</th><td>  <b>if</b> (<a class="local col7 ref" href="#97I" title='I' data-ref="97I">I</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="tu member" href="#(anonymousnamespace)::X86DomainReassignment::EnclosedInstrs" title='(anonymous namespace)::X86DomainReassignment::EnclosedInstrs' data-use='m' data-ref="(anonymousnamespace)::X86DomainReassignment::EnclosedInstrs">EnclosedInstrs</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>()) {</td></tr>
<tr><th id="459">459</th><td>    <b>if</b> (<a class="local col7 ref" href="#97I" title='I' data-ref="97I">I</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, unsigned int&gt;::second' data-ref="std::pair::second">second</a> != <a class="local col5 ref" href="#95C" title='C' data-ref="95C">C</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_17Closure5getIDEv" title='(anonymous namespace)::Closure::getID' data-use='c' data-ref="_ZNK12_GLOBAL__N_17Closure5getIDEv">getID</a>())</td></tr>
<tr><th id="460">460</th><td>      <i>// Instruction already belongs to another closure, avoid conflicts between</i></td></tr>
<tr><th id="461">461</th><td><i>      // closure and mark this closure as illegal.</i></td></tr>
<tr><th id="462">462</th><td>      <a class="local col5 ref" href="#95C" title='C' data-ref="95C">C</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_17Closure13setAllIllegalEv" title='(anonymous namespace)::Closure::setAllIllegal' data-use='c' data-ref="_ZN12_GLOBAL__N_17Closure13setAllIllegalEv">setAllIllegal</a>();</td></tr>
<tr><th id="463">463</th><td>    <b>return</b>;</td></tr>
<tr><th id="464">464</th><td>  }</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td>  <a class="tu member" href="#(anonymousnamespace)::X86DomainReassignment::EnclosedInstrs" title='(anonymous namespace)::X86DomainReassignment::EnclosedInstrs' data-use='m' data-ref="(anonymousnamespace)::X86DomainReassignment::EnclosedInstrs">EnclosedInstrs</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col6 ref" href="#96MI" title='MI' data-ref="96MI">MI</a>]</a> = <a class="local col5 ref" href="#95C" title='C' data-ref="95C">C</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_17Closure5getIDEv" title='(anonymous namespace)::Closure::getID' data-use='c' data-ref="_ZNK12_GLOBAL__N_17Closure5getIDEv">getID</a>();</td></tr>
<tr><th id="467">467</th><td>  <a class="local col5 ref" href="#95C" title='C' data-ref="95C">C</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_17Closure14addInstructionEPN4llvm12MachineInstrE" title='(anonymous namespace)::Closure::addInstruction' data-use='c' data-ref="_ZN12_GLOBAL__N_17Closure14addInstructionEPN4llvm12MachineInstrE">addInstruction</a>(<a class="local col6 ref" href="#96MI" title='MI' data-ref="96MI">MI</a>);</td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td>  <i>// Mark closure as illegal for reassignment to domains, if there is no</i></td></tr>
<tr><th id="470">470</th><td><i>  // converter for the instruction or if the converter cannot convert the</i></td></tr>
<tr><th id="471">471</th><td><i>  // instruction.</i></td></tr>
<tr><th id="472">472</th><td>  <b>for</b> (<em>int</em> <dfn class="local col8 decl" id="98i" title='i' data-type='int' data-ref="98i">i</dfn> = <var>0</var>; <a class="local col8 ref" href="#98i" title='i' data-ref="98i">i</a> != <a class="tu enum" href="#(anonymousnamespace)::RegDomain::NumDomains" title='(anonymous namespace)::RegDomain::NumDomains' data-use='r' data-ref="(anonymousnamespace)::RegDomain::NumDomains">NumDomains</a>; ++<a class="local col8 ref" href="#98i" title='i' data-ref="98i">i</a>) {</td></tr>
<tr><th id="473">473</th><td>    <b>if</b> (<a class="local col5 ref" href="#95C" title='C' data-ref="95C">C</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_17Closure7isLegalENS_9RegDomainE" title='(anonymous namespace)::Closure::isLegal' data-use='c' data-ref="_ZNK12_GLOBAL__N_17Closure7isLegalENS_9RegDomainE">isLegal</a>((<a class="tu type" href="#(anonymousnamespace)::RegDomain" title='(anonymous namespace)::RegDomain' data-ref="(anonymousnamespace)::RegDomain">RegDomain</a>)<a class="local col8 ref" href="#98i" title='i' data-ref="98i">i</a>)) {</td></tr>
<tr><th id="474">474</th><td>      <a class="tu type" href="#(anonymousnamespace)::InstrConverterBase" title='(anonymous namespace)::InstrConverterBase' data-ref="(anonymousnamespace)::InstrConverterBase">InstrConverterBase</a> *<dfn class="local col9 decl" id="99IC" title='IC' data-type='(anonymous namespace)::InstrConverterBase *' data-ref="99IC">IC</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86DomainReassignment::Converters" title='(anonymous namespace)::X86DomainReassignment::Converters' data-use='m' data-ref="(anonymousnamespace)::X86DomainReassignment::Converters">Converters</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase6lookupENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::lookup' data-use='c' data-ref="_ZNK4llvm12DenseMapBase6lookupENS_26const_pointer_or_const_refIT0_vE4typeE">lookup</a>(<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a><a class="local col8 ref" href="#98i" title='i' data-ref="98i">i</a>, <a class="local col6 ref" href="#96MI" title='MI' data-ref="96MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()});</td></tr>
<tr><th id="475">475</th><td>      <b>if</b> (!IC || !IC-&gt;isLegal(MI, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetInstrInfo *&apos; with an lvalue of type &apos;const llvm::X86InstrInfo *&apos;">TII</span>))</td></tr>
<tr><th id="476">476</th><td>        <a class="local col5 ref" href="#95C" title='C' data-ref="95C">C</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_17Closure10setIllegalENS_9RegDomainE" title='(anonymous namespace)::Closure::setIllegal' data-use='c' data-ref="_ZN12_GLOBAL__N_17Closure10setIllegalENS_9RegDomainE">setIllegal</a>((<a class="tu type" href="#(anonymousnamespace)::RegDomain" title='(anonymous namespace)::RegDomain' data-ref="(anonymousnamespace)::RegDomain">RegDomain</a>)<a class="local col8 ref" href="#98i" title='i' data-ref="98i">i</a>);</td></tr>
<tr><th id="477">477</th><td>    }</td></tr>
<tr><th id="478">478</th><td>  }</td></tr>
<tr><th id="479">479</th><td>}</td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td><em>double</em> <a class="tu type" href="#(anonymousnamespace)::X86DomainReassignment" title='(anonymous namespace)::X86DomainReassignment' data-ref="(anonymousnamespace)::X86DomainReassignment">X86DomainReassignment</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_121X86DomainReassignment13calculateCostERKNS_7ClosureENS_9RegDomainE" title='(anonymous namespace)::X86DomainReassignment::calculateCost' data-type='double (anonymous namespace)::X86DomainReassignment::calculateCost(const (anonymous namespace)::Closure &amp; C, (anonymous namespace)::RegDomain DstDomain) const' data-ref="_ZNK12_GLOBAL__N_121X86DomainReassignment13calculateCostERKNS_7ClosureENS_9RegDomainE">calculateCost</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::Closure" title='(anonymous namespace)::Closure' data-ref="(anonymousnamespace)::Closure">Closure</a> &amp;<dfn class="local col0 decl" id="100C" title='C' data-type='const (anonymous namespace)::Closure &amp;' data-ref="100C">C</dfn>,</td></tr>
<tr><th id="482">482</th><td>                                            <a class="tu type" href="#(anonymousnamespace)::RegDomain" title='(anonymous namespace)::RegDomain' data-ref="(anonymousnamespace)::RegDomain">RegDomain</a> <dfn class="local col1 decl" id="101DstDomain" title='DstDomain' data-type='(anonymous namespace)::RegDomain' data-ref="101DstDomain">DstDomain</dfn>) <em>const</em> {</td></tr>
<tr><th id="483">483</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (C.isLegal(DstDomain) &amp;&amp; &quot;Cannot calculate cost for illegal closure&quot;) ? void (0) : __assert_fail (&quot;C.isLegal(DstDomain) &amp;&amp; \&quot;Cannot calculate cost for illegal closure\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86DomainReassignment.cpp&quot;, 483, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#100C" title='C' data-ref="100C">C</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_17Closure7isLegalENS_9RegDomainE" title='(anonymous namespace)::Closure::isLegal' data-use='c' data-ref="_ZNK12_GLOBAL__N_17Closure7isLegalENS_9RegDomainE">isLegal</a>(<a class="local col1 ref" href="#101DstDomain" title='DstDomain' data-ref="101DstDomain">DstDomain</a>) &amp;&amp; <q>"Cannot calculate cost for illegal closure"</q>);</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td>  <em>double</em> <dfn class="local col2 decl" id="102Cost" title='Cost' data-type='double' data-ref="102Cost">Cost</dfn> = <var>0.0</var>;</td></tr>
<tr><th id="486">486</th><td>  <b>for</b> (<em>auto</em> *<dfn class="local col3 decl" id="103MI" title='MI' data-type='llvm::MachineInstr *' data-ref="103MI">MI</dfn> : <a class="local col0 ref" href="#100C" title='C' data-ref="100C">C</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_17Closure12instructionsEv" title='(anonymous namespace)::Closure::instructions' data-use='c' data-ref="_ZNK12_GLOBAL__N_17Closure12instructionsEv">instructions</a>())</td></tr>
<tr><th id="487">487</th><td>    <a class="local col2 ref" href="#102Cost" title='Cost' data-ref="102Cost">Cost</a> +=</td></tr>
<tr><th id="488">488</th><td>        <a class="tu member" href="#(anonymousnamespace)::X86DomainReassignment::Converters" title='(anonymous namespace)::X86DomainReassignment::Converters' data-use='m' data-ref="(anonymousnamespace)::X86DomainReassignment::Converters">Converters</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase6lookupENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::lookup' data-use='c' data-ref="_ZNK4llvm12DenseMapBase6lookupENS_26const_pointer_or_const_refIT0_vE4typeE">lookup</a>(<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-use='c' data-ref="_ZNSt4pairC1EOT_OT0_">{</a><a class="local col1 ref" href="#101DstDomain" title='DstDomain' data-ref="101DstDomain">DstDomain</a>, <a class="local col3 ref" href="#103MI" title='MI' data-ref="103MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()})-&gt;<a class="virtual tu ref" href="#_ZNK12_GLOBAL__N_118InstrConverterBase12getExtraCostEPKN4llvm12MachineInstrEPNS1_19MachineRegisterInfoE" title='(anonymous namespace)::InstrConverterBase::getExtraCost' data-use='c' data-ref="_ZNK12_GLOBAL__N_118InstrConverterBase12getExtraCostEPKN4llvm12MachineInstrEPNS1_19MachineRegisterInfoE">getExtraCost</a>(<a class="local col3 ref" href="#103MI" title='MI' data-ref="103MI">MI</a>, <a class="tu member" href="#(anonymousnamespace)::X86DomainReassignment::MRI" title='(anonymous namespace)::X86DomainReassignment::MRI' data-use='r' data-ref="(anonymousnamespace)::X86DomainReassignment::MRI">MRI</a>);</td></tr>
<tr><th id="489">489</th><td>  <b>return</b> <a class="local col2 ref" href="#102Cost" title='Cost' data-ref="102Cost">Cost</a>;</td></tr>
<tr><th id="490">490</th><td>}</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86DomainReassignment" title='(anonymous namespace)::X86DomainReassignment' data-ref="(anonymousnamespace)::X86DomainReassignment">X86DomainReassignment</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_121X86DomainReassignment24isReassignmentProfitableERKNS_7ClosureENS_9RegDomainE" title='(anonymous namespace)::X86DomainReassignment::isReassignmentProfitable' data-type='bool (anonymous namespace)::X86DomainReassignment::isReassignmentProfitable(const (anonymous namespace)::Closure &amp; C, (anonymous namespace)::RegDomain Domain) const' data-ref="_ZNK12_GLOBAL__N_121X86DomainReassignment24isReassignmentProfitableERKNS_7ClosureENS_9RegDomainE">isReassignmentProfitable</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::Closure" title='(anonymous namespace)::Closure' data-ref="(anonymousnamespace)::Closure">Closure</a> &amp;<dfn class="local col4 decl" id="104C" title='C' data-type='const (anonymous namespace)::Closure &amp;' data-ref="104C">C</dfn>,</td></tr>
<tr><th id="493">493</th><td>                                                     <a class="tu type" href="#(anonymousnamespace)::RegDomain" title='(anonymous namespace)::RegDomain' data-ref="(anonymousnamespace)::RegDomain">RegDomain</a> <dfn class="local col5 decl" id="105Domain" title='Domain' data-type='(anonymous namespace)::RegDomain' data-ref="105Domain">Domain</dfn>) <em>const</em> {</td></tr>
<tr><th id="494">494</th><td>  <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_121X86DomainReassignment13calculateCostERKNS_7ClosureENS_9RegDomainE" title='(anonymous namespace)::X86DomainReassignment::calculateCost' data-use='c' data-ref="_ZNK12_GLOBAL__N_121X86DomainReassignment13calculateCostERKNS_7ClosureENS_9RegDomainE">calculateCost</a>(<a class="local col4 ref" href="#104C" title='C' data-ref="104C">C</a>, <a class="local col5 ref" href="#105Domain" title='Domain' data-ref="105Domain">Domain</a>) &lt; <var>0.0</var>;</td></tr>
<tr><th id="495">495</th><td>}</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::X86DomainReassignment" title='(anonymous namespace)::X86DomainReassignment' data-ref="(anonymousnamespace)::X86DomainReassignment">X86DomainReassignment</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_121X86DomainReassignment8reassignERKNS_7ClosureENS_9RegDomainE" title='(anonymous namespace)::X86DomainReassignment::reassign' data-type='void (anonymous namespace)::X86DomainReassignment::reassign(const (anonymous namespace)::Closure &amp; C, (anonymous namespace)::RegDomain Domain) const' data-ref="_ZNK12_GLOBAL__N_121X86DomainReassignment8reassignERKNS_7ClosureENS_9RegDomainE">reassign</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::Closure" title='(anonymous namespace)::Closure' data-ref="(anonymousnamespace)::Closure">Closure</a> &amp;<dfn class="local col6 decl" id="106C" title='C' data-type='const (anonymous namespace)::Closure &amp;' data-ref="106C">C</dfn>, <a class="tu type" href="#(anonymousnamespace)::RegDomain" title='(anonymous namespace)::RegDomain' data-ref="(anonymousnamespace)::RegDomain">RegDomain</a> <dfn class="local col7 decl" id="107Domain" title='Domain' data-type='(anonymous namespace)::RegDomain' data-ref="107Domain">Domain</dfn>) <em>const</em> {</td></tr>
<tr><th id="498">498</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (C.isLegal(Domain) &amp;&amp; &quot;Cannot convert illegal closure&quot;) ? void (0) : __assert_fail (&quot;C.isLegal(Domain) &amp;&amp; \&quot;Cannot convert illegal closure\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86DomainReassignment.cpp&quot;, 498, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#106C" title='C' data-ref="106C">C</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_17Closure7isLegalENS_9RegDomainE" title='(anonymous namespace)::Closure::isLegal' data-use='c' data-ref="_ZNK12_GLOBAL__N_17Closure7isLegalENS_9RegDomainE">isLegal</a>(<a class="local col7 ref" href="#107Domain" title='Domain' data-ref="107Domain">Domain</a>) &amp;&amp; <q>"Cannot convert illegal closure"</q>);</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td>  <i>// Iterate all instructions in the closure, convert each one using the</i></td></tr>
<tr><th id="501">501</th><td><i>  // appropriate converter.</i></td></tr>
<tr><th id="502">502</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="108ToErase" title='ToErase' data-type='SmallVector&lt;llvm::MachineInstr *, 8&gt;' data-ref="108ToErase">ToErase</dfn>;</td></tr>
<tr><th id="503">503</th><td>  <b>for</b> (<em>auto</em> *<dfn class="local col9 decl" id="109MI" title='MI' data-type='llvm::MachineInstr *' data-ref="109MI">MI</dfn> : <a class="local col6 ref" href="#106C" title='C' data-ref="106C">C</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_17Closure12instructionsEv" title='(anonymous namespace)::Closure::instructions' data-use='c' data-ref="_ZNK12_GLOBAL__N_17Closure12instructionsEv">instructions</a>())</td></tr>
<tr><th id="504">504</th><td>    <b>if</b> (Converters.lookup({Domain, MI-&gt;getOpcode()})</td></tr>
<tr><th id="505">505</th><td>            -&gt;convertInstr(MI, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetInstrInfo *&apos; with an lvalue of type &apos;const llvm::X86InstrInfo *const&apos;">TII</span>, MRI))</td></tr>
<tr><th id="506">506</th><td>      <a class="local col8 ref" href="#108ToErase" title='ToErase' data-ref="108ToErase">ToErase</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#109MI" title='MI' data-ref="109MI">MI</a>);</td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td>  <i>// Iterate all registers in the closure, replace them with registers in the</i></td></tr>
<tr><th id="509">509</th><td><i>  // destination domain.</i></td></tr>
<tr><th id="510">510</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="110Reg" title='Reg' data-type='unsigned int' data-ref="110Reg">Reg</dfn> : <a class="local col6 ref" href="#106C" title='C' data-ref="106C">C</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_17Closure5edgesEv" title='(anonymous namespace)::Closure::edges' data-use='c' data-ref="_ZNK12_GLOBAL__N_17Closure5edgesEv">edges</a>()) {</td></tr>
<tr><th id="511">511</th><td>    <a class="tu member" href="#(anonymousnamespace)::X86DomainReassignment::MRI" title='(anonymous namespace)::X86DomainReassignment::MRI' data-use='r' data-ref="(anonymousnamespace)::X86DomainReassignment::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo11setRegClassEjPKNS_19TargetRegisterClassE" title='llvm::MachineRegisterInfo::setRegClass' data-ref="_ZN4llvm19MachineRegisterInfo11setRegClassEjPKNS_19TargetRegisterClassE">setRegClass</a>(<a class="local col0 ref" href="#110Reg" title='Reg' data-ref="110Reg">Reg</a>, <a class="tu ref" href="#_ZN12_GLOBAL__N_1L8getDstRCEPKN4llvm19TargetRegisterClassENS_9RegDomainE" title='(anonymous namespace)::getDstRC' data-use='c' data-ref="_ZN12_GLOBAL__N_1L8getDstRCEPKN4llvm19TargetRegisterClassENS_9RegDomainE">getDstRC</a>(<a class="tu member" href="#(anonymousnamespace)::X86DomainReassignment::MRI" title='(anonymous namespace)::X86DomainReassignment::MRI' data-use='r' data-ref="(anonymousnamespace)::X86DomainReassignment::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col0 ref" href="#110Reg" title='Reg' data-ref="110Reg">Reg</a>), <a class="local col7 ref" href="#107Domain" title='Domain' data-ref="107Domain">Domain</a>));</td></tr>
<tr><th id="512">512</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col1 decl" id="111MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="111MO">MO</dfn> : <a class="tu member" href="#(anonymousnamespace)::X86DomainReassignment::MRI" title='(anonymous namespace)::X86DomainReassignment::MRI' data-use='r' data-ref="(anonymousnamespace)::X86DomainReassignment::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo12use_operandsEj" title='llvm::MachineRegisterInfo::use_operands' data-ref="_ZNK4llvm19MachineRegisterInfo12use_operandsEj">use_operands</a>(<a class="local col0 ref" href="#110Reg" title='Reg' data-ref="110Reg">Reg</a>)) {</td></tr>
<tr><th id="513">513</th><td>      <b>if</b> (<a class="local col1 ref" href="#111MO" title='MO' data-ref="111MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="514">514</th><td>        <i>// Remove all subregister references as they are not valid in the</i></td></tr>
<tr><th id="515">515</th><td><i>        // destination domain.</i></td></tr>
<tr><th id="516">516</th><td>        <a class="local col1 ref" href="#111MO" title='MO' data-ref="111MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<var>0</var>);</td></tr>
<tr><th id="517">517</th><td>    }</td></tr>
<tr><th id="518">518</th><td>  }</td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col2 decl" id="112MI" title='MI' data-type='llvm::MachineInstr *' data-ref="112MI">MI</dfn> : <a class="local col8 ref" href="#108ToErase" title='ToErase' data-ref="108ToErase">ToErase</a>)</td></tr>
<tr><th id="521">521</th><td>    <a class="local col2 ref" href="#112MI" title='MI' data-ref="112MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="522">522</th><td>}</td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td><i class="doc" data-doc="_ZL10usedAsAddrRKN4llvm12MachineInstrEjPKNS_15TargetInstrInfoE">/// <span class="command">\returns</span> true when<span class="command"> \p</span> <span class="arg">Reg</span> is used as part of an address calculation in<span class="command"> \p</span></i></td></tr>
<tr><th id="525">525</th><td><i class="doc" data-doc="_ZL10usedAsAddrRKN4llvm12MachineInstrEjPKNS_15TargetInstrInfoE">/// <span class="arg">MI.</span></i></td></tr>
<tr><th id="526">526</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL10usedAsAddrRKN4llvm12MachineInstrEjPKNS_15TargetInstrInfoE" title='usedAsAddr' data-type='bool usedAsAddr(const llvm::MachineInstr &amp; MI, unsigned int Reg, const llvm::TargetInstrInfo * TII)' data-ref="_ZL10usedAsAddrRKN4llvm12MachineInstrEjPKNS_15TargetInstrInfoE">usedAsAddr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="113MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="113MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="114Reg" title='Reg' data-type='unsigned int' data-ref="114Reg">Reg</dfn>,</td></tr>
<tr><th id="527">527</th><td>                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col5 decl" id="115TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="115TII">TII</dfn>) {</td></tr>
<tr><th id="528">528</th><td>  <b>if</b> (!<a class="local col3 ref" href="#113MI" title='MI' data-ref="113MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoadOrStore' data-ref="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE">mayLoadOrStore</a>())</td></tr>
<tr><th id="529">529</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col6 decl" id="116Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="116Desc">Desc</dfn> = <a class="local col5 ref" href="#115TII" title='TII' data-ref="115TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#113MI" title='MI' data-ref="113MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="532">532</th><td>  <em>int</em> <dfn class="local col7 decl" id="117MemOpStart" title='MemOpStart' data-type='int' data-ref="117MemOpStart">MemOpStart</dfn> = <span class="namespace">X86II::</span><a class="ref" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II18getMemoryOperandNoEm" title='llvm::X86II::getMemoryOperandNo' data-ref="_ZN4llvm5X86II18getMemoryOperandNoEm">getMemoryOperandNo</a>(<a class="local col6 ref" href="#116Desc" title='Desc' data-ref="116Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a>);</td></tr>
<tr><th id="533">533</th><td>  <b>if</b> (<a class="local col7 ref" href="#117MemOpStart" title='MemOpStart' data-ref="117MemOpStart">MemOpStart</a> == -<var>1</var>)</td></tr>
<tr><th id="534">534</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="535">535</th><td></td></tr>
<tr><th id="536">536</th><td>  <a class="local col7 ref" href="#117MemOpStart" title='MemOpStart' data-ref="117MemOpStart">MemOpStart</a> += <span class="namespace">X86II::</span><a class="ref" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II14getOperandBiasERKNS_11MCInstrDescE" title='llvm::X86II::getOperandBias' data-ref="_ZN4llvm5X86II14getOperandBiasERKNS_11MCInstrDescE">getOperandBias</a>(<a class="local col6 ref" href="#116Desc" title='Desc' data-ref="116Desc">Desc</a>);</td></tr>
<tr><th id="537">537</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="118MemOpIdx" title='MemOpIdx' data-type='unsigned int' data-ref="118MemOpIdx">MemOpIdx</dfn> = <a class="local col7 ref" href="#117MemOpStart" title='MemOpStart' data-ref="117MemOpStart">MemOpStart</a>,</td></tr>
<tr><th id="538">538</th><td>                <dfn class="local col9 decl" id="119MemOpEnd" title='MemOpEnd' data-type='unsigned int' data-ref="119MemOpEnd">MemOpEnd</dfn> = <a class="local col7 ref" href="#117MemOpStart" title='MemOpStart' data-ref="117MemOpStart">MemOpStart</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrNumOperands" title='llvm::X86::AddrNumOperands' data-ref="llvm::X86::AddrNumOperands">AddrNumOperands</a>;</td></tr>
<tr><th id="539">539</th><td>       <a class="local col8 ref" href="#118MemOpIdx" title='MemOpIdx' data-ref="118MemOpIdx">MemOpIdx</a> &lt; <a class="local col9 ref" href="#119MemOpEnd" title='MemOpEnd' data-ref="119MemOpEnd">MemOpEnd</a>; ++<a class="local col8 ref" href="#118MemOpIdx" title='MemOpIdx' data-ref="118MemOpIdx">MemOpIdx</a>) {</td></tr>
<tr><th id="540">540</th><td>    <em>auto</em> &amp;<dfn class="local col0 decl" id="120Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="120Op">Op</dfn> = <a class="local col3 ref" href="#113MI" title='MI' data-ref="113MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#118MemOpIdx" title='MemOpIdx' data-ref="118MemOpIdx">MemOpIdx</a>);</td></tr>
<tr><th id="541">541</th><td>    <b>if</b> (<a class="local col0 ref" href="#120Op" title='Op' data-ref="120Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col0 ref" href="#120Op" title='Op' data-ref="120Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col4 ref" href="#114Reg" title='Reg' data-ref="114Reg">Reg</a>)</td></tr>
<tr><th id="542">542</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="543">543</th><td>  }</td></tr>
<tr><th id="544">544</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="545">545</th><td>}</td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::X86DomainReassignment" title='(anonymous namespace)::X86DomainReassignment' data-ref="(anonymousnamespace)::X86DomainReassignment">X86DomainReassignment</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_121X86DomainReassignment12buildClosureERNS_7ClosureEj" title='(anonymous namespace)::X86DomainReassignment::buildClosure' data-type='void (anonymous namespace)::X86DomainReassignment::buildClosure((anonymous namespace)::Closure &amp; C, unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_121X86DomainReassignment12buildClosureERNS_7ClosureEj">buildClosure</dfn>(<a class="tu type" href="#(anonymousnamespace)::Closure" title='(anonymous namespace)::Closure' data-ref="(anonymousnamespace)::Closure">Closure</a> &amp;<dfn class="local col1 decl" id="121C" title='C' data-type='(anonymous namespace)::Closure &amp;' data-ref="121C">C</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="122Reg" title='Reg' data-type='unsigned int' data-ref="122Reg">Reg</dfn>) {</td></tr>
<tr><th id="548">548</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="123Worklist" title='Worklist' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="123Worklist">Worklist</dfn>;</td></tr>
<tr><th id="549">549</th><td>  <a class="tu type" href="#(anonymousnamespace)::RegDomain" title='(anonymous namespace)::RegDomain' data-ref="(anonymousnamespace)::RegDomain">RegDomain</a> <dfn class="local col4 decl" id="124Domain" title='Domain' data-type='(anonymous namespace)::RegDomain' data-ref="124Domain">Domain</dfn> = <a class="tu enum" href="#(anonymousnamespace)::RegDomain::NoDomain" title='(anonymous namespace)::RegDomain::NoDomain' data-use='r' data-ref="(anonymousnamespace)::RegDomain::NoDomain">NoDomain</a>;</td></tr>
<tr><th id="550">550</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_121X86DomainReassignment13visitRegisterERNS_7ClosureEjRNS_9RegDomainERN4llvm15SmallVectorImplIjEE" title='(anonymous namespace)::X86DomainReassignment::visitRegister' data-use='c' data-ref="_ZN12_GLOBAL__N_121X86DomainReassignment13visitRegisterERNS_7ClosureEjRNS_9RegDomainERN4llvm15SmallVectorImplIjEE">visitRegister</a>(<span class='refarg'><a class="local col1 ref" href="#121C" title='C' data-ref="121C">C</a></span>, <a class="local col2 ref" href="#122Reg" title='Reg' data-ref="122Reg">Reg</a>, <span class='refarg'><a class="local col4 ref" href="#124Domain" title='Domain' data-ref="124Domain">Domain</a></span>, <span class='refarg'><a class="local col3 ref" href="#123Worklist" title='Worklist' data-ref="123Worklist">Worklist</a></span>);</td></tr>
<tr><th id="551">551</th><td>  <b>while</b> (!<a class="local col3 ref" href="#123Worklist" title='Worklist' data-ref="123Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="552">552</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="125CurReg" title='CurReg' data-type='unsigned int' data-ref="125CurReg">CurReg</dfn> = <a class="local col3 ref" href="#123Worklist" title='Worklist' data-ref="123Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td>    <i>// Register already in this closure.</i></td></tr>
<tr><th id="555">555</th><td>    <b>if</b> (!<a class="local col1 ref" href="#121C" title='C' data-ref="121C">C</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_17Closure10insertEdgeEj" title='(anonymous namespace)::Closure::insertEdge' data-use='c' data-ref="_ZN12_GLOBAL__N_17Closure10insertEdgeEj">insertEdge</a>(<a class="local col5 ref" href="#125CurReg" title='CurReg' data-ref="125CurReg">CurReg</a>))</td></tr>
<tr><th id="556">556</th><td>      <b>continue</b>;</td></tr>
<tr><th id="557">557</th><td>    <a class="tu member" href="#(anonymousnamespace)::X86DomainReassignment::EnclosedEdges" title='(anonymous namespace)::X86DomainReassignment::EnclosedEdges' data-use='m' data-ref="(anonymousnamespace)::X86DomainReassignment::EnclosedEdges">EnclosedEdges</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertERKT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertERKT_">insert</a>(<a class="local col2 ref" href="#122Reg" title='Reg' data-ref="122Reg">Reg</a>);</td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="126DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="126DefMI">DefMI</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86DomainReassignment::MRI" title='(anonymous namespace)::X86DomainReassignment::MRI' data-use='r' data-ref="(anonymousnamespace)::X86DomainReassignment::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col5 ref" href="#125CurReg" title='CurReg' data-ref="125CurReg">CurReg</a>);</td></tr>
<tr><th id="560">560</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_121X86DomainReassignment12encloseInstrERNS_7ClosureEPN4llvm12MachineInstrE" title='(anonymous namespace)::X86DomainReassignment::encloseInstr' data-use='c' data-ref="_ZN12_GLOBAL__N_121X86DomainReassignment12encloseInstrERNS_7ClosureEPN4llvm12MachineInstrE">encloseInstr</a>(<span class='refarg'><a class="local col1 ref" href="#121C" title='C' data-ref="121C">C</a></span>, <a class="local col6 ref" href="#126DefMI" title='DefMI' data-ref="126DefMI">DefMI</a>);</td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td>    <i>// Add register used by the defining MI to the worklist.</i></td></tr>
<tr><th id="563">563</th><td><i>    // Do not add registers which are used in address calculation, they will be</i></td></tr>
<tr><th id="564">564</th><td><i>    // added to a different closure.</i></td></tr>
<tr><th id="565">565</th><td>    <em>int</em> <dfn class="local col7 decl" id="127OpEnd" title='OpEnd' data-type='int' data-ref="127OpEnd">OpEnd</dfn> = <a class="local col6 ref" href="#126DefMI" title='DefMI' data-ref="126DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="566">566</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col8 decl" id="128Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="128Desc">Desc</dfn> = <a class="local col6 ref" href="#126DefMI" title='DefMI' data-ref="126DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="567">567</th><td>    <em>int</em> <dfn class="local col9 decl" id="129MemOp" title='MemOp' data-type='int' data-ref="129MemOp">MemOp</dfn> = <span class="namespace">X86II::</span><a class="ref" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II18getMemoryOperandNoEm" title='llvm::X86II::getMemoryOperandNo' data-ref="_ZN4llvm5X86II18getMemoryOperandNoEm">getMemoryOperandNo</a>(<a class="local col8 ref" href="#128Desc" title='Desc' data-ref="128Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a>);</td></tr>
<tr><th id="568">568</th><td>    <b>if</b> (<a class="local col9 ref" href="#129MemOp" title='MemOp' data-ref="129MemOp">MemOp</a> != -<var>1</var>)</td></tr>
<tr><th id="569">569</th><td>      <a class="local col9 ref" href="#129MemOp" title='MemOp' data-ref="129MemOp">MemOp</a> += <span class="namespace">X86II::</span><a class="ref" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II14getOperandBiasERKNS_11MCInstrDescE" title='llvm::X86II::getOperandBias' data-ref="_ZN4llvm5X86II14getOperandBiasERKNS_11MCInstrDescE">getOperandBias</a>(<a class="local col8 ref" href="#128Desc" title='Desc' data-ref="128Desc">Desc</a>);</td></tr>
<tr><th id="570">570</th><td>    <b>for</b> (<em>int</em> <dfn class="local col0 decl" id="130OpIdx" title='OpIdx' data-type='int' data-ref="130OpIdx">OpIdx</dfn> = <var>0</var>; <a class="local col0 ref" href="#130OpIdx" title='OpIdx' data-ref="130OpIdx">OpIdx</a> &lt; <a class="local col7 ref" href="#127OpEnd" title='OpEnd' data-ref="127OpEnd">OpEnd</a>; ++<a class="local col0 ref" href="#130OpIdx" title='OpIdx' data-ref="130OpIdx">OpIdx</a>) {</td></tr>
<tr><th id="571">571</th><td>      <b>if</b> (<a class="local col0 ref" href="#130OpIdx" title='OpIdx' data-ref="130OpIdx">OpIdx</a> == <a class="local col9 ref" href="#129MemOp" title='MemOp' data-ref="129MemOp">MemOp</a>) {</td></tr>
<tr><th id="572">572</th><td>        <i>// skip address calculation.</i></td></tr>
<tr><th id="573">573</th><td>        <a class="local col0 ref" href="#130OpIdx" title='OpIdx' data-ref="130OpIdx">OpIdx</a> += (<span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrNumOperands" title='llvm::X86::AddrNumOperands' data-ref="llvm::X86::AddrNumOperands">AddrNumOperands</a> - <var>1</var>);</td></tr>
<tr><th id="574">574</th><td>        <b>continue</b>;</td></tr>
<tr><th id="575">575</th><td>      }</td></tr>
<tr><th id="576">576</th><td>      <em>auto</em> &amp;<dfn class="local col1 decl" id="131Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="131Op">Op</dfn> = <a class="local col6 ref" href="#126DefMI" title='DefMI' data-ref="126DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#130OpIdx" title='OpIdx' data-ref="130OpIdx">OpIdx</a>);</td></tr>
<tr><th id="577">577</th><td>      <b>if</b> (!<a class="local col1 ref" href="#131Op" title='Op' data-ref="131Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col1 ref" href="#131Op" title='Op' data-ref="131Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="578">578</th><td>        <b>continue</b>;</td></tr>
<tr><th id="579">579</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_121X86DomainReassignment13visitRegisterERNS_7ClosureEjRNS_9RegDomainERN4llvm15SmallVectorImplIjEE" title='(anonymous namespace)::X86DomainReassignment::visitRegister' data-use='c' data-ref="_ZN12_GLOBAL__N_121X86DomainReassignment13visitRegisterERNS_7ClosureEjRNS_9RegDomainERN4llvm15SmallVectorImplIjEE">visitRegister</a>(<span class='refarg'><a class="local col1 ref" href="#121C" title='C' data-ref="121C">C</a></span>, <a class="local col1 ref" href="#131Op" title='Op' data-ref="131Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'><a class="local col4 ref" href="#124Domain" title='Domain' data-ref="124Domain">Domain</a></span>, <span class='refarg'><a class="local col3 ref" href="#123Worklist" title='Worklist' data-ref="123Worklist">Worklist</a></span>);</td></tr>
<tr><th id="580">580</th><td>    }</td></tr>
<tr><th id="581">581</th><td></td></tr>
<tr><th id="582">582</th><td>    <i>// Expand closure through register uses.</i></td></tr>
<tr><th id="583">583</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col2 decl" id="132UseMI" title='UseMI' data-type='llvm::MachineInstr &amp;' data-ref="132UseMI">UseMI</dfn> : <a class="tu member" href="#(anonymousnamespace)::X86DomainReassignment::MRI" title='(anonymous namespace)::X86DomainReassignment::MRI' data-use='r' data-ref="(anonymousnamespace)::X86DomainReassignment::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsEj" title='llvm::MachineRegisterInfo::use_nodbg_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsEj">use_nodbg_instructions</a>(<a class="local col5 ref" href="#125CurReg" title='CurReg' data-ref="125CurReg">CurReg</a>)) {</td></tr>
<tr><th id="584">584</th><td>      <i>// We would like to avoid converting closures which calculare addresses,</i></td></tr>
<tr><th id="585">585</th><td><i>      // as this should remain in GPRs.</i></td></tr>
<tr><th id="586">586</th><td>      <b>if</b> (<span class='error' title="no matching function for call to &apos;usedAsAddr&apos;">usedAsAddr</span>(UseMI, CurReg, TII)) {</td></tr>
<tr><th id="587">587</th><td>        <a class="local col1 ref" href="#121C" title='C' data-ref="121C">C</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_17Closure13setAllIllegalEv" title='(anonymous namespace)::Closure::setAllIllegal' data-use='c' data-ref="_ZN12_GLOBAL__N_17Closure13setAllIllegalEv">setAllIllegal</a>();</td></tr>
<tr><th id="588">588</th><td>        <b>continue</b>;</td></tr>
<tr><th id="589">589</th><td>      }</td></tr>
<tr><th id="590">590</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_121X86DomainReassignment12encloseInstrERNS_7ClosureEPN4llvm12MachineInstrE" title='(anonymous namespace)::X86DomainReassignment::encloseInstr' data-use='c' data-ref="_ZN12_GLOBAL__N_121X86DomainReassignment12encloseInstrERNS_7ClosureEPN4llvm12MachineInstrE">encloseInstr</a>(<span class='refarg'><a class="local col1 ref" href="#121C" title='C' data-ref="121C">C</a></span>, &amp;<a class="local col2 ref" href="#132UseMI" title='UseMI' data-ref="132UseMI">UseMI</a>);</td></tr>
<tr><th id="591">591</th><td></td></tr>
<tr><th id="592">592</th><td>      <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="133DefOp" title='DefOp' data-type='llvm::MachineOperand &amp;' data-ref="133DefOp">DefOp</dfn> : <a class="local col2 ref" href="#132UseMI" title='UseMI' data-ref="132UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr4defsEv" title='llvm::MachineInstr::defs' data-ref="_ZN4llvm12MachineInstr4defsEv">defs</a>()) {</td></tr>
<tr><th id="593">593</th><td>        <b>if</b> (!<a class="local col3 ref" href="#133DefOp" title='DefOp' data-ref="133DefOp">DefOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="594">594</th><td>          <b>continue</b>;</td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td>        <em>unsigned</em> <dfn class="local col4 decl" id="134DefReg" title='DefReg' data-type='unsigned int' data-ref="134DefReg">DefReg</dfn> = <a class="local col3 ref" href="#133DefOp" title='DefOp' data-ref="133DefOp">DefOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="597">597</th><td>        <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col4 ref" href="#134DefReg" title='DefReg' data-ref="134DefReg">DefReg</a>)) {</td></tr>
<tr><th id="598">598</th><td>          <a class="local col1 ref" href="#121C" title='C' data-ref="121C">C</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_17Closure13setAllIllegalEv" title='(anonymous namespace)::Closure::setAllIllegal' data-use='c' data-ref="_ZN12_GLOBAL__N_17Closure13setAllIllegalEv">setAllIllegal</a>();</td></tr>
<tr><th id="599">599</th><td>          <b>continue</b>;</td></tr>
<tr><th id="600">600</th><td>        }</td></tr>
<tr><th id="601">601</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_121X86DomainReassignment13visitRegisterERNS_7ClosureEjRNS_9RegDomainERN4llvm15SmallVectorImplIjEE" title='(anonymous namespace)::X86DomainReassignment::visitRegister' data-use='c' data-ref="_ZN12_GLOBAL__N_121X86DomainReassignment13visitRegisterERNS_7ClosureEjRNS_9RegDomainERN4llvm15SmallVectorImplIjEE">visitRegister</a>(<span class='refarg'><a class="local col1 ref" href="#121C" title='C' data-ref="121C">C</a></span>, <a class="local col4 ref" href="#134DefReg" title='DefReg' data-ref="134DefReg">DefReg</a>, <span class='refarg'><a class="local col4 ref" href="#124Domain" title='Domain' data-ref="124Domain">Domain</a></span>, <span class='refarg'><a class="local col3 ref" href="#123Worklist" title='Worklist' data-ref="123Worklist">Worklist</a></span>);</td></tr>
<tr><th id="602">602</th><td>      }</td></tr>
<tr><th id="603">603</th><td>    }</td></tr>
<tr><th id="604">604</th><td>  }</td></tr>
<tr><th id="605">605</th><td>}</td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::X86DomainReassignment" title='(anonymous namespace)::X86DomainReassignment' data-ref="(anonymousnamespace)::X86DomainReassignment">X86DomainReassignment</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_121X86DomainReassignment14initConvertersEv" title='(anonymous namespace)::X86DomainReassignment::initConverters' data-type='void (anonymous namespace)::X86DomainReassignment::initConverters()' data-ref="_ZN12_GLOBAL__N_121X86DomainReassignment14initConvertersEv">initConverters</dfn>() {</td></tr>
<tr><th id="608">608</th><td>  <a class="tu member" href="#(anonymousnamespace)::X86DomainReassignment::Converters" title='(anonymous namespace)::X86DomainReassignment::Converters' data-use='m' data-ref="(anonymousnamespace)::X86DomainReassignment::Converters">Converters</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[{<a class="tu enum" href="#(anonymousnamespace)::RegDomain::MaskDomain" title='(anonymous namespace)::RegDomain::MaskDomain' data-use='a' data-ref="(anonymousnamespace)::RegDomain::MaskDomain">MaskDomain</a>, <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#29" title='llvm::TargetOpcode::PHI' data-ref="llvm::TargetOpcode::PHI">PHI</a>}]</a> =</td></tr>
<tr><th id="609">609</th><td>      <b>new</b> <a class="tu type" href="#(anonymousnamespace)::InstrIgnore" title='(anonymous namespace)::InstrIgnore' data-ref="(anonymousnamespace)::InstrIgnore">InstrIgnore</a><a class="tu ref" href="#_ZN12_GLOBAL__N_111InstrIgnoreC1Ej" title='(anonymous namespace)::InstrIgnore::InstrIgnore' data-use='c' data-ref="_ZN12_GLOBAL__N_111InstrIgnoreC1Ej">(</a><span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#29" title='llvm::TargetOpcode::PHI' data-ref="llvm::TargetOpcode::PHI">PHI</a>);</td></tr>
<tr><th id="610">610</th><td></td></tr>
<tr><th id="611">611</th><td>  <a class="tu member" href="#(anonymousnamespace)::X86DomainReassignment::Converters" title='(anonymous namespace)::X86DomainReassignment::Converters' data-use='m' data-ref="(anonymousnamespace)::X86DomainReassignment::Converters">Converters</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[{<a class="tu enum" href="#(anonymousnamespace)::RegDomain::MaskDomain" title='(anonymous namespace)::RegDomain::MaskDomain' data-use='a' data-ref="(anonymousnamespace)::RegDomain::MaskDomain">MaskDomain</a>, <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a>}]</a> =</td></tr>
<tr><th id="612">612</th><td>      <b>new</b> <a class="tu type" href="#(anonymousnamespace)::InstrIgnore" title='(anonymous namespace)::InstrIgnore' data-ref="(anonymousnamespace)::InstrIgnore">InstrIgnore</a><a class="tu ref" href="#_ZN12_GLOBAL__N_111InstrIgnoreC1Ej" title='(anonymous namespace)::InstrIgnore::InstrIgnore' data-use='c' data-ref="_ZN12_GLOBAL__N_111InstrIgnoreC1Ej">(</a><span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a>);</td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td>  <a class="tu member" href="#(anonymousnamespace)::X86DomainReassignment::Converters" title='(anonymous namespace)::X86DomainReassignment::Converters' data-use='m' data-ref="(anonymousnamespace)::X86DomainReassignment::Converters">Converters</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[{<a class="tu enum" href="#(anonymousnamespace)::RegDomain::MaskDomain" title='(anonymous namespace)::RegDomain::MaskDomain' data-use='a' data-ref="(anonymousnamespace)::RegDomain::MaskDomain">MaskDomain</a>, <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#54" title='llvm::TargetOpcode::INSERT_SUBREG' data-ref="llvm::TargetOpcode::INSERT_SUBREG">INSERT_SUBREG</a>}]</a> =</td></tr>
<tr><th id="615">615</th><td>      <b>new</b> <a class="tu type" href="#(anonymousnamespace)::InstrReplaceWithCopy" title='(anonymous namespace)::InstrReplaceWithCopy' data-ref="(anonymousnamespace)::InstrReplaceWithCopy">InstrReplaceWithCopy</a><a class="tu ref" href="#_ZN12_GLOBAL__N_120InstrReplaceWithCopyC1Ejj" title='(anonymous namespace)::InstrReplaceWithCopy::InstrReplaceWithCopy' data-use='c' data-ref="_ZN12_GLOBAL__N_120InstrReplaceWithCopyC1Ejj">(</a><span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#54" title='llvm::TargetOpcode::INSERT_SUBREG' data-ref="llvm::TargetOpcode::INSERT_SUBREG">INSERT_SUBREG</a>, <var>2</var>);</td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td>  <a class="tu member" href="#(anonymousnamespace)::X86DomainReassignment::Converters" title='(anonymous namespace)::X86DomainReassignment::Converters' data-use='m' data-ref="(anonymousnamespace)::X86DomainReassignment::Converters">Converters</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[{<a class="tu enum" href="#(anonymousnamespace)::RegDomain::MaskDomain" title='(anonymous namespace)::RegDomain::MaskDomain' data-use='a' data-ref="(anonymousnamespace)::RegDomain::MaskDomain">MaskDomain</a>, <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>}]</a> =</td></tr>
<tr><th id="618">618</th><td>      <b>new</b> <a class="tu type" href="#(anonymousnamespace)::InstrCOPYReplacer" title='(anonymous namespace)::InstrCOPYReplacer' data-ref="(anonymousnamespace)::InstrCOPYReplacer">InstrCOPYReplacer</a><a class="tu ref" href="#_ZN12_GLOBAL__N_117InstrCOPYReplacerC1EjNS_9RegDomainEj" title='(anonymous namespace)::InstrCOPYReplacer::InstrCOPYReplacer' data-use='c' data-ref="_ZN12_GLOBAL__N_117InstrCOPYReplacerC1EjNS_9RegDomainEj">(</a><span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>, <a class="tu enum" href="#(anonymousnamespace)::RegDomain::MaskDomain" title='(anonymous namespace)::RegDomain::MaskDomain' data-use='r' data-ref="(anonymousnamespace)::RegDomain::MaskDomain">MaskDomain</a>, <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>);</td></tr>
<tr><th id="619">619</th><td></td></tr>
<tr><th id="620">620</th><td>  <em>auto</em> <dfn class="local col5 decl" id="135createReplacerDstCOPY" title='createReplacerDstCOPY' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/X86/X86DomainReassignment.cpp:620:32)' data-ref="135createReplacerDstCOPY">createReplacerDstCOPY</dfn> = [&amp;](<em>unsigned</em> <dfn class="local col6 decl" id="136From" title='From' data-type='unsigned int' data-ref="136From">From</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="137To" title='To' data-type='unsigned int' data-ref="137To">To</dfn>) {</td></tr>
<tr><th id="621">621</th><td>    <a class="tu member" href="#(anonymousnamespace)::X86DomainReassignment::Converters" title='(anonymous namespace)::X86DomainReassignment::Converters' data-use='m' data-ref="(anonymousnamespace)::X86DomainReassignment::Converters">Converters</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-use='c' data-ref="_ZNSt4pairC1EOT_OT0_">{</a><a class="tu enum" href="#(anonymousnamespace)::RegDomain::MaskDomain" title='(anonymous namespace)::RegDomain::MaskDomain' data-use='a' data-ref="(anonymousnamespace)::RegDomain::MaskDomain">MaskDomain</a>, <a class="local col6 ref" href="#136From" title='From' data-ref="136From">From</a>}]</a> = <b>new</b> <a class="tu type" href="#(anonymousnamespace)::InstrReplacerDstCOPY" title='(anonymous namespace)::InstrReplacerDstCOPY' data-ref="(anonymousnamespace)::InstrReplacerDstCOPY">InstrReplacerDstCOPY</a><a class="tu ref" href="#_ZN12_GLOBAL__N_120InstrReplacerDstCOPYC1Ejj" title='(anonymous namespace)::InstrReplacerDstCOPY::InstrReplacerDstCOPY' data-use='c' data-ref="_ZN12_GLOBAL__N_120InstrReplacerDstCOPYC1Ejj">(</a><a class="local col6 ref" href="#136From" title='From' data-ref="136From">From</a>, <a class="local col7 ref" href="#137To" title='To' data-ref="137To">To</a>);</td></tr>
<tr><th id="622">622</th><td>  };</td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td>  createReplacerDstCOPY(X86::<span class='error' title="no member named &apos;MOVZX32rm16&apos; in namespace &apos;llvm::X86&apos;">MOVZX32rm16</span>, X86::<span class='error' title="no member named &apos;KMOVWkm&apos; in namespace &apos;llvm::X86&apos;">KMOVWkm</span>);</td></tr>
<tr><th id="625">625</th><td>  createReplacerDstCOPY(X86::<span class='error' title="no member named &apos;MOVZX64rm16&apos; in namespace &apos;llvm::X86&apos;">MOVZX64rm16</span>, X86::<span class='error' title="no member named &apos;KMOVWkm&apos; in namespace &apos;llvm::X86&apos;">KMOVWkm</span>);</td></tr>
<tr><th id="626">626</th><td></td></tr>
<tr><th id="627">627</th><td>  createReplacerDstCOPY(X86::<span class='error' title="no member named &apos;MOVZX32rr16&apos; in namespace &apos;llvm::X86&apos;">MOVZX32rr16</span>, X86::<span class='error' title="no member named &apos;KMOVWkk&apos; in namespace &apos;llvm::X86&apos;">KMOVWkk</span>);</td></tr>
<tr><th id="628">628</th><td>  createReplacerDstCOPY(X86::<span class='error' title="no member named &apos;MOVZX64rr16&apos; in namespace &apos;llvm::X86&apos;">MOVZX64rr16</span>, X86::<span class='error' title="no member named &apos;KMOVWkk&apos; in namespace &apos;llvm::X86&apos;">KMOVWkk</span>);</td></tr>
<tr><th id="629">629</th><td></td></tr>
<tr><th id="630">630</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::X86DomainReassignment::STI" title='(anonymous namespace)::X86DomainReassignment::STI' data-use='r' data-ref="(anonymousnamespace)::X86DomainReassignment::STI">STI</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasDQIEv" title='llvm::X86Subtarget::hasDQI' data-ref="_ZNK4llvm12X86Subtarget6hasDQIEv">hasDQI</a>()) {</td></tr>
<tr><th id="631">631</th><td>    createReplacerDstCOPY(X86::<span class='error' title="no member named &apos;MOVZX16rm8&apos; in namespace &apos;llvm::X86&apos;">MOVZX16rm8</span>, X86::<span class='error' title="no member named &apos;KMOVBkm&apos; in namespace &apos;llvm::X86&apos;">KMOVBkm</span>);</td></tr>
<tr><th id="632">632</th><td>    createReplacerDstCOPY(X86::<span class='error' title="no member named &apos;MOVZX32rm8&apos; in namespace &apos;llvm::X86&apos;">MOVZX32rm8</span>, X86::<span class='error' title="no member named &apos;KMOVBkm&apos; in namespace &apos;llvm::X86&apos;">KMOVBkm</span>);</td></tr>
<tr><th id="633">633</th><td>    createReplacerDstCOPY(X86::<span class='error' title="no member named &apos;MOVZX64rm8&apos; in namespace &apos;llvm::X86&apos;">MOVZX64rm8</span>, X86::<span class='error' title="no member named &apos;KMOVBkm&apos; in namespace &apos;llvm::X86&apos;">KMOVBkm</span>);</td></tr>
<tr><th id="634">634</th><td></td></tr>
<tr><th id="635">635</th><td>    createReplacerDstCOPY(X86::<span class='error' title="no member named &apos;MOVZX16rr8&apos; in namespace &apos;llvm::X86&apos;">MOVZX16rr8</span>, X86::<span class='error' title="no member named &apos;KMOVBkk&apos; in namespace &apos;llvm::X86&apos;">KMOVBkk</span>);</td></tr>
<tr><th id="636">636</th><td>    createReplacerDstCOPY(X86::<span class='error' title="no member named &apos;MOVZX32rr8&apos; in namespace &apos;llvm::X86&apos;">MOVZX32rr8</span>, X86::<span class='error' title="no member named &apos;KMOVBkk&apos; in namespace &apos;llvm::X86&apos;">KMOVBkk</span>);</td></tr>
<tr><th id="637">637</th><td>    createReplacerDstCOPY(X86::<span class='error' title="no member named &apos;MOVZX64rr8&apos; in namespace &apos;llvm::X86&apos;">MOVZX64rr8</span>, X86::<span class='error' title="no member named &apos;KMOVBkk&apos; in namespace &apos;llvm::X86&apos;">KMOVBkk</span>);</td></tr>
<tr><th id="638">638</th><td>  }</td></tr>
<tr><th id="639">639</th><td></td></tr>
<tr><th id="640">640</th><td>  <em>auto</em> <dfn class="local col8 decl" id="138createReplacer" title='createReplacer' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/X86/X86DomainReassignment.cpp:640:25)' data-ref="138createReplacer">createReplacer</dfn> = [&amp;](<em>unsigned</em> <dfn class="local col9 decl" id="139From" title='From' data-type='unsigned int' data-ref="139From">From</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="140To" title='To' data-type='unsigned int' data-ref="140To">To</dfn>) {</td></tr>
<tr><th id="641">641</th><td>    <a class="tu member" href="#(anonymousnamespace)::X86DomainReassignment::Converters" title='(anonymous namespace)::X86DomainReassignment::Converters' data-use='m' data-ref="(anonymousnamespace)::X86DomainReassignment::Converters">Converters</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-use='c' data-ref="_ZNSt4pairC1EOT_OT0_">{</a><a class="tu enum" href="#(anonymousnamespace)::RegDomain::MaskDomain" title='(anonymous namespace)::RegDomain::MaskDomain' data-use='a' data-ref="(anonymousnamespace)::RegDomain::MaskDomain">MaskDomain</a>, <a class="local col9 ref" href="#139From" title='From' data-ref="139From">From</a>}]</a> = <b>new</b> <a class="tu type" href="#(anonymousnamespace)::InstrReplacer" title='(anonymous namespace)::InstrReplacer' data-ref="(anonymousnamespace)::InstrReplacer">InstrReplacer</a><a class="tu ref" href="#_ZN12_GLOBAL__N_113InstrReplacerC1Ejj" title='(anonymous namespace)::InstrReplacer::InstrReplacer' data-use='c' data-ref="_ZN12_GLOBAL__N_113InstrReplacerC1Ejj">(</a><a class="local col9 ref" href="#139From" title='From' data-ref="139From">From</a>, <a class="local col0 ref" href="#140To" title='To' data-ref="140To">To</a>);</td></tr>
<tr><th id="642">642</th><td>  };</td></tr>
<tr><th id="643">643</th><td></td></tr>
<tr><th id="644">644</th><td>  createReplacer(X86::<span class='error' title="no member named &apos;MOV16rm&apos; in namespace &apos;llvm::X86&apos;">MOV16rm</span>, X86::<span class='error' title="no member named &apos;KMOVWkm&apos; in namespace &apos;llvm::X86&apos;">KMOVWkm</span>);</td></tr>
<tr><th id="645">645</th><td>  createReplacer(X86::<span class='error' title="no member named &apos;MOV16mr&apos; in namespace &apos;llvm::X86&apos;">MOV16mr</span>, X86::<span class='error' title="no member named &apos;KMOVWmk&apos; in namespace &apos;llvm::X86&apos;">KMOVWmk</span>);</td></tr>
<tr><th id="646">646</th><td>  createReplacer(X86::<span class='error' title="no member named &apos;MOV16rr&apos; in namespace &apos;llvm::X86&apos;">MOV16rr</span>, X86::<span class='error' title="no member named &apos;KMOVWkk&apos; in namespace &apos;llvm::X86&apos;">KMOVWkk</span>);</td></tr>
<tr><th id="647">647</th><td>  createReplacer(X86::<span class='error' title="no member named &apos;SHR16ri&apos; in namespace &apos;llvm::X86&apos;">SHR16ri</span>, X86::<span class='error' title="no member named &apos;KSHIFTRWri&apos; in namespace &apos;llvm::X86&apos;">KSHIFTRWri</span>);</td></tr>
<tr><th id="648">648</th><td>  createReplacer(X86::<span class='error' title="no member named &apos;SHL16ri&apos; in namespace &apos;llvm::X86&apos;">SHL16ri</span>, X86::<span class='error' title="no member named &apos;KSHIFTLWri&apos; in namespace &apos;llvm::X86&apos;">KSHIFTLWri</span>);</td></tr>
<tr><th id="649">649</th><td>  createReplacer(X86::<span class='error' title="no member named &apos;NOT16r&apos; in namespace &apos;llvm::X86&apos;">NOT16r</span>, X86::<span class='error' title="no member named &apos;KNOTWrr&apos; in namespace &apos;llvm::X86&apos;">KNOTWrr</span>);</td></tr>
<tr><th id="650">650</th><td>  createReplacer(X86::<span class='error' title="no member named &apos;OR16rr&apos; in namespace &apos;llvm::X86&apos;">OR16rr</span>, X86::<span class='error' title="no member named &apos;KORWrr&apos; in namespace &apos;llvm::X86&apos;">KORWrr</span>);</td></tr>
<tr><th id="651">651</th><td>  createReplacer(X86::<span class='error' title="no member named &apos;AND16rr&apos; in namespace &apos;llvm::X86&apos;">AND16rr</span>, X86::<span class='error' title="no member named &apos;KANDWrr&apos; in namespace &apos;llvm::X86&apos;">KANDWrr</span>);</td></tr>
<tr><th id="652">652</th><td>  createReplacer(X86::<span class='error' title="no member named &apos;XOR16rr&apos; in namespace &apos;llvm::X86&apos;">XOR16rr</span>, X86::<span class='error' title="no member named &apos;KXORWrr&apos; in namespace &apos;llvm::X86&apos;">KXORWrr</span>);</td></tr>
<tr><th id="653">653</th><td></td></tr>
<tr><th id="654">654</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::X86DomainReassignment::STI" title='(anonymous namespace)::X86DomainReassignment::STI' data-use='r' data-ref="(anonymousnamespace)::X86DomainReassignment::STI">STI</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasBWIEv" title='llvm::X86Subtarget::hasBWI' data-ref="_ZNK4llvm12X86Subtarget6hasBWIEv">hasBWI</a>()) {</td></tr>
<tr><th id="655">655</th><td>    createReplacer(X86::<span class='error' title="no member named &apos;MOV32rm&apos; in namespace &apos;llvm::X86&apos;">MOV32rm</span>, X86::<span class='error' title="no member named &apos;KMOVDkm&apos; in namespace &apos;llvm::X86&apos;">KMOVDkm</span>);</td></tr>
<tr><th id="656">656</th><td>    createReplacer(X86::<span class='error' title="no member named &apos;MOV64rm&apos; in namespace &apos;llvm::X86&apos;">MOV64rm</span>, X86::<span class='error' title="no member named &apos;KMOVQkm&apos; in namespace &apos;llvm::X86&apos;">KMOVQkm</span>);</td></tr>
<tr><th id="657">657</th><td></td></tr>
<tr><th id="658">658</th><td>    createReplacer(X86::<span class='error' title="no member named &apos;MOV32mr&apos; in namespace &apos;llvm::X86&apos;">MOV32mr</span>, X86::<span class='error' title="no member named &apos;KMOVDmk&apos; in namespace &apos;llvm::X86&apos;">KMOVDmk</span>);</td></tr>
<tr><th id="659">659</th><td>    createReplacer(X86::<span class='error' title="no member named &apos;MOV64mr&apos; in namespace &apos;llvm::X86&apos;">MOV64mr</span>, X86::<span class='error' title="no member named &apos;KMOVQmk&apos; in namespace &apos;llvm::X86&apos;">KMOVQmk</span>);</td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td>    createReplacer(X86::<span class='error' title="no member named &apos;MOV32rr&apos; in namespace &apos;llvm::X86&apos;">MOV32rr</span>, X86::<span class='error' title="no member named &apos;KMOVDkk&apos; in namespace &apos;llvm::X86&apos;">KMOVDkk</span>);</td></tr>
<tr><th id="662">662</th><td>    createReplacer(X86::<span class='error' title="no member named &apos;MOV64rr&apos; in namespace &apos;llvm::X86&apos;">MOV64rr</span>, X86::<span class='error' title="no member named &apos;KMOVQkk&apos; in namespace &apos;llvm::X86&apos;">KMOVQkk</span>);</td></tr>
<tr><th id="663">663</th><td></td></tr>
<tr><th id="664">664</th><td>    createReplacer(X86::<span class='error' title="no member named &apos;SHR32ri&apos; in namespace &apos;llvm::X86&apos;">SHR32ri</span>, X86::<span class='error' title="no member named &apos;KSHIFTRDri&apos; in namespace &apos;llvm::X86&apos;">KSHIFTRDri</span>);</td></tr>
<tr><th id="665">665</th><td>    createReplacer(X86::<span class='error' title="no member named &apos;SHR64ri&apos; in namespace &apos;llvm::X86&apos;">SHR64ri</span>, X86::<span class='error' title="no member named &apos;KSHIFTRQri&apos; in namespace &apos;llvm::X86&apos;">KSHIFTRQri</span>);</td></tr>
<tr><th id="666">666</th><td></td></tr>
<tr><th id="667">667</th><td>    createReplacer(X86::<span class='error' title="no member named &apos;SHL32ri&apos; in namespace &apos;llvm::X86&apos;">SHL32ri</span>, X86::<span class='error' title="no member named &apos;KSHIFTLDri&apos; in namespace &apos;llvm::X86&apos;">KSHIFTLDri</span>);</td></tr>
<tr><th id="668">668</th><td>    createReplacer(X86::<span class='error' title="no member named &apos;SHL64ri&apos; in namespace &apos;llvm::X86&apos;">SHL64ri</span>, X86::<span class='error' title="no member named &apos;KSHIFTLQri&apos; in namespace &apos;llvm::X86&apos;">KSHIFTLQri</span>);</td></tr>
<tr><th id="669">669</th><td></td></tr>
<tr><th id="670">670</th><td>    createReplacer(X86::<span class='error' title="no member named &apos;ADD32rr&apos; in namespace &apos;llvm::X86&apos;">ADD32rr</span>, X86::<span class='error' title="no member named &apos;KADDDrr&apos; in namespace &apos;llvm::X86&apos;">KADDDrr</span>);</td></tr>
<tr><th id="671">671</th><td>    createReplacer(X86::<span class='error' title="no member named &apos;ADD64rr&apos; in namespace &apos;llvm::X86&apos;">ADD64rr</span>, X86::<span class='error' title="no member named &apos;KADDQrr&apos; in namespace &apos;llvm::X86&apos;">KADDQrr</span>);</td></tr>
<tr><th id="672">672</th><td></td></tr>
<tr><th id="673">673</th><td>    createReplacer(X86::<span class='error' title="no member named &apos;NOT32r&apos; in namespace &apos;llvm::X86&apos;">NOT32r</span>, X86::<span class='error' title="no member named &apos;KNOTDrr&apos; in namespace &apos;llvm::X86&apos;">KNOTDrr</span>);</td></tr>
<tr><th id="674">674</th><td>    createReplacer(X86::<span class='error' title="no member named &apos;NOT64r&apos; in namespace &apos;llvm::X86&apos;">NOT64r</span>, X86::<span class='error' title="no member named &apos;KNOTQrr&apos; in namespace &apos;llvm::X86&apos;">KNOTQrr</span>);</td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td>    createReplacer(X86::<span class='error' title="no member named &apos;OR32rr&apos; in namespace &apos;llvm::X86&apos;">OR32rr</span>, X86::<span class='error' title="no member named &apos;KORDrr&apos; in namespace &apos;llvm::X86&apos;">KORDrr</span>);</td></tr>
<tr><th id="677">677</th><td>    createReplacer(X86::<span class='error' title="no member named &apos;OR64rr&apos; in namespace &apos;llvm::X86&apos;">OR64rr</span>, X86::<span class='error' title="no member named &apos;KORQrr&apos; in namespace &apos;llvm::X86&apos;">KORQrr</span>);</td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td>    createReplacer(X86::<span class='error' title="no member named &apos;AND32rr&apos; in namespace &apos;llvm::X86&apos;">AND32rr</span>, X86::<span class='error' title="no member named &apos;KANDDrr&apos; in namespace &apos;llvm::X86&apos;">KANDDrr</span>);</td></tr>
<tr><th id="680">680</th><td>    createReplacer(X86::<span class='error' title="no member named &apos;AND64rr&apos; in namespace &apos;llvm::X86&apos;">AND64rr</span>, X86::<span class='error' title="no member named &apos;KANDQrr&apos; in namespace &apos;llvm::X86&apos;">KANDQrr</span>);</td></tr>
<tr><th id="681">681</th><td></td></tr>
<tr><th id="682">682</th><td>    createReplacer(X86::<span class='error' title="no member named &apos;ANDN32rr&apos; in namespace &apos;llvm::X86&apos;">ANDN32rr</span>, X86::<span class='error' title="no member named &apos;KANDNDrr&apos; in namespace &apos;llvm::X86&apos;">KANDNDrr</span>);</td></tr>
<tr><th id="683">683</th><td>    createReplacer(X86::<span class='error' title="no member named &apos;ANDN64rr&apos; in namespace &apos;llvm::X86&apos;">ANDN64rr</span>, X86::<span class='error' title="no member named &apos;KANDNQrr&apos; in namespace &apos;llvm::X86&apos;">KANDNQrr</span>);</td></tr>
<tr><th id="684">684</th><td></td></tr>
<tr><th id="685">685</th><td>    createReplacer(X86::<span class='error' title="no member named &apos;XOR32rr&apos; in namespace &apos;llvm::X86&apos;">XOR32rr</span>, X86::<span class='error' title="no member named &apos;KXORDrr&apos; in namespace &apos;llvm::X86&apos;">KXORDrr</span>);</td></tr>
<tr><th id="686">686</th><td>    createReplacer(X86::<span class='error' title="no member named &apos;XOR64rr&apos; in namespace &apos;llvm::X86&apos;">XOR64rr</span>, X86::<span class='error' title="no member named &apos;KXORQrr&apos; in namespace &apos;llvm::X86&apos;">KXORQrr</span>);</td></tr>
<tr><th id="687">687</th><td></td></tr>
<tr><th id="688">688</th><td>    <i>// TODO: KTEST is not a replacement for TEST due to flag differences. Need</i></td></tr>
<tr><th id="689">689</th><td><i>    // to prove only Z flag is used.</i></td></tr>
<tr><th id="690">690</th><td><i>    //createReplacer(X86::TEST32rr, X86::KTESTDrr);</i></td></tr>
<tr><th id="691">691</th><td><i>    //createReplacer(X86::TEST64rr, X86::KTESTQrr);</i></td></tr>
<tr><th id="692">692</th><td>  }</td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::X86DomainReassignment::STI" title='(anonymous namespace)::X86DomainReassignment::STI' data-use='r' data-ref="(anonymousnamespace)::X86DomainReassignment::STI">STI</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasDQIEv" title='llvm::X86Subtarget::hasDQI' data-ref="_ZNK4llvm12X86Subtarget6hasDQIEv">hasDQI</a>()) {</td></tr>
<tr><th id="695">695</th><td>    createReplacer(X86::<span class='error' title="no member named &apos;ADD8rr&apos; in namespace &apos;llvm::X86&apos;">ADD8rr</span>, X86::<span class='error' title="no member named &apos;KADDBrr&apos; in namespace &apos;llvm::X86&apos;">KADDBrr</span>);</td></tr>
<tr><th id="696">696</th><td>    createReplacer(X86::<span class='error' title="no member named &apos;ADD16rr&apos; in namespace &apos;llvm::X86&apos;">ADD16rr</span>, X86::<span class='error' title="no member named &apos;KADDWrr&apos; in namespace &apos;llvm::X86&apos;">KADDWrr</span>);</td></tr>
<tr><th id="697">697</th><td></td></tr>
<tr><th id="698">698</th><td>    createReplacer(X86::<span class='error' title="no member named &apos;AND8rr&apos; in namespace &apos;llvm::X86&apos;">AND8rr</span>, X86::<span class='error' title="no member named &apos;KANDBrr&apos; in namespace &apos;llvm::X86&apos;">KANDBrr</span>);</td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td>    createReplacer(X86::<span class='error' title="no member named &apos;MOV8rm&apos; in namespace &apos;llvm::X86&apos;">MOV8rm</span>, X86::<span class='error' title="no member named &apos;KMOVBkm&apos; in namespace &apos;llvm::X86&apos;">KMOVBkm</span>);</td></tr>
<tr><th id="701">701</th><td>    createReplacer(X86::<span class='error' title="no member named &apos;MOV8mr&apos; in namespace &apos;llvm::X86&apos;">MOV8mr</span>, X86::<span class='error' title="no member named &apos;KMOVBmk&apos; in namespace &apos;llvm::X86&apos;">KMOVBmk</span>);</td></tr>
<tr><th id="702">702</th><td>    createReplacer(X86::<span class='error' title="no member named &apos;MOV8rr&apos; in namespace &apos;llvm::X86&apos;">MOV8rr</span>, X86::<span class='error' title="no member named &apos;KMOVBkk&apos; in namespace &apos;llvm::X86&apos;">KMOVBkk</span>);</td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td>    createReplacer(X86::<span class='error' title="no member named &apos;NOT8r&apos; in namespace &apos;llvm::X86&apos;">NOT8r</span>, X86::<span class='error' title="no member named &apos;KNOTBrr&apos; in namespace &apos;llvm::X86&apos;">KNOTBrr</span>);</td></tr>
<tr><th id="705">705</th><td></td></tr>
<tr><th id="706">706</th><td>    createReplacer(X86::<span class='error' title="no member named &apos;OR8rr&apos; in namespace &apos;llvm::X86&apos;">OR8rr</span>, X86::<span class='error' title="no member named &apos;KORBrr&apos; in namespace &apos;llvm::X86&apos;">KORBrr</span>);</td></tr>
<tr><th id="707">707</th><td></td></tr>
<tr><th id="708">708</th><td>    createReplacer(X86::<span class='error' title="no member named &apos;SHR8ri&apos; in namespace &apos;llvm::X86&apos;">SHR8ri</span>, X86::<span class='error' title="no member named &apos;KSHIFTRBri&apos; in namespace &apos;llvm::X86&apos;">KSHIFTRBri</span>);</td></tr>
<tr><th id="709">709</th><td>    createReplacer(X86::<span class='error' title="no member named &apos;SHL8ri&apos; in namespace &apos;llvm::X86&apos;">SHL8ri</span>, X86::<span class='error' title="no member named &apos;KSHIFTLBri&apos; in namespace &apos;llvm::X86&apos;">KSHIFTLBri</span>);</td></tr>
<tr><th id="710">710</th><td></td></tr>
<tr><th id="711">711</th><td>    <i>// TODO: KTEST is not a replacement for TEST due to flag differences. Need</i></td></tr>
<tr><th id="712">712</th><td><i>    // to prove only Z flag is used.</i></td></tr>
<tr><th id="713">713</th><td><i>    //createReplacer(X86::TEST8rr, X86::KTESTBrr);</i></td></tr>
<tr><th id="714">714</th><td><i>    //createReplacer(X86::TEST16rr, X86::KTESTWrr);</i></td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td>    createReplacer(X86::<span class='error' title="no member named &apos;XOR8rr&apos; in namespace &apos;llvm::X86&apos;">XOR8rr</span>, X86::<span class='error' title="no member named &apos;KXORBrr&apos; in namespace &apos;llvm::X86&apos;">KXORBrr</span>);</td></tr>
<tr><th id="717">717</th><td>  }</td></tr>
<tr><th id="718">718</th><td>}</td></tr>
<tr><th id="719">719</th><td></td></tr>
<tr><th id="720">720</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86DomainReassignment" title='(anonymous namespace)::X86DomainReassignment' data-ref="(anonymousnamespace)::X86DomainReassignment">X86DomainReassignment</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_121X86DomainReassignment20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::X86DomainReassignment::runOnMachineFunction' data-type='bool (anonymous namespace)::X86DomainReassignment::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_121X86DomainReassignment20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="141MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="141MF">MF</dfn>) {</td></tr>
<tr><th id="721">721</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col1 ref" href="#141MF" title='MF' data-ref="141MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="722">722</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="723">723</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableX86DomainReassignment" title='DisableX86DomainReassignment' data-use='m' data-ref="DisableX86DomainReassignment">DisableX86DomainReassignment</a>)</td></tr>
<tr><th id="724">724</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="725">725</th><td></td></tr>
<tr><th id="726">726</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-domain-reassignment&quot;)) { dbgs() &lt;&lt; &quot;***** Machine Function before Domain Reassignment *****\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="727">727</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"***** Machine Function before Domain Reassignment *****\n"</q>);</td></tr>
<tr><th id="728">728</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-domain-reassignment&quot;)) { MF.print(dbgs()); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col1 ref" href="#141MF" title='MF' data-ref="141MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction5printERNS_11raw_ostreamEPKNS_11SlotIndexesE" title='llvm::MachineFunction::print' data-ref="_ZNK4llvm15MachineFunction5printERNS_11raw_ostreamEPKNS_11SlotIndexesE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>()));</td></tr>
<tr><th id="729">729</th><td></td></tr>
<tr><th id="730">730</th><td>  <a class="tu member" href="#(anonymousnamespace)::X86DomainReassignment::STI" title='(anonymous namespace)::X86DomainReassignment::STI' data-use='w' data-ref="(anonymousnamespace)::X86DomainReassignment::STI">STI</a> = &amp;<a class="local col1 ref" href="#141MF" title='MF' data-ref="141MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a>&gt;();</td></tr>
<tr><th id="731">731</th><td>  <i>// GPR-&gt;K is the only transformation currently supported, bail out early if no</i></td></tr>
<tr><th id="732">732</th><td><i>  // AVX512.</i></td></tr>
<tr><th id="733">733</th><td><i>  // TODO: We're also bailing of AVX512BW isn't supported since we use VK32 and</i></td></tr>
<tr><th id="734">734</th><td><i>  // VK64 for GR32/GR64, but those aren't legal classes on KNL. If the register</i></td></tr>
<tr><th id="735">735</th><td><i>  // coalescer doesn't clean it up and we generate a spill we will crash.</i></td></tr>
<tr><th id="736">736</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::X86DomainReassignment::STI" title='(anonymous namespace)::X86DomainReassignment::STI' data-use='r' data-ref="(anonymousnamespace)::X86DomainReassignment::STI">STI</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget9hasAVX512Ev" title='llvm::X86Subtarget::hasAVX512' data-ref="_ZNK4llvm12X86Subtarget9hasAVX512Ev">hasAVX512</a>() || !<a class="tu member" href="#(anonymousnamespace)::X86DomainReassignment::STI" title='(anonymous namespace)::X86DomainReassignment::STI' data-use='r' data-ref="(anonymousnamespace)::X86DomainReassignment::STI">STI</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasBWIEv" title='llvm::X86Subtarget::hasBWI' data-ref="_ZNK4llvm12X86Subtarget6hasBWIEv">hasBWI</a>())</td></tr>
<tr><th id="737">737</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="738">738</th><td></td></tr>
<tr><th id="739">739</th><td>  <a class="tu member" href="#(anonymousnamespace)::X86DomainReassignment::MRI" title='(anonymous namespace)::X86DomainReassignment::MRI' data-use='w' data-ref="(anonymousnamespace)::X86DomainReassignment::MRI">MRI</a> = &amp;<a class="local col1 ref" href="#141MF" title='MF' data-ref="141MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="740">740</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MRI-&gt;isSSA() &amp;&amp; &quot;Expected MIR to be in SSA form&quot;) ? void (0) : __assert_fail (&quot;MRI-&gt;isSSA() &amp;&amp; \&quot;Expected MIR to be in SSA form\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86DomainReassignment.cpp&quot;, 740, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::X86DomainReassignment::MRI" title='(anonymous namespace)::X86DomainReassignment::MRI' data-use='r' data-ref="(anonymousnamespace)::X86DomainReassignment::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo5isSSAEv" title='llvm::MachineRegisterInfo::isSSA' data-ref="_ZNK4llvm19MachineRegisterInfo5isSSAEv">isSSA</a>() &amp;&amp; <q>"Expected MIR to be in SSA form"</q>);</td></tr>
<tr><th id="741">741</th><td></td></tr>
<tr><th id="742">742</th><td>  <a class="tu member" href="#(anonymousnamespace)::X86DomainReassignment::TII" title='(anonymous namespace)::X86DomainReassignment::TII' data-use='w' data-ref="(anonymousnamespace)::X86DomainReassignment::TII">TII</a> = <a class="tu member" href="#(anonymousnamespace)::X86DomainReassignment::STI" title='(anonymous namespace)::X86DomainReassignment::STI' data-use='r' data-ref="(anonymousnamespace)::X86DomainReassignment::STI">STI</a>-&gt;<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget12getInstrInfoEv" title='llvm::X86Subtarget::getInstrInfo' data-ref="_ZNK4llvm12X86Subtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="743">743</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_121X86DomainReassignment14initConvertersEv" title='(anonymous namespace)::X86DomainReassignment::initConverters' data-use='c' data-ref="_ZN12_GLOBAL__N_121X86DomainReassignment14initConvertersEv">initConverters</a>();</td></tr>
<tr><th id="744">744</th><td>  <em>bool</em> <dfn class="local col2 decl" id="142Changed" title='Changed' data-type='bool' data-ref="142Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td>  <a class="tu member" href="#(anonymousnamespace)::X86DomainReassignment::EnclosedEdges" title='(anonymous namespace)::X86DomainReassignment::EnclosedEdges' data-use='m' data-ref="(anonymousnamespace)::X86DomainReassignment::EnclosedEdges">EnclosedEdges</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl5clearEv" title='llvm::detail::DenseSetImpl::clear' data-ref="_ZN4llvm6detail12DenseSetImpl5clearEv">clear</a>();</td></tr>
<tr><th id="747">747</th><td>  <a class="tu member" href="#(anonymousnamespace)::X86DomainReassignment::EnclosedInstrs" title='(anonymous namespace)::X86DomainReassignment::EnclosedInstrs' data-use='m' data-ref="(anonymousnamespace)::X86DomainReassignment::EnclosedInstrs">EnclosedInstrs</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="748">748</th><td></td></tr>
<tr><th id="749">749</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::Closure" title='(anonymous namespace)::Closure' data-ref="(anonymousnamespace)::Closure">Closure</a>&gt; <a class="tu ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-use='c' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col3 decl" id="143Closures" title='Closures' data-type='std::vector&lt;Closure&gt;' data-ref="143Closures">Closures</dfn>;</td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td>  <i>// Go over all virtual registers and calculate a closure.</i></td></tr>
<tr><th id="752">752</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="144ClosureID" title='ClosureID' data-type='unsigned int' data-ref="144ClosureID">ClosureID</dfn> = <var>0</var>;</td></tr>
<tr><th id="753">753</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="145Idx" title='Idx' data-type='unsigned int' data-ref="145Idx">Idx</dfn> = <var>0</var>; <a class="local col5 ref" href="#145Idx" title='Idx' data-ref="145Idx">Idx</a> &lt; <a class="tu member" href="#(anonymousnamespace)::X86DomainReassignment::MRI" title='(anonymous namespace)::X86DomainReassignment::MRI' data-use='r' data-ref="(anonymousnamespace)::X86DomainReassignment::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" title='llvm::MachineRegisterInfo::getNumVirtRegs' data-ref="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv">getNumVirtRegs</a>(); ++<a class="local col5 ref" href="#145Idx" title='Idx' data-ref="145Idx">Idx</a>) {</td></tr>
<tr><th id="754">754</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="146Reg" title='Reg' data-type='unsigned int' data-ref="146Reg">Reg</dfn> = <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13index2VirtRegEj" title='llvm::TargetRegisterInfo::index2VirtReg' data-ref="_ZN4llvm18TargetRegisterInfo13index2VirtRegEj">index2VirtReg</a>(<a class="local col5 ref" href="#145Idx" title='Idx' data-ref="145Idx">Idx</a>);</td></tr>
<tr><th id="755">755</th><td></td></tr>
<tr><th id="756">756</th><td>    <i>// GPR only current source domain supported.</i></td></tr>
<tr><th id="757">757</th><td>    <b>if</b> (!<a class="tu ref" href="#_ZN12_GLOBAL__N_1L5isGPREPKN4llvm19TargetRegisterClassE" title='(anonymous namespace)::isGPR' data-use='c' data-ref="_ZN12_GLOBAL__N_1L5isGPREPKN4llvm19TargetRegisterClassE">isGPR</a>(<a class="tu member" href="#(anonymousnamespace)::X86DomainReassignment::MRI" title='(anonymous namespace)::X86DomainReassignment::MRI' data-use='r' data-ref="(anonymousnamespace)::X86DomainReassignment::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col6 ref" href="#146Reg" title='Reg' data-ref="146Reg">Reg</a>)))</td></tr>
<tr><th id="758">758</th><td>      <b>continue</b>;</td></tr>
<tr><th id="759">759</th><td></td></tr>
<tr><th id="760">760</th><td>    <i>// Register already in closure.</i></td></tr>
<tr><th id="761">761</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::X86DomainReassignment::EnclosedEdges" title='(anonymous namespace)::X86DomainReassignment::EnclosedEdges' data-use='m' data-ref="(anonymousnamespace)::X86DomainReassignment::EnclosedEdges">EnclosedEdges</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(<a class="local col6 ref" href="#146Reg" title='Reg' data-ref="146Reg">Reg</a>))</td></tr>
<tr><th id="762">762</th><td>      <b>continue</b>;</td></tr>
<tr><th id="763">763</th><td></td></tr>
<tr><th id="764">764</th><td>    <i>// Calculate closure starting with Reg.</i></td></tr>
<tr><th id="765">765</th><td>    <a class="tu type" href="#(anonymousnamespace)::Closure" title='(anonymous namespace)::Closure' data-ref="(anonymousnamespace)::Closure">Closure</a> <dfn class="local col7 decl" id="147C" title='C' data-type='(anonymous namespace)::Closure' data-ref="147C">C</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_17ClosureC1EjSt16initializer_listINS_9RegDomainEE" title='(anonymous namespace)::Closure::Closure' data-use='c' data-ref="_ZN12_GLOBAL__N_17ClosureC1EjSt16initializer_listINS_9RegDomainEE">(</a><a class="local col4 ref" href="#144ClosureID" title='ClosureID' data-ref="144ClosureID">ClosureID</a>++, {<a class="tu enum" href="#(anonymousnamespace)::RegDomain::MaskDomain" title='(anonymous namespace)::RegDomain::MaskDomain' data-use='r' data-ref="(anonymousnamespace)::RegDomain::MaskDomain">MaskDomain</a>});</td></tr>
<tr><th id="766">766</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_121X86DomainReassignment12buildClosureERNS_7ClosureEj" title='(anonymous namespace)::X86DomainReassignment::buildClosure' data-use='c' data-ref="_ZN12_GLOBAL__N_121X86DomainReassignment12buildClosureERNS_7ClosureEj">buildClosure</a>(<span class='refarg'><a class="local col7 ref" href="#147C" title='C' data-ref="147C">C</a></span>, <a class="local col6 ref" href="#146Reg" title='Reg' data-ref="146Reg">Reg</a>);</td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td>    <i>// Collect all closures that can potentially be converted.</i></td></tr>
<tr><th id="769">769</th><td>    <b>if</b> (!<a class="local col7 ref" href="#147C" title='C' data-ref="147C">C</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_17Closure5emptyEv" title='(anonymous namespace)::Closure::empty' data-use='c' data-ref="_ZNK12_GLOBAL__N_17Closure5emptyEv">empty</a>() &amp;&amp; <a class="local col7 ref" href="#147C" title='C' data-ref="147C">C</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_17Closure7isLegalENS_9RegDomainE" title='(anonymous namespace)::Closure::isLegal' data-use='c' data-ref="_ZNK12_GLOBAL__N_17Closure7isLegalENS_9RegDomainE">isLegal</a>(<a class="tu enum" href="#(anonymousnamespace)::RegDomain::MaskDomain" title='(anonymous namespace)::RegDomain::MaskDomain' data-use='r' data-ref="(anonymousnamespace)::RegDomain::MaskDomain">MaskDomain</a>))</td></tr>
<tr><th id="770">770</th><td>      <a class="local col3 ref" href="#143Closures" title='Closures' data-ref="143Closures">Closures</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-use='c' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="tu ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-use='c' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col7 ref" href="#147C" title='C' data-ref="147C">C</a></span>));</td></tr>
<tr><th id="771">771</th><td>  }</td></tr>
<tr><th id="772">772</th><td></td></tr>
<tr><th id="773">773</th><td>  <b>for</b> (<a class="tu type" href="#(anonymousnamespace)::Closure" title='(anonymous namespace)::Closure' data-ref="(anonymousnamespace)::Closure">Closure</a> &amp;<dfn class="local col8 decl" id="148C" title='C' data-type='(anonymous namespace)::Closure &amp;' data-ref="148C">C</dfn> : <a class="local col3 ref" href="#143Closures" title='Closures' data-ref="143Closures">Closures</a>) {</td></tr>
<tr><th id="774">774</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-domain-reassignment&quot;)) { C.dump(MRI); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col8 ref" href="#148C" title='C' data-ref="148C">C</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_17Closure4dumpEPKN4llvm19MachineRegisterInfoE" title='(anonymous namespace)::Closure::dump' data-use='c' data-ref="_ZNK12_GLOBAL__N_17Closure4dumpEPKN4llvm19MachineRegisterInfoE">dump</a>(<a class="tu member" href="#(anonymousnamespace)::X86DomainReassignment::MRI" title='(anonymous namespace)::X86DomainReassignment::MRI' data-use='r' data-ref="(anonymousnamespace)::X86DomainReassignment::MRI">MRI</a>));</td></tr>
<tr><th id="775">775</th><td>    <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_121X86DomainReassignment24isReassignmentProfitableERKNS_7ClosureENS_9RegDomainE" title='(anonymous namespace)::X86DomainReassignment::isReassignmentProfitable' data-use='c' data-ref="_ZNK12_GLOBAL__N_121X86DomainReassignment24isReassignmentProfitableERKNS_7ClosureENS_9RegDomainE">isReassignmentProfitable</a>(<a class="local col8 ref" href="#148C" title='C' data-ref="148C">C</a>, <a class="tu enum" href="#(anonymousnamespace)::RegDomain::MaskDomain" title='(anonymous namespace)::RegDomain::MaskDomain' data-use='r' data-ref="(anonymousnamespace)::RegDomain::MaskDomain">MaskDomain</a>)) {</td></tr>
<tr><th id="776">776</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_121X86DomainReassignment8reassignERKNS_7ClosureENS_9RegDomainE" title='(anonymous namespace)::X86DomainReassignment::reassign' data-use='c' data-ref="_ZNK12_GLOBAL__N_121X86DomainReassignment8reassignERKNS_7ClosureENS_9RegDomainE">reassign</a>(<a class="local col8 ref" href="#148C" title='C' data-ref="148C">C</a>, <a class="tu enum" href="#(anonymousnamespace)::RegDomain::MaskDomain" title='(anonymous namespace)::RegDomain::MaskDomain' data-use='r' data-ref="(anonymousnamespace)::RegDomain::MaskDomain">MaskDomain</a>);</td></tr>
<tr><th id="777">777</th><td>      <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#35" title='NumClosuresConverted' data-ref="NumClosuresConverted">NumClosuresConverted</a>;</td></tr>
<tr><th id="778">778</th><td>      <a class="local col2 ref" href="#142Changed" title='Changed' data-ref="142Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="779">779</th><td>    }</td></tr>
<tr><th id="780">780</th><td>  }</td></tr>
<tr><th id="781">781</th><td></td></tr>
<tr><th id="782">782</th><td>  <a class="tu ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm22DeleteContainerSecondsERT_" title='llvm::DeleteContainerSeconds' data-use='c' data-ref="_ZN4llvm22DeleteContainerSecondsERT_">DeleteContainerSeconds</a>(<span class='refarg'><a class="tu member" href="#(anonymousnamespace)::X86DomainReassignment::Converters" title='(anonymous namespace)::X86DomainReassignment::Converters' data-use='a' data-ref="(anonymousnamespace)::X86DomainReassignment::Converters">Converters</a></span>);</td></tr>
<tr><th id="783">783</th><td></td></tr>
<tr><th id="784">784</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-domain-reassignment&quot;)) { dbgs() &lt;&lt; &quot;***** Machine Function after Domain Reassignment *****\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="785">785</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"***** Machine Function after Domain Reassignment *****\n"</q>);</td></tr>
<tr><th id="786">786</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-domain-reassignment&quot;)) { MF.print(dbgs()); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col1 ref" href="#141MF" title='MF' data-ref="141MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction5printERNS_11raw_ostreamEPKNS_11SlotIndexesE" title='llvm::MachineFunction::print' data-ref="_ZNK4llvm15MachineFunction5printERNS_11raw_ostreamEPKNS_11SlotIndexesE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>()));</td></tr>
<tr><th id="787">787</th><td></td></tr>
<tr><th id="788">788</th><td>  <b>return</b> <a class="local col2 ref" href="#142Changed" title='Changed' data-ref="142Changed">Changed</a>;</td></tr>
<tr><th id="789">789</th><td>}</td></tr>
<tr><th id="790">790</th><td></td></tr>
<tr><th id="791">791</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#33" title="static void *initializeX86DomainReassignmentPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;X86 Domain Reassignment Pass&quot;, &quot;x86-domain-reassignment&quot;, &amp;X86DomainReassignment::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;X86DomainReassignment&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeX86DomainReassignmentPassFlag; void llvm::initializeX86DomainReassignmentPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeX86DomainReassignmentPassFlag, initializeX86DomainReassignmentPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::X86DomainReassignment" title='(anonymous namespace)::X86DomainReassignment' data-ref="(anonymousnamespace)::X86DomainReassignment">X86DomainReassignment</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"x86-domain-reassignment"</q>,</td></tr>
<tr><th id="792">792</th><td>                <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"X86 Domain Reassignment Pass"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="793">793</th><td></td></tr>
<tr><th id="794">794</th><td><i class="doc">/// Returns an instance of the Domain Reassignment pass.</i></td></tr>
<tr><th id="795">795</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm31createX86DomainReassignmentPassEv" title='llvm::createX86DomainReassignmentPass' data-ref="_ZN4llvm31createX86DomainReassignmentPassEv">createX86DomainReassignmentPass</dfn>() {</td></tr>
<tr><th id="796">796</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::X86DomainReassignment" title='(anonymous namespace)::X86DomainReassignment' data-ref="(anonymousnamespace)::X86DomainReassignment">X86DomainReassignment</a><a class="tu ref" href="#_ZN12_GLOBAL__N_121X86DomainReassignmentC1Ev" title='(anonymous namespace)::X86DomainReassignment::X86DomainReassignment' data-use='c' data-ref="_ZN12_GLOBAL__N_121X86DomainReassignmentC1Ev">(</a>);</td></tr>
<tr><th id="797">797</th><td>}</td></tr>
<tr><th id="798">798</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
