Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Nov 29 17:43:19 2022
| Host         : ZHOUXXXX running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vlg_design_timing_summary_routed.rpt -pb vlg_design_timing_summary_routed.pb -rpx vlg_design_timing_summary_routed.rpx -warn_on_violation
| Design       : vlg_design
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  199         
TIMING-20  Warning           Non-clocked latch            10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (299)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (452)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (299)
--------------------------
 There are 199 register/latch pins with no clock driven by root clock pin: i_clk_p (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_M_DECODER_0/FSM_onehot_r_cstate_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_M_DECODER_0/FSM_onehot_r_cstate_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_M_DECODER_0/FSM_onehot_r_cstate_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_M_DECODER_0/FSM_onehot_r_cstate_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_M_DECODER_0/FSM_onehot_r_cstate_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_M_DECODER_0/FSM_onehot_r_cstate_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_M_DECODER_0/FSM_onehot_r_cstate_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_M_DECODER_0/FSM_onehot_r_cstate_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_M_DECODER_0/FSM_onehot_r_cstate_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_M_DECODER_0/FSM_onehot_r_cstate_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (452)
--------------------------------------------------
 There are 452 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  453          inf        0.000                      0                  453           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           453 Endpoints
Min Delay           453 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_M_LED_0/o_pwm_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_pwm
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.800ns  (logic 3.515ns (73.224%)  route 1.285ns (26.776%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE                         0.000     0.000 r  U_M_LED_0/o_pwm_reg/C
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  U_M_LED_0/o_pwm_reg/Q
                         net (fo=1, routed)           1.285     1.508    o_pwm_OBUF
    T28                  OBUF (Prop_obuf_I_O)         3.292     4.800 r  o_pwm_OBUF_inst/O
                         net (fo=0)                   0.000     4.800    o_pwm
    T28                                                               r  o_pwm (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            U_M_DECODER_0/o_led_en_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.972ns  (logic 1.492ns (37.572%)  route 2.479ns (62.428%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 f  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    R19                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  i_rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.549     2.998    U_M_S2P_0/i_rst_n_IBUF
    SLICE_X3Y116         LUT1 (Prop_lut1_I0_O)        0.043     3.041 r  U_M_S2P_0/FSM_onehot_r_cstate[9]_i_1/O
                         net (fo=24, routed)          0.931     3.972    U_M_DECODER_0/SR[0]
    SLICE_X9Y118         FDRE                                         r  U_M_DECODER_0/o_led_en_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            U_M_DECODER_0/FSM_onehot_r_cstate_reg[0]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.887ns  (logic 1.492ns (38.390%)  route 2.395ns (61.610%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 f  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    R19                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  i_rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.549     2.998    U_M_S2P_0/i_rst_n_IBUF
    SLICE_X3Y116         LUT1 (Prop_lut1_I0_O)        0.043     3.041 r  U_M_S2P_0/FSM_onehot_r_cstate[9]_i_1/O
                         net (fo=24, routed)          0.846     3.887    U_M_DECODER_0/SR[0]
    SLICE_X10Y120        FDSE                                         r  U_M_DECODER_0/FSM_onehot_r_cstate_reg[0]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            U_M_DECODER_0/FSM_onehot_r_cstate_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.887ns  (logic 1.492ns (38.390%)  route 2.395ns (61.610%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 f  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    R19                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  i_rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.549     2.998    U_M_S2P_0/i_rst_n_IBUF
    SLICE_X3Y116         LUT1 (Prop_lut1_I0_O)        0.043     3.041 r  U_M_S2P_0/FSM_onehot_r_cstate[9]_i_1/O
                         net (fo=24, routed)          0.846     3.887    U_M_DECODER_0/SR[0]
    SLICE_X10Y120        FDRE                                         r  U_M_DECODER_0/FSM_onehot_r_cstate_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            U_M_DECODER_0/FSM_onehot_r_cstate_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.887ns  (logic 1.492ns (38.390%)  route 2.395ns (61.610%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 f  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    R19                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  i_rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.549     2.998    U_M_S2P_0/i_rst_n_IBUF
    SLICE_X3Y116         LUT1 (Prop_lut1_I0_O)        0.043     3.041 r  U_M_S2P_0/FSM_onehot_r_cstate[9]_i_1/O
                         net (fo=24, routed)          0.846     3.887    U_M_DECODER_0/SR[0]
    SLICE_X10Y120        FDRE                                         r  U_M_DECODER_0/FSM_onehot_r_cstate_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            U_M_DECODER_0/FSM_onehot_r_cstate_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.887ns  (logic 1.492ns (38.390%)  route 2.395ns (61.610%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 f  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    R19                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  i_rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.549     2.998    U_M_S2P_0/i_rst_n_IBUF
    SLICE_X3Y116         LUT1 (Prop_lut1_I0_O)        0.043     3.041 r  U_M_S2P_0/FSM_onehot_r_cstate[9]_i_1/O
                         net (fo=24, routed)          0.846     3.887    U_M_DECODER_0/SR[0]
    SLICE_X10Y120        FDRE                                         r  U_M_DECODER_0/FSM_onehot_r_cstate_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_M_DECODER_0/o_led_periord_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_M_LED_0/r_pcnt_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.773ns  (logic 1.143ns (30.291%)  route 2.630ns (69.709%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT1=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDRE                         0.000     0.000 r  U_M_DECODER_0/o_led_periord_reg[4]/C
    SLICE_X7Y116         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U_M_DECODER_0/o_led_periord_reg[4]/Q
                         net (fo=2, routed)           0.439     0.662    U_M_DECODER_0/o_led_periord_reg[30]_0[4]
    SLICE_X5Y116         LUT1 (Prop_lut1_I0_O)        0.043     0.705 r  U_M_DECODER_0/w_end_en1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.705    U_M_LED_0/r_pcnt1_carry_i_8_0[3]
    SLICE_X5Y116         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     0.898 r  U_M_LED_0/w_end_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.898    U_M_LED_0/w_end_en1_carry_n_0
    SLICE_X5Y117         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.064 r  U_M_LED_0/w_end_en1_carry__0/O[1]
                         net (fo=3, routed)           0.899     1.964    U_M_LED_0/w_end_en10_in[6]
    SLICE_X3Y120         LUT4 (Prop_lut4_I0_O)        0.123     2.087 r  U_M_LED_0/r_pcnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     2.087    U_M_LED_0/r_pcnt1_carry_i_5_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     2.280 r  U_M_LED_0/r_pcnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    U_M_LED_0/r_pcnt1_carry_n_0
    SLICE_X3Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.333 r  U_M_LED_0/r_pcnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.333    U_M_LED_0/r_pcnt1_carry__0_n_0
    SLICE_X3Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.386 r  U_M_LED_0/r_pcnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.386    U_M_LED_0/r_pcnt1_carry__1_n_0
    SLICE_X3Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.439 f  U_M_LED_0/r_pcnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.582     3.020    U_M_LED_0/r_pcnt1
    SLICE_X4Y121         LUT2 (Prop_lut2_I1_O)        0.043     3.063 r  U_M_LED_0/r_pcnt[0]_i_1/O
                         net (fo=32, routed)          0.710     3.773    U_M_LED_0/r_pcnt[0]_i_1_n_0
    SLICE_X1Y116         FDRE                                         r  U_M_LED_0/r_pcnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_M_DECODER_0/o_led_periord_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_M_LED_0/r_pcnt_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.773ns  (logic 1.143ns (30.291%)  route 2.630ns (69.709%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT1=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDRE                         0.000     0.000 r  U_M_DECODER_0/o_led_periord_reg[4]/C
    SLICE_X7Y116         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U_M_DECODER_0/o_led_periord_reg[4]/Q
                         net (fo=2, routed)           0.439     0.662    U_M_DECODER_0/o_led_periord_reg[30]_0[4]
    SLICE_X5Y116         LUT1 (Prop_lut1_I0_O)        0.043     0.705 r  U_M_DECODER_0/w_end_en1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.705    U_M_LED_0/r_pcnt1_carry_i_8_0[3]
    SLICE_X5Y116         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     0.898 r  U_M_LED_0/w_end_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.898    U_M_LED_0/w_end_en1_carry_n_0
    SLICE_X5Y117         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.064 r  U_M_LED_0/w_end_en1_carry__0/O[1]
                         net (fo=3, routed)           0.899     1.964    U_M_LED_0/w_end_en10_in[6]
    SLICE_X3Y120         LUT4 (Prop_lut4_I0_O)        0.123     2.087 r  U_M_LED_0/r_pcnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     2.087    U_M_LED_0/r_pcnt1_carry_i_5_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     2.280 r  U_M_LED_0/r_pcnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    U_M_LED_0/r_pcnt1_carry_n_0
    SLICE_X3Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.333 r  U_M_LED_0/r_pcnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.333    U_M_LED_0/r_pcnt1_carry__0_n_0
    SLICE_X3Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.386 r  U_M_LED_0/r_pcnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.386    U_M_LED_0/r_pcnt1_carry__1_n_0
    SLICE_X3Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.439 f  U_M_LED_0/r_pcnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.582     3.020    U_M_LED_0/r_pcnt1
    SLICE_X4Y121         LUT2 (Prop_lut2_I1_O)        0.043     3.063 r  U_M_LED_0/r_pcnt[0]_i_1/O
                         net (fo=32, routed)          0.710     3.773    U_M_LED_0/r_pcnt[0]_i_1_n_0
    SLICE_X1Y116         FDRE                                         r  U_M_LED_0/r_pcnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_M_DECODER_0/o_led_periord_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_M_LED_0/r_pcnt_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.773ns  (logic 1.143ns (30.291%)  route 2.630ns (69.709%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT1=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDRE                         0.000     0.000 r  U_M_DECODER_0/o_led_periord_reg[4]/C
    SLICE_X7Y116         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U_M_DECODER_0/o_led_periord_reg[4]/Q
                         net (fo=2, routed)           0.439     0.662    U_M_DECODER_0/o_led_periord_reg[30]_0[4]
    SLICE_X5Y116         LUT1 (Prop_lut1_I0_O)        0.043     0.705 r  U_M_DECODER_0/w_end_en1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.705    U_M_LED_0/r_pcnt1_carry_i_8_0[3]
    SLICE_X5Y116         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     0.898 r  U_M_LED_0/w_end_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.898    U_M_LED_0/w_end_en1_carry_n_0
    SLICE_X5Y117         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.064 r  U_M_LED_0/w_end_en1_carry__0/O[1]
                         net (fo=3, routed)           0.899     1.964    U_M_LED_0/w_end_en10_in[6]
    SLICE_X3Y120         LUT4 (Prop_lut4_I0_O)        0.123     2.087 r  U_M_LED_0/r_pcnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     2.087    U_M_LED_0/r_pcnt1_carry_i_5_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     2.280 r  U_M_LED_0/r_pcnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    U_M_LED_0/r_pcnt1_carry_n_0
    SLICE_X3Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.333 r  U_M_LED_0/r_pcnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.333    U_M_LED_0/r_pcnt1_carry__0_n_0
    SLICE_X3Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.386 r  U_M_LED_0/r_pcnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.386    U_M_LED_0/r_pcnt1_carry__1_n_0
    SLICE_X3Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.439 f  U_M_LED_0/r_pcnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.582     3.020    U_M_LED_0/r_pcnt1
    SLICE_X4Y121         LUT2 (Prop_lut2_I1_O)        0.043     3.063 r  U_M_LED_0/r_pcnt[0]_i_1/O
                         net (fo=32, routed)          0.710     3.773    U_M_LED_0/r_pcnt[0]_i_1_n_0
    SLICE_X1Y116         FDRE                                         r  U_M_LED_0/r_pcnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_M_DECODER_0/o_led_periord_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_M_LED_0/r_pcnt_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.773ns  (logic 1.143ns (30.291%)  route 2.630ns (69.709%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT1=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDRE                         0.000     0.000 r  U_M_DECODER_0/o_led_periord_reg[4]/C
    SLICE_X7Y116         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U_M_DECODER_0/o_led_periord_reg[4]/Q
                         net (fo=2, routed)           0.439     0.662    U_M_DECODER_0/o_led_periord_reg[30]_0[4]
    SLICE_X5Y116         LUT1 (Prop_lut1_I0_O)        0.043     0.705 r  U_M_DECODER_0/w_end_en1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.705    U_M_LED_0/r_pcnt1_carry_i_8_0[3]
    SLICE_X5Y116         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     0.898 r  U_M_LED_0/w_end_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.898    U_M_LED_0/w_end_en1_carry_n_0
    SLICE_X5Y117         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.064 r  U_M_LED_0/w_end_en1_carry__0/O[1]
                         net (fo=3, routed)           0.899     1.964    U_M_LED_0/w_end_en10_in[6]
    SLICE_X3Y120         LUT4 (Prop_lut4_I0_O)        0.123     2.087 r  U_M_LED_0/r_pcnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     2.087    U_M_LED_0/r_pcnt1_carry_i_5_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     2.280 r  U_M_LED_0/r_pcnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.280    U_M_LED_0/r_pcnt1_carry_n_0
    SLICE_X3Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.333 r  U_M_LED_0/r_pcnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.333    U_M_LED_0/r_pcnt1_carry__0_n_0
    SLICE_X3Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.386 r  U_M_LED_0/r_pcnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.386    U_M_LED_0/r_pcnt1_carry__1_n_0
    SLICE_X3Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.439 f  U_M_LED_0/r_pcnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.582     3.020    U_M_LED_0/r_pcnt1
    SLICE_X4Y121         LUT2 (Prop_lut2_I1_O)        0.043     3.063 r  U_M_LED_0/r_pcnt[0]_i_1/O
                         net (fo=32, routed)          0.710     3.773    U_M_LED_0/r_pcnt[0]_i_1_n_0
    SLICE_X1Y116         FDRE                                         r  U_M_LED_0/r_pcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_M_S2P_0/o_rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_M_DECODER_0/o_led_periord_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.100ns (48.694%)  route 0.105ns (51.306%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE                         0.000     0.000 r  U_M_S2P_0/o_rx_data_reg[1]/C
    SLICE_X5Y116         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  U_M_S2P_0/o_rx_data_reg[1]/Q
                         net (fo=15, routed)          0.105     0.205    U_M_DECODER_0/o_led_periord_reg[31]_0[1]
    SLICE_X7Y116         FDRE                                         r  U_M_DECODER_0/o_led_periord_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_M_LED_0/r_en_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_M_LED_0/r_en_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.118ns (53.324%)  route 0.103ns (46.676%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE                         0.000     0.000 r  U_M_LED_0/r_en_reg[0]/C
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  U_M_LED_0/r_en_reg[0]/Q
                         net (fo=2, routed)           0.103     0.221    U_M_LED_0/r_en[0]
    SLICE_X8Y121         FDRE                                         r  U_M_LED_0/r_en_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_M_BPS_0/o_bps_done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_M_S2P_0/r_bit_cnt_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.100ns (44.774%)  route 0.123ns (55.226%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE                         0.000     0.000 r  U_M_BPS_0/o_bps_done_reg/C
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  U_M_BPS_0/o_bps_done_reg/Q
                         net (fo=13, routed)          0.123     0.223    U_M_S2P_0/w_bps_done
    SLICE_X3Y115         FDRE                                         r  U_M_S2P_0/r_bit_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_M_BPS_0/o_bps_done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_M_S2P_0/r_bit_cnt_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.100ns (44.774%)  route 0.123ns (55.226%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE                         0.000     0.000 r  U_M_BPS_0/o_bps_done_reg/C
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  U_M_BPS_0/o_bps_done_reg/Q
                         net (fo=13, routed)          0.123     0.223    U_M_S2P_0/w_bps_done
    SLICE_X3Y115         FDRE                                         r  U_M_S2P_0/r_bit_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_M_BPS_0/o_bps_done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_M_S2P_0/r_bit_cnt_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.100ns (44.774%)  route 0.123ns (55.226%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE                         0.000     0.000 r  U_M_BPS_0/o_bps_done_reg/C
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  U_M_BPS_0/o_bps_done_reg/Q
                         net (fo=13, routed)          0.123     0.223    U_M_S2P_0/w_bps_done
    SLICE_X3Y115         FDRE                                         r  U_M_S2P_0/r_bit_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_M_BPS_0/o_bps_done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_M_S2P_0/r_bit_cnt_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.100ns (44.774%)  route 0.123ns (55.226%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE                         0.000     0.000 r  U_M_BPS_0/o_bps_done_reg/C
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  U_M_BPS_0/o_bps_done_reg/Q
                         net (fo=13, routed)          0.123     0.223    U_M_S2P_0/w_bps_done
    SLICE_X3Y115         FDRE                                         r  U_M_S2P_0/r_bit_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_M_S2P_0/o_rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_M_DECODER_0/o_led_high_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.224ns  (logic 0.118ns (52.703%)  route 0.106ns (47.297%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE                         0.000     0.000 r  U_M_S2P_0/o_rx_data_reg[4]/C
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  U_M_S2P_0/o_rx_data_reg[4]/Q
                         net (fo=14, routed)          0.106     0.224    U_M_DECODER_0/o_led_periord_reg[31]_0[4]
    SLICE_X3Y118         FDRE                                         r  U_M_DECODER_0/o_led_high_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_M_S2P_0/o_rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_M_DECODER_0/o_led_high_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.118ns (52.555%)  route 0.107ns (47.445%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE                         0.000     0.000 r  U_M_S2P_0/o_rx_data_reg[6]/C
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  U_M_S2P_0/o_rx_data_reg[6]/Q
                         net (fo=15, routed)          0.107     0.225    U_M_DECODER_0/o_led_periord_reg[31]_0[6]
    SLICE_X3Y118         FDRE                                         r  U_M_DECODER_0/o_led_high_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_M_DECODER_0/FSM_onehot_r_cstate_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_M_DECODER_0/o_led_en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.226ns  (logic 0.118ns (52.244%)  route 0.108ns (47.756%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y118        FDRE                         0.000     0.000 r  U_M_DECODER_0/FSM_onehot_r_cstate_reg[9]/C
    SLICE_X10Y118        FDRE (Prop_fdre_C_Q)         0.118     0.118 r  U_M_DECODER_0/FSM_onehot_r_cstate_reg[9]/Q
                         net (fo=3, routed)           0.108     0.226    U_M_DECODER_0/Q[9]
    SLICE_X9Y118         FDRE                                         r  U_M_DECODER_0/o_led_en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_M_BPS_0/r_bps_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_M_BPS_0/r_bps_cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.228ns  (logic 0.157ns (68.815%)  route 0.071ns (31.185%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE                         0.000     0.000 r  U_M_BPS_0/r_bps_cnt_reg[9]/C
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.091     0.091 r  U_M_BPS_0/r_bps_cnt_reg[9]/Q
                         net (fo=4, routed)           0.071     0.162    U_M_BPS_0/r_bps_cnt_reg[9]
    SLICE_X0Y116         LUT6 (Prop_lut6_I4_O)        0.066     0.228 r  U_M_BPS_0/r_bps_cnt[10]_i_2/O
                         net (fo=1, routed)           0.000     0.228    U_M_BPS_0/p_0_in[10]
    SLICE_X0Y116         FDRE                                         r  U_M_BPS_0/r_bps_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------





