LIBRARY ieee ;
USE ieee.std_logic_1164.all;
use work.componentes.all;

ENTITY MUX81 IS

PORT ( 

    w : IN STD_LOGIC_VECTOR (7 downto 0) ;
	 y : IN STD_LOGIC_VECTOR (2 downto 0) ;
	 s: OUT STD_LOGIC_VECTOR (3 downto 0)
    ) ;


END MUX81 ;


ARCHITECTURE LogicFunc OF MUX81 IS

	signal m: std_logic_vector(5 downto 0);

BEGIN

    Mux0: Mux21 PORT MAP(w(0),w(1),y(0),m(0);
	 Mux1: Mux21 PORT MAP(w(2),w(3),y(0),m(1);
	 Mux2: Mux21 PORT MAP(w(4),w(5),y(0),m(2);
	 Mux3: Mux21 PORT MAP(w(6),w(7),y(0),m(4);
	 Mux4: Mux21 PORT MAP(m(0),m(1),y(1),m(4);
	 mux5: Mux21 PORT MAP(m(2),m(3),y(1),m(5);
	 mux6: Mux21 PORT MAP(m(4),m(5),y(2),s);

END LogicFunc;