--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Audio_test_main.twx Audio_test_main.ncd -o
Audio_test_main.twr Audio_test_main.pcf -ucf PanoG1.ucf

Design file:              Audio_test_main.ncd
Physical constraint file: Audio_test_main.pcf
Device,package,speed:     xc3s1600e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_osc_clk = PERIOD TIMEGRP "osc_clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6916 paths analyzed, 387 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.358ns.
--------------------------------------------------------------------------------

Paths for end point I2Ccmd/I2C/i_scl_cntr_4 (SLICE_X28Y102.G1), 111 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I2Ccmd/I2C/i_scl_cntr_4 (FF)
  Destination:          I2Ccmd/I2C/i_scl_cntr_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.358ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         osc_clk_BUFGP rising at 0.000ns
  Destination Clock:    osc_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: I2Ccmd/I2C/i_scl_cntr_4 to I2Ccmd/I2C/i_scl_cntr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y102.YQ     Tcko                  0.567   I2Ccmd/I2C/i_scl_cntr<5>
                                                       I2Ccmd/I2C/i_scl_cntr_4
    SLICE_X24Y107.F4     net (fanout=5)        1.312   I2Ccmd/I2C/i_scl_cntr<4>
    SLICE_X24Y107.COUT   Topcyf                1.011   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<3>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_lut<2>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<2>_0
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<3>_0
    SLICE_X24Y108.CIN    net (fanout=1)        0.000   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<3>1
    SLICE_X24Y108.COUT   Tbyp                  0.113   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<5>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<4>_0
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<5>_0
    SLICE_X24Y109.CIN    net (fanout=1)        0.000   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<5>1
    SLICE_X24Y109.COUT   Tbyp                  0.113   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<7>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<6>_0
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<7>_0
    SLICE_X24Y110.CIN    net (fanout=1)        0.000   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<7>1
    SLICE_X24Y110.COUT   Tbyp                  0.113   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<9>
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<8>_0
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<9>
    SLICE_X20Y96.F2      net (fanout=14)       1.698   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<9>
    SLICE_X20Y96.X       Tilo                  0.660   N28
                                                       I2Ccmd/I2C/i_scl_cntr_mux0000<0>1_SW1
    SLICE_X26Y106.G1     net (fanout=2)        0.958   N28
    SLICE_X26Y106.Y      Tilo                  0.660   I2Ccmd/I2C/i_scl_cntr<22>
                                                       I2Ccmd/I2C/i_scl_cntr_mux0000<0>1_1
    SLICE_X28Y102.G1     net (fanout=16)       1.377   I2Ccmd/I2C/i_scl_cntr_mux0000<0>1
    SLICE_X28Y102.CLK    Tgck                  0.776   I2Ccmd/I2C/i_scl_cntr<5>
                                                       I2Ccmd/I2C/i_scl_cntr_mux0000<26>1
                                                       I2Ccmd/I2C/i_scl_cntr_4
    -------------------------------------------------  ---------------------------
    Total                                      9.358ns (4.013ns logic, 5.345ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I2Ccmd/I2C/i_scl_cntr_2 (FF)
  Destination:          I2Ccmd/I2C/i_scl_cntr_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.102ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         osc_clk_BUFGP rising at 0.000ns
  Destination Clock:    osc_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: I2Ccmd/I2C/i_scl_cntr_2 to I2Ccmd/I2C/i_scl_cntr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y103.YQ     Tcko                  0.567   I2Ccmd/I2C/i_scl_cntr<3>
                                                       I2Ccmd/I2C/i_scl_cntr_2
    SLICE_X24Y106.G4     net (fanout=5)        0.970   I2Ccmd/I2C/i_scl_cntr<2>
    SLICE_X24Y106.COUT   Topcyg                0.984   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<1>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_lut<1>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<1>_0
    SLICE_X24Y107.CIN    net (fanout=1)        0.000   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<1>1
    SLICE_X24Y107.COUT   Tbyp                  0.113   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<3>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<2>_0
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<3>_0
    SLICE_X24Y108.CIN    net (fanout=1)        0.000   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<3>1
    SLICE_X24Y108.COUT   Tbyp                  0.113   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<5>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<4>_0
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<5>_0
    SLICE_X24Y109.CIN    net (fanout=1)        0.000   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<5>1
    SLICE_X24Y109.COUT   Tbyp                  0.113   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<7>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<6>_0
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<7>_0
    SLICE_X24Y110.CIN    net (fanout=1)        0.000   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<7>1
    SLICE_X24Y110.COUT   Tbyp                  0.113   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<9>
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<8>_0
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<9>
    SLICE_X20Y96.F2      net (fanout=14)       1.698   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<9>
    SLICE_X20Y96.X       Tilo                  0.660   N28
                                                       I2Ccmd/I2C/i_scl_cntr_mux0000<0>1_SW1
    SLICE_X26Y106.G1     net (fanout=2)        0.958   N28
    SLICE_X26Y106.Y      Tilo                  0.660   I2Ccmd/I2C/i_scl_cntr<22>
                                                       I2Ccmd/I2C/i_scl_cntr_mux0000<0>1_1
    SLICE_X28Y102.G1     net (fanout=16)       1.377   I2Ccmd/I2C/i_scl_cntr_mux0000<0>1
    SLICE_X28Y102.CLK    Tgck                  0.776   I2Ccmd/I2C/i_scl_cntr<5>
                                                       I2Ccmd/I2C/i_scl_cntr_mux0000<26>1
                                                       I2Ccmd/I2C/i_scl_cntr_4
    -------------------------------------------------  ---------------------------
    Total                                      9.102ns (4.099ns logic, 5.003ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I2Ccmd/I2C/i_scl_cntr_3 (FF)
  Destination:          I2Ccmd/I2C/i_scl_cntr_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.036ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         osc_clk_BUFGP rising at 0.000ns
  Destination Clock:    osc_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: I2Ccmd/I2C/i_scl_cntr_3 to I2Ccmd/I2C/i_scl_cntr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y103.XQ     Tcko                  0.515   I2Ccmd/I2C/i_scl_cntr<3>
                                                       I2Ccmd/I2C/i_scl_cntr_3
    SLICE_X24Y106.G2     net (fanout=5)        0.956   I2Ccmd/I2C/i_scl_cntr<3>
    SLICE_X24Y106.COUT   Topcyg                0.984   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<1>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_lut<1>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<1>_0
    SLICE_X24Y107.CIN    net (fanout=1)        0.000   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<1>1
    SLICE_X24Y107.COUT   Tbyp                  0.113   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<3>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<2>_0
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<3>_0
    SLICE_X24Y108.CIN    net (fanout=1)        0.000   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<3>1
    SLICE_X24Y108.COUT   Tbyp                  0.113   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<5>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<4>_0
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<5>_0
    SLICE_X24Y109.CIN    net (fanout=1)        0.000   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<5>1
    SLICE_X24Y109.COUT   Tbyp                  0.113   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<7>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<6>_0
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<7>_0
    SLICE_X24Y110.CIN    net (fanout=1)        0.000   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<7>1
    SLICE_X24Y110.COUT   Tbyp                  0.113   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<9>
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<8>_0
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<9>
    SLICE_X20Y96.F2      net (fanout=14)       1.698   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<9>
    SLICE_X20Y96.X       Tilo                  0.660   N28
                                                       I2Ccmd/I2C/i_scl_cntr_mux0000<0>1_SW1
    SLICE_X26Y106.G1     net (fanout=2)        0.958   N28
    SLICE_X26Y106.Y      Tilo                  0.660   I2Ccmd/I2C/i_scl_cntr<22>
                                                       I2Ccmd/I2C/i_scl_cntr_mux0000<0>1_1
    SLICE_X28Y102.G1     net (fanout=16)       1.377   I2Ccmd/I2C/i_scl_cntr_mux0000<0>1
    SLICE_X28Y102.CLK    Tgck                  0.776   I2Ccmd/I2C/i_scl_cntr<5>
                                                       I2Ccmd/I2C/i_scl_cntr_mux0000<26>1
                                                       I2Ccmd/I2C/i_scl_cntr_4
    -------------------------------------------------  ---------------------------
    Total                                      9.036ns (4.047ns logic, 4.989ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point I2Ccmd/I2C/i_scl_cntr_3 (SLICE_X28Y103.F1), 111 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I2Ccmd/I2C/i_scl_cntr_4 (FF)
  Destination:          I2Ccmd/I2C/i_scl_cntr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.353ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         osc_clk_BUFGP rising at 0.000ns
  Destination Clock:    osc_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: I2Ccmd/I2C/i_scl_cntr_4 to I2Ccmd/I2C/i_scl_cntr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y102.YQ     Tcko                  0.567   I2Ccmd/I2C/i_scl_cntr<5>
                                                       I2Ccmd/I2C/i_scl_cntr_4
    SLICE_X24Y107.F4     net (fanout=5)        1.312   I2Ccmd/I2C/i_scl_cntr<4>
    SLICE_X24Y107.COUT   Topcyf                1.011   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<3>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_lut<2>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<2>_0
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<3>_0
    SLICE_X24Y108.CIN    net (fanout=1)        0.000   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<3>1
    SLICE_X24Y108.COUT   Tbyp                  0.113   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<5>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<4>_0
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<5>_0
    SLICE_X24Y109.CIN    net (fanout=1)        0.000   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<5>1
    SLICE_X24Y109.COUT   Tbyp                  0.113   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<7>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<6>_0
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<7>_0
    SLICE_X24Y110.CIN    net (fanout=1)        0.000   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<7>1
    SLICE_X24Y110.COUT   Tbyp                  0.113   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<9>
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<8>_0
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<9>
    SLICE_X20Y96.F2      net (fanout=14)       1.698   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<9>
    SLICE_X20Y96.X       Tilo                  0.660   N28
                                                       I2Ccmd/I2C/i_scl_cntr_mux0000<0>1_SW1
    SLICE_X26Y106.G1     net (fanout=2)        0.958   N28
    SLICE_X26Y106.Y      Tilo                  0.660   I2Ccmd/I2C/i_scl_cntr<22>
                                                       I2Ccmd/I2C/i_scl_cntr_mux0000<0>1_1
    SLICE_X28Y103.F1     net (fanout=16)       1.372   I2Ccmd/I2C/i_scl_cntr_mux0000<0>1
    SLICE_X28Y103.CLK    Tfck                  0.776   I2Ccmd/I2C/i_scl_cntr<3>
                                                       I2Ccmd/I2C/i_scl_cntr_mux0000<27>1
                                                       I2Ccmd/I2C/i_scl_cntr_3
    -------------------------------------------------  ---------------------------
    Total                                      9.353ns (4.013ns logic, 5.340ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I2Ccmd/I2C/i_scl_cntr_2 (FF)
  Destination:          I2Ccmd/I2C/i_scl_cntr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.097ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         osc_clk_BUFGP rising at 0.000ns
  Destination Clock:    osc_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: I2Ccmd/I2C/i_scl_cntr_2 to I2Ccmd/I2C/i_scl_cntr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y103.YQ     Tcko                  0.567   I2Ccmd/I2C/i_scl_cntr<3>
                                                       I2Ccmd/I2C/i_scl_cntr_2
    SLICE_X24Y106.G4     net (fanout=5)        0.970   I2Ccmd/I2C/i_scl_cntr<2>
    SLICE_X24Y106.COUT   Topcyg                0.984   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<1>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_lut<1>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<1>_0
    SLICE_X24Y107.CIN    net (fanout=1)        0.000   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<1>1
    SLICE_X24Y107.COUT   Tbyp                  0.113   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<3>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<2>_0
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<3>_0
    SLICE_X24Y108.CIN    net (fanout=1)        0.000   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<3>1
    SLICE_X24Y108.COUT   Tbyp                  0.113   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<5>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<4>_0
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<5>_0
    SLICE_X24Y109.CIN    net (fanout=1)        0.000   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<5>1
    SLICE_X24Y109.COUT   Tbyp                  0.113   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<7>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<6>_0
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<7>_0
    SLICE_X24Y110.CIN    net (fanout=1)        0.000   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<7>1
    SLICE_X24Y110.COUT   Tbyp                  0.113   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<9>
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<8>_0
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<9>
    SLICE_X20Y96.F2      net (fanout=14)       1.698   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<9>
    SLICE_X20Y96.X       Tilo                  0.660   N28
                                                       I2Ccmd/I2C/i_scl_cntr_mux0000<0>1_SW1
    SLICE_X26Y106.G1     net (fanout=2)        0.958   N28
    SLICE_X26Y106.Y      Tilo                  0.660   I2Ccmd/I2C/i_scl_cntr<22>
                                                       I2Ccmd/I2C/i_scl_cntr_mux0000<0>1_1
    SLICE_X28Y103.F1     net (fanout=16)       1.372   I2Ccmd/I2C/i_scl_cntr_mux0000<0>1
    SLICE_X28Y103.CLK    Tfck                  0.776   I2Ccmd/I2C/i_scl_cntr<3>
                                                       I2Ccmd/I2C/i_scl_cntr_mux0000<27>1
                                                       I2Ccmd/I2C/i_scl_cntr_3
    -------------------------------------------------  ---------------------------
    Total                                      9.097ns (4.099ns logic, 4.998ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I2Ccmd/I2C/i_scl_cntr_3 (FF)
  Destination:          I2Ccmd/I2C/i_scl_cntr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.031ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         osc_clk_BUFGP rising at 0.000ns
  Destination Clock:    osc_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: I2Ccmd/I2C/i_scl_cntr_3 to I2Ccmd/I2C/i_scl_cntr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y103.XQ     Tcko                  0.515   I2Ccmd/I2C/i_scl_cntr<3>
                                                       I2Ccmd/I2C/i_scl_cntr_3
    SLICE_X24Y106.G2     net (fanout=5)        0.956   I2Ccmd/I2C/i_scl_cntr<3>
    SLICE_X24Y106.COUT   Topcyg                0.984   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<1>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_lut<1>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<1>_0
    SLICE_X24Y107.CIN    net (fanout=1)        0.000   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<1>1
    SLICE_X24Y107.COUT   Tbyp                  0.113   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<3>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<2>_0
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<3>_0
    SLICE_X24Y108.CIN    net (fanout=1)        0.000   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<3>1
    SLICE_X24Y108.COUT   Tbyp                  0.113   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<5>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<4>_0
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<5>_0
    SLICE_X24Y109.CIN    net (fanout=1)        0.000   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<5>1
    SLICE_X24Y109.COUT   Tbyp                  0.113   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<7>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<6>_0
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<7>_0
    SLICE_X24Y110.CIN    net (fanout=1)        0.000   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<7>1
    SLICE_X24Y110.COUT   Tbyp                  0.113   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<9>
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<8>_0
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<9>
    SLICE_X20Y96.F2      net (fanout=14)       1.698   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<9>
    SLICE_X20Y96.X       Tilo                  0.660   N28
                                                       I2Ccmd/I2C/i_scl_cntr_mux0000<0>1_SW1
    SLICE_X26Y106.G1     net (fanout=2)        0.958   N28
    SLICE_X26Y106.Y      Tilo                  0.660   I2Ccmd/I2C/i_scl_cntr<22>
                                                       I2Ccmd/I2C/i_scl_cntr_mux0000<0>1_1
    SLICE_X28Y103.F1     net (fanout=16)       1.372   I2Ccmd/I2C/i_scl_cntr_mux0000<0>1
    SLICE_X28Y103.CLK    Tfck                  0.776   I2Ccmd/I2C/i_scl_cntr<3>
                                                       I2Ccmd/I2C/i_scl_cntr_mux0000<27>1
                                                       I2Ccmd/I2C/i_scl_cntr_3
    -------------------------------------------------  ---------------------------
    Total                                      9.031ns (4.047ns logic, 4.984ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point I2Ccmd/I2C/i_scl_cntr_26 (SLICE_X28Y114.G1), 111 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I2Ccmd/I2C/i_scl_cntr_4 (FF)
  Destination:          I2Ccmd/I2C/i_scl_cntr_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.121ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         osc_clk_BUFGP rising at 0.000ns
  Destination Clock:    osc_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: I2Ccmd/I2C/i_scl_cntr_4 to I2Ccmd/I2C/i_scl_cntr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y102.YQ     Tcko                  0.567   I2Ccmd/I2C/i_scl_cntr<5>
                                                       I2Ccmd/I2C/i_scl_cntr_4
    SLICE_X24Y107.F4     net (fanout=5)        1.312   I2Ccmd/I2C/i_scl_cntr<4>
    SLICE_X24Y107.COUT   Topcyf                1.011   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<3>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_lut<2>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<2>_0
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<3>_0
    SLICE_X24Y108.CIN    net (fanout=1)        0.000   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<3>1
    SLICE_X24Y108.COUT   Tbyp                  0.113   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<5>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<4>_0
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<5>_0
    SLICE_X24Y109.CIN    net (fanout=1)        0.000   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<5>1
    SLICE_X24Y109.COUT   Tbyp                  0.113   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<7>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<6>_0
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<7>_0
    SLICE_X24Y110.CIN    net (fanout=1)        0.000   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<7>1
    SLICE_X24Y110.COUT   Tbyp                  0.113   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<9>
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<8>_0
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<9>
    SLICE_X20Y96.F2      net (fanout=14)       1.698   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<9>
    SLICE_X20Y96.X       Tilo                  0.660   N28
                                                       I2Ccmd/I2C/i_scl_cntr_mux0000<0>1_SW1
    SLICE_X26Y106.G1     net (fanout=2)        0.958   N28
    SLICE_X26Y106.Y      Tilo                  0.660   I2Ccmd/I2C/i_scl_cntr<22>
                                                       I2Ccmd/I2C/i_scl_cntr_mux0000<0>1_1
    SLICE_X28Y114.G1     net (fanout=16)       1.140   I2Ccmd/I2C/i_scl_cntr_mux0000<0>1
    SLICE_X28Y114.CLK    Tgck                  0.776   I2Ccmd/I2C/i_scl_cntr<27>
                                                       I2Ccmd/I2C/i_scl_cntr_mux0000<4>1
                                                       I2Ccmd/I2C/i_scl_cntr_26
    -------------------------------------------------  ---------------------------
    Total                                      9.121ns (4.013ns logic, 5.108ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I2Ccmd/I2C/i_scl_cntr_2 (FF)
  Destination:          I2Ccmd/I2C/i_scl_cntr_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.865ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         osc_clk_BUFGP rising at 0.000ns
  Destination Clock:    osc_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: I2Ccmd/I2C/i_scl_cntr_2 to I2Ccmd/I2C/i_scl_cntr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y103.YQ     Tcko                  0.567   I2Ccmd/I2C/i_scl_cntr<3>
                                                       I2Ccmd/I2C/i_scl_cntr_2
    SLICE_X24Y106.G4     net (fanout=5)        0.970   I2Ccmd/I2C/i_scl_cntr<2>
    SLICE_X24Y106.COUT   Topcyg                0.984   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<1>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_lut<1>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<1>_0
    SLICE_X24Y107.CIN    net (fanout=1)        0.000   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<1>1
    SLICE_X24Y107.COUT   Tbyp                  0.113   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<3>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<2>_0
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<3>_0
    SLICE_X24Y108.CIN    net (fanout=1)        0.000   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<3>1
    SLICE_X24Y108.COUT   Tbyp                  0.113   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<5>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<4>_0
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<5>_0
    SLICE_X24Y109.CIN    net (fanout=1)        0.000   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<5>1
    SLICE_X24Y109.COUT   Tbyp                  0.113   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<7>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<6>_0
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<7>_0
    SLICE_X24Y110.CIN    net (fanout=1)        0.000   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<7>1
    SLICE_X24Y110.COUT   Tbyp                  0.113   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<9>
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<8>_0
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<9>
    SLICE_X20Y96.F2      net (fanout=14)       1.698   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<9>
    SLICE_X20Y96.X       Tilo                  0.660   N28
                                                       I2Ccmd/I2C/i_scl_cntr_mux0000<0>1_SW1
    SLICE_X26Y106.G1     net (fanout=2)        0.958   N28
    SLICE_X26Y106.Y      Tilo                  0.660   I2Ccmd/I2C/i_scl_cntr<22>
                                                       I2Ccmd/I2C/i_scl_cntr_mux0000<0>1_1
    SLICE_X28Y114.G1     net (fanout=16)       1.140   I2Ccmd/I2C/i_scl_cntr_mux0000<0>1
    SLICE_X28Y114.CLK    Tgck                  0.776   I2Ccmd/I2C/i_scl_cntr<27>
                                                       I2Ccmd/I2C/i_scl_cntr_mux0000<4>1
                                                       I2Ccmd/I2C/i_scl_cntr_26
    -------------------------------------------------  ---------------------------
    Total                                      8.865ns (4.099ns logic, 4.766ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I2Ccmd/I2C/i_scl_cntr_3 (FF)
  Destination:          I2Ccmd/I2C/i_scl_cntr_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.799ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         osc_clk_BUFGP rising at 0.000ns
  Destination Clock:    osc_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: I2Ccmd/I2C/i_scl_cntr_3 to I2Ccmd/I2C/i_scl_cntr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y103.XQ     Tcko                  0.515   I2Ccmd/I2C/i_scl_cntr<3>
                                                       I2Ccmd/I2C/i_scl_cntr_3
    SLICE_X24Y106.G2     net (fanout=5)        0.956   I2Ccmd/I2C/i_scl_cntr<3>
    SLICE_X24Y106.COUT   Topcyg                0.984   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<1>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_lut<1>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<1>_0
    SLICE_X24Y107.CIN    net (fanout=1)        0.000   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<1>1
    SLICE_X24Y107.COUT   Tbyp                  0.113   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<3>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<2>_0
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<3>_0
    SLICE_X24Y108.CIN    net (fanout=1)        0.000   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<3>1
    SLICE_X24Y108.COUT   Tbyp                  0.113   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<5>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<4>_0
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<5>_0
    SLICE_X24Y109.CIN    net (fanout=1)        0.000   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<5>1
    SLICE_X24Y109.COUT   Tbyp                  0.113   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<7>1
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<6>_0
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<7>_0
    SLICE_X24Y110.CIN    net (fanout=1)        0.000   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<7>1
    SLICE_X24Y110.COUT   Tbyp                  0.113   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<9>
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<8>_0
                                                       I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<9>
    SLICE_X20Y96.F2      net (fanout=14)       1.698   I2Ccmd/I2C/Mcompar_stm_mstr_cmp_lt0002_cy<9>
    SLICE_X20Y96.X       Tilo                  0.660   N28
                                                       I2Ccmd/I2C/i_scl_cntr_mux0000<0>1_SW1
    SLICE_X26Y106.G1     net (fanout=2)        0.958   N28
    SLICE_X26Y106.Y      Tilo                  0.660   I2Ccmd/I2C/i_scl_cntr<22>
                                                       I2Ccmd/I2C/i_scl_cntr_mux0000<0>1_1
    SLICE_X28Y114.G1     net (fanout=16)       1.140   I2Ccmd/I2C/i_scl_cntr_mux0000<0>1
    SLICE_X28Y114.CLK    Tgck                  0.776   I2Ccmd/I2C/i_scl_cntr<27>
                                                       I2Ccmd/I2C/i_scl_cntr_mux0000<4>1
                                                       I2Ccmd/I2C/i_scl_cntr_26
    -------------------------------------------------  ---------------------------
    Total                                      8.799ns (4.047ns logic, 4.752ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_osc_clk = PERIOD TIMEGRP "osc_clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point I2Ccmd/mstd_FSM_FFd1 (SLICE_X19Y65.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.944ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I2Ccmd/mstd_FSM_FFd2 (FF)
  Destination:          I2Ccmd/mstd_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.944ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         osc_clk_BUFGP rising at 10.000ns
  Destination Clock:    osc_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: I2Ccmd/mstd_FSM_FFd2 to I2Ccmd/mstd_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y65.YQ      Tcko                  0.454   I2Ccmd/mstd_FSM_FFd2
                                                       I2Ccmd/mstd_FSM_FFd2
    SLICE_X19Y65.BY      net (fanout=2)        0.373   I2Ccmd/mstd_FSM_FFd2
    SLICE_X19Y65.CLK     Tckdi       (-Th)    -0.117   I2Ccmd/mstd_FSM_FFd1
                                                       I2Ccmd/mstd_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.944ns (0.571ns logic, 0.373ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Paths for end point cmd_en (SLICE_X18Y61.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmd_en (FF)
  Destination:          cmd_en (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.004ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         osc_clk_BUFGP rising at 10.000ns
  Destination Clock:    osc_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cmd_en to cmd_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y61.YQ      Tcko                  0.454   cmd_en
                                                       cmd_en
    SLICE_X18Y61.CE      net (fanout=4)        0.479   cmd_en
    SLICE_X18Y61.CLK     Tckce       (-Th)    -0.071   cmd_en
                                                       cmd_en
    -------------------------------------------------  ---------------------------
    Total                                      1.004ns (0.525ns logic, 0.479ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point I2Ccmd/I2C/i_mstr_ad_6 (SLICE_X25Y66.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I2Ccmd/mstr_din_6 (FF)
  Destination:          I2Ccmd/I2C/i_mstr_ad_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.140ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.011 - 0.008)
  Source Clock:         osc_clk_BUFGP rising at 10.000ns
  Destination Clock:    osc_clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: I2Ccmd/mstr_din_6 to I2Ccmd/I2C/i_mstr_ad_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y65.YQ      Tcko                  0.409   I2Ccmd/mstr_din<7>
                                                       I2Ccmd/mstr_din_6
    SLICE_X25Y66.G4      net (fanout=2)        0.283   I2Ccmd/mstr_din<6>
    SLICE_X25Y66.CLK     Tckg        (-Th)    -0.448   I2Ccmd/I2C/i_mstr_ad<6>
                                                       I2Ccmd/I2C/i_mstr_ad_mux0001<6>1
                                                       I2Ccmd/I2C/i_mstr_ad_6
    -------------------------------------------------  ---------------------------
    Total                                      1.140ns (0.857ns logic, 0.283ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_osc_clk = PERIOD TIMEGRP "osc_clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: I2Ccmd/I2C/i_scl_cntr<22>/CLK
  Logical resource: I2Ccmd/I2C/i_scl_cntr_22/CK
  Location pin: SLICE_X26Y106.CLK
  Clock network: osc_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: I2Ccmd/I2C/i_scl_cntr<22>/CLK
  Logical resource: I2Ccmd/I2C/i_scl_cntr_22/CK
  Location pin: SLICE_X26Y106.CLK
  Clock network: osc_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: I2Ccmd/I2C/i_scl_cntr<1>/CLK
  Logical resource: I2Ccmd/I2C/i_scl_cntr_1/CK
  Location pin: SLICE_X28Y101.CLK
  Clock network: osc_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock osc_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
osc_clk        |    9.358|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6916 paths, 0 nets, and 857 connections

Design statistics:
   Minimum period:   9.358ns{1}   (Maximum frequency: 106.860MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 30 16:31:50 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4539 MB



