0.6
2017.4
Jan 30 2018
15:48:17
C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/ip_fft_pipe/ip_fft_pipe.sim/sim_1/synth/timing/xsim/tb_Top_FFT_time_synth.v,1574049085,verilog,,,,glbl;tb_Top_FFT,,,,,,,,
