{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 24 09:45:51 2014 " "Info: Processing started: Wed Dec 24 09:45:51 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off jiaotong -c jiaotong " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off jiaotong -c jiaotong" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "jiaotong EP1C20F400C8 " "Info: Selected device EP1C20F400C8 for design \"jiaotong\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C4F400C8 " "Info: Device EP1C4F400C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K2 " "Info: Pin ~nCSO~ is reserved at location K2" {  } { { "d:/program/alter/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program/alter/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TEST/EDA/thu/" 0 { } { { 0 { 0 ""} 0 66 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ L4 " "Info: Pin ~ASDO~ is reserved at location L4" {  } { { "d:/program/alter/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program/alter/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TEST/EDA/thu/" 0 { } { { 0 { 0 ""} 0 67 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 10 " "Critical Warning: No exact pin location assignment(s) for 10 pins of 10 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rm " "Info: Pin rm not assigned to an exact location on the device" {  } { { "d:/program/alter/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program/alter/quartus/bin/pin_planner.ppl" { rm } } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 6 -1 0 } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { rm } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TEST/EDA/thu/" 0 { } { { 0 { 0 ""} 0 13 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ym " "Info: Pin ym not assigned to an exact location on the device" {  } { { "d:/program/alter/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program/alter/quartus/bin/pin_planner.ppl" { ym } } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 6 -1 0 } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { ym } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TEST/EDA/thu/" 0 { } { { 0 { 0 ""} 0 15 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gm " "Info: Pin gm not assigned to an exact location on the device" {  } { { "d:/program/alter/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program/alter/quartus/bin/pin_planner.ppl" { gm } } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 6 -1 0 } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { gm } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TEST/EDA/thu/" 0 { } { { 0 { 0 ""} 0 17 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf " "Info: Pin rf not assigned to an exact location on the device" {  } { { "d:/program/alter/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program/alter/quartus/bin/pin_planner.ppl" { rf } } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 6 -1 0 } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TEST/EDA/thu/" 0 { } { { 0 { 0 ""} 0 19 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "yf " "Info: Pin yf not assigned to an exact location on the device" {  } { { "d:/program/alter/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program/alter/quartus/bin/pin_planner.ppl" { yf } } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 6 -1 0 } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { yf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TEST/EDA/thu/" 0 { } { { 0 { 0 ""} 0 21 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gf " "Info: Pin gf not assigned to an exact location on the device" {  } { { "d:/program/alter/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program/alter/quartus/bin/pin_planner.ppl" { gf } } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 6 -1 0 } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { gf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TEST/EDA/thu/" 0 { } { { 0 { 0 ""} 0 23 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/program/alter/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program/alter/quartus/bin/pin_planner.ppl" { clk } } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 5 -1 0 } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TEST/EDA/thu/" 0 { } { { 0 { 0 ""} 0 31 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "j " "Info: Pin j not assigned to an exact location on the device" {  } { { "d:/program/alter/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program/alter/quartus/bin/pin_planner.ppl" { j } } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 5 -1 0 } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { j } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TEST/EDA/thu/" 0 { } { { 0 { 0 ""} 0 33 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k " "Info: Pin k not assigned to an exact location on the device" {  } { { "d:/program/alter/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program/alter/quartus/bin/pin_planner.ppl" { k } } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 5 -1 0 } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { k } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TEST/EDA/thu/" 0 { } { { 0 { 0 ""} 0 34 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i " "Info: Pin i not assigned to an exact location on the device" {  } { { "d:/program/alter/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program/alter/quartus/bin/pin_planner.ppl" { i } } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 5 -1 0 } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/TEST/EDA/thu/" 0 { } { { 0 { 0 ""} 0 32 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN K6 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN K6" {  } { { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 5 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "9 unused 3.3V 3 6 0 " "Info: Number of I/O pins in group: 9 (unused VREF, 3.3V VCCIO, 3 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 77 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  77 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 70 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  70 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 81 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  81 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 70 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  70 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.827 ns register register " "Info: Estimated most critical path is register to register delay of 5.827 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns \\cnt:s\[0\] 1 REG LAB_X54_Y22 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X54_Y22; Fanout = 3; REG Node = '\\cnt:s\[0\]'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { \cnt:s[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.432 ns) 1.279 ns Add0~14COUT1_36 2 COMB LAB_X55_Y22 2 " "Info: 2: + IC(0.847 ns) + CELL(0.432 ns) = 1.279 ns; Loc. = LAB_X55_Y22; Fanout = 2; COMB Node = 'Add0~14COUT1_36'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { \cnt:s[0] Add0~14COUT1_36 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.359 ns Add0~20COUT1_38 3 COMB LAB_X55_Y22 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.359 ns; Loc. = LAB_X55_Y22; Fanout = 2; COMB Node = 'Add0~20COUT1_38'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~14COUT1_36 Add0~20COUT1_38 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.439 ns Add0~26COUT1_40 4 COMB LAB_X55_Y22 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.439 ns; Loc. = LAB_X55_Y22; Fanout = 2; COMB Node = 'Add0~26COUT1_40'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~20COUT1_38 Add0~26COUT1_40 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.519 ns Add0~8COUT1_42 5 COMB LAB_X55_Y22 1 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.519 ns; Loc. = LAB_X55_Y22; Fanout = 1; COMB Node = 'Add0~8COUT1_42'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~26COUT1_40 Add0~8COUT1_42 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 2.127 ns Add0~0 6 COMB LAB_X55_Y22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.608 ns) = 2.127 ns; Loc. = LAB_X55_Y22; Fanout = 2; COMB Node = 'Add0~0'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Add0~8COUT1_42 Add0~0 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.442 ns) 2.780 ns Add0~5 7 COMB LAB_X55_Y22 2 " "Info: 7: + IC(0.211 ns) + CELL(0.442 ns) = 2.780 ns; Loc. = LAB_X55_Y22; Fanout = 2; COMB Node = 'Add0~5'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Add0~0 Add0~5 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 3.433 ns Equal0~0 8 COMB LAB_X55_Y22 1 " "Info: 8: + IC(0.539 ns) + CELL(0.114 ns) = 3.433 ns; Loc. = LAB_X55_Y22; Fanout = 1; COMB Node = 'Equal0~0'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Add0~5 Equal0~0 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 4.086 ns Equal0~2 9 COMB LAB_X55_Y22 1 " "Info: 9: + IC(0.063 ns) + CELL(0.590 ns) = 4.086 ns; Loc. = LAB_X55_Y22; Fanout = 1; COMB Node = 'Equal0~2'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Equal0~0 Equal0~2 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 4.739 ns Equal0~4 10 COMB LAB_X55_Y22 5 " "Info: 10: + IC(0.063 ns) + CELL(0.590 ns) = 4.739 ns; Loc. = LAB_X55_Y22; Fanout = 5; COMB Node = 'Equal0~4'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Equal0~2 Equal0~4 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.309 ns) 5.827 ns state.a 11 REG LAB_X54_Y22 6 " "Info: 11: + IC(0.779 ns) + CELL(0.309 ns) = 5.827 ns; Loc. = LAB_X54_Y22; Fanout = 6; REG Node = 'state.a'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.088 ns" { Equal0~4 state.a } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.325 ns ( 57.06 % ) " "Info: Total cell delay = 3.325 ns ( 57.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.502 ns ( 42.94 % ) " "Info: Total interconnect delay = 2.502 ns ( 42.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "5.827 ns" { \cnt:s[0] Add0~14COUT1_36 Add0~20COUT1_38 Add0~26COUT1_40 Add0~8COUT1_42 Add0~0 Add0~5 Equal0~0 Equal0~2 Equal0~4 state.a } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X46_Y11 X57_Y21 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y11 to location X57_Y21" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/TEST/EDA/thu/jiaotong.fit.smsg " "Info: Generated suppressed messages file E:/TEST/EDA/thu/jiaotong.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 24 09:45:58 2014 " "Info: Processing ended: Wed Dec 24 09:45:58 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
