<stg><name>kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3</name>


<trans_list>

<trans id="69" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %r = alloca i32 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrixLStrm, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:2 %store_ln734 = store i2 0, i2 %r

]]></Node>
<StgValue><ssdm name="store_ln734"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %VITIS_LOOP_736_4.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
VITIS_LOOP_736_4.i:0 %r_1 = load i2 %r

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_736_4.i:1 %icmp_ln734 = icmp_eq  i2 %r_1, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln734"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_736_4.i:2 %add_ln734 = add i2 %r_1, i2 1

]]></Node>
<StgValue><ssdm name="add_ln734"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_736_4.i:3 %br_ln734 = br i1 %icmp_ln734, void %VITIS_LOOP_736_4.i.split, void %_ZN2xf6solver8choleskyILb0ELi3EN3hls9x_complexI8ap_fixedILi16ELi1EL9ap_q_mode4EL9ap_o_mode3ELi0EEEES8_NS0_14choleskyTraitsILb0ELi3ES8_S8_EEEEiRNS2_6streamIT1_Li0EEERNSB_IT2_Li0EEE.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln734"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln734" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="2">
<![CDATA[
VITIS_LOOP_736_4.i.split:0 %zext_ln737 = zext i2 %r_1

]]></Node>
<StgValue><ssdm name="zext_ln737"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln734" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_736_4.i.split:1 %p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %r_1, i2 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln734" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_736_4.i.split:2 %sub_ln737 = sub i4 %p_shl, i4 %zext_ln737

]]></Node>
<StgValue><ssdm name="sub_ln737"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln734" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="4">
<![CDATA[
VITIS_LOOP_736_4.i.split:4 %trunc_ln737 = trunc i4 %sub_ln737

]]></Node>
<StgValue><ssdm name="trunc_ln737"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln734" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_736_4.i.split:30 %store_ln734 = store i2 %add_ln734, i2 %r

]]></Node>
<StgValue><ssdm name="store_ln734"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln734" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_736_4.i.split:3 %zext_ln737_1 = zext i4 %sub_ln737

]]></Node>
<StgValue><ssdm name="zext_ln737_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln734" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_736_4.i.split:5 %L_re_addr = getelementptr i16 %L_re, i64 0, i64 %zext_ln737_1

]]></Node>
<StgValue><ssdm name="L_re_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln734" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_736_4.i.split:6 %add_ln737 = add i3 %trunc_ln737, i3 1

]]></Node>
<StgValue><ssdm name="add_ln737"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln734" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_736_4.i.split:7 %zext_ln737_2 = zext i3 %add_ln737

]]></Node>
<StgValue><ssdm name="zext_ln737_2"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln734" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_736_4.i.split:8 %L_re_addr_1 = getelementptr i16 %L_re, i64 0, i64 %zext_ln737_2

]]></Node>
<StgValue><ssdm name="L_re_addr_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln734" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_736_4.i.split:9 %add_ln737_1 = add i4 %sub_ln737, i4 2

]]></Node>
<StgValue><ssdm name="add_ln737_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln734" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_736_4.i.split:12 %L_im_addr = getelementptr i16 %L_im, i64 0, i64 %zext_ln737_1

]]></Node>
<StgValue><ssdm name="L_im_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln734" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_736_4.i.split:13 %L_im_addr_1 = getelementptr i16 %L_im, i64 0, i64 %zext_ln737_2

]]></Node>
<StgValue><ssdm name="L_im_addr_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln734" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_736_4.i.split:18 %L_re_load = load i4 %L_re_addr

]]></Node>
<StgValue><ssdm name="L_re_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln734" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_736_4.i.split:19 %L_im_load = load i4 %L_im_addr

]]></Node>
<StgValue><ssdm name="L_im_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln734" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_736_4.i.split:22 %L_re_load_1 = load i4 %L_re_addr_1

]]></Node>
<StgValue><ssdm name="L_re_load_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln734" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_736_4.i.split:23 %L_im_load_1 = load i4 %L_im_addr_1

]]></Node>
<StgValue><ssdm name="L_im_load_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln734" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0">
<![CDATA[
_ZN2xf6solver8choleskyILb0ELi3EN3hls9x_complexI8ap_fixedILi16ELi1EL9ap_q_mode4EL9ap_o_mode3ELi0EEEES8_NS0_14choleskyTraitsILb0ELi3ES8_S8_EEEEiRNS2_6streamIT1_Li0EEERNSB_IT2_Li0EEE.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln734" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_736_4.i.split:10 %zext_ln737_3 = zext i4 %add_ln737_1

]]></Node>
<StgValue><ssdm name="zext_ln737_3"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln734" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_736_4.i.split:11 %L_re_addr_2 = getelementptr i16 %L_re, i64 0, i64 %zext_ln737_3

]]></Node>
<StgValue><ssdm name="L_re_addr_2"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln734" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_736_4.i.split:14 %L_im_addr_2 = getelementptr i16 %L_im, i64 0, i64 %zext_ln737_3

]]></Node>
<StgValue><ssdm name="L_im_addr_2"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln734" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_736_4.i.split:18 %L_re_load = load i4 %L_re_addr

]]></Node>
<StgValue><ssdm name="L_re_load"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln734" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_736_4.i.split:19 %L_im_load = load i4 %L_im_addr

]]></Node>
<StgValue><ssdm name="L_im_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln734" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_736_4.i.split:20 %p_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %L_im_load, i16 %L_re_load

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln734" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_736_4.i.split:21 %write_ln737 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %matrixLStrm, i32 %p_s

]]></Node>
<StgValue><ssdm name="write_ln737"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln734" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_736_4.i.split:22 %L_re_load_1 = load i4 %L_re_addr_1

]]></Node>
<StgValue><ssdm name="L_re_load_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln734" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_736_4.i.split:23 %L_im_load_1 = load i4 %L_im_addr_1

]]></Node>
<StgValue><ssdm name="L_im_load_1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln734" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_736_4.i.split:26 %L_re_load_2 = load i4 %L_re_addr_2

]]></Node>
<StgValue><ssdm name="L_re_load_2"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln734" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_736_4.i.split:27 %L_im_load_2 = load i4 %L_im_addr_2

]]></Node>
<StgValue><ssdm name="L_im_load_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_736_4.i.split:24 %p_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %L_im_load_1, i16 %L_re_load_1

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_736_4.i.split:25 %write_ln737 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %matrixLStrm, i32 %p_1

]]></Node>
<StgValue><ssdm name="write_ln737"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_736_4.i.split:26 %L_re_load_2 = load i4 %L_re_addr_2

]]></Node>
<StgValue><ssdm name="L_re_load_2"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="4">
<![CDATA[
VITIS_LOOP_736_4.i.split:27 %L_im_load_2 = load i4 %L_im_addr_2

]]></Node>
<StgValue><ssdm name="L_im_load_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_736_4.i.split:15 %specpipeline_ln735 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln735"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_736_4.i.split:16 %speclooptripcount_ln734 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln734"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_736_4.i.split:17 %specloopname_ln734 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln734"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_736_4.i.split:28 %p_0 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %L_im_load_2, i16 %L_re_load_2

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_736_4.i.split:29 %write_ln737 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %matrixLStrm, i32 %p_0

]]></Node>
<StgValue><ssdm name="write_ln737"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_736_4.i.split:31 %br_ln734 = br void %VITIS_LOOP_736_4.i

]]></Node>
<StgValue><ssdm name="br_ln734"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="70" name="L_re" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="L_re"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="71" name="L_im" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="L_im"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="72" name="matrixLStrm" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="matrixLStrm"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="74" from="StgValue_73" to="r" fromId="73" toId="8">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="75" toId="9">
</dataflow>
<dataflow id="77" from="matrixLStrm" to="specinterface_ln0" fromId="72" toId="9">
</dataflow>
<dataflow id="79" from="empty_2" to="specinterface_ln0" fromId="78" toId="9">
</dataflow>
<dataflow id="81" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="82" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="84" from="empty_1" to="specinterface_ln0" fromId="83" toId="9">
</dataflow>
<dataflow id="85" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="86" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="87" from="empty_1" to="specinterface_ln0" fromId="83" toId="9">
</dataflow>
<dataflow id="88" from="empty_1" to="specinterface_ln0" fromId="83" toId="9">
</dataflow>
<dataflow id="89" from="empty_1" to="specinterface_ln0" fromId="83" toId="9">
</dataflow>
<dataflow id="90" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="91" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="92" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="93" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="94" from="empty_1" to="specinterface_ln0" fromId="83" toId="9">
</dataflow>
<dataflow id="95" from="empty_1" to="specinterface_ln0" fromId="83" toId="9">
</dataflow>
<dataflow id="97" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="98" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="99" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="101" from="StgValue_100" to="store_ln734" fromId="100" toId="10">
</dataflow>
<dataflow id="102" from="r" to="store_ln734" fromId="8" toId="10">
</dataflow>
<dataflow id="103" from="r" to="r_1" fromId="8" toId="12">
</dataflow>
<dataflow id="104" from="r_1" to="icmp_ln734" fromId="12" toId="13">
</dataflow>
<dataflow id="106" from="StgValue_105" to="icmp_ln734" fromId="105" toId="13">
</dataflow>
<dataflow id="107" from="r_1" to="add_ln734" fromId="12" toId="14">
</dataflow>
<dataflow id="109" from="StgValue_108" to="add_ln734" fromId="108" toId="14">
</dataflow>
<dataflow id="110" from="icmp_ln734" to="br_ln734" fromId="13" toId="15">
</dataflow>
<dataflow id="111" from="r_1" to="zext_ln737" fromId="12" toId="16">
</dataflow>
<dataflow id="113" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="p_shl" fromId="112" toId="17">
</dataflow>
<dataflow id="114" from="r_1" to="p_shl" fromId="12" toId="17">
</dataflow>
<dataflow id="115" from="StgValue_100" to="p_shl" fromId="100" toId="17">
</dataflow>
<dataflow id="116" from="p_shl" to="sub_ln737" fromId="17" toId="18">
</dataflow>
<dataflow id="117" from="zext_ln737" to="sub_ln737" fromId="16" toId="18">
</dataflow>
<dataflow id="118" from="sub_ln737" to="trunc_ln737" fromId="18" toId="19">
</dataflow>
<dataflow id="119" from="add_ln734" to="store_ln734" fromId="14" toId="20">
</dataflow>
<dataflow id="120" from="r" to="store_ln734" fromId="8" toId="20">
</dataflow>
<dataflow id="121" from="sub_ln737" to="zext_ln737_1" fromId="18" toId="21">
</dataflow>
<dataflow id="122" from="L_re" to="L_re_addr" fromId="70" toId="22">
</dataflow>
<dataflow id="124" from="StgValue_123" to="L_re_addr" fromId="123" toId="22">
</dataflow>
<dataflow id="125" from="zext_ln737_1" to="L_re_addr" fromId="21" toId="22">
</dataflow>
<dataflow id="126" from="trunc_ln737" to="add_ln737" fromId="19" toId="23">
</dataflow>
<dataflow id="128" from="StgValue_127" to="add_ln737" fromId="127" toId="23">
</dataflow>
<dataflow id="129" from="add_ln737" to="zext_ln737_2" fromId="23" toId="24">
</dataflow>
<dataflow id="130" from="L_re" to="L_re_addr_1" fromId="70" toId="25">
</dataflow>
<dataflow id="131" from="StgValue_123" to="L_re_addr_1" fromId="123" toId="25">
</dataflow>
<dataflow id="132" from="zext_ln737_2" to="L_re_addr_1" fromId="24" toId="25">
</dataflow>
<dataflow id="133" from="sub_ln737" to="add_ln737_1" fromId="18" toId="26">
</dataflow>
<dataflow id="135" from="StgValue_134" to="add_ln737_1" fromId="134" toId="26">
</dataflow>
<dataflow id="136" from="L_im" to="L_im_addr" fromId="71" toId="27">
</dataflow>
<dataflow id="137" from="StgValue_123" to="L_im_addr" fromId="123" toId="27">
</dataflow>
<dataflow id="138" from="zext_ln737_1" to="L_im_addr" fromId="21" toId="27">
</dataflow>
<dataflow id="139" from="L_im" to="L_im_addr_1" fromId="71" toId="28">
</dataflow>
<dataflow id="140" from="StgValue_123" to="L_im_addr_1" fromId="123" toId="28">
</dataflow>
<dataflow id="141" from="zext_ln737_2" to="L_im_addr_1" fromId="24" toId="28">
</dataflow>
<dataflow id="142" from="L_re_addr" to="L_re_load" fromId="22" toId="29">
</dataflow>
<dataflow id="143" from="L_im_addr" to="L_im_load" fromId="27" toId="30">
</dataflow>
<dataflow id="144" from="L_re_addr_1" to="L_re_load_1" fromId="25" toId="31">
</dataflow>
<dataflow id="145" from="L_im_addr_1" to="L_im_load_1" fromId="28" toId="32">
</dataflow>
<dataflow id="146" from="add_ln737_1" to="zext_ln737_3" fromId="26" toId="33">
</dataflow>
<dataflow id="147" from="L_re" to="L_re_addr_2" fromId="70" toId="34">
</dataflow>
<dataflow id="148" from="StgValue_123" to="L_re_addr_2" fromId="123" toId="34">
</dataflow>
<dataflow id="149" from="zext_ln737_3" to="L_re_addr_2" fromId="33" toId="34">
</dataflow>
<dataflow id="150" from="L_im" to="L_im_addr_2" fromId="71" toId="35">
</dataflow>
<dataflow id="151" from="StgValue_123" to="L_im_addr_2" fromId="123" toId="35">
</dataflow>
<dataflow id="152" from="zext_ln737_3" to="L_im_addr_2" fromId="33" toId="35">
</dataflow>
<dataflow id="153" from="L_re_addr" to="L_re_load" fromId="22" toId="36">
</dataflow>
<dataflow id="154" from="L_im_addr" to="L_im_load" fromId="27" toId="37">
</dataflow>
<dataflow id="156" from="_ssdm_op_BitConcatenate.i32.i16.i16" to="p_s" fromId="155" toId="38">
</dataflow>
<dataflow id="157" from="L_im_load" to="p_s" fromId="37" toId="38">
</dataflow>
<dataflow id="158" from="L_re_load" to="p_s" fromId="36" toId="38">
</dataflow>
<dataflow id="160" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln737" fromId="159" toId="39">
</dataflow>
<dataflow id="161" from="matrixLStrm" to="write_ln737" fromId="72" toId="39">
</dataflow>
<dataflow id="162" from="p_s" to="write_ln737" fromId="38" toId="39">
</dataflow>
<dataflow id="163" from="L_re_addr_1" to="L_re_load_1" fromId="25" toId="40">
</dataflow>
<dataflow id="164" from="L_im_addr_1" to="L_im_load_1" fromId="28" toId="41">
</dataflow>
<dataflow id="165" from="L_re_addr_2" to="L_re_load_2" fromId="34" toId="42">
</dataflow>
<dataflow id="166" from="L_im_addr_2" to="L_im_load_2" fromId="35" toId="43">
</dataflow>
<dataflow id="167" from="_ssdm_op_BitConcatenate.i32.i16.i16" to="p_1" fromId="155" toId="44">
</dataflow>
<dataflow id="168" from="L_im_load_1" to="p_1" fromId="41" toId="44">
</dataflow>
<dataflow id="169" from="L_re_load_1" to="p_1" fromId="40" toId="44">
</dataflow>
<dataflow id="170" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln737" fromId="159" toId="45">
</dataflow>
<dataflow id="171" from="matrixLStrm" to="write_ln737" fromId="72" toId="45">
</dataflow>
<dataflow id="172" from="p_1" to="write_ln737" fromId="44" toId="45">
</dataflow>
<dataflow id="173" from="L_re_addr_2" to="L_re_load_2" fromId="34" toId="46">
</dataflow>
<dataflow id="174" from="L_im_addr_2" to="L_im_load_2" fromId="35" toId="47">
</dataflow>
<dataflow id="176" from="_ssdm_op_SpecPipeline" to="specpipeline_ln735" fromId="175" toId="48">
</dataflow>
<dataflow id="177" from="StgValue_96" to="specpipeline_ln735" fromId="96" toId="48">
</dataflow>
<dataflow id="178" from="StgValue_80" to="specpipeline_ln735" fromId="80" toId="48">
</dataflow>
<dataflow id="179" from="StgValue_80" to="specpipeline_ln735" fromId="80" toId="48">
</dataflow>
<dataflow id="180" from="StgValue_80" to="specpipeline_ln735" fromId="80" toId="48">
</dataflow>
<dataflow id="181" from="empty_1" to="specpipeline_ln735" fromId="83" toId="48">
</dataflow>
<dataflow id="183" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln734" fromId="182" toId="49">
</dataflow>
<dataflow id="185" from="StgValue_184" to="speclooptripcount_ln734" fromId="184" toId="49">
</dataflow>
<dataflow id="186" from="StgValue_184" to="speclooptripcount_ln734" fromId="184" toId="49">
</dataflow>
<dataflow id="187" from="StgValue_184" to="speclooptripcount_ln734" fromId="184" toId="49">
</dataflow>
<dataflow id="189" from="_ssdm_op_SpecLoopName" to="specloopname_ln734" fromId="188" toId="50">
</dataflow>
<dataflow id="191" from="empty_4" to="specloopname_ln734" fromId="190" toId="50">
</dataflow>
<dataflow id="192" from="_ssdm_op_BitConcatenate.i32.i16.i16" to="p_0" fromId="155" toId="51">
</dataflow>
<dataflow id="193" from="L_im_load_2" to="p_0" fromId="47" toId="51">
</dataflow>
<dataflow id="194" from="L_re_load_2" to="p_0" fromId="46" toId="51">
</dataflow>
<dataflow id="195" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln737" fromId="159" toId="52">
</dataflow>
<dataflow id="196" from="matrixLStrm" to="write_ln737" fromId="72" toId="52">
</dataflow>
<dataflow id="197" from="p_0" to="write_ln737" fromId="51" toId="52">
</dataflow>
<dataflow id="198" from="icmp_ln734" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="199" from="icmp_ln734" to="StgValue_3" fromId="13" toId="3">
</dataflow>
<dataflow id="200" from="icmp_ln734" to="StgValue_4" fromId="13" toId="4">
</dataflow>
</dataflows>


</stg>
