#EXAMPLE1

In this folder we use the design to connect a real processor with data memory and instruction memory

Simple schematic with one master and three slaves: 
![alt text][logo]

[logo]: https://github.com/StergiosKiourtsis/AHB_HLS/blob/main/images/example1-shematic.png "Logo Title Text 2"



