You are a Triton kernel optimization specialist. Generate the FASTEST possible kernel.

# Target GPU
GPU Name: 4090
Architecture: Ada Lovelace
• Compute Capability: 8.9
• Number of SMs: 128
• Memory Bandwidth: 1008 GB/s
• TF32 Tensor Core TFLOPS: 82.6 with dense
• BFLOAT16 Tensor Core TFLOPS: 165.2 with dense
• FP16 Tensor Core TFLOPS: 165.2 with dense
• Maximum number of registers per thread: 255
• Maximum threads per block: 1024
• Maximum threads per SM: 1536
• Warp size: 32
• Maximum concurrent warps per SM: 48
• Shared memory capacity per SM: 100 KB
• Maximum shared memory per thread block: 99 KB
• L2 cache (global, all SM shared): 72 MB

[OPTIMIZATION STAGE]

## Current Optimization Stage

Focus: Grid layout & indexing for FUSED operations.

⚠️ FUSION EXCLUSIONS (do NOT apply fusion rules to these):
- Reduction ops (sum, mean, softmax along axis)
- Atomic operations
- Irregular/data-dependent access patterns
- Cross-block dependencies

Key Principle:
- All fused ops share the SAME grid AND the SAME (offsets, mask) tuple
- Grid covers OUTPUT tensor dimensions

Hard Rules:
- Every fused op MUST use identical offset calculation
- Every fused op MUST use identical boundary mask
- If broadcast needed: explicit `[None, :]` or `[:, None]`, NOT different offsets
- Element-wise: 1D grid, single `offs = pid * BLOCK + tl.arange(0, BLOCK)`
- Matmul fusion: 2D grid, `offs_m/offs_n` shared by bias add & activation

Verification:
- Check: all tl.load/tl.store use same `offsets` variable
- Check: all masks derived from same boundary condition
- If ANY op needs different indexing → do NOT fuse, split kernel



[CURRENT CODE]
```python
# Triton implementation of Conv2d + min(constant) + add bias + scale

import torch
import torch.nn as nn
import triton
import triton.language as tl


@triton.jit
def conv2d_min_bias_scale_kernel(
    x_ptr,            # [N, C_in, H_in, W_in]
    w_ptr,            # [C_out, C_in, K_H, K_W]
    conv_bias_ptr,    # [C_out]
    extra_bias_ptr,   # [C_out, 1, 1]
    out_ptr,          # [N, C_out, H_out, W_out]
    N, C_in, H_in, W_in,
    C_out, K_H, K_W,
    H_out, W_out,
    stride_xn, stride_xc, stride_xh, stride_xw,
    stride_wo, stride_wc, stride_wkh, stride_wkw,
    stride_cb0,
    stride_eb0,
    stride_on, stride_oc, stride_oh, stride_ow,
    const_val,        # scalar
    scaling,          # scalar
    BLOCK_M: tl.constexpr,
    BLOCK_N: tl.constexpr,
):
    # program ids
    pid_m = tl.program_id(0)  # flattened (N * H_out * W_out)
    pid_n = tl.program_id(1)  # output channels

    # offsets for P dimension (flattened N * H_out * W_out)
    offs_m = pid_m * BLOCK_M + tl.arange(0, BLOCK_M)
    # offsets for output channel dimension
    offs_n = pid_n * BLOCK_N + tl.arange(0, BLOCK_N)

    # total number of output positions
    P = N * H_out * W_out
    valid_m = offs_m < P
    valid_n = offs_n < C_out

    # decode offs_m -> (n_idx, oh_idx, ow_idx)
    DHW = H_out * W_out
    n_idx = offs_m // DHW
    rem = offs_m % DHW
    oh_idx = rem // W_out
    ow_idx = rem % W_out

    # accumulator
    acc = tl.zeros((BLOCK_M, BLOCK_N), dtype=tl.float32)

    # main convolution loop: sum over input channels and kernel spatial dims
    for ic in range(0, C_in):
        for kh in range(0, K_H):
            for kw in range(0, K_W):
                # input indices
                ih = oh_idx + kh
                iw = ow_idx + kw

                # pointers to input x: [BLOCK_M, 1]
                x_ptrs = (
                    x_ptr
                    + n_idx[:, None] * stride_xn
                    + ic * stride_xc
                    + ih[:, None] * stride_xh
                    + iw[:, None] * stride_xw
                )
                x_mask = valid_m[:, None]
                x_vals = tl.load(x_ptrs, mask=x_mask, other=0.0).to(tl.float32)

                # pointers to weight w: [1, BLOCK_N]
                w_ptrs = (
                    w_ptr
                    + offs_n[None, :] * stride_wo
                    + ic * stride_wc
                    + kh * stride_wkh
                    + kw * stride_wkw
                )
                w_mask = valid_n[None, :]
                w_vals = tl.load(w_ptrs, mask=w_mask, other=0.0).to(tl.float32)

                # accumulate
                acc += x_vals * w_vals

    # add convolution bias (before min)
    cb_ptrs = conv_bias_ptr + offs_n * stride_cb0
    cb = tl.load(cb_ptrs, mask=valid_n, other=0.0).to(tl.float32)
    acc += cb[None, :]

    # apply min with constant value (elementwise)
    acc = tl.where(acc < const_val, acc, const_val)

    # add extra bias (after min)
    eb_ptrs = extra_bias_ptr + offs_n * stride_eb0
    eb = tl.load(eb_ptrs, mask=valid_n, other=0.0).to(tl.float32)
    acc += eb[None, :]

    # scale
    acc = acc * scaling

    # store result
    out_ptrs = (
        out_ptr
        + n_idx[:, None] * stride_on
        + offs_n[None, :] * stride_oc
        + oh_idx[:, None] * stride_oh
        + ow_idx[:, None] * stride_ow
    )
    store_mask = valid_m[:, None] & valid_n[None, :]
    tl.store(out_ptrs, acc, mask=store_mask)


def conv2d_min_bias_scale_triton(x, weight, conv_bias, extra_bias, constant_value, scaling_factor):
    """
    x          : [N, C_in, H_in, W_in]
    weight     : [C_out, C_in, K_H, K_W]
    conv_bias  : [C_out]
    extra_bias : [C_out, 1, 1]
    """
    assert x.is_cuda, "Input must be on CUDA device for Triton kernel"
    assert x.ndim == 4 and weight.ndim == 4
    assert conv_bias.ndim == 1
    assert extra_bias.ndim == 3

    N, C_in, H_in, W_in = x.shape
    C_out, C_in_w, K_H, K_W = weight.shape
    assert C_in_w == C_in, "Weight C_in mismatch with input"
    # assume stride=1, padding=0, dilation=1, groups=1 as in original Model
    H_out = H_in - K_H + 1
    W_out = W_in - K_W + 1
    assert H_out > 0 and W_out > 0

    out = torch.empty((N, C_out, H_out, W_out), device=x.device, dtype=x.dtype)

    # ensure contiguity (not strictly required if we use strides, but simpler)
    x_c = x
    w_c = weight
    cb_c = conv_bias
    eb_c = extra_bias

    # strides
    sx0, sx1, sx2, sx3 = x_c.stride()
    sw0, sw1, sw2, sw3 = w_c.stride()
    scb0 = cb_c.stride(0)
    seb0 = eb_c.stride(0)
    so0, so1, so2, so3 = out.stride()

    # launch grid
    P = N * H_out * W_out
    BLOCK_M = 64
    BLOCK_N = 32
    grid = (
        triton.cdiv(P, BLOCK_M),
        triton.cdiv(C_out, BLOCK_N),
    )

    conv2d_min_bias_scale_kernel[grid](
        x_c, w_c, cb_c, eb_c, out,
        N, C_in, H_in, W_in,
        C_out, K_H, K_W,
        H_out, W_out,
        sx0, sx1, sx2, sx3,
        sw0, sw1, sw2, sw3,
        scb0,
        seb0,
        so0, so1, so2, so3,
        float(constant_value),
        float(scaling_factor),
        BLOCK_M=BLOCK_M,
        BLOCK_N=BLOCK_N,
    )
    return out


class ModelNew(nn.Module):
    """
    Triton-accelerated version of:

        x = conv2d(x)
        x = min(x, constant_value)
        x = x + bias
        x = x * scaling_factor

    where conv2d has its own bias term.
    """

    def __init__(self, in_channels, out_channels, kernel_size, constant_value, bias_shape, scaling_factor):
        super(ModelNew, self).__init__()
        if isinstance(kernel_size, int):
            k_h = k_w = kernel_size
        else:
            k_h, k_w = kernel_size
        self.in_channels = in_channels
        self.out_channels = out_channels
        self.kernel_size = (k_h, k_w)

        # Conv2d-like parameters (weight + conv bias)
        self.weight = nn.Parameter(
            torch.randn(out_channels, in_channels, k_h, k_w)
        )
        self.conv_bias = nn.Parameter(
            torch.randn(out_channels)
        )

        # Extra bias added after min, broadcast over spatial
        self.bias = nn.Parameter(torch.randn(*bias_shape))

        # Scalars
        self.constant_value = float(constant_value)
        self.scaling_factor = float(scaling_factor)

    def forward(self, x):
        # x is assumed to be [N, C_in, H, W], typically on CUDA
        return conv2d_min_bias_scale_triton(
            x,
            self.weight,
            self.conv_bias,
            self.bias,
            self.constant_value,
            self.scaling_factor,
        )
```

[NCU PROFILING METRICS]
{
  "conv2d_min_bias_scale_kernel": {
    "sm__throughput.avg.pct_of_peak_sustained_elapsed": 66.52,
    "launch__grid_size": 127008,
    "sm__warps_active.avg.pct_of_peak_sustained_active": 24.97,
    "dram__throughput.avg.pct_of_peak_sustained_elapsed": 4.1,
    "lts__t_sector_hit_rate.pct": 87.89
  }
}

**Task**: Analyze the NCU metrics and current code, then generate optimized code that maximizes performance.

TRITON API CONSTRAINTS (CRITICAL):
- Triton has NO: tl.tanh, tl.sigmoid, tl.gelu, tl.silu, tl.softmax, tl.mish

OUTPUT RULES (STRICT):
1. Follow this exact order:
   1. Imports: torch, torch.nn, triton, triton.language as tl
   2. @triton.jit decorated kernel function(s)
   3. Wrapper function(s) for grid calculation and kernel launch
   4. class ModelNew(nn.Module) that calls your kernels
2. Do NOT include: testing code, if __name__, get_inputs, get_init_inputs

```python
# <optimized Triton code>
```
