<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>VPIDR</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">VPIDR, Virtualization Processor ID Register</h1><p>The VPIDR characteristics are:</p><h2>Purpose</h2>
        <p>Holds the value of the Virtualization Processor ID. This is the value returned by Non-secure EL1 reads of <a href="AArch32-midr.html">MIDR</a>.</p>
      <h2>Configuration</h2><p>AArch32 System register VPIDR bits [31:0] are architecturally mapped to AArch64 System register <a href="AArch64-vpidr_el2.html">VPIDR_EL2[31:0]</a>.</p><p>This register is present only when EL2 is capable of using AArch32. Otherwise, direct accesses to VPIDR are <span class="arm-defined-word">UNDEFINED</span>.</p>
        <p>If EL2 is not implemented but EL3 is implemented, this register takes the value of the <a href="AArch32-midr.html">MIDR</a>.</p>
      <h2>Attributes</h2>
        <p>VPIDR is a 32-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8"><a href="#fieldset_0-31_24">Implementer</a></td><td class="lr" colspan="4"><a href="#fieldset_0-23_20">Variant</a></td><td class="lr" colspan="4"><a href="#fieldset_0-19_16">Architecture</a></td><td class="lr" colspan="12"><a href="#fieldset_0-15_4">PartNum</a></td><td class="lr" colspan="4"><a href="#fieldset_0-3_0">Revision</a></td></tr></tbody></table><h4 id="fieldset_0-31_24">Implementer, bits [31:24]</h4><div class="field">
      <p>The Implementer code. This field must hold an implementer code that has been assigned by Arm. Assigned codes include the following:</p>
    <table class="valuetable"><tr><th>Implementer</th><th>Meaning</th></tr><tr><td class="bitfield">0x00</td><td>
          <p>Reserved for software use.</p>
        </td></tr><tr><td class="bitfield">0x41</td><td>
          <p>Arm Limited.</p>
        </td></tr><tr><td class="bitfield">0x42</td><td>
          <p>Broadcom Corporation.</p>
        </td></tr><tr><td class="bitfield">0x43</td><td>
          <p>Cavium Inc.</p>
        </td></tr><tr><td class="bitfield">0x44</td><td>
          <p>Digital Equipment Corporation.</p>
        </td></tr><tr><td class="bitfield">0x46</td><td>
          <p>Fujitsu Ltd.</p>
        </td></tr><tr><td class="bitfield">0x49</td><td>
          <p>Infineon Technologies AG.</p>
        </td></tr><tr><td class="bitfield">0x4D</td><td>
          <p>Motorola or Freescale Semiconductor Inc.</p>
        </td></tr><tr><td class="bitfield">0x4E</td><td>
          <p>NVIDIA Corporation.</p>
        </td></tr><tr><td class="bitfield">0x50</td><td>
          <p>Applied Micro Circuits Corporation.</p>
        </td></tr><tr><td class="bitfield">0x51</td><td>
          <p>Qualcomm Inc.</p>
        </td></tr><tr><td class="bitfield">0x56</td><td>
          <p>Marvell International Ltd.</p>
        </td></tr><tr><td class="bitfield">0x69</td><td>
          <p>Intel Corporation.</p>
        </td></tr><tr><td class="bitfield">0xC0</td><td>
          <p>Ampere Computing.</p>
        </td></tr></table>
      <p>Arm can assign codes that are not published in this manual. All values not assigned by Arm are reserved and must not be used.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a Warm reset:<ul>
            <li>When the PE resets into EL2 or EL3,
            this field resets to
            the value in <a href="AArch32-midr.html">MIDR</a>.Implementer.</li>
          
            <li>Otherwise,
            this field resets to
            an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li>
          </ul></li></ul></div><h4 id="fieldset_0-23_20">Variant, bits [23:20]</h4><div class="field">
      <p>An <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> variant number. Typically, this field is used to distinguish between different product variants, or major revisions of a product.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a Warm reset:<ul>
            <li>When the PE resets into EL2 or EL3,
            this field resets to
            the value in <a href="AArch32-midr.html">MIDR</a>.Variant.</li>
          
            <li>Otherwise,
            this field resets to
            an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li>
          </ul></li></ul></div><h4 id="fieldset_0-19_16">Architecture, bits [19:16]</h4><div class="field">
      <p>Architecture version. Defined values are:</p>
    <table class="valuetable"><tr><th>Architecture</th><th>Meaning</th></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Armv4.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td>
          <p>Armv4T.</p>
        </td></tr><tr><td class="bitfield">0b0011</td><td>
          <p>Armv5 (obsolete).</p>
        </td></tr><tr><td class="bitfield">0b0100</td><td>
          <p>Armv5T.</p>
        </td></tr><tr><td class="bitfield">0b0101</td><td>
          <p>Armv5TE.</p>
        </td></tr><tr><td class="bitfield">0b0110</td><td>
          <p>Armv5TEJ.</p>
        </td></tr><tr><td class="bitfield">0b0111</td><td>
          <p>Armv6.</p>
        </td></tr><tr><td class="bitfield">0b1111</td><td>
          <p>Architectural features are individually identified in the ID_* registers.</p>
        </td></tr></table>
      <p>All other values are reserved.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a Warm reset:<ul>
            <li>When the PE resets into EL2 or EL3,
            this field resets to
            the value in <a href="AArch32-midr.html">MIDR</a>.Architecture.</li>
          
            <li>Otherwise,
            this field resets to
            an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li>
          </ul></li></ul></div><h4 id="fieldset_0-15_4">PartNum, bits [15:4]</h4><div class="field"><p>An <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> primary part number for the device.</p>
<p>On processors implemented by Arm, if the top four bits of the primary part number are <span class="hexnumber">0x0</span> or <span class="hexnumber">0x7</span>, the variant and architecture are encoded differently.</p><p>The reset behavior of this field is:</p><ul><li>On a Warm reset:<ul>
            <li>When the PE resets into EL2 or EL3,
            this field resets to
            the value in <a href="AArch32-midr.html">MIDR</a>.PartNum.</li>
          
            <li>Otherwise,
            this field resets to
            an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li>
          </ul></li></ul></div><h4 id="fieldset_0-3_0">Revision, bits [3:0]</h4><div class="field">
      <p>An <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> revision number for the device.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a Warm reset:<ul>
            <li>When the PE resets into EL2 or EL3,
            this field resets to
            the value in <a href="AArch32-midr.html">MIDR</a>.Revision.</li>
          
            <li>Otherwise,
            this field resets to
            an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li>
          </ul></li></ul></div><div class="access_mechanisms"><h2>Accessing VPIDR</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><h4 class="assembler">MRC{&lt;c&gt;}{&lt;q&gt;} &lt;coproc&gt;, {#}&lt;opc1&gt;, &lt;Rt&gt;, &lt;CRn&gt;, &lt;CRm&gt;{, {#}&lt;opc2&gt;}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1111</td><td>0b100</td><td>0b0000</td><td>0b0000</td><td>0b000</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HSTR_EL2.T0 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HSTR.T0 == '1' then
        AArch32.TakeHypTrapException(0x03);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    R[t] = VPIDR;
elsif PSTATE.EL == EL3 then
    if !HaveEL(EL2) then
        R[t] = MIDR;
    elsif SCR.NS == '0' then
        UNDEFINED;
    else
        R[t] = VPIDR;
                </p><h4 class="assembler">MCR{&lt;c&gt;}{&lt;q&gt;} &lt;coproc&gt;, {#}&lt;opc1&gt;, &lt;Rt&gt;, &lt;CRn&gt;, &lt;CRm&gt;{, {#}&lt;opc2&gt;}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1111</td><td>0b100</td><td>0b0000</td><td>0b0000</td><td>0b000</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HSTR_EL2.T0 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HSTR.T0 == '1' then
        AArch32.TakeHypTrapException(0x03);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    VPIDR = R[t];
elsif PSTATE.EL == EL3 then
    if !HaveEL(EL2) then
        return;
    elsif SCR.NS == '0' then
        UNDEFINED;
    else
        VPIDR = R[t];
                </p><h4 class="assembler">MRC{&lt;c&gt;}{&lt;q&gt;} &lt;coproc&gt;, {#}&lt;opc1&gt;, &lt;Rt&gt;, &lt;CRn&gt;, &lt;CRm&gt;{, {#}&lt;opc2&gt;}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1111</td><td>0b000</td><td>0b0000</td><td>0b0000</td><td>0b000</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HSTR_EL2.T0 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HSTR.T0 == '1' then
        AArch32.TakeHypTrapException(0x03);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) then
        R[t] = VPIDR_EL2&lt;31:0&gt;;
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) then
        R[t] = VPIDR;
    else
        R[t] = MIDR;
elsif PSTATE.EL == EL2 then
    R[t] = MIDR;
elsif PSTATE.EL == EL3 then
    R[t] = MIDR;
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:07; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
