TimeQuest Timing Analyzer report for uniciclo
Wed Jun 05 00:14:38 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'clk_mem'
 13. Slow Model Hold: 'clk'
 14. Slow Model Hold: 'clk_mem'
 15. Slow Model Minimum Pulse Width: 'clk_mem'
 16. Slow Model Minimum Pulse Width: 'clk'
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'clk'
 25. Fast Model Setup: 'clk_mem'
 26. Fast Model Hold: 'clk'
 27. Fast Model Hold: 'clk_mem'
 28. Fast Model Minimum Pulse Width: 'clk_mem'
 29. Fast Model Minimum Pulse Width: 'clk'
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Multicorner Timing Analysis Summary
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; uniciclo                                                          ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C70F896C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }     ;
; clk_mem    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_mem } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 59.91 MHz ; 59.91 MHz       ; clk_mem    ;      ;
; 67.12 MHz ; 67.12 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Slow Model Setup Summary          ;
+---------+---------+---------------+
; Clock   ; Slack   ; End Point TNS ;
+---------+---------+---------------+
; clk     ; -17.297 ; -16357.196    ;
; clk_mem ; -15.692 ; -622.013      ;
+---------+---------+---------------+


+---------------------------------+
; Slow Model Hold Summary         ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clk     ; 0.920 ; 0.000         ;
; clk_mem ; 0.945 ; 0.000         ;
+---------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+---------+--------+---------------------+
; Clock   ; Slack  ; End Point TNS       ;
+---------+--------+---------------------+
; clk_mem ; -2.000 ; -374.916            ;
; clk     ; -1.380 ; -1025.380           ;
+---------+--------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                             ;
+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; -17.297 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg0  ; breg:b_regis|um_Reg[13][31] ; clk_mem      ; clk         ; 1.000        ; -0.061     ; 18.272     ;
; -17.297 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg1  ; breg:b_regis|um_Reg[13][31] ; clk_mem      ; clk         ; 1.000        ; -0.061     ; 18.272     ;
; -17.297 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg2  ; breg:b_regis|um_Reg[13][31] ; clk_mem      ; clk         ; 1.000        ; -0.061     ; 18.272     ;
; -17.297 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg3  ; breg:b_regis|um_Reg[13][31] ; clk_mem      ; clk         ; 1.000        ; -0.061     ; 18.272     ;
; -17.297 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg4  ; breg:b_regis|um_Reg[13][31] ; clk_mem      ; clk         ; 1.000        ; -0.061     ; 18.272     ;
; -17.297 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg5  ; breg:b_regis|um_Reg[13][31] ; clk_mem      ; clk         ; 1.000        ; -0.061     ; 18.272     ;
; -17.297 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg6  ; breg:b_regis|um_Reg[13][31] ; clk_mem      ; clk         ; 1.000        ; -0.061     ; 18.272     ;
; -17.297 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg7  ; breg:b_regis|um_Reg[13][31] ; clk_mem      ; clk         ; 1.000        ; -0.061     ; 18.272     ;
; -17.195 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg0  ; breg:b_regis|um_Reg[26][31] ; clk_mem      ; clk         ; 1.000        ; -0.038     ; 18.193     ;
; -17.195 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg1  ; breg:b_regis|um_Reg[26][31] ; clk_mem      ; clk         ; 1.000        ; -0.038     ; 18.193     ;
; -17.195 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg2  ; breg:b_regis|um_Reg[26][31] ; clk_mem      ; clk         ; 1.000        ; -0.038     ; 18.193     ;
; -17.195 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg3  ; breg:b_regis|um_Reg[26][31] ; clk_mem      ; clk         ; 1.000        ; -0.038     ; 18.193     ;
; -17.195 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg4  ; breg:b_regis|um_Reg[26][31] ; clk_mem      ; clk         ; 1.000        ; -0.038     ; 18.193     ;
; -17.195 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg5  ; breg:b_regis|um_Reg[26][31] ; clk_mem      ; clk         ; 1.000        ; -0.038     ; 18.193     ;
; -17.195 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg6  ; breg:b_regis|um_Reg[26][31] ; clk_mem      ; clk         ; 1.000        ; -0.038     ; 18.193     ;
; -17.195 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg7  ; breg:b_regis|um_Reg[26][31] ; clk_mem      ; clk         ; 1.000        ; -0.038     ; 18.193     ;
; -17.161 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg0  ; breg:b_regis|um_Reg[17][31] ; clk_mem      ; clk         ; 1.000        ; -0.052     ; 18.145     ;
; -17.161 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg1  ; breg:b_regis|um_Reg[17][31] ; clk_mem      ; clk         ; 1.000        ; -0.052     ; 18.145     ;
; -17.161 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg2  ; breg:b_regis|um_Reg[17][31] ; clk_mem      ; clk         ; 1.000        ; -0.052     ; 18.145     ;
; -17.161 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg3  ; breg:b_regis|um_Reg[17][31] ; clk_mem      ; clk         ; 1.000        ; -0.052     ; 18.145     ;
; -17.161 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg4  ; breg:b_regis|um_Reg[17][31] ; clk_mem      ; clk         ; 1.000        ; -0.052     ; 18.145     ;
; -17.161 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg5  ; breg:b_regis|um_Reg[17][31] ; clk_mem      ; clk         ; 1.000        ; -0.052     ; 18.145     ;
; -17.161 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg6  ; breg:b_regis|um_Reg[17][31] ; clk_mem      ; clk         ; 1.000        ; -0.052     ; 18.145     ;
; -17.161 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg7  ; breg:b_regis|um_Reg[17][31] ; clk_mem      ; clk         ; 1.000        ; -0.052     ; 18.145     ;
; -17.156 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg0  ; breg:b_regis|um_Reg[29][31] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 18.120     ;
; -17.156 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg1  ; breg:b_regis|um_Reg[29][31] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 18.120     ;
; -17.156 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg2  ; breg:b_regis|um_Reg[29][31] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 18.120     ;
; -17.156 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg3  ; breg:b_regis|um_Reg[29][31] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 18.120     ;
; -17.156 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg4  ; breg:b_regis|um_Reg[29][31] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 18.120     ;
; -17.156 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg5  ; breg:b_regis|um_Reg[29][31] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 18.120     ;
; -17.156 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg6  ; breg:b_regis|um_Reg[29][31] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 18.120     ;
; -17.156 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg7  ; breg:b_regis|um_Reg[29][31] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 18.120     ;
; -17.153 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg0  ; breg:b_regis|um_Reg[30][31] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 18.117     ;
; -17.153 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg1  ; breg:b_regis|um_Reg[30][31] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 18.117     ;
; -17.153 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg2  ; breg:b_regis|um_Reg[30][31] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 18.117     ;
; -17.153 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg3  ; breg:b_regis|um_Reg[30][31] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 18.117     ;
; -17.153 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg4  ; breg:b_regis|um_Reg[30][31] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 18.117     ;
; -17.153 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg5  ; breg:b_regis|um_Reg[30][31] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 18.117     ;
; -17.153 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg6  ; breg:b_regis|um_Reg[30][31] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 18.117     ;
; -17.153 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg7  ; breg:b_regis|um_Reg[30][31] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 18.117     ;
; -17.085 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg0  ; breg:b_regis|um_Reg[26][30] ; clk_mem      ; clk         ; 1.000        ; -0.039     ; 18.082     ;
; -17.085 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg1  ; breg:b_regis|um_Reg[26][30] ; clk_mem      ; clk         ; 1.000        ; -0.039     ; 18.082     ;
; -17.085 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg2  ; breg:b_regis|um_Reg[26][30] ; clk_mem      ; clk         ; 1.000        ; -0.039     ; 18.082     ;
; -17.085 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg3  ; breg:b_regis|um_Reg[26][30] ; clk_mem      ; clk         ; 1.000        ; -0.039     ; 18.082     ;
; -17.085 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg4  ; breg:b_regis|um_Reg[26][30] ; clk_mem      ; clk         ; 1.000        ; -0.039     ; 18.082     ;
; -17.085 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg5  ; breg:b_regis|um_Reg[26][30] ; clk_mem      ; clk         ; 1.000        ; -0.039     ; 18.082     ;
; -17.085 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg6  ; breg:b_regis|um_Reg[26][30] ; clk_mem      ; clk         ; 1.000        ; -0.039     ; 18.082     ;
; -17.085 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg7  ; breg:b_regis|um_Reg[26][30] ; clk_mem      ; clk         ; 1.000        ; -0.039     ; 18.082     ;
; -17.082 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg0  ; breg:b_regis|um_Reg[28][25] ; clk_mem      ; clk         ; 1.000        ; -0.037     ; 18.081     ;
; -17.082 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg1  ; breg:b_regis|um_Reg[28][25] ; clk_mem      ; clk         ; 1.000        ; -0.037     ; 18.081     ;
; -17.082 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg2  ; breg:b_regis|um_Reg[28][25] ; clk_mem      ; clk         ; 1.000        ; -0.037     ; 18.081     ;
; -17.082 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg3  ; breg:b_regis|um_Reg[28][25] ; clk_mem      ; clk         ; 1.000        ; -0.037     ; 18.081     ;
; -17.082 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg4  ; breg:b_regis|um_Reg[28][25] ; clk_mem      ; clk         ; 1.000        ; -0.037     ; 18.081     ;
; -17.082 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg5  ; breg:b_regis|um_Reg[28][25] ; clk_mem      ; clk         ; 1.000        ; -0.037     ; 18.081     ;
; -17.082 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg6  ; breg:b_regis|um_Reg[28][25] ; clk_mem      ; clk         ; 1.000        ; -0.037     ; 18.081     ;
; -17.082 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg7  ; breg:b_regis|um_Reg[28][25] ; clk_mem      ; clk         ; 1.000        ; -0.037     ; 18.081     ;
; -17.059 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg0  ; breg:b_regis|um_Reg[4][7]   ; clk_mem      ; clk         ; 1.000        ; -0.077     ; 18.018     ;
; -17.059 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg1  ; breg:b_regis|um_Reg[4][7]   ; clk_mem      ; clk         ; 1.000        ; -0.077     ; 18.018     ;
; -17.059 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg2  ; breg:b_regis|um_Reg[4][7]   ; clk_mem      ; clk         ; 1.000        ; -0.077     ; 18.018     ;
; -17.059 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg3  ; breg:b_regis|um_Reg[4][7]   ; clk_mem      ; clk         ; 1.000        ; -0.077     ; 18.018     ;
; -17.059 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg4  ; breg:b_regis|um_Reg[4][7]   ; clk_mem      ; clk         ; 1.000        ; -0.077     ; 18.018     ;
; -17.059 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg5  ; breg:b_regis|um_Reg[4][7]   ; clk_mem      ; clk         ; 1.000        ; -0.077     ; 18.018     ;
; -17.059 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg6  ; breg:b_regis|um_Reg[4][7]   ; clk_mem      ; clk         ; 1.000        ; -0.077     ; 18.018     ;
; -17.059 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg7  ; breg:b_regis|um_Reg[4][7]   ; clk_mem      ; clk         ; 1.000        ; -0.077     ; 18.018     ;
; -17.058 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg0  ; breg:b_regis|um_Reg[2][7]   ; clk_mem      ; clk         ; 1.000        ; -0.077     ; 18.017     ;
; -17.058 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg1  ; breg:b_regis|um_Reg[2][7]   ; clk_mem      ; clk         ; 1.000        ; -0.077     ; 18.017     ;
; -17.058 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg2  ; breg:b_regis|um_Reg[2][7]   ; clk_mem      ; clk         ; 1.000        ; -0.077     ; 18.017     ;
; -17.058 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg3  ; breg:b_regis|um_Reg[2][7]   ; clk_mem      ; clk         ; 1.000        ; -0.077     ; 18.017     ;
; -17.058 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg4  ; breg:b_regis|um_Reg[2][7]   ; clk_mem      ; clk         ; 1.000        ; -0.077     ; 18.017     ;
; -17.058 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg5  ; breg:b_regis|um_Reg[2][7]   ; clk_mem      ; clk         ; 1.000        ; -0.077     ; 18.017     ;
; -17.058 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg6  ; breg:b_regis|um_Reg[2][7]   ; clk_mem      ; clk         ; 1.000        ; -0.077     ; 18.017     ;
; -17.058 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg7  ; breg:b_regis|um_Reg[2][7]   ; clk_mem      ; clk         ; 1.000        ; -0.077     ; 18.017     ;
; -17.057 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg0  ; breg:b_regis|um_Reg[3][7]   ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.044     ;
; -17.057 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg1  ; breg:b_regis|um_Reg[3][7]   ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.044     ;
; -17.057 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg2  ; breg:b_regis|um_Reg[3][7]   ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.044     ;
; -17.057 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg3  ; breg:b_regis|um_Reg[3][7]   ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.044     ;
; -17.057 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg4  ; breg:b_regis|um_Reg[3][7]   ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.044     ;
; -17.057 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg5  ; breg:b_regis|um_Reg[3][7]   ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.044     ;
; -17.057 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg6  ; breg:b_regis|um_Reg[3][7]   ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.044     ;
; -17.057 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg7  ; breg:b_regis|um_Reg[3][7]   ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.044     ;
; -17.056 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg0  ; breg:b_regis|um_Reg[5][7]   ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.043     ;
; -17.056 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg1  ; breg:b_regis|um_Reg[5][7]   ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.043     ;
; -17.056 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg2  ; breg:b_regis|um_Reg[5][7]   ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.043     ;
; -17.056 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg3  ; breg:b_regis|um_Reg[5][7]   ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.043     ;
; -17.056 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg4  ; breg:b_regis|um_Reg[5][7]   ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.043     ;
; -17.056 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg5  ; breg:b_regis|um_Reg[5][7]   ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.043     ;
; -17.056 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg6  ; breg:b_regis|um_Reg[5][7]   ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.043     ;
; -17.056 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg7  ; breg:b_regis|um_Reg[5][7]   ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.043     ;
; -17.046 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg0  ; breg:b_regis|um_Reg[30][29] ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 18.020     ;
; -17.046 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg1  ; breg:b_regis|um_Reg[30][29] ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 18.020     ;
; -17.046 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg2  ; breg:b_regis|um_Reg[30][29] ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 18.020     ;
; -17.046 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg3  ; breg:b_regis|um_Reg[30][29] ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 18.020     ;
; -17.046 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg4  ; breg:b_regis|um_Reg[30][29] ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 18.020     ;
; -17.046 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg5  ; breg:b_regis|um_Reg[30][29] ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 18.020     ;
; -17.046 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg6  ; breg:b_regis|um_Reg[30][29] ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 18.020     ;
; -17.046 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg7  ; breg:b_regis|um_Reg[30][29] ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 18.020     ;
; -17.045 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg0 ; breg:b_regis|um_Reg[13][31] ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 18.033     ;
; -17.045 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg0 ; breg:b_regis|um_Reg[4][7]   ; clk_mem      ; clk         ; 1.000        ; -0.064     ; 18.017     ;
; -17.045 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg1 ; breg:b_regis|um_Reg[13][31] ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 18.033     ;
; -17.045 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg2 ; breg:b_regis|um_Reg[13][31] ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 18.033     ;
+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_mem'                                                                                                                                                                                                                                                                                            ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -15.692 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 16.664     ;
; -15.692 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 16.664     ;
; -15.692 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 16.664     ;
; -15.692 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 16.664     ;
; -15.692 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 16.664     ;
; -15.692 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 16.664     ;
; -15.692 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 16.664     ;
; -15.692 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 16.664     ;
; -15.678 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.020      ; 16.663     ;
; -15.678 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.020      ; 16.663     ;
; -15.678 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.020      ; 16.663     ;
; -15.678 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.020      ; 16.663     ;
; -15.678 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.020      ; 16.663     ;
; -15.678 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.020      ; 16.663     ;
; -15.678 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.020      ; 16.663     ;
; -15.678 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.020      ; 16.663     ;
; -15.412 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.014     ; 16.363     ;
; -15.412 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.014     ; 16.363     ;
; -15.412 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.014     ; 16.363     ;
; -15.412 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.014     ; 16.363     ;
; -15.412 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.014     ; 16.363     ;
; -15.412 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.014     ; 16.363     ;
; -15.412 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.014     ; 16.363     ;
; -15.412 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.014     ; 16.363     ;
; -15.398 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.001     ; 16.362     ;
; -15.398 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.001     ; 16.362     ;
; -15.398 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.001     ; 16.362     ;
; -15.398 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.001     ; 16.362     ;
; -15.398 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.001     ; 16.362     ;
; -15.398 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.001     ; 16.362     ;
; -15.398 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.001     ; 16.362     ;
; -15.398 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.001     ; 16.362     ;
; -15.066 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.014     ; 16.017     ;
; -15.066 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.014     ; 16.017     ;
; -15.066 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.014     ; 16.017     ;
; -15.066 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.014     ; 16.017     ;
; -15.066 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.014     ; 16.017     ;
; -15.066 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.014     ; 16.017     ;
; -15.066 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.014     ; 16.017     ;
; -15.066 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.014     ; 16.017     ;
; -15.052 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.001     ; 16.016     ;
; -15.052 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.001     ; 16.016     ;
; -15.052 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.001     ; 16.016     ;
; -15.052 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.001     ; 16.016     ;
; -15.052 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.001     ; 16.016     ;
; -15.052 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.001     ; 16.016     ;
; -15.052 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.001     ; 16.016     ;
; -15.052 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.001     ; 16.016     ;
; -15.036 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.014     ; 15.987     ;
; -15.036 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.014     ; 15.987     ;
; -15.036 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.014     ; 15.987     ;
; -15.036 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.014     ; 15.987     ;
; -15.036 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.014     ; 15.987     ;
; -15.036 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.014     ; 15.987     ;
; -15.036 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.014     ; 15.987     ;
; -15.036 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.014     ; 15.987     ;
; -15.033 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 16.005     ;
; -15.033 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 16.005     ;
; -15.033 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 16.005     ;
; -15.033 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 16.005     ;
; -15.033 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 16.005     ;
; -15.033 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 16.005     ;
; -15.033 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 16.005     ;
; -15.033 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 16.005     ;
; -15.026 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.998     ;
; -15.026 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.998     ;
; -15.026 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.998     ;
; -15.026 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.998     ;
; -15.026 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.998     ;
; -15.026 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.998     ;
; -15.026 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.998     ;
; -15.026 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.998     ;
; -15.022 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.001     ; 15.986     ;
; -15.022 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.001     ; 15.986     ;
; -15.022 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.001     ; 15.986     ;
; -15.022 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.001     ; 15.986     ;
; -15.022 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.001     ; 15.986     ;
; -15.022 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.001     ; 15.986     ;
; -15.022 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.001     ; 15.986     ;
; -15.022 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.001     ; 15.986     ;
; -15.019 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.020      ; 16.004     ;
; -15.019 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.020      ; 16.004     ;
; -15.019 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.020      ; 16.004     ;
; -15.019 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.020      ; 16.004     ;
; -15.019 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.020      ; 16.004     ;
; -15.019 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.020      ; 16.004     ;
; -15.019 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.020      ; 16.004     ;
; -15.019 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.020      ; 16.004     ;
; -15.012 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.020      ; 15.997     ;
; -15.012 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.020      ; 15.997     ;
; -15.012 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.020      ; 15.997     ;
; -15.012 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.020      ; 15.997     ;
; -15.012 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.020      ; 15.997     ;
; -15.012 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.020      ; 15.997     ;
; -15.012 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.020      ; 15.997     ;
; -15.012 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.020      ; 15.997     ;
; -14.988 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; 0.020      ; 15.973     ;
; -14.988 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; 0.020      ; 15.973     ;
; -14.988 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; 0.020      ; 15.973     ;
; -14.988 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; 0.020      ; 15.973     ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                          ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 0.920 ; pc:PC_P|address_out[31] ; pc:PC_P|address_out[31] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.186      ;
; 1.614 ; pc:PC_P|address_out[27] ; pc:PC_P|address_out[27] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.880      ;
; 1.698 ; pc:PC_P|address_out[21] ; pc:PC_P|address_out[21] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.964      ;
; 1.699 ; pc:PC_P|address_out[24] ; pc:PC_P|address_out[24] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.965      ;
; 1.825 ; pc:PC_P|address_out[30] ; pc:PC_P|address_out[30] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.091      ;
; 1.855 ; pc:PC_P|address_out[25] ; pc:PC_P|address_out[25] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.121      ;
; 1.861 ; pc:PC_P|address_out[28] ; pc:PC_P|address_out[28] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.127      ;
; 1.932 ; pc:PC_P|address_out[29] ; pc:PC_P|address_out[29] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.198      ;
; 1.943 ; pc:PC_P|address_out[23] ; pc:PC_P|address_out[23] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.209      ;
; 1.945 ; pc:PC_P|address_out[0]  ; pc:PC_P|address_out[0]  ; clk          ; clk         ; 0.000        ; 0.000      ; 2.211      ;
; 1.964 ; pc:PC_P|address_out[24] ; pc:PC_P|address_out[25] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.230      ;
; 1.972 ; pc:PC_P|address_out[19] ; pc:PC_P|address_out[21] ; clk          ; clk         ; 0.000        ; -0.003     ; 2.235      ;
; 1.999 ; pc:PC_P|address_out[27] ; pc:PC_P|address_out[28] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.265      ;
; 2.040 ; pc:PC_P|address_out[19] ; pc:PC_P|address_out[22] ; clk          ; clk         ; 0.000        ; -0.003     ; 2.303      ;
; 2.059 ; pc:PC_P|address_out[30] ; pc:PC_P|address_out[31] ; clk          ; clk         ; 0.000        ; 0.004      ; 2.329      ;
; 2.074 ; pc:PC_P|address_out[22] ; pc:PC_P|address_out[22] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.340      ;
; 2.077 ; pc:PC_P|address_out[19] ; pc:PC_P|address_out[23] ; clk          ; clk         ; 0.000        ; -0.003     ; 2.340      ;
; 2.078 ; pc:PC_P|address_out[19] ; pc:PC_P|address_out[19] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.344      ;
; 2.079 ; pc:PC_P|address_out[29] ; pc:PC_P|address_out[31] ; clk          ; clk         ; 0.000        ; 0.004      ; 2.349      ;
; 2.082 ; pc:PC_P|address_out[21] ; pc:PC_P|address_out[22] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.083 ; pc:PC_P|address_out[15] ; pc:PC_P|address_out[15] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.349      ;
; 2.107 ; pc:PC_P|address_out[24] ; pc:PC_P|address_out[27] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.373      ;
; 2.115 ; pc:PC_P|address_out[14] ; pc:PC_P|address_out[14] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.381      ;
; 2.115 ; pc:PC_P|address_out[17] ; pc:PC_P|address_out[21] ; clk          ; clk         ; 0.000        ; -0.003     ; 2.378      ;
; 2.118 ; pc:PC_P|address_out[17] ; pc:PC_P|address_out[17] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.384      ;
; 2.119 ; pc:PC_P|address_out[21] ; pc:PC_P|address_out[23] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.385      ;
; 2.130 ; pc:PC_P|address_out[27] ; pc:PC_P|address_out[30] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.396      ;
; 2.130 ; pc:PC_P|address_out[20] ; pc:PC_P|address_out[21] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.396      ;
; 2.136 ; pc:PC_P|address_out[10] ; pc:PC_P|address_out[10] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.402      ;
; 2.145 ; pc:PC_P|address_out[16] ; pc:PC_P|address_out[16] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.411      ;
; 2.145 ; pc:PC_P|address_out[20] ; pc:PC_P|address_out[20] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.411      ;
; 2.150 ; pc:PC_P|address_out[28] ; pc:PC_P|address_out[31] ; clk          ; clk         ; 0.000        ; 0.004      ; 2.420      ;
; 2.177 ; pc:PC_P|address_out[24] ; pc:PC_P|address_out[28] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.443      ;
; 2.183 ; pc:PC_P|address_out[17] ; pc:PC_P|address_out[22] ; clk          ; clk         ; 0.000        ; -0.003     ; 2.446      ;
; 2.187 ; pc:PC_P|address_out[29] ; pc:PC_P|address_out[30] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.453      ;
; 2.191 ; pc:PC_P|address_out[27] ; pc:PC_P|address_out[29] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.457      ;
; 2.198 ; pc:PC_P|address_out[20] ; pc:PC_P|address_out[22] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.464      ;
; 2.217 ; pc:PC_P|address_out[19] ; pc:PC_P|address_out[25] ; clk          ; clk         ; 0.000        ; -0.003     ; 2.480      ;
; 2.220 ; pc:PC_P|address_out[17] ; pc:PC_P|address_out[23] ; clk          ; clk         ; 0.000        ; -0.003     ; 2.483      ;
; 2.235 ; pc:PC_P|address_out[20] ; pc:PC_P|address_out[23] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.501      ;
; 2.242 ; pc:PC_P|address_out[26] ; pc:PC_P|address_out[27] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.508      ;
; 2.248 ; pc:PC_P|address_out[27] ; pc:PC_P|address_out[31] ; clk          ; clk         ; 0.000        ; 0.004      ; 2.518      ;
; 2.253 ; pc:PC_P|address_out[26] ; pc:PC_P|address_out[26] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.519      ;
; 2.259 ; pc:PC_P|address_out[21] ; pc:PC_P|address_out[25] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.525      ;
; 2.267 ; pc:PC_P|address_out[19] ; pc:PC_P|address_out[24] ; clk          ; clk         ; 0.000        ; -0.003     ; 2.530      ;
; 2.302 ; pc:PC_P|address_out[19] ; pc:PC_P|address_out[20] ; clk          ; clk         ; 0.000        ; -0.003     ; 2.565      ;
; 2.307 ; pc:PC_P|address_out[28] ; pc:PC_P|address_out[30] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.573      ;
; 2.308 ; pc:PC_P|address_out[24] ; pc:PC_P|address_out[30] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.574      ;
; 2.309 ; pc:PC_P|address_out[21] ; pc:PC_P|address_out[24] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.575      ;
; 2.312 ; pc:PC_P|address_out[26] ; pc:PC_P|address_out[28] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.578      ;
; 2.313 ; pc:PC_P|address_out[25] ; pc:PC_P|address_out[27] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.579      ;
; 2.321 ; pc:PC_P|address_out[26] ; pc:PC_P|address_out[31] ; clk          ; clk         ; 0.000        ; 0.004      ; 2.591      ;
; 2.342 ; pc:PC_P|address_out[15] ; pc:PC_P|address_out[21] ; clk          ; clk         ; 0.000        ; 0.008      ; 2.616      ;
; 2.360 ; pc:PC_P|address_out[19] ; pc:PC_P|address_out[27] ; clk          ; clk         ; 0.000        ; -0.003     ; 2.623      ;
; 2.360 ; pc:PC_P|address_out[17] ; pc:PC_P|address_out[25] ; clk          ; clk         ; 0.000        ; -0.003     ; 2.623      ;
; 2.364 ; pc:PC_P|address_out[25] ; pc:PC_P|address_out[31] ; clk          ; clk         ; 0.000        ; 0.004      ; 2.634      ;
; 2.368 ; pc:PC_P|address_out[28] ; pc:PC_P|address_out[29] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.634      ;
; 2.369 ; pc:PC_P|address_out[24] ; pc:PC_P|address_out[29] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.635      ;
; 2.370 ; pc:PC_P|address_out[1]  ; pc:PC_P|address_out[1]  ; clk          ; clk         ; 0.000        ; 0.000      ; 2.636      ;
; 2.375 ; pc:PC_P|address_out[20] ; pc:PC_P|address_out[25] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.641      ;
; 2.383 ; pc:PC_P|address_out[17] ; pc:PC_P|address_out[18] ; clk          ; clk         ; 0.000        ; -0.005     ; 2.644      ;
; 2.383 ; pc:PC_P|address_out[25] ; pc:PC_P|address_out[28] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.649      ;
; 2.390 ; pc:PC_P|address_out[15] ; pc:PC_P|address_out[16] ; clk          ; clk         ; 0.000        ; 0.008      ; 2.664      ;
; 2.400 ; pc:PC_P|address_out[23] ; pc:PC_P|address_out[25] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.666      ;
; 2.402 ; pc:PC_P|address_out[21] ; pc:PC_P|address_out[27] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.668      ;
; 2.402 ; pc:PC_P|address_out[18] ; pc:PC_P|address_out[18] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.668      ;
; 2.403 ; pc:PC_P|address_out[14] ; pc:PC_P|address_out[21] ; clk          ; clk         ; 0.000        ; 0.008      ; 2.677      ;
; 2.410 ; pc:PC_P|address_out[15] ; pc:PC_P|address_out[22] ; clk          ; clk         ; 0.000        ; 0.008      ; 2.684      ;
; 2.410 ; pc:PC_P|address_out[17] ; pc:PC_P|address_out[24] ; clk          ; clk         ; 0.000        ; -0.003     ; 2.673      ;
; 2.412 ; pc:PC_P|address_out[16] ; pc:PC_P|address_out[21] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.678      ;
; 2.425 ; pc:PC_P|address_out[20] ; pc:PC_P|address_out[24] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.691      ;
; 2.430 ; pc:PC_P|address_out[19] ; pc:PC_P|address_out[28] ; clk          ; clk         ; 0.000        ; -0.003     ; 2.693      ;
; 2.433 ; pc:PC_P|address_out[24] ; pc:PC_P|address_out[26] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.699      ;
; 2.441 ; pc:PC_P|address_out[23] ; pc:PC_P|address_out[24] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.707      ;
; 2.443 ; pc:PC_P|address_out[26] ; pc:PC_P|address_out[30] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.709      ;
; 2.445 ; pc:PC_P|address_out[17] ; pc:PC_P|address_out[20] ; clk          ; clk         ; 0.000        ; -0.003     ; 2.708      ;
; 2.446 ; pc:PC_P|address_out[18] ; pc:PC_P|address_out[21] ; clk          ; clk         ; 0.000        ; 0.002      ; 2.714      ;
; 2.447 ; pc:PC_P|address_out[15] ; pc:PC_P|address_out[23] ; clk          ; clk         ; 0.000        ; 0.008      ; 2.721      ;
; 2.451 ; pc:PC_P|address_out[14] ; pc:PC_P|address_out[16] ; clk          ; clk         ; 0.000        ; 0.008      ; 2.725      ;
; 2.456 ; pc:PC_P|address_out[13] ; pc:PC_P|address_out[13] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.722      ;
; 2.462 ; pc:PC_P|address_out[13] ; pc:PC_P|address_out[21] ; clk          ; clk         ; 0.000        ; 0.008      ; 2.736      ;
; 2.469 ; pc:PC_P|address_out[22] ; pc:PC_P|address_out[23] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.735      ;
; 2.470 ; pc:PC_P|address_out[24] ; pc:PC_P|address_out[31] ; clk          ; clk         ; 0.000        ; 0.004      ; 2.740      ;
; 2.471 ; pc:PC_P|address_out[14] ; pc:PC_P|address_out[22] ; clk          ; clk         ; 0.000        ; 0.008      ; 2.745      ;
; 2.472 ; pc:PC_P|address_out[21] ; pc:PC_P|address_out[28] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.738      ;
; 2.477 ; pc:PC_P|address_out[14] ; pc:PC_P|address_out[15] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.743      ;
; 2.480 ; pc:PC_P|address_out[16] ; pc:PC_P|address_out[22] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.746      ;
; 2.486 ; pc:PC_P|address_out[13] ; pc:PC_P|address_out[14] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.752      ;
; 2.503 ; pc:PC_P|address_out[17] ; pc:PC_P|address_out[27] ; clk          ; clk         ; 0.000        ; -0.003     ; 2.766      ;
; 2.504 ; pc:PC_P|address_out[26] ; pc:PC_P|address_out[29] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.770      ;
; 2.508 ; pc:PC_P|address_out[14] ; pc:PC_P|address_out[23] ; clk          ; clk         ; 0.000        ; 0.008      ; 2.782      ;
; 2.510 ; pc:PC_P|address_out[13] ; pc:PC_P|address_out[16] ; clk          ; clk         ; 0.000        ; 0.008      ; 2.784      ;
; 2.514 ; pc:PC_P|address_out[18] ; pc:PC_P|address_out[22] ; clk          ; clk         ; 0.000        ; 0.002      ; 2.782      ;
; 2.514 ; pc:PC_P|address_out[25] ; pc:PC_P|address_out[30] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.780      ;
; 2.517 ; pc:PC_P|address_out[16] ; pc:PC_P|address_out[23] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.783      ;
; 2.518 ; pc:PC_P|address_out[20] ; pc:PC_P|address_out[27] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.784      ;
; 2.530 ; pc:PC_P|address_out[13] ; pc:PC_P|address_out[22] ; clk          ; clk         ; 0.000        ; 0.008      ; 2.804      ;
; 2.536 ; pc:PC_P|address_out[13] ; pc:PC_P|address_out[15] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.802      ;
; 2.537 ; pc:PC_P|address_out[17] ; pc:PC_P|address_out[19] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.803      ;
; 2.543 ; pc:PC_P|address_out[23] ; pc:PC_P|address_out[27] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.809      ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_mem'                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.945 ; pc:PC_P|address_out[2]                                                                                         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_mem     ; 0.000        ; 0.059      ; 1.238      ;
; 0.946 ; pc:PC_P|address_out[4]                                                                                         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_mem     ; 0.000        ; 0.059      ; 1.239      ;
; 0.953 ; pc:PC_P|address_out[3]                                                                                         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_mem     ; 0.000        ; 0.059      ; 1.246      ;
; 0.959 ; pc:PC_P|address_out[7]                                                                                         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_mem     ; 0.000        ; 0.059      ; 1.252      ;
; 0.960 ; pc:PC_P|address_out[6]                                                                                         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_mem     ; 0.000        ; 0.059      ; 1.253      ;
; 0.963 ; pc:PC_P|address_out[8]                                                                                         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_mem     ; 0.000        ; 0.059      ; 1.256      ;
; 0.969 ; pc:PC_P|address_out[5]                                                                                         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_mem     ; 0.000        ; 0.059      ; 1.262      ;
; 1.243 ; pc:PC_P|address_out[2]                                                                                         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_mem     ; 0.000        ; 0.046      ; 1.523      ;
; 1.251 ; pc:PC_P|address_out[5]                                                                                         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_mem     ; 0.000        ; 0.046      ; 1.531      ;
; 1.256 ; pc:PC_P|address_out[6]                                                                                         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_mem     ; 0.000        ; 0.046      ; 1.536      ;
; 1.258 ; pc:PC_P|address_out[9]                                                                                         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_mem     ; 0.000        ; 0.046      ; 1.538      ;
; 1.258 ; pc:PC_P|address_out[8]                                                                                         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_mem     ; 0.000        ; 0.046      ; 1.538      ;
; 1.267 ; pc:PC_P|address_out[4]                                                                                         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_mem     ; 0.000        ; 0.046      ; 1.547      ;
; 1.267 ; pc:PC_P|address_out[3]                                                                                         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_mem     ; 0.000        ; 0.046      ; 1.547      ;
; 1.272 ; pc:PC_P|address_out[7]                                                                                         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_mem     ; 0.000        ; 0.046      ; 1.552      ;
; 1.419 ; pc:PC_P|address_out[9]                                                                                         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_mem     ; 0.000        ; 0.059      ; 1.712      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg0   ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_memory_reg0          ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg1   ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a1~porta_memory_reg0          ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg2   ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a2~porta_memory_reg0          ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg3   ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a3~porta_memory_reg0          ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg4   ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a4~porta_memory_reg0          ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg5   ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a5~porta_memory_reg0          ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg6   ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a6~porta_memory_reg0          ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg7   ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a7~porta_memory_reg0          ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg8   ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a8~porta_memory_reg0          ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg9   ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a9~porta_memory_reg0          ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg10  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a10~porta_memory_reg0         ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg11  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a11~porta_memory_reg0         ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg12  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a12~porta_memory_reg0         ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg13  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a13~porta_memory_reg0         ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg14  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a14~porta_memory_reg0         ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg15  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a15~porta_memory_reg0         ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg16  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a16~porta_memory_reg0         ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg17  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a17~porta_memory_reg0         ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg0  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_memory_reg0         ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg1  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a19~porta_memory_reg0         ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg2  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a20~porta_memory_reg0         ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg3  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a21~porta_memory_reg0         ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg4  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a22~porta_memory_reg0         ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg5  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a23~porta_memory_reg0         ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg6  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a24~porta_memory_reg0         ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg7  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a25~porta_memory_reg0         ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg8  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a26~porta_memory_reg0         ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg9  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a27~porta_memory_reg0         ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg10 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a28~porta_memory_reg0         ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg11 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a29~porta_memory_reg0         ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg12 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a30~porta_memory_reg0         ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg13 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a31~porta_memory_reg0         ; clk_mem      ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.673 ; breg:b_regis|um_Reg[13][9]                                                                                     ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg9          ; clk          ; clk_mem     ; 0.000        ; 0.083      ; 2.990      ;
; 2.907 ; breg:b_regis|um_Reg[29][2]                                                                                     ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg2          ; clk          ; clk_mem     ; 0.000        ; 0.019      ; 3.160      ;
; 3.090 ; breg:b_regis|um_Reg[29][19]                                                                                    ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg1         ; clk          ; clk_mem     ; 0.000        ; 0.014      ; 3.338      ;
; 3.093 ; breg:b_regis|um_Reg[25][13]                                                                                    ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg13         ; clk          ; clk_mem     ; 0.000        ; 0.045      ; 3.372      ;
; 3.136 ; breg:b_regis|um_Reg[31][31]                                                                                    ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg13        ; clk          ; clk_mem     ; 0.000        ; 0.021      ; 3.391      ;
; 3.147 ; breg:b_regis|um_Reg[7][8]                                                                                      ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg8          ; clk          ; clk_mem     ; 0.000        ; 0.041      ; 3.422      ;
; 3.167 ; breg:b_regis|um_Reg[27][2]                                                                                     ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg2          ; clk          ; clk_mem     ; 0.000        ; -0.006     ; 3.395      ;
; 3.173 ; breg:b_regis|um_Reg[4][27]                                                                                     ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg9         ; clk          ; clk_mem     ; 0.000        ; 0.051      ; 3.458      ;
; 3.232 ; breg:b_regis|um_Reg[31][3]                                                                                     ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg3          ; clk          ; clk_mem     ; 0.000        ; 0.000      ; 3.466      ;
; 3.288 ; breg:b_regis|um_Reg[29][8]                                                                                     ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg8          ; clk          ; clk_mem     ; 0.000        ; 0.037      ; 3.559      ;
; 3.292 ; breg:b_regis|um_Reg[25][21]                                                                                    ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg3         ; clk          ; clk_mem     ; 0.000        ; 0.030      ; 3.556      ;
; 3.307 ; breg:b_regis|um_Reg[17][21]                                                                                    ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg3         ; clk          ; clk_mem     ; 0.000        ; 0.030      ; 3.571      ;
; 3.314 ; breg:b_regis|um_Reg[31][9]                                                                                     ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg9          ; clk          ; clk_mem     ; 0.000        ; 0.046      ; 3.594      ;
; 3.350 ; breg:b_regis|um_Reg[21][2]                                                                                     ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg2          ; clk          ; clk_mem     ; 0.000        ; 0.019      ; 3.603      ;
; 3.353 ; breg:b_regis|um_Reg[14][21]                                                                                    ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg3         ; clk          ; clk_mem     ; 0.000        ; 0.040      ; 3.627      ;
; 3.360 ; breg:b_regis|um_Reg[4][2]                                                                                      ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg2          ; clk          ; clk_mem     ; 0.000        ; 0.020      ; 3.614      ;
; 3.371 ; breg:b_regis|um_Reg[14][8]                                                                                     ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg8          ; clk          ; clk_mem     ; 0.000        ; 0.034      ; 3.639      ;
; 3.382 ; breg:b_regis|um_Reg[15][3]                                                                                     ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg3          ; clk          ; clk_mem     ; 0.000        ; -0.003     ; 3.613      ;
; 3.402 ; breg:b_regis|um_Reg[27][19]                                                                                    ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg1         ; clk          ; clk_mem     ; 0.000        ; 0.015      ; 3.651      ;
; 3.419 ; breg:b_regis|um_Reg[29][13]                                                                                    ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg13         ; clk          ; clk_mem     ; 0.000        ; 0.068      ; 3.721      ;
; 3.433 ; breg:b_regis|um_Reg[27][27]                                                                                    ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg9         ; clk          ; clk_mem     ; 0.000        ; 0.015      ; 3.682      ;
; 3.466 ; breg:b_regis|um_Reg[29][9]                                                                                     ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg9          ; clk          ; clk_mem     ; 0.000        ; 0.037      ; 3.737      ;
; 3.477 ; breg:b_regis|um_Reg[25][20]                                                                                    ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg2         ; clk          ; clk_mem     ; 0.000        ; 0.030      ; 3.741      ;
; 3.487 ; breg:b_regis|um_Reg[24][13]                                                                                    ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg13         ; clk          ; clk_mem     ; 0.000        ; 0.045      ; 3.766      ;
; 3.488 ; breg:b_regis|um_Reg[12][21]                                                                                    ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg3         ; clk          ; clk_mem     ; 0.000        ; 0.040      ; 3.762      ;
; 3.494 ; breg:b_regis|um_Reg[14][9]                                                                                     ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg9          ; clk          ; clk_mem     ; 0.000        ; 0.079      ; 3.807      ;
; 3.502 ; breg:b_regis|um_Reg[27][9]                                                                                     ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg9          ; clk          ; clk_mem     ; 0.000        ; 0.056      ; 3.792      ;
; 3.512 ; breg:b_regis|um_Reg[7][24]                                                                                     ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg6         ; clk          ; clk_mem     ; 0.000        ; 0.057      ; 3.803      ;
; 3.520 ; breg:b_regis|um_Reg[31][21]                                                                                    ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg3         ; clk          ; clk_mem     ; 0.000        ; 0.070      ; 3.824      ;
; 3.520 ; breg:b_regis|um_Reg[7][2]                                                                                      ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg2          ; clk          ; clk_mem     ; 0.000        ; 0.010      ; 3.764      ;
; 3.537 ; breg:b_regis|um_Reg[7][9]                                                                                      ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg9          ; clk          ; clk_mem     ; 0.000        ; 0.041      ; 3.812      ;
; 3.540 ; breg:b_regis|um_Reg[25][3]                                                                                     ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg3          ; clk          ; clk_mem     ; 0.000        ; -0.007     ; 3.767      ;
; 3.557 ; breg:b_regis|um_Reg[3][2]                                                                                      ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg2          ; clk          ; clk_mem     ; 0.000        ; 0.010      ; 3.801      ;
; 3.567 ; breg:b_regis|um_Reg[2][27]                                                                                     ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg9         ; clk          ; clk_mem     ; 0.000        ; 0.051      ; 3.852      ;
; 3.611 ; breg:b_regis|um_Reg[13][2]                                                                                     ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg2          ; clk          ; clk_mem     ; 0.000        ; 0.060      ; 3.905      ;
; 3.612 ; breg:b_regis|um_Reg[14][27]                                                                                    ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg9         ; clk          ; clk_mem     ; 0.000        ; 0.015      ; 3.861      ;
; 3.627 ; breg:b_regis|um_Reg[22][3]                                                                                     ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg3          ; clk          ; clk_mem     ; 0.000        ; 0.000      ; 3.861      ;
; 3.642 ; breg:b_regis|um_Reg[25][19]                                                                                    ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg1         ; clk          ; clk_mem     ; 0.000        ; 0.014      ; 3.890      ;
; 3.645 ; breg:b_regis|um_Reg[3][24]                                                                                     ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg6         ; clk          ; clk_mem     ; 0.000        ; 0.057      ; 3.936      ;
; 3.680 ; breg:b_regis|um_Reg[20][8]                                                                                     ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg8          ; clk          ; clk_mem     ; 0.000        ; 0.037      ; 3.951      ;
; 3.688 ; breg:b_regis|um_Reg[13][13]                                                                                    ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg13         ; clk          ; clk_mem     ; 0.000        ; 0.086      ; 4.008      ;
; 3.703 ; breg:b_regis|um_Reg[29][10]                                                                                    ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg10         ; clk          ; clk_mem     ; 0.000        ; 0.037      ; 3.974      ;
; 3.716 ; breg:b_regis|um_Reg[7][3]                                                                                      ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg3          ; clk          ; clk_mem     ; 0.000        ; 0.000      ; 3.950      ;
; 3.742 ; breg:b_regis|um_Reg[3][12]                                                                                     ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg12         ; clk          ; clk_mem     ; 0.000        ; 0.008      ; 3.984      ;
; 3.744 ; breg:b_regis|um_Reg[15][20]                                                                                    ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg2         ; clk          ; clk_mem     ; 0.000        ; 0.067      ; 4.045      ;
; 3.749 ; breg:b_regis|um_Reg[2][2]                                                                                      ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg2          ; clk          ; clk_mem     ; 0.000        ; 0.020      ; 4.003      ;
; 3.780 ; breg:b_regis|um_Reg[13][10]                                                                                    ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg10         ; clk          ; clk_mem     ; 0.000        ; 0.008      ; 4.022      ;
; 3.781 ; breg:b_regis|um_Reg[27][4]                                                                                     ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg4          ; clk          ; clk_mem     ; 0.000        ; -0.006     ; 4.009      ;
; 3.783 ; breg:b_regis|um_Reg[31][27]                                                                                    ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg9         ; clk          ; clk_mem     ; 0.000        ; 0.070      ; 4.087      ;
; 3.815 ; breg:b_regis|um_Reg[4][24]                                                                                     ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg6         ; clk          ; clk_mem     ; 0.000        ; 0.078      ; 4.127      ;
; 3.819 ; breg:b_regis|um_Reg[27][28]                                                                                    ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg10        ; clk          ; clk_mem     ; 0.000        ; 0.015      ; 4.068      ;
; 3.827 ; breg:b_regis|um_Reg[24][2]                                                                                     ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg2          ; clk          ; clk_mem     ; 0.000        ; 0.035      ; 4.096      ;
+-------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_mem'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg13 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][24] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][24] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][25] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][25] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][26] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][26] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][27] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][27] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][28] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][28] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][29] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][29] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][30] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][30] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][31] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][31] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[11][0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[11][0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[11][10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[11][10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[11][11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[11][11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[11][12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[11][12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[11][13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[11][13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[11][14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[11][14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[11][15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[11][15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[11][16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[11][16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[11][17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[11][17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[11][18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[11][18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[11][19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[11][19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[11][1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[11][1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[11][20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[11][20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[11][21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[11][21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[11][22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[11][22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[11][23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[11][23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[11][24] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[11][24] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[11][25] ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; outULA[*]      ; clk        ; 22.618 ; 22.618 ; Rise       ; clk             ;
;  outULA[0]     ; clk        ; 21.036 ; 21.036 ; Rise       ; clk             ;
;  outULA[1]     ; clk        ; 19.934 ; 19.934 ; Rise       ; clk             ;
;  outULA[2]     ; clk        ; 18.897 ; 18.897 ; Rise       ; clk             ;
;  outULA[3]     ; clk        ; 19.162 ; 19.162 ; Rise       ; clk             ;
;  outULA[4]     ; clk        ; 19.234 ; 19.234 ; Rise       ; clk             ;
;  outULA[5]     ; clk        ; 20.336 ; 20.336 ; Rise       ; clk             ;
;  outULA[6]     ; clk        ; 18.540 ; 18.540 ; Rise       ; clk             ;
;  outULA[7]     ; clk        ; 19.549 ; 19.549 ; Rise       ; clk             ;
;  outULA[8]     ; clk        ; 19.276 ; 19.276 ; Rise       ; clk             ;
;  outULA[9]     ; clk        ; 19.562 ; 19.562 ; Rise       ; clk             ;
;  outULA[10]    ; clk        ; 19.120 ; 19.120 ; Rise       ; clk             ;
;  outULA[11]    ; clk        ; 20.816 ; 20.816 ; Rise       ; clk             ;
;  outULA[12]    ; clk        ; 20.502 ; 20.502 ; Rise       ; clk             ;
;  outULA[13]    ; clk        ; 19.380 ; 19.380 ; Rise       ; clk             ;
;  outULA[14]    ; clk        ; 19.362 ; 19.362 ; Rise       ; clk             ;
;  outULA[15]    ; clk        ; 18.964 ; 18.964 ; Rise       ; clk             ;
;  outULA[16]    ; clk        ; 19.714 ; 19.714 ; Rise       ; clk             ;
;  outULA[17]    ; clk        ; 20.306 ; 20.306 ; Rise       ; clk             ;
;  outULA[18]    ; clk        ; 20.601 ; 20.601 ; Rise       ; clk             ;
;  outULA[19]    ; clk        ; 19.454 ; 19.454 ; Rise       ; clk             ;
;  outULA[20]    ; clk        ; 19.663 ; 19.663 ; Rise       ; clk             ;
;  outULA[21]    ; clk        ; 20.818 ; 20.818 ; Rise       ; clk             ;
;  outULA[22]    ; clk        ; 20.185 ; 20.185 ; Rise       ; clk             ;
;  outULA[23]    ; clk        ; 20.513 ; 20.513 ; Rise       ; clk             ;
;  outULA[24]    ; clk        ; 19.843 ; 19.843 ; Rise       ; clk             ;
;  outULA[25]    ; clk        ; 19.768 ; 19.768 ; Rise       ; clk             ;
;  outULA[26]    ; clk        ; 20.250 ; 20.250 ; Rise       ; clk             ;
;  outULA[27]    ; clk        ; 20.744 ; 20.744 ; Rise       ; clk             ;
;  outULA[28]    ; clk        ; 20.914 ; 20.914 ; Rise       ; clk             ;
;  outULA[29]    ; clk        ; 22.618 ; 22.618 ; Rise       ; clk             ;
;  outULA[30]    ; clk        ; 20.629 ; 20.629 ; Rise       ; clk             ;
;  outULA[31]    ; clk        ; 20.813 ; 20.813 ; Rise       ; clk             ;
; prox_ins[*]    ; clk        ; 12.712 ; 12.712 ; Rise       ; clk             ;
;  prox_ins[0]   ; clk        ; 9.684  ; 9.684  ; Rise       ; clk             ;
;  prox_ins[1]   ; clk        ; 10.232 ; 10.232 ; Rise       ; clk             ;
;  prox_ins[2]   ; clk        ; 10.318 ; 10.318 ; Rise       ; clk             ;
;  prox_ins[3]   ; clk        ; 11.315 ; 11.315 ; Rise       ; clk             ;
;  prox_ins[4]   ; clk        ; 10.397 ; 10.397 ; Rise       ; clk             ;
;  prox_ins[5]   ; clk        ; 9.721  ; 9.721  ; Rise       ; clk             ;
;  prox_ins[6]   ; clk        ; 10.295 ; 10.295 ; Rise       ; clk             ;
;  prox_ins[7]   ; clk        ; 9.735  ; 9.735  ; Rise       ; clk             ;
;  prox_ins[8]   ; clk        ; 11.231 ; 11.231 ; Rise       ; clk             ;
;  prox_ins[9]   ; clk        ; 10.461 ; 10.461 ; Rise       ; clk             ;
;  prox_ins[10]  ; clk        ; 9.880  ; 9.880  ; Rise       ; clk             ;
;  prox_ins[11]  ; clk        ; 11.145 ; 11.145 ; Rise       ; clk             ;
;  prox_ins[12]  ; clk        ; 11.164 ; 11.164 ; Rise       ; clk             ;
;  prox_ins[13]  ; clk        ; 11.389 ; 11.389 ; Rise       ; clk             ;
;  prox_ins[14]  ; clk        ; 11.248 ; 11.248 ; Rise       ; clk             ;
;  prox_ins[15]  ; clk        ; 11.184 ; 11.184 ; Rise       ; clk             ;
;  prox_ins[16]  ; clk        ; 11.385 ; 11.385 ; Rise       ; clk             ;
;  prox_ins[17]  ; clk        ; 11.341 ; 11.341 ; Rise       ; clk             ;
;  prox_ins[18]  ; clk        ; 11.413 ; 11.413 ; Rise       ; clk             ;
;  prox_ins[19]  ; clk        ; 11.041 ; 11.041 ; Rise       ; clk             ;
;  prox_ins[20]  ; clk        ; 11.899 ; 11.899 ; Rise       ; clk             ;
;  prox_ins[21]  ; clk        ; 11.104 ; 11.104 ; Rise       ; clk             ;
;  prox_ins[22]  ; clk        ; 11.165 ; 11.165 ; Rise       ; clk             ;
;  prox_ins[23]  ; clk        ; 11.876 ; 11.876 ; Rise       ; clk             ;
;  prox_ins[24]  ; clk        ; 12.100 ; 12.100 ; Rise       ; clk             ;
;  prox_ins[25]  ; clk        ; 11.817 ; 11.817 ; Rise       ; clk             ;
;  prox_ins[26]  ; clk        ; 12.409 ; 12.409 ; Rise       ; clk             ;
;  prox_ins[27]  ; clk        ; 12.614 ; 12.614 ; Rise       ; clk             ;
;  prox_ins[28]  ; clk        ; 12.576 ; 12.576 ; Rise       ; clk             ;
;  prox_ins[29]  ; clk        ; 12.712 ; 12.712 ; Rise       ; clk             ;
;  prox_ins[30]  ; clk        ; 12.220 ; 12.220 ; Rise       ; clk             ;
;  prox_ins[31]  ; clk        ; 12.043 ; 12.043 ; Rise       ; clk             ;
; instrucao[*]   ; clk_mem    ; 12.902 ; 12.902 ; Rise       ; clk_mem         ;
;  instrucao[0]  ; clk_mem    ; 10.917 ; 10.917 ; Rise       ; clk_mem         ;
;  instrucao[1]  ; clk_mem    ; 10.663 ; 10.663 ; Rise       ; clk_mem         ;
;  instrucao[2]  ; clk_mem    ; 10.972 ; 10.972 ; Rise       ; clk_mem         ;
;  instrucao[3]  ; clk_mem    ; 10.940 ; 10.940 ; Rise       ; clk_mem         ;
;  instrucao[4]  ; clk_mem    ; 12.902 ; 12.902 ; Rise       ; clk_mem         ;
;  instrucao[5]  ; clk_mem    ; 10.841 ; 10.841 ; Rise       ; clk_mem         ;
;  instrucao[6]  ; clk_mem    ; 11.628 ; 11.628 ; Rise       ; clk_mem         ;
;  instrucao[7]  ; clk_mem    ; 11.652 ; 11.652 ; Rise       ; clk_mem         ;
;  instrucao[8]  ; clk_mem    ; 11.053 ; 11.053 ; Rise       ; clk_mem         ;
;  instrucao[9]  ; clk_mem    ; 11.266 ; 11.266 ; Rise       ; clk_mem         ;
;  instrucao[10] ; clk_mem    ; 10.704 ; 10.704 ; Rise       ; clk_mem         ;
;  instrucao[11] ; clk_mem    ; 10.983 ; 10.983 ; Rise       ; clk_mem         ;
;  instrucao[12] ; clk_mem    ; 11.147 ; 11.147 ; Rise       ; clk_mem         ;
;  instrucao[13] ; clk_mem    ; 12.280 ; 12.280 ; Rise       ; clk_mem         ;
;  instrucao[14] ; clk_mem    ; 11.381 ; 11.381 ; Rise       ; clk_mem         ;
;  instrucao[15] ; clk_mem    ; 10.987 ; 10.987 ; Rise       ; clk_mem         ;
;  instrucao[16] ; clk_mem    ; 11.366 ; 11.366 ; Rise       ; clk_mem         ;
;  instrucao[17] ; clk_mem    ; 11.020 ; 11.020 ; Rise       ; clk_mem         ;
;  instrucao[18] ; clk_mem    ; 11.066 ; 11.066 ; Rise       ; clk_mem         ;
;  instrucao[19] ; clk_mem    ; 10.679 ; 10.679 ; Rise       ; clk_mem         ;
;  instrucao[20] ; clk_mem    ; 10.739 ; 10.739 ; Rise       ; clk_mem         ;
;  instrucao[21] ; clk_mem    ; 11.694 ; 11.694 ; Rise       ; clk_mem         ;
;  instrucao[22] ; clk_mem    ; 11.522 ; 11.522 ; Rise       ; clk_mem         ;
;  instrucao[23] ; clk_mem    ; 11.256 ; 11.256 ; Rise       ; clk_mem         ;
;  instrucao[24] ; clk_mem    ; 10.750 ; 10.750 ; Rise       ; clk_mem         ;
;  instrucao[25] ; clk_mem    ; 11.076 ; 11.076 ; Rise       ; clk_mem         ;
;  instrucao[26] ; clk_mem    ; 11.378 ; 11.378 ; Rise       ; clk_mem         ;
;  instrucao[27] ; clk_mem    ; 11.546 ; 11.546 ; Rise       ; clk_mem         ;
;  instrucao[28] ; clk_mem    ; 10.853 ; 10.853 ; Rise       ; clk_mem         ;
;  instrucao[29] ; clk_mem    ; 10.900 ; 10.900 ; Rise       ; clk_mem         ;
;  instrucao[30] ; clk_mem    ; 10.884 ; 10.884 ; Rise       ; clk_mem         ;
;  instrucao[31] ; clk_mem    ; 10.672 ; 10.672 ; Rise       ; clk_mem         ;
; memDados[*]    ; clk_mem    ; 12.629 ; 12.629 ; Rise       ; clk_mem         ;
;  memDados[0]   ; clk_mem    ; 11.346 ; 11.346 ; Rise       ; clk_mem         ;
;  memDados[1]   ; clk_mem    ; 11.821 ; 11.821 ; Rise       ; clk_mem         ;
;  memDados[2]   ; clk_mem    ; 11.684 ; 11.684 ; Rise       ; clk_mem         ;
;  memDados[3]   ; clk_mem    ; 10.894 ; 10.894 ; Rise       ; clk_mem         ;
;  memDados[4]   ; clk_mem    ; 11.111 ; 11.111 ; Rise       ; clk_mem         ;
;  memDados[5]   ; clk_mem    ; 11.171 ; 11.171 ; Rise       ; clk_mem         ;
;  memDados[6]   ; clk_mem    ; 12.036 ; 12.036 ; Rise       ; clk_mem         ;
;  memDados[7]   ; clk_mem    ; 11.470 ; 11.470 ; Rise       ; clk_mem         ;
;  memDados[8]   ; clk_mem    ; 11.197 ; 11.197 ; Rise       ; clk_mem         ;
;  memDados[9]   ; clk_mem    ; 11.642 ; 11.642 ; Rise       ; clk_mem         ;
;  memDados[10]  ; clk_mem    ; 10.832 ; 10.832 ; Rise       ; clk_mem         ;
;  memDados[11]  ; clk_mem    ; 10.620 ; 10.620 ; Rise       ; clk_mem         ;
;  memDados[12]  ; clk_mem    ; 11.184 ; 11.184 ; Rise       ; clk_mem         ;
;  memDados[13]  ; clk_mem    ; 10.667 ; 10.667 ; Rise       ; clk_mem         ;
;  memDados[14]  ; clk_mem    ; 12.255 ; 12.255 ; Rise       ; clk_mem         ;
;  memDados[15]  ; clk_mem    ; 11.309 ; 11.309 ; Rise       ; clk_mem         ;
;  memDados[16]  ; clk_mem    ; 10.940 ; 10.940 ; Rise       ; clk_mem         ;
;  memDados[17]  ; clk_mem    ; 10.659 ; 10.659 ; Rise       ; clk_mem         ;
;  memDados[18]  ; clk_mem    ; 11.932 ; 11.932 ; Rise       ; clk_mem         ;
;  memDados[19]  ; clk_mem    ; 12.403 ; 12.403 ; Rise       ; clk_mem         ;
;  memDados[20]  ; clk_mem    ; 11.870 ; 11.870 ; Rise       ; clk_mem         ;
;  memDados[21]  ; clk_mem    ; 11.862 ; 11.862 ; Rise       ; clk_mem         ;
;  memDados[22]  ; clk_mem    ; 12.629 ; 12.629 ; Rise       ; clk_mem         ;
;  memDados[23]  ; clk_mem    ; 12.400 ; 12.400 ; Rise       ; clk_mem         ;
;  memDados[24]  ; clk_mem    ; 11.407 ; 11.407 ; Rise       ; clk_mem         ;
;  memDados[25]  ; clk_mem    ; 11.268 ; 11.268 ; Rise       ; clk_mem         ;
;  memDados[26]  ; clk_mem    ; 11.248 ; 11.248 ; Rise       ; clk_mem         ;
;  memDados[27]  ; clk_mem    ; 11.594 ; 11.594 ; Rise       ; clk_mem         ;
;  memDados[28]  ; clk_mem    ; 11.663 ; 11.663 ; Rise       ; clk_mem         ;
;  memDados[29]  ; clk_mem    ; 11.667 ; 11.667 ; Rise       ; clk_mem         ;
;  memDados[30]  ; clk_mem    ; 10.922 ; 10.922 ; Rise       ; clk_mem         ;
;  memDados[31]  ; clk_mem    ; 10.271 ; 10.271 ; Rise       ; clk_mem         ;
; outULA[*]      ; clk_mem    ; 25.909 ; 25.909 ; Rise       ; clk_mem         ;
;  outULA[0]     ; clk_mem    ; 24.551 ; 24.551 ; Rise       ; clk_mem         ;
;  outULA[1]     ; clk_mem    ; 23.371 ; 23.371 ; Rise       ; clk_mem         ;
;  outULA[2]     ; clk_mem    ; 22.312 ; 22.312 ; Rise       ; clk_mem         ;
;  outULA[3]     ; clk_mem    ; 22.632 ; 22.632 ; Rise       ; clk_mem         ;
;  outULA[4]     ; clk_mem    ; 22.680 ; 22.680 ; Rise       ; clk_mem         ;
;  outULA[5]     ; clk_mem    ; 23.697 ; 23.697 ; Rise       ; clk_mem         ;
;  outULA[6]     ; clk_mem    ; 21.986 ; 21.986 ; Rise       ; clk_mem         ;
;  outULA[7]     ; clk_mem    ; 22.995 ; 22.995 ; Rise       ; clk_mem         ;
;  outULA[8]     ; clk_mem    ; 22.722 ; 22.722 ; Rise       ; clk_mem         ;
;  outULA[9]     ; clk_mem    ; 22.984 ; 22.984 ; Rise       ; clk_mem         ;
;  outULA[10]    ; clk_mem    ; 22.393 ; 22.393 ; Rise       ; clk_mem         ;
;  outULA[11]    ; clk_mem    ; 24.215 ; 24.215 ; Rise       ; clk_mem         ;
;  outULA[12]    ; clk_mem    ; 23.808 ; 23.808 ; Rise       ; clk_mem         ;
;  outULA[13]    ; clk_mem    ; 22.658 ; 22.658 ; Rise       ; clk_mem         ;
;  outULA[14]    ; clk_mem    ; 22.832 ; 22.832 ; Rise       ; clk_mem         ;
;  outULA[15]    ; clk_mem    ; 22.501 ; 22.501 ; Rise       ; clk_mem         ;
;  outULA[16]    ; clk_mem    ; 23.302 ; 23.302 ; Rise       ; clk_mem         ;
;  outULA[17]    ; clk_mem    ; 23.752 ; 23.752 ; Rise       ; clk_mem         ;
;  outULA[18]    ; clk_mem    ; 23.859 ; 23.859 ; Rise       ; clk_mem         ;
;  outULA[19]    ; clk_mem    ; 22.712 ; 22.712 ; Rise       ; clk_mem         ;
;  outULA[20]    ; clk_mem    ; 22.964 ; 22.964 ; Rise       ; clk_mem         ;
;  outULA[21]    ; clk_mem    ; 24.242 ; 24.242 ; Rise       ; clk_mem         ;
;  outULA[22]    ; clk_mem    ; 23.584 ; 23.584 ; Rise       ; clk_mem         ;
;  outULA[23]    ; clk_mem    ; 23.845 ; 23.845 ; Rise       ; clk_mem         ;
;  outULA[24]    ; clk_mem    ; 23.242 ; 23.242 ; Rise       ; clk_mem         ;
;  outULA[25]    ; clk_mem    ; 23.167 ; 23.167 ; Rise       ; clk_mem         ;
;  outULA[26]    ; clk_mem    ; 23.649 ; 23.649 ; Rise       ; clk_mem         ;
;  outULA[27]    ; clk_mem    ; 24.143 ; 24.143 ; Rise       ; clk_mem         ;
;  outULA[28]    ; clk_mem    ; 24.244 ; 24.244 ; Rise       ; clk_mem         ;
;  outULA[29]    ; clk_mem    ; 25.909 ; 25.909 ; Rise       ; clk_mem         ;
;  outULA[30]    ; clk_mem    ; 24.028 ; 24.028 ; Rise       ; clk_mem         ;
;  outULA[31]    ; clk_mem    ; 24.212 ; 24.212 ; Rise       ; clk_mem         ;
; prox_ins[*]    ; clk_mem    ; 21.298 ; 21.298 ; Rise       ; clk_mem         ;
;  prox_ins[0]   ; clk_mem    ; 16.753 ; 16.753 ; Rise       ; clk_mem         ;
;  prox_ins[1]   ; clk_mem    ; 17.673 ; 17.673 ; Rise       ; clk_mem         ;
;  prox_ins[2]   ; clk_mem    ; 18.282 ; 18.282 ; Rise       ; clk_mem         ;
;  prox_ins[3]   ; clk_mem    ; 18.427 ; 18.427 ; Rise       ; clk_mem         ;
;  prox_ins[4]   ; clk_mem    ; 18.263 ; 18.263 ; Rise       ; clk_mem         ;
;  prox_ins[5]   ; clk_mem    ; 17.507 ; 17.507 ; Rise       ; clk_mem         ;
;  prox_ins[6]   ; clk_mem    ; 18.364 ; 18.364 ; Rise       ; clk_mem         ;
;  prox_ins[7]   ; clk_mem    ; 17.804 ; 17.804 ; Rise       ; clk_mem         ;
;  prox_ins[8]   ; clk_mem    ; 19.300 ; 19.300 ; Rise       ; clk_mem         ;
;  prox_ins[9]   ; clk_mem    ; 18.503 ; 18.503 ; Rise       ; clk_mem         ;
;  prox_ins[10]  ; clk_mem    ; 17.918 ; 17.918 ; Rise       ; clk_mem         ;
;  prox_ins[11]  ; clk_mem    ; 19.214 ; 19.214 ; Rise       ; clk_mem         ;
;  prox_ins[12]  ; clk_mem    ; 19.233 ; 19.233 ; Rise       ; clk_mem         ;
;  prox_ins[13]  ; clk_mem    ; 19.458 ; 19.458 ; Rise       ; clk_mem         ;
;  prox_ins[14]  ; clk_mem    ; 19.483 ; 19.483 ; Rise       ; clk_mem         ;
;  prox_ins[15]  ; clk_mem    ; 19.663 ; 19.663 ; Rise       ; clk_mem         ;
;  prox_ins[16]  ; clk_mem    ; 19.763 ; 19.763 ; Rise       ; clk_mem         ;
;  prox_ins[17]  ; clk_mem    ; 19.905 ; 19.905 ; Rise       ; clk_mem         ;
;  prox_ins[18]  ; clk_mem    ; 19.999 ; 19.999 ; Rise       ; clk_mem         ;
;  prox_ins[19]  ; clk_mem    ; 19.598 ; 19.598 ; Rise       ; clk_mem         ;
;  prox_ins[20]  ; clk_mem    ; 20.485 ; 20.485 ; Rise       ; clk_mem         ;
;  prox_ins[21]  ; clk_mem    ; 19.690 ; 19.690 ; Rise       ; clk_mem         ;
;  prox_ins[22]  ; clk_mem    ; 19.751 ; 19.751 ; Rise       ; clk_mem         ;
;  prox_ins[23]  ; clk_mem    ; 20.462 ; 20.462 ; Rise       ; clk_mem         ;
;  prox_ins[24]  ; clk_mem    ; 20.686 ; 20.686 ; Rise       ; clk_mem         ;
;  prox_ins[25]  ; clk_mem    ; 20.387 ; 20.387 ; Rise       ; clk_mem         ;
;  prox_ins[26]  ; clk_mem    ; 20.995 ; 20.995 ; Rise       ; clk_mem         ;
;  prox_ins[27]  ; clk_mem    ; 21.037 ; 21.037 ; Rise       ; clk_mem         ;
;  prox_ins[28]  ; clk_mem    ; 20.996 ; 20.996 ; Rise       ; clk_mem         ;
;  prox_ins[29]  ; clk_mem    ; 21.298 ; 21.298 ; Rise       ; clk_mem         ;
;  prox_ins[30]  ; clk_mem    ; 20.706 ; 20.706 ; Rise       ; clk_mem         ;
;  prox_ins[31]  ; clk_mem    ; 20.629 ; 20.629 ; Rise       ; clk_mem         ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; outULA[*]      ; clk        ; 11.105 ; 11.105 ; Rise       ; clk             ;
;  outULA[0]     ; clk        ; 13.686 ; 13.686 ; Rise       ; clk             ;
;  outULA[1]     ; clk        ; 12.766 ; 12.766 ; Rise       ; clk             ;
;  outULA[2]     ; clk        ; 11.656 ; 11.656 ; Rise       ; clk             ;
;  outULA[3]     ; clk        ; 12.319 ; 12.319 ; Rise       ; clk             ;
;  outULA[4]     ; clk        ; 12.012 ; 12.012 ; Rise       ; clk             ;
;  outULA[5]     ; clk        ; 12.793 ; 12.793 ; Rise       ; clk             ;
;  outULA[6]     ; clk        ; 11.120 ; 11.120 ; Rise       ; clk             ;
;  outULA[7]     ; clk        ; 11.263 ; 11.263 ; Rise       ; clk             ;
;  outULA[8]     ; clk        ; 11.392 ; 11.392 ; Rise       ; clk             ;
;  outULA[9]     ; clk        ; 11.856 ; 11.856 ; Rise       ; clk             ;
;  outULA[10]    ; clk        ; 11.105 ; 11.105 ; Rise       ; clk             ;
;  outULA[11]    ; clk        ; 12.827 ; 12.827 ; Rise       ; clk             ;
;  outULA[12]    ; clk        ; 12.537 ; 12.537 ; Rise       ; clk             ;
;  outULA[13]    ; clk        ; 11.623 ; 11.623 ; Rise       ; clk             ;
;  outULA[14]    ; clk        ; 11.183 ; 11.183 ; Rise       ; clk             ;
;  outULA[15]    ; clk        ; 11.823 ; 11.823 ; Rise       ; clk             ;
;  outULA[16]    ; clk        ; 12.543 ; 12.543 ; Rise       ; clk             ;
;  outULA[17]    ; clk        ; 12.378 ; 12.378 ; Rise       ; clk             ;
;  outULA[18]    ; clk        ; 13.287 ; 13.287 ; Rise       ; clk             ;
;  outULA[19]    ; clk        ; 11.233 ; 11.233 ; Rise       ; clk             ;
;  outULA[20]    ; clk        ; 11.423 ; 11.423 ; Rise       ; clk             ;
;  outULA[21]    ; clk        ; 12.515 ; 12.515 ; Rise       ; clk             ;
;  outULA[22]    ; clk        ; 12.747 ; 12.747 ; Rise       ; clk             ;
;  outULA[23]    ; clk        ; 12.806 ; 12.806 ; Rise       ; clk             ;
;  outULA[24]    ; clk        ; 11.457 ; 11.457 ; Rise       ; clk             ;
;  outULA[25]    ; clk        ; 11.953 ; 11.953 ; Rise       ; clk             ;
;  outULA[26]    ; clk        ; 11.965 ; 11.965 ; Rise       ; clk             ;
;  outULA[27]    ; clk        ; 12.621 ; 12.621 ; Rise       ; clk             ;
;  outULA[28]    ; clk        ; 11.908 ; 11.908 ; Rise       ; clk             ;
;  outULA[29]    ; clk        ; 13.225 ; 13.225 ; Rise       ; clk             ;
;  outULA[30]    ; clk        ; 13.313 ; 13.313 ; Rise       ; clk             ;
;  outULA[31]    ; clk        ; 12.645 ; 12.645 ; Rise       ; clk             ;
; prox_ins[*]    ; clk        ; 8.557  ; 8.557  ; Rise       ; clk             ;
;  prox_ins[0]   ; clk        ; 9.383  ; 9.383  ; Rise       ; clk             ;
;  prox_ins[1]   ; clk        ; 9.641  ; 9.641  ; Rise       ; clk             ;
;  prox_ins[2]   ; clk        ; 9.894  ; 9.894  ; Rise       ; clk             ;
;  prox_ins[3]   ; clk        ; 10.138 ; 10.138 ; Rise       ; clk             ;
;  prox_ins[4]   ; clk        ; 9.809  ; 9.809  ; Rise       ; clk             ;
;  prox_ins[5]   ; clk        ; 9.004  ; 9.004  ; Rise       ; clk             ;
;  prox_ins[6]   ; clk        ; 9.497  ; 9.497  ; Rise       ; clk             ;
;  prox_ins[7]   ; clk        ; 8.879  ; 8.879  ; Rise       ; clk             ;
;  prox_ins[8]   ; clk        ; 10.421 ; 10.421 ; Rise       ; clk             ;
;  prox_ins[9]   ; clk        ; 9.561  ; 9.561  ; Rise       ; clk             ;
;  prox_ins[10]  ; clk        ; 8.563  ; 8.563  ; Rise       ; clk             ;
;  prox_ins[11]  ; clk        ; 9.816  ; 9.816  ; Rise       ; clk             ;
;  prox_ins[12]  ; clk        ; 9.764  ; 9.764  ; Rise       ; clk             ;
;  prox_ins[13]  ; clk        ; 9.880  ; 9.880  ; Rise       ; clk             ;
;  prox_ins[14]  ; clk        ; 9.648  ; 9.648  ; Rise       ; clk             ;
;  prox_ins[15]  ; clk        ; 9.431  ; 9.431  ; Rise       ; clk             ;
;  prox_ins[16]  ; clk        ; 9.619  ; 9.619  ; Rise       ; clk             ;
;  prox_ins[17]  ; clk        ; 9.463  ; 9.463  ; Rise       ; clk             ;
;  prox_ins[18]  ; clk        ; 9.873  ; 9.873  ; Rise       ; clk             ;
;  prox_ins[19]  ; clk        ; 9.013  ; 9.013  ; Rise       ; clk             ;
;  prox_ins[20]  ; clk        ; 10.059 ; 10.059 ; Rise       ; clk             ;
;  prox_ins[21]  ; clk        ; 9.147  ; 9.147  ; Rise       ; clk             ;
;  prox_ins[22]  ; clk        ; 9.482  ; 9.482  ; Rise       ; clk             ;
;  prox_ins[23]  ; clk        ; 10.059 ; 10.059 ; Rise       ; clk             ;
;  prox_ins[24]  ; clk        ; 9.849  ; 9.849  ; Rise       ; clk             ;
;  prox_ins[25]  ; clk        ; 9.756  ; 9.756  ; Rise       ; clk             ;
;  prox_ins[26]  ; clk        ; 10.293 ; 10.293 ; Rise       ; clk             ;
;  prox_ins[27]  ; clk        ; 10.022 ; 10.022 ; Rise       ; clk             ;
;  prox_ins[28]  ; clk        ; 10.158 ; 10.158 ; Rise       ; clk             ;
;  prox_ins[29]  ; clk        ; 10.339 ; 10.339 ; Rise       ; clk             ;
;  prox_ins[30]  ; clk        ; 9.701  ; 9.701  ; Rise       ; clk             ;
;  prox_ins[31]  ; clk        ; 8.557  ; 8.557  ; Rise       ; clk             ;
; instrucao[*]   ; clk_mem    ; 10.663 ; 10.663 ; Rise       ; clk_mem         ;
;  instrucao[0]  ; clk_mem    ; 10.917 ; 10.917 ; Rise       ; clk_mem         ;
;  instrucao[1]  ; clk_mem    ; 10.663 ; 10.663 ; Rise       ; clk_mem         ;
;  instrucao[2]  ; clk_mem    ; 10.972 ; 10.972 ; Rise       ; clk_mem         ;
;  instrucao[3]  ; clk_mem    ; 10.940 ; 10.940 ; Rise       ; clk_mem         ;
;  instrucao[4]  ; clk_mem    ; 12.902 ; 12.902 ; Rise       ; clk_mem         ;
;  instrucao[5]  ; clk_mem    ; 10.841 ; 10.841 ; Rise       ; clk_mem         ;
;  instrucao[6]  ; clk_mem    ; 11.628 ; 11.628 ; Rise       ; clk_mem         ;
;  instrucao[7]  ; clk_mem    ; 11.652 ; 11.652 ; Rise       ; clk_mem         ;
;  instrucao[8]  ; clk_mem    ; 11.053 ; 11.053 ; Rise       ; clk_mem         ;
;  instrucao[9]  ; clk_mem    ; 11.266 ; 11.266 ; Rise       ; clk_mem         ;
;  instrucao[10] ; clk_mem    ; 10.704 ; 10.704 ; Rise       ; clk_mem         ;
;  instrucao[11] ; clk_mem    ; 10.983 ; 10.983 ; Rise       ; clk_mem         ;
;  instrucao[12] ; clk_mem    ; 11.147 ; 11.147 ; Rise       ; clk_mem         ;
;  instrucao[13] ; clk_mem    ; 12.280 ; 12.280 ; Rise       ; clk_mem         ;
;  instrucao[14] ; clk_mem    ; 11.381 ; 11.381 ; Rise       ; clk_mem         ;
;  instrucao[15] ; clk_mem    ; 10.987 ; 10.987 ; Rise       ; clk_mem         ;
;  instrucao[16] ; clk_mem    ; 11.366 ; 11.366 ; Rise       ; clk_mem         ;
;  instrucao[17] ; clk_mem    ; 11.020 ; 11.020 ; Rise       ; clk_mem         ;
;  instrucao[18] ; clk_mem    ; 11.066 ; 11.066 ; Rise       ; clk_mem         ;
;  instrucao[19] ; clk_mem    ; 10.679 ; 10.679 ; Rise       ; clk_mem         ;
;  instrucao[20] ; clk_mem    ; 10.739 ; 10.739 ; Rise       ; clk_mem         ;
;  instrucao[21] ; clk_mem    ; 11.694 ; 11.694 ; Rise       ; clk_mem         ;
;  instrucao[22] ; clk_mem    ; 11.522 ; 11.522 ; Rise       ; clk_mem         ;
;  instrucao[23] ; clk_mem    ; 11.256 ; 11.256 ; Rise       ; clk_mem         ;
;  instrucao[24] ; clk_mem    ; 10.750 ; 10.750 ; Rise       ; clk_mem         ;
;  instrucao[25] ; clk_mem    ; 11.076 ; 11.076 ; Rise       ; clk_mem         ;
;  instrucao[26] ; clk_mem    ; 11.378 ; 11.378 ; Rise       ; clk_mem         ;
;  instrucao[27] ; clk_mem    ; 11.546 ; 11.546 ; Rise       ; clk_mem         ;
;  instrucao[28] ; clk_mem    ; 10.853 ; 10.853 ; Rise       ; clk_mem         ;
;  instrucao[29] ; clk_mem    ; 10.900 ; 10.900 ; Rise       ; clk_mem         ;
;  instrucao[30] ; clk_mem    ; 10.884 ; 10.884 ; Rise       ; clk_mem         ;
;  instrucao[31] ; clk_mem    ; 10.672 ; 10.672 ; Rise       ; clk_mem         ;
; memDados[*]    ; clk_mem    ; 10.271 ; 10.271 ; Rise       ; clk_mem         ;
;  memDados[0]   ; clk_mem    ; 11.346 ; 11.346 ; Rise       ; clk_mem         ;
;  memDados[1]   ; clk_mem    ; 11.821 ; 11.821 ; Rise       ; clk_mem         ;
;  memDados[2]   ; clk_mem    ; 11.684 ; 11.684 ; Rise       ; clk_mem         ;
;  memDados[3]   ; clk_mem    ; 10.894 ; 10.894 ; Rise       ; clk_mem         ;
;  memDados[4]   ; clk_mem    ; 11.111 ; 11.111 ; Rise       ; clk_mem         ;
;  memDados[5]   ; clk_mem    ; 11.171 ; 11.171 ; Rise       ; clk_mem         ;
;  memDados[6]   ; clk_mem    ; 12.036 ; 12.036 ; Rise       ; clk_mem         ;
;  memDados[7]   ; clk_mem    ; 11.470 ; 11.470 ; Rise       ; clk_mem         ;
;  memDados[8]   ; clk_mem    ; 11.197 ; 11.197 ; Rise       ; clk_mem         ;
;  memDados[9]   ; clk_mem    ; 11.642 ; 11.642 ; Rise       ; clk_mem         ;
;  memDados[10]  ; clk_mem    ; 10.832 ; 10.832 ; Rise       ; clk_mem         ;
;  memDados[11]  ; clk_mem    ; 10.620 ; 10.620 ; Rise       ; clk_mem         ;
;  memDados[12]  ; clk_mem    ; 11.184 ; 11.184 ; Rise       ; clk_mem         ;
;  memDados[13]  ; clk_mem    ; 10.667 ; 10.667 ; Rise       ; clk_mem         ;
;  memDados[14]  ; clk_mem    ; 12.255 ; 12.255 ; Rise       ; clk_mem         ;
;  memDados[15]  ; clk_mem    ; 11.309 ; 11.309 ; Rise       ; clk_mem         ;
;  memDados[16]  ; clk_mem    ; 10.940 ; 10.940 ; Rise       ; clk_mem         ;
;  memDados[17]  ; clk_mem    ; 10.659 ; 10.659 ; Rise       ; clk_mem         ;
;  memDados[18]  ; clk_mem    ; 11.932 ; 11.932 ; Rise       ; clk_mem         ;
;  memDados[19]  ; clk_mem    ; 12.403 ; 12.403 ; Rise       ; clk_mem         ;
;  memDados[20]  ; clk_mem    ; 11.870 ; 11.870 ; Rise       ; clk_mem         ;
;  memDados[21]  ; clk_mem    ; 11.862 ; 11.862 ; Rise       ; clk_mem         ;
;  memDados[22]  ; clk_mem    ; 12.629 ; 12.629 ; Rise       ; clk_mem         ;
;  memDados[23]  ; clk_mem    ; 12.400 ; 12.400 ; Rise       ; clk_mem         ;
;  memDados[24]  ; clk_mem    ; 11.407 ; 11.407 ; Rise       ; clk_mem         ;
;  memDados[25]  ; clk_mem    ; 11.268 ; 11.268 ; Rise       ; clk_mem         ;
;  memDados[26]  ; clk_mem    ; 11.248 ; 11.248 ; Rise       ; clk_mem         ;
;  memDados[27]  ; clk_mem    ; 11.594 ; 11.594 ; Rise       ; clk_mem         ;
;  memDados[28]  ; clk_mem    ; 11.663 ; 11.663 ; Rise       ; clk_mem         ;
;  memDados[29]  ; clk_mem    ; 11.667 ; 11.667 ; Rise       ; clk_mem         ;
;  memDados[30]  ; clk_mem    ; 10.922 ; 10.922 ; Rise       ; clk_mem         ;
;  memDados[31]  ; clk_mem    ; 10.271 ; 10.271 ; Rise       ; clk_mem         ;
; outULA[*]      ; clk_mem    ; 13.642 ; 13.642 ; Rise       ; clk_mem         ;
;  outULA[0]     ; clk_mem    ; 15.345 ; 15.345 ; Rise       ; clk_mem         ;
;  outULA[1]     ; clk_mem    ; 15.702 ; 15.702 ; Rise       ; clk_mem         ;
;  outULA[2]     ; clk_mem    ; 14.968 ; 14.968 ; Rise       ; clk_mem         ;
;  outULA[3]     ; clk_mem    ; 15.458 ; 15.458 ; Rise       ; clk_mem         ;
;  outULA[4]     ; clk_mem    ; 15.422 ; 15.422 ; Rise       ; clk_mem         ;
;  outULA[5]     ; clk_mem    ; 16.745 ; 16.745 ; Rise       ; clk_mem         ;
;  outULA[6]     ; clk_mem    ; 15.036 ; 15.036 ; Rise       ; clk_mem         ;
;  outULA[7]     ; clk_mem    ; 15.216 ; 15.216 ; Rise       ; clk_mem         ;
;  outULA[8]     ; clk_mem    ; 15.345 ; 15.345 ; Rise       ; clk_mem         ;
;  outULA[9]     ; clk_mem    ; 15.809 ; 15.809 ; Rise       ; clk_mem         ;
;  outULA[10]    ; clk_mem    ; 14.860 ; 14.860 ; Rise       ; clk_mem         ;
;  outULA[11]    ; clk_mem    ; 16.780 ; 16.780 ; Rise       ; clk_mem         ;
;  outULA[12]    ; clk_mem    ; 16.354 ; 16.354 ; Rise       ; clk_mem         ;
;  outULA[13]    ; clk_mem    ; 15.531 ; 15.531 ; Rise       ; clk_mem         ;
;  outULA[14]    ; clk_mem    ; 14.775 ; 14.775 ; Rise       ; clk_mem         ;
;  outULA[15]    ; clk_mem    ; 14.094 ; 14.094 ; Rise       ; clk_mem         ;
;  outULA[16]    ; clk_mem    ; 15.438 ; 15.438 ; Rise       ; clk_mem         ;
;  outULA[17]    ; clk_mem    ; 16.421 ; 16.421 ; Rise       ; clk_mem         ;
;  outULA[18]    ; clk_mem    ; 17.000 ; 17.000 ; Rise       ; clk_mem         ;
;  outULA[19]    ; clk_mem    ; 15.276 ; 15.276 ; Rise       ; clk_mem         ;
;  outULA[20]    ; clk_mem    ; 15.466 ; 15.466 ; Rise       ; clk_mem         ;
;  outULA[21]    ; clk_mem    ; 16.558 ; 16.558 ; Rise       ; clk_mem         ;
;  outULA[22]    ; clk_mem    ; 16.790 ; 16.790 ; Rise       ; clk_mem         ;
;  outULA[23]    ; clk_mem    ; 16.814 ; 16.814 ; Rise       ; clk_mem         ;
;  outULA[24]    ; clk_mem    ; 14.705 ; 14.705 ; Rise       ; clk_mem         ;
;  outULA[25]    ; clk_mem    ; 13.642 ; 13.642 ; Rise       ; clk_mem         ;
;  outULA[26]    ; clk_mem    ; 14.659 ; 14.659 ; Rise       ; clk_mem         ;
;  outULA[27]    ; clk_mem    ; 15.136 ; 15.136 ; Rise       ; clk_mem         ;
;  outULA[28]    ; clk_mem    ; 14.004 ; 14.004 ; Rise       ; clk_mem         ;
;  outULA[29]    ; clk_mem    ; 15.335 ; 15.335 ; Rise       ; clk_mem         ;
;  outULA[30]    ; clk_mem    ; 15.437 ; 15.437 ; Rise       ; clk_mem         ;
;  outULA[31]    ; clk_mem    ; 14.884 ; 14.884 ; Rise       ; clk_mem         ;
; prox_ins[*]    ; clk_mem    ; 11.851 ; 11.851 ; Rise       ; clk_mem         ;
;  prox_ins[0]   ; clk_mem    ; 13.129 ; 13.129 ; Rise       ; clk_mem         ;
;  prox_ins[1]   ; clk_mem    ; 13.502 ; 13.502 ; Rise       ; clk_mem         ;
;  prox_ins[2]   ; clk_mem    ; 12.065 ; 12.065 ; Rise       ; clk_mem         ;
;  prox_ins[3]   ; clk_mem    ; 13.018 ; 13.018 ; Rise       ; clk_mem         ;
;  prox_ins[4]   ; clk_mem    ; 13.012 ; 13.012 ; Rise       ; clk_mem         ;
;  prox_ins[5]   ; clk_mem    ; 12.635 ; 12.635 ; Rise       ; clk_mem         ;
;  prox_ins[6]   ; clk_mem    ; 11.851 ; 11.851 ; Rise       ; clk_mem         ;
;  prox_ins[7]   ; clk_mem    ; 12.540 ; 12.540 ; Rise       ; clk_mem         ;
;  prox_ins[8]   ; clk_mem    ; 13.856 ; 13.856 ; Rise       ; clk_mem         ;
;  prox_ins[9]   ; clk_mem    ; 13.083 ; 13.083 ; Rise       ; clk_mem         ;
;  prox_ins[10]  ; clk_mem    ; 12.426 ; 12.426 ; Rise       ; clk_mem         ;
;  prox_ins[11]  ; clk_mem    ; 13.328 ; 13.328 ; Rise       ; clk_mem         ;
;  prox_ins[12]  ; clk_mem    ; 13.336 ; 13.336 ; Rise       ; clk_mem         ;
;  prox_ins[13]  ; clk_mem    ; 13.416 ; 13.416 ; Rise       ; clk_mem         ;
;  prox_ins[14]  ; clk_mem    ; 13.502 ; 13.502 ; Rise       ; clk_mem         ;
;  prox_ins[15]  ; clk_mem    ; 13.337 ; 13.337 ; Rise       ; clk_mem         ;
;  prox_ins[16]  ; clk_mem    ; 12.799 ; 12.799 ; Rise       ; clk_mem         ;
;  prox_ins[17]  ; clk_mem    ; 12.979 ; 12.979 ; Rise       ; clk_mem         ;
;  prox_ins[18]  ; clk_mem    ; 12.609 ; 12.609 ; Rise       ; clk_mem         ;
;  prox_ins[19]  ; clk_mem    ; 12.521 ; 12.521 ; Rise       ; clk_mem         ;
;  prox_ins[20]  ; clk_mem    ; 13.239 ; 13.239 ; Rise       ; clk_mem         ;
;  prox_ins[21]  ; clk_mem    ; 12.375 ; 12.375 ; Rise       ; clk_mem         ;
;  prox_ins[22]  ; clk_mem    ; 12.368 ; 12.368 ; Rise       ; clk_mem         ;
;  prox_ins[23]  ; clk_mem    ; 13.041 ; 13.041 ; Rise       ; clk_mem         ;
;  prox_ins[24]  ; clk_mem    ; 13.073 ; 13.073 ; Rise       ; clk_mem         ;
;  prox_ins[25]  ; clk_mem    ; 12.800 ; 12.800 ; Rise       ; clk_mem         ;
;  prox_ins[26]  ; clk_mem    ; 12.823 ; 12.823 ; Rise       ; clk_mem         ;
;  prox_ins[27]  ; clk_mem    ; 13.308 ; 13.308 ; Rise       ; clk_mem         ;
;  prox_ins[28]  ; clk_mem    ; 13.197 ; 13.197 ; Rise       ; clk_mem         ;
;  prox_ins[29]  ; clk_mem    ; 13.330 ; 13.330 ; Rise       ; clk_mem         ;
;  prox_ins[30]  ; clk_mem    ; 12.777 ; 12.777 ; Rise       ; clk_mem         ;
;  prox_ins[31]  ; clk_mem    ; 12.454 ; 12.454 ; Rise       ; clk_mem         ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------+
; Fast Model Setup Summary         ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; clk     ; -8.014 ; -7457.187     ;
; clk_mem ; -7.092 ; -298.555      ;
+---------+--------+---------------+


+---------------------------------+
; Fast Model Hold Summary         ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clk     ; 0.404 ; 0.000         ;
; clk_mem ; 0.414 ; 0.000         ;
+---------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+---------+--------+---------------------+
; Clock   ; Slack  ; End Point TNS       ;
+---------+--------+---------------------+
; clk_mem ; -2.000 ; -374.916            ;
; clk     ; -1.380 ; -1025.380           ;
+---------+--------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; -8.014 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg0  ; breg:b_regis|um_Reg[13][31] ; clk_mem      ; clk         ; 1.000        ; -0.063     ; 8.983      ;
; -8.014 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg1  ; breg:b_regis|um_Reg[13][31] ; clk_mem      ; clk         ; 1.000        ; -0.063     ; 8.983      ;
; -8.014 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg2  ; breg:b_regis|um_Reg[13][31] ; clk_mem      ; clk         ; 1.000        ; -0.063     ; 8.983      ;
; -8.014 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg3  ; breg:b_regis|um_Reg[13][31] ; clk_mem      ; clk         ; 1.000        ; -0.063     ; 8.983      ;
; -8.014 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg4  ; breg:b_regis|um_Reg[13][31] ; clk_mem      ; clk         ; 1.000        ; -0.063     ; 8.983      ;
; -8.014 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg5  ; breg:b_regis|um_Reg[13][31] ; clk_mem      ; clk         ; 1.000        ; -0.063     ; 8.983      ;
; -8.014 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg6  ; breg:b_regis|um_Reg[13][31] ; clk_mem      ; clk         ; 1.000        ; -0.063     ; 8.983      ;
; -8.014 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg7  ; breg:b_regis|um_Reg[13][31] ; clk_mem      ; clk         ; 1.000        ; -0.063     ; 8.983      ;
; -7.972 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg0  ; breg:b_regis|um_Reg[29][31] ; clk_mem      ; clk         ; 1.000        ; -0.075     ; 8.929      ;
; -7.972 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg1  ; breg:b_regis|um_Reg[29][31] ; clk_mem      ; clk         ; 1.000        ; -0.075     ; 8.929      ;
; -7.972 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg2  ; breg:b_regis|um_Reg[29][31] ; clk_mem      ; clk         ; 1.000        ; -0.075     ; 8.929      ;
; -7.972 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg3  ; breg:b_regis|um_Reg[29][31] ; clk_mem      ; clk         ; 1.000        ; -0.075     ; 8.929      ;
; -7.972 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg4  ; breg:b_regis|um_Reg[29][31] ; clk_mem      ; clk         ; 1.000        ; -0.075     ; 8.929      ;
; -7.972 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg5  ; breg:b_regis|um_Reg[29][31] ; clk_mem      ; clk         ; 1.000        ; -0.075     ; 8.929      ;
; -7.972 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg6  ; breg:b_regis|um_Reg[29][31] ; clk_mem      ; clk         ; 1.000        ; -0.075     ; 8.929      ;
; -7.972 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg7  ; breg:b_regis|um_Reg[29][31] ; clk_mem      ; clk         ; 1.000        ; -0.075     ; 8.929      ;
; -7.971 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg0  ; breg:b_regis|um_Reg[26][31] ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 8.963      ;
; -7.971 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg1  ; breg:b_regis|um_Reg[26][31] ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 8.963      ;
; -7.971 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg2  ; breg:b_regis|um_Reg[26][31] ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 8.963      ;
; -7.971 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg3  ; breg:b_regis|um_Reg[26][31] ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 8.963      ;
; -7.971 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg4  ; breg:b_regis|um_Reg[26][31] ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 8.963      ;
; -7.971 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg5  ; breg:b_regis|um_Reg[26][31] ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 8.963      ;
; -7.971 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg6  ; breg:b_regis|um_Reg[26][31] ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 8.963      ;
; -7.971 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg7  ; breg:b_regis|um_Reg[26][31] ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 8.963      ;
; -7.969 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg0  ; breg:b_regis|um_Reg[30][31] ; clk_mem      ; clk         ; 1.000        ; -0.075     ; 8.926      ;
; -7.969 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg1  ; breg:b_regis|um_Reg[30][31] ; clk_mem      ; clk         ; 1.000        ; -0.075     ; 8.926      ;
; -7.969 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg2  ; breg:b_regis|um_Reg[30][31] ; clk_mem      ; clk         ; 1.000        ; -0.075     ; 8.926      ;
; -7.969 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg3  ; breg:b_regis|um_Reg[30][31] ; clk_mem      ; clk         ; 1.000        ; -0.075     ; 8.926      ;
; -7.969 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg4  ; breg:b_regis|um_Reg[30][31] ; clk_mem      ; clk         ; 1.000        ; -0.075     ; 8.926      ;
; -7.969 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg5  ; breg:b_regis|um_Reg[30][31] ; clk_mem      ; clk         ; 1.000        ; -0.075     ; 8.926      ;
; -7.969 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg6  ; breg:b_regis|um_Reg[30][31] ; clk_mem      ; clk         ; 1.000        ; -0.075     ; 8.926      ;
; -7.969 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg7  ; breg:b_regis|um_Reg[30][31] ; clk_mem      ; clk         ; 1.000        ; -0.075     ; 8.926      ;
; -7.942 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg0  ; breg:b_regis|um_Reg[26][30] ; clk_mem      ; clk         ; 1.000        ; -0.041     ; 8.933      ;
; -7.942 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg1  ; breg:b_regis|um_Reg[26][30] ; clk_mem      ; clk         ; 1.000        ; -0.041     ; 8.933      ;
; -7.942 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg2  ; breg:b_regis|um_Reg[26][30] ; clk_mem      ; clk         ; 1.000        ; -0.041     ; 8.933      ;
; -7.942 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg3  ; breg:b_regis|um_Reg[26][30] ; clk_mem      ; clk         ; 1.000        ; -0.041     ; 8.933      ;
; -7.942 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg4  ; breg:b_regis|um_Reg[26][30] ; clk_mem      ; clk         ; 1.000        ; -0.041     ; 8.933      ;
; -7.942 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg5  ; breg:b_regis|um_Reg[26][30] ; clk_mem      ; clk         ; 1.000        ; -0.041     ; 8.933      ;
; -7.942 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg6  ; breg:b_regis|um_Reg[26][30] ; clk_mem      ; clk         ; 1.000        ; -0.041     ; 8.933      ;
; -7.942 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg7  ; breg:b_regis|um_Reg[26][30] ; clk_mem      ; clk         ; 1.000        ; -0.041     ; 8.933      ;
; -7.927 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg0  ; breg:b_regis|um_Reg[17][31] ; clk_mem      ; clk         ; 1.000        ; -0.052     ; 8.907      ;
; -7.927 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg1  ; breg:b_regis|um_Reg[17][31] ; clk_mem      ; clk         ; 1.000        ; -0.052     ; 8.907      ;
; -7.927 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg2  ; breg:b_regis|um_Reg[17][31] ; clk_mem      ; clk         ; 1.000        ; -0.052     ; 8.907      ;
; -7.927 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg3  ; breg:b_regis|um_Reg[17][31] ; clk_mem      ; clk         ; 1.000        ; -0.052     ; 8.907      ;
; -7.927 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg4  ; breg:b_regis|um_Reg[17][31] ; clk_mem      ; clk         ; 1.000        ; -0.052     ; 8.907      ;
; -7.927 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg5  ; breg:b_regis|um_Reg[17][31] ; clk_mem      ; clk         ; 1.000        ; -0.052     ; 8.907      ;
; -7.927 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg6  ; breg:b_regis|um_Reg[17][31] ; clk_mem      ; clk         ; 1.000        ; -0.052     ; 8.907      ;
; -7.927 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg7  ; breg:b_regis|um_Reg[17][31] ; clk_mem      ; clk         ; 1.000        ; -0.052     ; 8.907      ;
; -7.922 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg0  ; breg:b_regis|um_Reg[12][30] ; clk_mem      ; clk         ; 1.000        ; -0.073     ; 8.881      ;
; -7.922 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg1  ; breg:b_regis|um_Reg[12][30] ; clk_mem      ; clk         ; 1.000        ; -0.073     ; 8.881      ;
; -7.922 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg2  ; breg:b_regis|um_Reg[12][30] ; clk_mem      ; clk         ; 1.000        ; -0.073     ; 8.881      ;
; -7.922 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg3  ; breg:b_regis|um_Reg[12][30] ; clk_mem      ; clk         ; 1.000        ; -0.073     ; 8.881      ;
; -7.922 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg4  ; breg:b_regis|um_Reg[12][30] ; clk_mem      ; clk         ; 1.000        ; -0.073     ; 8.881      ;
; -7.922 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg5  ; breg:b_regis|um_Reg[12][30] ; clk_mem      ; clk         ; 1.000        ; -0.073     ; 8.881      ;
; -7.922 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg6  ; breg:b_regis|um_Reg[12][30] ; clk_mem      ; clk         ; 1.000        ; -0.073     ; 8.881      ;
; -7.922 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg7  ; breg:b_regis|um_Reg[12][30] ; clk_mem      ; clk         ; 1.000        ; -0.073     ; 8.881      ;
; -7.915 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg0  ; breg:b_regis|um_Reg[13][30] ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 8.885      ;
; -7.915 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg1  ; breg:b_regis|um_Reg[13][30] ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 8.885      ;
; -7.915 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg2  ; breg:b_regis|um_Reg[13][30] ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 8.885      ;
; -7.915 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg3  ; breg:b_regis|um_Reg[13][30] ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 8.885      ;
; -7.915 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg4  ; breg:b_regis|um_Reg[13][30] ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 8.885      ;
; -7.915 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg5  ; breg:b_regis|um_Reg[13][30] ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 8.885      ;
; -7.915 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg6  ; breg:b_regis|um_Reg[13][30] ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 8.885      ;
; -7.915 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg7  ; breg:b_regis|um_Reg[13][30] ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 8.885      ;
; -7.889 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg0  ; breg:b_regis|um_Reg[19][31] ; clk_mem      ; clk         ; 1.000        ; -0.025     ; 8.896      ;
; -7.889 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg1  ; breg:b_regis|um_Reg[19][31] ; clk_mem      ; clk         ; 1.000        ; -0.025     ; 8.896      ;
; -7.889 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg2  ; breg:b_regis|um_Reg[19][31] ; clk_mem      ; clk         ; 1.000        ; -0.025     ; 8.896      ;
; -7.889 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg3  ; breg:b_regis|um_Reg[19][31] ; clk_mem      ; clk         ; 1.000        ; -0.025     ; 8.896      ;
; -7.889 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg4  ; breg:b_regis|um_Reg[19][31] ; clk_mem      ; clk         ; 1.000        ; -0.025     ; 8.896      ;
; -7.889 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg5  ; breg:b_regis|um_Reg[19][31] ; clk_mem      ; clk         ; 1.000        ; -0.025     ; 8.896      ;
; -7.889 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg6  ; breg:b_regis|um_Reg[19][31] ; clk_mem      ; clk         ; 1.000        ; -0.025     ; 8.896      ;
; -7.889 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg7  ; breg:b_regis|um_Reg[19][31] ; clk_mem      ; clk         ; 1.000        ; -0.025     ; 8.896      ;
; -7.885 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg0 ; breg:b_regis|um_Reg[13][31] ; clk_mem      ; clk         ; 1.000        ; -0.052     ; 8.865      ;
; -7.885 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg1 ; breg:b_regis|um_Reg[13][31] ; clk_mem      ; clk         ; 1.000        ; -0.052     ; 8.865      ;
; -7.885 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg2 ; breg:b_regis|um_Reg[13][31] ; clk_mem      ; clk         ; 1.000        ; -0.052     ; 8.865      ;
; -7.885 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg3 ; breg:b_regis|um_Reg[13][31] ; clk_mem      ; clk         ; 1.000        ; -0.052     ; 8.865      ;
; -7.885 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg4 ; breg:b_regis|um_Reg[13][31] ; clk_mem      ; clk         ; 1.000        ; -0.052     ; 8.865      ;
; -7.885 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg5 ; breg:b_regis|um_Reg[13][31] ; clk_mem      ; clk         ; 1.000        ; -0.052     ; 8.865      ;
; -7.885 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg6 ; breg:b_regis|um_Reg[13][31] ; clk_mem      ; clk         ; 1.000        ; -0.052     ; 8.865      ;
; -7.885 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg7 ; breg:b_regis|um_Reg[13][31] ; clk_mem      ; clk         ; 1.000        ; -0.052     ; 8.865      ;
; -7.877 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg0  ; breg:b_regis|um_Reg[4][27]  ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 8.861      ;
; -7.877 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg0  ; breg:b_regis|um_Reg[2][27]  ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 8.861      ;
; -7.877 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg1  ; breg:b_regis|um_Reg[4][27]  ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 8.861      ;
; -7.877 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg2  ; breg:b_regis|um_Reg[4][27]  ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 8.861      ;
; -7.877 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg3  ; breg:b_regis|um_Reg[4][27]  ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 8.861      ;
; -7.877 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg4  ; breg:b_regis|um_Reg[4][27]  ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 8.861      ;
; -7.877 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg5  ; breg:b_regis|um_Reg[4][27]  ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 8.861      ;
; -7.877 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg6  ; breg:b_regis|um_Reg[4][27]  ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 8.861      ;
; -7.877 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg7  ; breg:b_regis|um_Reg[4][27]  ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 8.861      ;
; -7.877 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg1  ; breg:b_regis|um_Reg[2][27]  ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 8.861      ;
; -7.877 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg2  ; breg:b_regis|um_Reg[2][27]  ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 8.861      ;
; -7.877 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg3  ; breg:b_regis|um_Reg[2][27]  ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 8.861      ;
; -7.877 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg4  ; breg:b_regis|um_Reg[2][27]  ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 8.861      ;
; -7.877 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg5  ; breg:b_regis|um_Reg[2][27]  ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 8.861      ;
; -7.877 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg6  ; breg:b_regis|um_Reg[2][27]  ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 8.861      ;
; -7.877 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg7  ; breg:b_regis|um_Reg[2][27]  ; clk_mem      ; clk         ; 1.000        ; -0.048     ; 8.861      ;
; -7.876 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg0  ; breg:b_regis|um_Reg[28][25] ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 8.868      ;
; -7.876 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg1  ; breg:b_regis|um_Reg[28][25] ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 8.868      ;
; -7.876 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg2  ; breg:b_regis|um_Reg[28][25] ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 8.868      ;
; -7.876 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg3  ; breg:b_regis|um_Reg[28][25] ; clk_mem      ; clk         ; 1.000        ; -0.040     ; 8.868      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_mem'                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.092 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.017      ; 8.108      ;
; -7.092 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.017      ; 8.108      ;
; -7.092 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.017      ; 8.108      ;
; -7.092 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.017      ; 8.108      ;
; -7.092 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.017      ; 8.108      ;
; -7.092 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.017      ; 8.108      ;
; -7.092 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.017      ; 8.108      ;
; -7.092 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.017      ; 8.108      ;
; -7.087 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.006      ; 8.092      ;
; -7.087 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.006      ; 8.092      ;
; -7.087 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.006      ; 8.092      ;
; -7.087 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.006      ; 8.092      ;
; -7.087 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.006      ; 8.092      ;
; -7.087 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.006      ; 8.092      ;
; -7.087 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.006      ; 8.092      ;
; -7.087 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.006      ; 8.092      ;
; -6.975 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.004     ; 7.970      ;
; -6.975 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.004     ; 7.970      ;
; -6.975 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.004     ; 7.970      ;
; -6.975 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.004     ; 7.970      ;
; -6.975 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.004     ; 7.970      ;
; -6.975 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.004     ; 7.970      ;
; -6.975 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.004     ; 7.970      ;
; -6.975 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.004     ; 7.970      ;
; -6.970 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.015     ; 7.954      ;
; -6.970 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.015     ; 7.954      ;
; -6.970 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.015     ; 7.954      ;
; -6.970 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.015     ; 7.954      ;
; -6.970 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.015     ; 7.954      ;
; -6.970 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.015     ; 7.954      ;
; -6.970 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.015     ; 7.954      ;
; -6.970 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.015     ; 7.954      ;
; -6.839 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.004     ; 7.834      ;
; -6.839 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.004     ; 7.834      ;
; -6.839 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.004     ; 7.834      ;
; -6.839 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.004     ; 7.834      ;
; -6.839 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.004     ; 7.834      ;
; -6.839 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.004     ; 7.834      ;
; -6.839 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.004     ; 7.834      ;
; -6.839 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.004     ; 7.834      ;
; -6.834 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.004     ; 7.829      ;
; -6.834 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.015     ; 7.818      ;
; -6.834 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.004     ; 7.829      ;
; -6.834 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.004     ; 7.829      ;
; -6.834 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.004     ; 7.829      ;
; -6.834 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.004     ; 7.829      ;
; -6.834 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.004     ; 7.829      ;
; -6.834 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.004     ; 7.829      ;
; -6.834 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.004     ; 7.829      ;
; -6.834 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.015     ; 7.818      ;
; -6.834 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.015     ; 7.818      ;
; -6.834 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.015     ; 7.818      ;
; -6.834 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.015     ; 7.818      ;
; -6.834 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.015     ; 7.818      ;
; -6.834 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.015     ; 7.818      ;
; -6.834 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.015     ; 7.818      ;
; -6.829 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.015     ; 7.813      ;
; -6.829 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.015     ; 7.813      ;
; -6.829 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.015     ; 7.813      ;
; -6.829 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.015     ; 7.813      ;
; -6.829 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.015     ; 7.813      ;
; -6.829 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.015     ; 7.813      ;
; -6.829 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.015     ; 7.813      ;
; -6.829 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.015     ; 7.813      ;
; -6.819 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.017      ; 7.835      ;
; -6.819 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.017      ; 7.835      ;
; -6.819 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.017      ; 7.835      ;
; -6.819 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.017      ; 7.835      ;
; -6.819 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.017      ; 7.835      ;
; -6.819 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.017      ; 7.835      ;
; -6.819 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.017      ; 7.835      ;
; -6.819 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.017      ; 7.835      ;
; -6.814 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.006      ; 7.819      ;
; -6.814 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.006      ; 7.819      ;
; -6.814 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.006      ; 7.819      ;
; -6.814 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.006      ; 7.819      ;
; -6.814 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.006      ; 7.819      ;
; -6.814 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.006      ; 7.819      ;
; -6.814 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.006      ; 7.819      ;
; -6.814 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.006      ; 7.819      ;
; -6.793 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.017      ; 7.809      ;
; -6.793 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.017      ; 7.809      ;
; -6.793 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.017      ; 7.809      ;
; -6.793 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.017      ; 7.809      ;
; -6.793 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.017      ; 7.809      ;
; -6.793 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.017      ; 7.809      ;
; -6.793 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.017      ; 7.809      ;
; -6.793 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.017      ; 7.809      ;
; -6.792 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; 0.017      ; 7.808      ;
; -6.792 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; 0.017      ; 7.808      ;
; -6.792 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; 0.017      ; 7.808      ;
; -6.792 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; 0.017      ; 7.808      ;
; -6.792 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; 0.017      ; 7.808      ;
; -6.792 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; 0.017      ; 7.808      ;
; -6.792 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; 0.017      ; 7.808      ;
; -6.792 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; 0.017      ; 7.808      ;
; -6.788 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg0  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.006      ; 7.793      ;
; -6.788 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.006      ; 7.793      ;
; -6.788 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.006      ; 7.793      ;
; -6.788 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.006      ; 7.793      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                          ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 0.404 ; pc:PC_P|address_out[31] ; pc:PC_P|address_out[31] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.556      ;
; 0.709 ; pc:PC_P|address_out[27] ; pc:PC_P|address_out[27] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.861      ;
; 0.746 ; pc:PC_P|address_out[21] ; pc:PC_P|address_out[21] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.898      ;
; 0.747 ; pc:PC_P|address_out[24] ; pc:PC_P|address_out[24] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.899      ;
; 0.808 ; pc:PC_P|address_out[30] ; pc:PC_P|address_out[30] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.960      ;
; 0.818 ; pc:PC_P|address_out[25] ; pc:PC_P|address_out[25] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.970      ;
; 0.819 ; pc:PC_P|address_out[28] ; pc:PC_P|address_out[28] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.971      ;
; 0.833 ; pc:PC_P|address_out[19] ; pc:PC_P|address_out[21] ; clk          ; clk         ; 0.000        ; -0.002     ; 0.983      ;
; 0.840 ; pc:PC_P|address_out[24] ; pc:PC_P|address_out[25] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.992      ;
; 0.847 ; pc:PC_P|address_out[29] ; pc:PC_P|address_out[29] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.999      ;
; 0.849 ; pc:PC_P|address_out[27] ; pc:PC_P|address_out[28] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.001      ;
; 0.853 ; pc:PC_P|address_out[23] ; pc:PC_P|address_out[23] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.005      ;
; 0.865 ; pc:PC_P|address_out[19] ; pc:PC_P|address_out[22] ; clk          ; clk         ; 0.000        ; -0.002     ; 1.015      ;
; 0.880 ; pc:PC_P|address_out[0]  ; pc:PC_P|address_out[0]  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.032      ;
; 0.881 ; pc:PC_P|address_out[30] ; pc:PC_P|address_out[31] ; clk          ; clk         ; 0.000        ; 0.003      ; 1.036      ;
; 0.881 ; pc:PC_P|address_out[21] ; pc:PC_P|address_out[22] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.033      ;
; 0.890 ; pc:PC_P|address_out[29] ; pc:PC_P|address_out[31] ; clk          ; clk         ; 0.000        ; 0.003      ; 1.045      ;
; 0.892 ; pc:PC_P|address_out[19] ; pc:PC_P|address_out[23] ; clk          ; clk         ; 0.000        ; -0.002     ; 1.042      ;
; 0.900 ; pc:PC_P|address_out[20] ; pc:PC_P|address_out[21] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.052      ;
; 0.905 ; pc:PC_P|address_out[17] ; pc:PC_P|address_out[21] ; clk          ; clk         ; 0.000        ; -0.002     ; 1.055      ;
; 0.908 ; pc:PC_P|address_out[21] ; pc:PC_P|address_out[23] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.060      ;
; 0.910 ; pc:PC_P|address_out[22] ; pc:PC_P|address_out[22] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.062      ;
; 0.911 ; pc:PC_P|address_out[24] ; pc:PC_P|address_out[27] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.063      ;
; 0.913 ; pc:PC_P|address_out[27] ; pc:PC_P|address_out[30] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.065      ;
; 0.926 ; pc:PC_P|address_out[20] ; pc:PC_P|address_out[20] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.078      ;
; 0.927 ; pc:PC_P|address_out[16] ; pc:PC_P|address_out[16] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.079      ;
; 0.929 ; pc:PC_P|address_out[27] ; pc:PC_P|address_out[29] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.081      ;
; 0.930 ; pc:PC_P|address_out[28] ; pc:PC_P|address_out[31] ; clk          ; clk         ; 0.000        ; 0.003      ; 1.085      ;
; 0.932 ; pc:PC_P|address_out[20] ; pc:PC_P|address_out[22] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.084      ;
; 0.934 ; pc:PC_P|address_out[29] ; pc:PC_P|address_out[30] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.086      ;
; 0.937 ; pc:PC_P|address_out[17] ; pc:PC_P|address_out[22] ; clk          ; clk         ; 0.000        ; -0.002     ; 1.087      ;
; 0.938 ; pc:PC_P|address_out[19] ; pc:PC_P|address_out[19] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.090      ;
; 0.939 ; pc:PC_P|address_out[15] ; pc:PC_P|address_out[15] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.091      ;
; 0.946 ; pc:PC_P|address_out[24] ; pc:PC_P|address_out[28] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.098      ;
; 0.947 ; pc:PC_P|address_out[14] ; pc:PC_P|address_out[14] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.099      ;
; 0.948 ; pc:PC_P|address_out[17] ; pc:PC_P|address_out[17] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.100      ;
; 0.957 ; pc:PC_P|address_out[10] ; pc:PC_P|address_out[10] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.109      ;
; 0.958 ; pc:PC_P|address_out[26] ; pc:PC_P|address_out[27] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.110      ;
; 0.959 ; pc:PC_P|address_out[20] ; pc:PC_P|address_out[23] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.111      ;
; 0.964 ; pc:PC_P|address_out[17] ; pc:PC_P|address_out[23] ; clk          ; clk         ; 0.000        ; -0.002     ; 1.114      ;
; 0.964 ; pc:PC_P|address_out[19] ; pc:PC_P|address_out[20] ; clk          ; clk         ; 0.000        ; -0.002     ; 1.114      ;
; 0.968 ; pc:PC_P|address_out[27] ; pc:PC_P|address_out[31] ; clk          ; clk         ; 0.000        ; 0.003      ; 1.123      ;
; 0.981 ; pc:PC_P|address_out[19] ; pc:PC_P|address_out[25] ; clk          ; clk         ; 0.000        ; -0.002     ; 1.131      ;
; 0.988 ; pc:PC_P|address_out[28] ; pc:PC_P|address_out[30] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.140      ;
; 0.993 ; pc:PC_P|address_out[19] ; pc:PC_P|address_out[24] ; clk          ; clk         ; 0.000        ; -0.002     ; 1.143      ;
; 0.993 ; pc:PC_P|address_out[26] ; pc:PC_P|address_out[28] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.145      ;
; 0.994 ; pc:PC_P|address_out[25] ; pc:PC_P|address_out[27] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.146      ;
; 0.997 ; pc:PC_P|address_out[21] ; pc:PC_P|address_out[25] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.149      ;
; 0.998 ; pc:PC_P|address_out[26] ; pc:PC_P|address_out[26] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.150      ;
; 1.003 ; pc:PC_P|address_out[26] ; pc:PC_P|address_out[31] ; clk          ; clk         ; 0.000        ; 0.003      ; 1.158      ;
; 1.004 ; pc:PC_P|address_out[17] ; pc:PC_P|address_out[18] ; clk          ; clk         ; 0.000        ; -0.004     ; 1.152      ;
; 1.004 ; pc:PC_P|address_out[28] ; pc:PC_P|address_out[29] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.156      ;
; 1.007 ; pc:PC_P|address_out[15] ; pc:PC_P|address_out[16] ; clk          ; clk         ; 0.000        ; 0.008      ; 1.167      ;
; 1.009 ; pc:PC_P|address_out[21] ; pc:PC_P|address_out[24] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.161      ;
; 1.010 ; pc:PC_P|address_out[24] ; pc:PC_P|address_out[30] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.162      ;
; 1.013 ; pc:PC_P|address_out[15] ; pc:PC_P|address_out[21] ; clk          ; clk         ; 0.000        ; 0.008      ; 1.173      ;
; 1.026 ; pc:PC_P|address_out[24] ; pc:PC_P|address_out[29] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.178      ;
; 1.029 ; pc:PC_P|address_out[25] ; pc:PC_P|address_out[28] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.181      ;
; 1.030 ; pc:PC_P|address_out[25] ; pc:PC_P|address_out[31] ; clk          ; clk         ; 0.000        ; 0.003      ; 1.185      ;
; 1.036 ; pc:PC_P|address_out[17] ; pc:PC_P|address_out[20] ; clk          ; clk         ; 0.000        ; -0.002     ; 1.186      ;
; 1.038 ; pc:PC_P|address_out[16] ; pc:PC_P|address_out[21] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.190      ;
; 1.042 ; pc:PC_P|address_out[23] ; pc:PC_P|address_out[25] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.194      ;
; 1.044 ; pc:PC_P|address_out[18] ; pc:PC_P|address_out[18] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.196      ;
; 1.045 ; pc:PC_P|address_out[15] ; pc:PC_P|address_out[22] ; clk          ; clk         ; 0.000        ; 0.008      ; 1.205      ;
; 1.048 ; pc:PC_P|address_out[18] ; pc:PC_P|address_out[21] ; clk          ; clk         ; 0.000        ; 0.002      ; 1.202      ;
; 1.048 ; pc:PC_P|address_out[20] ; pc:PC_P|address_out[25] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.200      ;
; 1.051 ; pc:PC_P|address_out[23] ; pc:PC_P|address_out[24] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.203      ;
; 1.052 ; pc:PC_P|address_out[19] ; pc:PC_P|address_out[27] ; clk          ; clk         ; 0.000        ; -0.002     ; 1.202      ;
; 1.053 ; pc:PC_P|address_out[17] ; pc:PC_P|address_out[25] ; clk          ; clk         ; 0.000        ; -0.002     ; 1.203      ;
; 1.053 ; pc:PC_P|address_out[14] ; pc:PC_P|address_out[16] ; clk          ; clk         ; 0.000        ; 0.008      ; 1.213      ;
; 1.056 ; pc:PC_P|address_out[24] ; pc:PC_P|address_out[26] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.208      ;
; 1.057 ; pc:PC_P|address_out[26] ; pc:PC_P|address_out[30] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.209      ;
; 1.057 ; pc:PC_P|address_out[22] ; pc:PC_P|address_out[23] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.209      ;
; 1.059 ; pc:PC_P|address_out[14] ; pc:PC_P|address_out[21] ; clk          ; clk         ; 0.000        ; 0.008      ; 1.219      ;
; 1.060 ; pc:PC_P|address_out[20] ; pc:PC_P|address_out[24] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.212      ;
; 1.065 ; pc:PC_P|address_out[1]  ; pc:PC_P|address_out[1]  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.217      ;
; 1.065 ; pc:PC_P|address_out[17] ; pc:PC_P|address_out[24] ; clk          ; clk         ; 0.000        ; -0.002     ; 1.215      ;
; 1.068 ; pc:PC_P|address_out[21] ; pc:PC_P|address_out[27] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.220      ;
; 1.070 ; pc:PC_P|address_out[16] ; pc:PC_P|address_out[22] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.222      ;
; 1.072 ; pc:PC_P|address_out[15] ; pc:PC_P|address_out[23] ; clk          ; clk         ; 0.000        ; 0.008      ; 1.232      ;
; 1.073 ; pc:PC_P|address_out[26] ; pc:PC_P|address_out[29] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.225      ;
; 1.076 ; pc:PC_P|address_out[13] ; pc:PC_P|address_out[14] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.228      ;
; 1.079 ; pc:PC_P|address_out[13] ; pc:PC_P|address_out[16] ; clk          ; clk         ; 0.000        ; 0.008      ; 1.239      ;
; 1.080 ; pc:PC_P|address_out[18] ; pc:PC_P|address_out[22] ; clk          ; clk         ; 0.000        ; 0.002      ; 1.234      ;
; 1.083 ; pc:PC_P|address_out[14] ; pc:PC_P|address_out[15] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.235      ;
; 1.084 ; pc:PC_P|address_out[24] ; pc:PC_P|address_out[31] ; clk          ; clk         ; 0.000        ; 0.003      ; 1.239      ;
; 1.085 ; pc:PC_P|address_out[13] ; pc:PC_P|address_out[21] ; clk          ; clk         ; 0.000        ; 0.008      ; 1.245      ;
; 1.087 ; pc:PC_P|address_out[19] ; pc:PC_P|address_out[28] ; clk          ; clk         ; 0.000        ; -0.002     ; 1.237      ;
; 1.089 ; pc:PC_P|address_out[13] ; pc:PC_P|address_out[13] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.241      ;
; 1.091 ; pc:PC_P|address_out[14] ; pc:PC_P|address_out[22] ; clk          ; clk         ; 0.000        ; 0.008      ; 1.251      ;
; 1.093 ; pc:PC_P|address_out[25] ; pc:PC_P|address_out[30] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.245      ;
; 1.095 ; pc:PC_P|address_out[22] ; pc:PC_P|address_out[24] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.247      ;
; 1.097 ; pc:PC_P|address_out[16] ; pc:PC_P|address_out[23] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.249      ;
; 1.103 ; pc:PC_P|address_out[21] ; pc:PC_P|address_out[28] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.255      ;
; 1.107 ; pc:PC_P|address_out[18] ; pc:PC_P|address_out[23] ; clk          ; clk         ; 0.000        ; 0.002      ; 1.261      ;
; 1.109 ; pc:PC_P|address_out[25] ; pc:PC_P|address_out[29] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.261      ;
; 1.109 ; pc:PC_P|address_out[13] ; pc:PC_P|address_out[15] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.261      ;
; 1.112 ; pc:PC_P|address_out[15] ; pc:PC_P|address_out[18] ; clk          ; clk         ; 0.000        ; 0.006      ; 1.270      ;
; 1.113 ; pc:PC_P|address_out[17] ; pc:PC_P|address_out[19] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.265      ;
; 1.113 ; pc:PC_P|address_out[23] ; pc:PC_P|address_out[27] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.265      ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_mem'                                                                                                                                                                                                        ;
+-------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.414 ; pc:PC_P|address_out[2]      ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_mem     ; 0.000        ; 0.060      ; 0.612      ;
; 0.415 ; pc:PC_P|address_out[4]      ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_mem     ; 0.000        ; 0.060      ; 0.613      ;
; 0.418 ; pc:PC_P|address_out[3]      ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_mem     ; 0.000        ; 0.060      ; 0.616      ;
; 0.422 ; pc:PC_P|address_out[7]      ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_mem     ; 0.000        ; 0.060      ; 0.620      ;
; 0.423 ; pc:PC_P|address_out[6]      ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_mem     ; 0.000        ; 0.060      ; 0.621      ;
; 0.426 ; pc:PC_P|address_out[8]      ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_mem     ; 0.000        ; 0.060      ; 0.624      ;
; 0.427 ; pc:PC_P|address_out[5]      ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_mem     ; 0.000        ; 0.060      ; 0.625      ;
; 0.554 ; pc:PC_P|address_out[2]      ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk_mem     ; 0.000        ; 0.049      ; 0.741      ;
; 0.557 ; pc:PC_P|address_out[5]      ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg3 ; clk          ; clk_mem     ; 0.000        ; 0.049      ; 0.744      ;
; 0.559 ; pc:PC_P|address_out[9]      ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg7 ; clk          ; clk_mem     ; 0.000        ; 0.049      ; 0.746      ;
; 0.560 ; pc:PC_P|address_out[6]      ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg4 ; clk          ; clk_mem     ; 0.000        ; 0.049      ; 0.747      ;
; 0.562 ; pc:PC_P|address_out[8]      ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg6 ; clk          ; clk_mem     ; 0.000        ; 0.049      ; 0.749      ;
; 0.564 ; pc:PC_P|address_out[4]      ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg2 ; clk          ; clk_mem     ; 0.000        ; 0.049      ; 0.751      ;
; 0.566 ; pc:PC_P|address_out[3]      ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg1 ; clk          ; clk_mem     ; 0.000        ; 0.049      ; 0.753      ;
; 0.570 ; pc:PC_P|address_out[7]      ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a18~porta_address_reg5 ; clk          ; clk_mem     ; 0.000        ; 0.049      ; 0.757      ;
; 0.626 ; pc:PC_P|address_out[9]      ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_mem     ; 0.000        ; 0.060      ; 0.824      ;
; 1.139 ; breg:b_regis|um_Reg[13][9]  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg9          ; clk          ; clk_mem     ; 0.000        ; 0.086      ; 1.363      ;
; 1.269 ; breg:b_regis|um_Reg[29][2]  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg2          ; clk          ; clk_mem     ; 0.000        ; 0.022      ; 1.429      ;
; 1.348 ; breg:b_regis|um_Reg[25][13] ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg13         ; clk          ; clk_mem     ; 0.000        ; 0.050      ; 1.536      ;
; 1.364 ; breg:b_regis|um_Reg[29][19] ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg1         ; clk          ; clk_mem     ; 0.000        ; 0.018      ; 1.520      ;
; 1.372 ; breg:b_regis|um_Reg[4][27]  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg9         ; clk          ; clk_mem     ; 0.000        ; 0.053      ; 1.563      ;
; 1.393 ; breg:b_regis|um_Reg[7][8]   ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg8          ; clk          ; clk_mem     ; 0.000        ; 0.046      ; 1.577      ;
; 1.398 ; breg:b_regis|um_Reg[31][31] ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg13        ; clk          ; clk_mem     ; 0.000        ; 0.025      ; 1.561      ;
; 1.420 ; breg:b_regis|um_Reg[31][9]  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg9          ; clk          ; clk_mem     ; 0.000        ; 0.051      ; 1.609      ;
; 1.423 ; breg:b_regis|um_Reg[21][2]  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg2          ; clk          ; clk_mem     ; 0.000        ; 0.022      ; 1.583      ;
; 1.426 ; breg:b_regis|um_Reg[17][21] ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg3         ; clk          ; clk_mem     ; 0.000        ; 0.033      ; 1.597      ;
; 1.428 ; breg:b_regis|um_Reg[25][21] ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg3         ; clk          ; clk_mem     ; 0.000        ; 0.033      ; 1.599      ;
; 1.433 ; breg:b_regis|um_Reg[27][2]  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg2          ; clk          ; clk_mem     ; 0.000        ; -0.001     ; 1.570      ;
; 1.442 ; breg:b_regis|um_Reg[29][8]  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg8          ; clk          ; clk_mem     ; 0.000        ; 0.044      ; 1.624      ;
; 1.458 ; breg:b_regis|um_Reg[31][3]  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg3          ; clk          ; clk_mem     ; 0.000        ; 0.004      ; 1.600      ;
; 1.468 ; breg:b_regis|um_Reg[14][9]  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg9          ; clk          ; clk_mem     ; 0.000        ; 0.081      ; 1.687      ;
; 1.473 ; breg:b_regis|um_Reg[14][21] ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg3         ; clk          ; clk_mem     ; 0.000        ; 0.044      ; 1.655      ;
; 1.478 ; breg:b_regis|um_Reg[14][8]  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg8          ; clk          ; clk_mem     ; 0.000        ; 0.041      ; 1.657      ;
; 1.486 ; breg:b_regis|um_Reg[27][19] ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg1         ; clk          ; clk_mem     ; 0.000        ; 0.020      ; 1.644      ;
; 1.489 ; breg:b_regis|um_Reg[4][2]   ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg2          ; clk          ; clk_mem     ; 0.000        ; 0.023      ; 1.650      ;
; 1.492 ; breg:b_regis|um_Reg[29][13] ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg13         ; clk          ; clk_mem     ; 0.000        ; 0.073      ; 1.703      ;
; 1.499 ; breg:b_regis|um_Reg[12][21] ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg3         ; clk          ; clk_mem     ; 0.000        ; 0.044      ; 1.681      ;
; 1.512 ; breg:b_regis|um_Reg[24][13] ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg13         ; clk          ; clk_mem     ; 0.000        ; 0.050      ; 1.700      ;
; 1.523 ; breg:b_regis|um_Reg[25][20] ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg2         ; clk          ; clk_mem     ; 0.000        ; 0.033      ; 1.694      ;
; 1.529 ; breg:b_regis|um_Reg[7][2]   ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg2          ; clk          ; clk_mem     ; 0.000        ; 0.014      ; 1.681      ;
; 1.533 ; breg:b_regis|um_Reg[29][9]  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg9          ; clk          ; clk_mem     ; 0.000        ; 0.044      ; 1.715      ;
; 1.536 ; breg:b_regis|um_Reg[2][27]  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg9         ; clk          ; clk_mem     ; 0.000        ; 0.053      ; 1.727      ;
; 1.537 ; breg:b_regis|um_Reg[15][3]  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg3          ; clk          ; clk_mem     ; 0.000        ; 0.000      ; 1.675      ;
; 1.540 ; breg:b_regis|um_Reg[27][27] ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg9         ; clk          ; clk_mem     ; 0.000        ; 0.020      ; 1.698      ;
; 1.540 ; breg:b_regis|um_Reg[25][3]  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg3          ; clk          ; clk_mem     ; 0.000        ; -0.003     ; 1.675      ;
; 1.541 ; breg:b_regis|um_Reg[3][2]   ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg2          ; clk          ; clk_mem     ; 0.000        ; 0.014      ; 1.693      ;
; 1.553 ; breg:b_regis|um_Reg[7][9]   ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg9          ; clk          ; clk_mem     ; 0.000        ; 0.046      ; 1.737      ;
; 1.563 ; breg:b_regis|um_Reg[25][19] ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg1         ; clk          ; clk_mem     ; 0.000        ; 0.018      ; 1.719      ;
; 1.564 ; breg:b_regis|um_Reg[13][2]  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg2          ; clk          ; clk_mem     ; 0.000        ; 0.060      ; 1.762      ;
; 1.568 ; breg:b_regis|um_Reg[31][21] ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg3         ; clk          ; clk_mem     ; 0.000        ; 0.069      ; 1.775      ;
; 1.575 ; breg:b_regis|um_Reg[7][24]  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg6         ; clk          ; clk_mem     ; 0.000        ; 0.057      ; 1.770      ;
; 1.589 ; breg:b_regis|um_Reg[13][13] ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg13         ; clk          ; clk_mem     ; 0.000        ; 0.089      ; 1.816      ;
; 1.596 ; breg:b_regis|um_Reg[27][9]  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg9          ; clk          ; clk_mem     ; 0.000        ; 0.055      ; 1.789      ;
; 1.603 ; breg:b_regis|um_Reg[3][24]  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg6         ; clk          ; clk_mem     ; 0.000        ; 0.057      ; 1.798      ;
; 1.605 ; breg:b_regis|um_Reg[20][8]  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg8          ; clk          ; clk_mem     ; 0.000        ; 0.044      ; 1.787      ;
; 1.621 ; breg:b_regis|um_Reg[14][27] ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg9         ; clk          ; clk_mem     ; 0.000        ; 0.019      ; 1.778      ;
; 1.623 ; breg:b_regis|um_Reg[22][3]  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg3          ; clk          ; clk_mem     ; 0.000        ; 0.004      ; 1.765      ;
; 1.627 ; breg:b_regis|um_Reg[29][10] ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg10         ; clk          ; clk_mem     ; 0.000        ; 0.044      ; 1.809      ;
; 1.646 ; breg:b_regis|um_Reg[7][3]   ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg3          ; clk          ; clk_mem     ; 0.000        ; 0.004      ; 1.788      ;
; 1.650 ; breg:b_regis|um_Reg[2][2]   ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg2          ; clk          ; clk_mem     ; 0.000        ; 0.023      ; 1.811      ;
; 1.652 ; breg:b_regis|um_Reg[31][27] ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg9         ; clk          ; clk_mem     ; 0.000        ; 0.069      ; 1.859      ;
; 1.673 ; breg:b_regis|um_Reg[15][20] ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg2         ; clk          ; clk_mem     ; 0.000        ; 0.068      ; 1.879      ;
; 1.675 ; breg:b_regis|um_Reg[24][2]  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg2          ; clk          ; clk_mem     ; 0.000        ; 0.036      ; 1.849      ;
; 1.682 ; breg:b_regis|um_Reg[3][12]  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg12         ; clk          ; clk_mem     ; 0.000        ; 0.013      ; 1.833      ;
; 1.682 ; breg:b_regis|um_Reg[4][26]  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg8         ; clk          ; clk_mem     ; 0.000        ; 0.065      ; 1.885      ;
; 1.686 ; breg:b_regis|um_Reg[27][21] ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg3         ; clk          ; clk_mem     ; 0.000        ; 0.043      ; 1.867      ;
; 1.691 ; breg:b_regis|um_Reg[13][10] ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg10         ; clk          ; clk_mem     ; 0.000        ; 0.012      ; 1.841      ;
; 1.692 ; breg:b_regis|um_Reg[27][13] ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg13         ; clk          ; clk_mem     ; 0.000        ; 0.022      ; 1.852      ;
; 1.693 ; breg:b_regis|um_Reg[22][31] ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg13        ; clk          ; clk_mem     ; 0.000        ; 0.025      ; 1.856      ;
; 1.698 ; breg:b_regis|um_Reg[25][18] ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg0         ; clk          ; clk_mem     ; 0.000        ; 0.045      ; 1.881      ;
; 1.698 ; breg:b_regis|um_Reg[7][27]  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg9         ; clk          ; clk_mem     ; 0.000        ; 0.057      ; 1.893      ;
; 1.702 ; breg:b_regis|um_Reg[20][9]  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg9          ; clk          ; clk_mem     ; 0.000        ; 0.044      ; 1.884      ;
; 1.704 ; breg:b_regis|um_Reg[4][24]  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg6         ; clk          ; clk_mem     ; 0.000        ; 0.079      ; 1.921      ;
; 1.708 ; breg:b_regis|um_Reg[7][29]  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg11        ; clk          ; clk_mem     ; 0.000        ; 0.025      ; 1.871      ;
; 1.708 ; breg:b_regis|um_Reg[27][28] ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg10        ; clk          ; clk_mem     ; 0.000        ; 0.020      ; 1.866      ;
; 1.711 ; breg:b_regis|um_Reg[13][18] ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg0         ; clk          ; clk_mem     ; 0.000        ; 0.067      ; 1.916      ;
; 1.716 ; breg:b_regis|um_Reg[13][29] ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg11        ; clk          ; clk_mem     ; 0.000        ; 0.067      ; 1.921      ;
; 1.728 ; breg:b_regis|um_Reg[18][2]  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg2          ; clk          ; clk_mem     ; 0.000        ; -0.001     ; 1.865      ;
; 1.728 ; breg:b_regis|um_Reg[9][3]   ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg3          ; clk          ; clk_mem     ; 0.000        ; 0.000      ; 1.866      ;
; 1.731 ; breg:b_regis|um_Reg[11][13] ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg13         ; clk          ; clk_mem     ; 0.000        ; 0.089      ; 1.958      ;
; 1.733 ; breg:b_regis|um_Reg[15][21] ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg3         ; clk          ; clk_mem     ; 0.000        ; 0.079      ; 1.950      ;
; 1.735 ; breg:b_regis|um_Reg[4][21]  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg3         ; clk          ; clk_mem     ; 0.000        ; 0.082      ; 1.955      ;
; 1.740 ; breg:b_regis|um_Reg[19][9]  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg9          ; clk          ; clk_mem     ; 0.000        ; 0.055      ; 1.933      ;
; 1.742 ; breg:b_regis|um_Reg[13][5]  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg5          ; clk          ; clk_mem     ; 0.000        ; 0.081      ; 1.961      ;
; 1.745 ; breg:b_regis|um_Reg[14][19] ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg1         ; clk          ; clk_mem     ; 0.000        ; 0.078      ; 1.961      ;
; 1.746 ; breg:b_regis|um_Reg[14][13] ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg13         ; clk          ; clk_mem     ; 0.000        ; 0.046      ; 1.930      ;
; 1.746 ; breg:b_regis|um_Reg[14][29] ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg11        ; clk          ; clk_mem     ; 0.000        ; 0.019      ; 1.903      ;
; 1.751 ; breg:b_regis|um_Reg[28][3]  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg3          ; clk          ; clk_mem     ; 0.000        ; 0.035      ; 1.924      ;
; 1.759 ; breg:b_regis|um_Reg[7][26]  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg8         ; clk          ; clk_mem     ; 0.000        ; 0.057      ; 1.954      ;
; 1.760 ; breg:b_regis|um_Reg[22][2]  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg2          ; clk          ; clk_mem     ; 0.000        ; 0.006      ; 1.904      ;
; 1.761 ; breg:b_regis|um_Reg[25][9]  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg9          ; clk          ; clk_mem     ; 0.000        ; 0.057      ; 1.956      ;
; 1.763 ; breg:b_regis|um_Reg[13][27] ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg9         ; clk          ; clk_mem     ; 0.000        ; 0.033      ; 1.934      ;
; 1.763 ; breg:b_regis|um_Reg[7][21]  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg3         ; clk          ; clk_mem     ; 0.000        ; 0.069      ; 1.970      ;
; 1.764 ; breg:b_regis|um_Reg[7][31]  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg13        ; clk          ; clk_mem     ; 0.000        ; 0.025      ; 1.927      ;
; 1.767 ; breg:b_regis|um_Reg[27][4]  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg4          ; clk          ; clk_mem     ; 0.000        ; -0.001     ; 1.904      ;
; 1.768 ; breg:b_regis|um_Reg[3][27]  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg9         ; clk          ; clk_mem     ; 0.000        ; 0.057      ; 1.963      ;
; 1.769 ; breg:b_regis|um_Reg[31][12] ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg12         ; clk          ; clk_mem     ; 0.000        ; 0.033      ; 1.940      ;
; 1.770 ; breg:b_regis|um_Reg[24][9]  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg9          ; clk          ; clk_mem     ; 0.000        ; 0.057      ; 1.965      ;
; 1.771 ; breg:b_regis|um_Reg[8][8]   ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg8          ; clk          ; clk_mem     ; 0.000        ; 0.041      ; 1.950      ;
; 1.774 ; breg:b_regis|um_Reg[7][4]   ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg4          ; clk          ; clk_mem     ; 0.000        ; 0.014      ; 1.926      ;
+-------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_mem'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ram_block1a18~porta_datain_reg13 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][24] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][24] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][25] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][25] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][26] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][26] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][27] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][27] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][28] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][28] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][29] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][29] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][30] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][30] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][31] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][31] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[10][9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[10][9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[11][0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[11][0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[11][10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[11][10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[11][11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[11][11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[11][12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[11][12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[11][13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[11][13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[11][14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[11][14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[11][15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[11][15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[11][16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[11][16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[11][17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[11][17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[11][18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[11][18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[11][19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[11][19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[11][1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[11][1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[11][20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[11][20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[11][21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[11][21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[11][22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[11][22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[11][23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[11][23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[11][24] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg:b_regis|um_Reg[11][24] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg:b_regis|um_Reg[11][25] ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; outULA[*]      ; clk        ; 11.125 ; 11.125 ; Rise       ; clk             ;
;  outULA[0]     ; clk        ; 10.291 ; 10.291 ; Rise       ; clk             ;
;  outULA[1]     ; clk        ; 9.709  ; 9.709  ; Rise       ; clk             ;
;  outULA[2]     ; clk        ; 9.156  ; 9.156  ; Rise       ; clk             ;
;  outULA[3]     ; clk        ; 9.314  ; 9.314  ; Rise       ; clk             ;
;  outULA[4]     ; clk        ; 9.484  ; 9.484  ; Rise       ; clk             ;
;  outULA[5]     ; clk        ; 9.950  ; 9.950  ; Rise       ; clk             ;
;  outULA[6]     ; clk        ; 9.131  ; 9.131  ; Rise       ; clk             ;
;  outULA[7]     ; clk        ; 9.594  ; 9.594  ; Rise       ; clk             ;
;  outULA[8]     ; clk        ; 9.461  ; 9.461  ; Rise       ; clk             ;
;  outULA[9]     ; clk        ; 9.582  ; 9.582  ; Rise       ; clk             ;
;  outULA[10]    ; clk        ; 9.332  ; 9.332  ; Rise       ; clk             ;
;  outULA[11]    ; clk        ; 10.196 ; 10.196 ; Rise       ; clk             ;
;  outULA[12]    ; clk        ; 9.991  ; 9.991  ; Rise       ; clk             ;
;  outULA[13]    ; clk        ; 9.553  ; 9.553  ; Rise       ; clk             ;
;  outULA[14]    ; clk        ; 9.505  ; 9.505  ; Rise       ; clk             ;
;  outULA[15]    ; clk        ; 9.268  ; 9.268  ; Rise       ; clk             ;
;  outULA[16]    ; clk        ; 9.869  ; 9.869  ; Rise       ; clk             ;
;  outULA[17]    ; clk        ; 9.920  ; 9.920  ; Rise       ; clk             ;
;  outULA[18]    ; clk        ; 9.974  ; 9.974  ; Rise       ; clk             ;
;  outULA[19]    ; clk        ; 9.525  ; 9.525  ; Rise       ; clk             ;
;  outULA[20]    ; clk        ; 9.638  ; 9.638  ; Rise       ; clk             ;
;  outULA[21]    ; clk        ; 10.198 ; 10.198 ; Rise       ; clk             ;
;  outULA[22]    ; clk        ; 9.937  ; 9.937  ; Rise       ; clk             ;
;  outULA[23]    ; clk        ; 10.017 ; 10.017 ; Rise       ; clk             ;
;  outULA[24]    ; clk        ; 9.911  ; 9.911  ; Rise       ; clk             ;
;  outULA[25]    ; clk        ; 9.796  ; 9.796  ; Rise       ; clk             ;
;  outULA[26]    ; clk        ; 10.117 ; 10.117 ; Rise       ; clk             ;
;  outULA[27]    ; clk        ; 10.365 ; 10.365 ; Rise       ; clk             ;
;  outULA[28]    ; clk        ; 10.374 ; 10.374 ; Rise       ; clk             ;
;  outULA[29]    ; clk        ; 11.125 ; 11.125 ; Rise       ; clk             ;
;  outULA[30]    ; clk        ; 10.173 ; 10.173 ; Rise       ; clk             ;
;  outULA[31]    ; clk        ; 10.320 ; 10.320 ; Rise       ; clk             ;
; prox_ins[*]    ; clk        ; 6.568  ; 6.568  ; Rise       ; clk             ;
;  prox_ins[0]   ; clk        ; 5.087  ; 5.087  ; Rise       ; clk             ;
;  prox_ins[1]   ; clk        ; 5.464  ; 5.464  ; Rise       ; clk             ;
;  prox_ins[2]   ; clk        ; 5.468  ; 5.468  ; Rise       ; clk             ;
;  prox_ins[3]   ; clk        ; 5.786  ; 5.786  ; Rise       ; clk             ;
;  prox_ins[4]   ; clk        ; 5.438  ; 5.438  ; Rise       ; clk             ;
;  prox_ins[5]   ; clk        ; 5.149  ; 5.149  ; Rise       ; clk             ;
;  prox_ins[6]   ; clk        ; 5.379  ; 5.379  ; Rise       ; clk             ;
;  prox_ins[7]   ; clk        ; 5.119  ; 5.119  ; Rise       ; clk             ;
;  prox_ins[8]   ; clk        ; 5.854  ; 5.854  ; Rise       ; clk             ;
;  prox_ins[9]   ; clk        ; 5.567  ; 5.567  ; Rise       ; clk             ;
;  prox_ins[10]  ; clk        ; 5.229  ; 5.229  ; Rise       ; clk             ;
;  prox_ins[11]  ; clk        ; 5.807  ; 5.807  ; Rise       ; clk             ;
;  prox_ins[12]  ; clk        ; 5.863  ; 5.863  ; Rise       ; clk             ;
;  prox_ins[13]  ; clk        ; 5.846  ; 5.846  ; Rise       ; clk             ;
;  prox_ins[14]  ; clk        ; 5.804  ; 5.804  ; Rise       ; clk             ;
;  prox_ins[15]  ; clk        ; 5.878  ; 5.878  ; Rise       ; clk             ;
;  prox_ins[16]  ; clk        ; 5.964  ; 5.964  ; Rise       ; clk             ;
;  prox_ins[17]  ; clk        ; 5.969  ; 5.969  ; Rise       ; clk             ;
;  prox_ins[18]  ; clk        ; 6.000  ; 6.000  ; Rise       ; clk             ;
;  prox_ins[19]  ; clk        ; 5.837  ; 5.837  ; Rise       ; clk             ;
;  prox_ins[20]  ; clk        ; 6.247  ; 6.247  ; Rise       ; clk             ;
;  prox_ins[21]  ; clk        ; 5.804  ; 5.804  ; Rise       ; clk             ;
;  prox_ins[22]  ; clk        ; 5.850  ; 5.850  ; Rise       ; clk             ;
;  prox_ins[23]  ; clk        ; 6.104  ; 6.104  ; Rise       ; clk             ;
;  prox_ins[24]  ; clk        ; 6.378  ; 6.378  ; Rise       ; clk             ;
;  prox_ins[25]  ; clk        ; 6.150  ; 6.150  ; Rise       ; clk             ;
;  prox_ins[26]  ; clk        ; 6.465  ; 6.465  ; Rise       ; clk             ;
;  prox_ins[27]  ; clk        ; 6.481  ; 6.481  ; Rise       ; clk             ;
;  prox_ins[28]  ; clk        ; 6.568  ; 6.568  ; Rise       ; clk             ;
;  prox_ins[29]  ; clk        ; 6.515  ; 6.515  ; Rise       ; clk             ;
;  prox_ins[30]  ; clk        ; 6.432  ; 6.432  ; Rise       ; clk             ;
;  prox_ins[31]  ; clk        ; 6.278  ; 6.278  ; Rise       ; clk             ;
; instrucao[*]   ; clk_mem    ; 7.353  ; 7.353  ; Rise       ; clk_mem         ;
;  instrucao[0]  ; clk_mem    ; 6.367  ; 6.367  ; Rise       ; clk_mem         ;
;  instrucao[1]  ; clk_mem    ; 6.241  ; 6.241  ; Rise       ; clk_mem         ;
;  instrucao[2]  ; clk_mem    ; 6.396  ; 6.396  ; Rise       ; clk_mem         ;
;  instrucao[3]  ; clk_mem    ; 6.373  ; 6.373  ; Rise       ; clk_mem         ;
;  instrucao[4]  ; clk_mem    ; 7.353  ; 7.353  ; Rise       ; clk_mem         ;
;  instrucao[5]  ; clk_mem    ; 6.323  ; 6.323  ; Rise       ; clk_mem         ;
;  instrucao[6]  ; clk_mem    ; 6.666  ; 6.666  ; Rise       ; clk_mem         ;
;  instrucao[7]  ; clk_mem    ; 6.814  ; 6.814  ; Rise       ; clk_mem         ;
;  instrucao[8]  ; clk_mem    ; 6.428  ; 6.428  ; Rise       ; clk_mem         ;
;  instrucao[9]  ; clk_mem    ; 6.538  ; 6.538  ; Rise       ; clk_mem         ;
;  instrucao[10] ; clk_mem    ; 6.251  ; 6.251  ; Rise       ; clk_mem         ;
;  instrucao[11] ; clk_mem    ; 6.397  ; 6.397  ; Rise       ; clk_mem         ;
;  instrucao[12] ; clk_mem    ; 6.514  ; 6.514  ; Rise       ; clk_mem         ;
;  instrucao[13] ; clk_mem    ; 7.010  ; 7.010  ; Rise       ; clk_mem         ;
;  instrucao[14] ; clk_mem    ; 6.570  ; 6.570  ; Rise       ; clk_mem         ;
;  instrucao[15] ; clk_mem    ; 6.387  ; 6.387  ; Rise       ; clk_mem         ;
;  instrucao[16] ; clk_mem    ; 6.574  ; 6.574  ; Rise       ; clk_mem         ;
;  instrucao[17] ; clk_mem    ; 6.410  ; 6.410  ; Rise       ; clk_mem         ;
;  instrucao[18] ; clk_mem    ; 6.408  ; 6.408  ; Rise       ; clk_mem         ;
;  instrucao[19] ; clk_mem    ; 6.225  ; 6.225  ; Rise       ; clk_mem         ;
;  instrucao[20] ; clk_mem    ; 6.271  ; 6.271  ; Rise       ; clk_mem         ;
;  instrucao[21] ; clk_mem    ; 6.751  ; 6.751  ; Rise       ; clk_mem         ;
;  instrucao[22] ; clk_mem    ; 6.660  ; 6.660  ; Rise       ; clk_mem         ;
;  instrucao[23] ; clk_mem    ; 6.539  ; 6.539  ; Rise       ; clk_mem         ;
;  instrucao[24] ; clk_mem    ; 6.275  ; 6.275  ; Rise       ; clk_mem         ;
;  instrucao[25] ; clk_mem    ; 6.404  ; 6.404  ; Rise       ; clk_mem         ;
;  instrucao[26] ; clk_mem    ; 6.607  ; 6.607  ; Rise       ; clk_mem         ;
;  instrucao[27] ; clk_mem    ; 6.616  ; 6.616  ; Rise       ; clk_mem         ;
;  instrucao[28] ; clk_mem    ; 6.303  ; 6.303  ; Rise       ; clk_mem         ;
;  instrucao[29] ; clk_mem    ; 6.349  ; 6.349  ; Rise       ; clk_mem         ;
;  instrucao[30] ; clk_mem    ; 6.322  ; 6.322  ; Rise       ; clk_mem         ;
;  instrucao[31] ; clk_mem    ; 6.223  ; 6.223  ; Rise       ; clk_mem         ;
; memDados[*]    ; clk_mem    ; 7.146  ; 7.146  ; Rise       ; clk_mem         ;
;  memDados[0]   ; clk_mem    ; 6.534  ; 6.534  ; Rise       ; clk_mem         ;
;  memDados[1]   ; clk_mem    ; 6.755  ; 6.755  ; Rise       ; clk_mem         ;
;  memDados[2]   ; clk_mem    ; 6.605  ; 6.605  ; Rise       ; clk_mem         ;
;  memDados[3]   ; clk_mem    ; 6.346  ; 6.346  ; Rise       ; clk_mem         ;
;  memDados[4]   ; clk_mem    ; 6.441  ; 6.441  ; Rise       ; clk_mem         ;
;  memDados[5]   ; clk_mem    ; 6.472  ; 6.472  ; Rise       ; clk_mem         ;
;  memDados[6]   ; clk_mem    ; 6.839  ; 6.839  ; Rise       ; clk_mem         ;
;  memDados[7]   ; clk_mem    ; 6.614  ; 6.614  ; Rise       ; clk_mem         ;
;  memDados[8]   ; clk_mem    ; 6.423  ; 6.423  ; Rise       ; clk_mem         ;
;  memDados[9]   ; clk_mem    ; 6.704  ; 6.704  ; Rise       ; clk_mem         ;
;  memDados[10]  ; clk_mem    ; 6.350  ; 6.350  ; Rise       ; clk_mem         ;
;  memDados[11]  ; clk_mem    ; 6.208  ; 6.208  ; Rise       ; clk_mem         ;
;  memDados[12]  ; clk_mem    ; 6.504  ; 6.504  ; Rise       ; clk_mem         ;
;  memDados[13]  ; clk_mem    ; 6.227  ; 6.227  ; Rise       ; clk_mem         ;
;  memDados[14]  ; clk_mem    ; 6.974  ; 6.974  ; Rise       ; clk_mem         ;
;  memDados[15]  ; clk_mem    ; 6.571  ; 6.571  ; Rise       ; clk_mem         ;
;  memDados[16]  ; clk_mem    ; 6.403  ; 6.403  ; Rise       ; clk_mem         ;
;  memDados[17]  ; clk_mem    ; 6.236  ; 6.236  ; Rise       ; clk_mem         ;
;  memDados[18]  ; clk_mem    ; 6.856  ; 6.856  ; Rise       ; clk_mem         ;
;  memDados[19]  ; clk_mem    ; 7.042  ; 7.042  ; Rise       ; clk_mem         ;
;  memDados[20]  ; clk_mem    ; 6.787  ; 6.787  ; Rise       ; clk_mem         ;
;  memDados[21]  ; clk_mem    ; 6.787  ; 6.787  ; Rise       ; clk_mem         ;
;  memDados[22]  ; clk_mem    ; 7.146  ; 7.146  ; Rise       ; clk_mem         ;
;  memDados[23]  ; clk_mem    ; 7.049  ; 7.049  ; Rise       ; clk_mem         ;
;  memDados[24]  ; clk_mem    ; 6.588  ; 6.588  ; Rise       ; clk_mem         ;
;  memDados[25]  ; clk_mem    ; 6.561  ; 6.561  ; Rise       ; clk_mem         ;
;  memDados[26]  ; clk_mem    ; 6.550  ; 6.550  ; Rise       ; clk_mem         ;
;  memDados[27]  ; clk_mem    ; 6.650  ; 6.650  ; Rise       ; clk_mem         ;
;  memDados[28]  ; clk_mem    ; 6.708  ; 6.708  ; Rise       ; clk_mem         ;
;  memDados[29]  ; clk_mem    ; 6.705  ; 6.705  ; Rise       ; clk_mem         ;
;  memDados[30]  ; clk_mem    ; 6.361  ; 6.361  ; Rise       ; clk_mem         ;
;  memDados[31]  ; clk_mem    ; 6.098  ; 6.098  ; Rise       ; clk_mem         ;
; outULA[*]      ; clk_mem    ; 13.215 ; 13.215 ; Rise       ; clk_mem         ;
;  outULA[0]     ; clk_mem    ; 12.366 ; 12.366 ; Rise       ; clk_mem         ;
;  outULA[1]     ; clk_mem    ; 11.903 ; 11.903 ; Rise       ; clk_mem         ;
;  outULA[2]     ; clk_mem    ; 11.310 ; 11.310 ; Rise       ; clk_mem         ;
;  outULA[3]     ; clk_mem    ; 11.484 ; 11.484 ; Rise       ; clk_mem         ;
;  outULA[4]     ; clk_mem    ; 11.668 ; 11.668 ; Rise       ; clk_mem         ;
;  outULA[5]     ; clk_mem    ; 12.134 ; 12.134 ; Rise       ; clk_mem         ;
;  outULA[6]     ; clk_mem    ; 11.315 ; 11.315 ; Rise       ; clk_mem         ;
;  outULA[7]     ; clk_mem    ; 11.778 ; 11.778 ; Rise       ; clk_mem         ;
;  outULA[8]     ; clk_mem    ; 11.645 ; 11.645 ; Rise       ; clk_mem         ;
;  outULA[9]     ; clk_mem    ; 11.766 ; 11.766 ; Rise       ; clk_mem         ;
;  outULA[10]    ; clk_mem    ; 11.474 ; 11.474 ; Rise       ; clk_mem         ;
;  outULA[11]    ; clk_mem    ; 12.357 ; 12.357 ; Rise       ; clk_mem         ;
;  outULA[12]    ; clk_mem    ; 12.139 ; 12.139 ; Rise       ; clk_mem         ;
;  outULA[13]    ; clk_mem    ; 11.712 ; 11.712 ; Rise       ; clk_mem         ;
;  outULA[14]    ; clk_mem    ; 11.674 ; 11.674 ; Rise       ; clk_mem         ;
;  outULA[15]    ; clk_mem    ; 11.526 ; 11.526 ; Rise       ; clk_mem         ;
;  outULA[16]    ; clk_mem    ; 11.992 ; 11.992 ; Rise       ; clk_mem         ;
;  outULA[17]    ; clk_mem    ; 12.104 ; 12.104 ; Rise       ; clk_mem         ;
;  outULA[18]    ; clk_mem    ; 12.117 ; 12.117 ; Rise       ; clk_mem         ;
;  outULA[19]    ; clk_mem    ; 11.594 ; 11.594 ; Rise       ; clk_mem         ;
;  outULA[20]    ; clk_mem    ; 11.802 ; 11.802 ; Rise       ; clk_mem         ;
;  outULA[21]    ; clk_mem    ; 12.382 ; 12.382 ; Rise       ; clk_mem         ;
;  outULA[22]    ; clk_mem    ; 12.098 ; 12.098 ; Rise       ; clk_mem         ;
;  outULA[23]    ; clk_mem    ; 12.178 ; 12.178 ; Rise       ; clk_mem         ;
;  outULA[24]    ; clk_mem    ; 12.072 ; 12.072 ; Rise       ; clk_mem         ;
;  outULA[25]    ; clk_mem    ; 11.957 ; 11.957 ; Rise       ; clk_mem         ;
;  outULA[26]    ; clk_mem    ; 12.278 ; 12.278 ; Rise       ; clk_mem         ;
;  outULA[27]    ; clk_mem    ; 12.526 ; 12.526 ; Rise       ; clk_mem         ;
;  outULA[28]    ; clk_mem    ; 12.535 ; 12.535 ; Rise       ; clk_mem         ;
;  outULA[29]    ; clk_mem    ; 13.215 ; 13.215 ; Rise       ; clk_mem         ;
;  outULA[30]    ; clk_mem    ; 12.334 ; 12.334 ; Rise       ; clk_mem         ;
;  outULA[31]    ; clk_mem    ; 12.481 ; 12.481 ; Rise       ; clk_mem         ;
; prox_ins[*]    ; clk_mem    ; 10.986 ; 10.986 ; Rise       ; clk_mem         ;
;  prox_ins[0]   ; clk_mem    ; 8.893  ; 8.893  ; Rise       ; clk_mem         ;
;  prox_ins[1]   ; clk_mem    ; 9.411  ; 9.411  ; Rise       ; clk_mem         ;
;  prox_ins[2]   ; clk_mem    ; 9.678  ; 9.678  ; Rise       ; clk_mem         ;
;  prox_ins[3]   ; clk_mem    ; 9.608  ; 9.608  ; Rise       ; clk_mem         ;
;  prox_ins[4]   ; clk_mem    ; 9.613  ; 9.613  ; Rise       ; clk_mem         ;
;  prox_ins[5]   ; clk_mem    ; 9.307  ; 9.307  ; Rise       ; clk_mem         ;
;  prox_ins[6]   ; clk_mem    ; 9.640  ; 9.640  ; Rise       ; clk_mem         ;
;  prox_ins[7]   ; clk_mem    ; 9.380  ; 9.380  ; Rise       ; clk_mem         ;
;  prox_ins[8]   ; clk_mem    ; 10.115 ; 10.115 ; Rise       ; clk_mem         ;
;  prox_ins[9]   ; clk_mem    ; 9.818  ; 9.818  ; Rise       ; clk_mem         ;
;  prox_ins[10]  ; clk_mem    ; 9.478  ; 9.478  ; Rise       ; clk_mem         ;
;  prox_ins[11]  ; clk_mem    ; 10.068 ; 10.068 ; Rise       ; clk_mem         ;
;  prox_ins[12]  ; clk_mem    ; 10.124 ; 10.124 ; Rise       ; clk_mem         ;
;  prox_ins[13]  ; clk_mem    ; 10.107 ; 10.107 ; Rise       ; clk_mem         ;
;  prox_ins[14]  ; clk_mem    ; 10.156 ; 10.156 ; Rise       ; clk_mem         ;
;  prox_ins[15]  ; clk_mem    ; 10.290 ; 10.290 ; Rise       ; clk_mem         ;
;  prox_ins[16]  ; clk_mem    ; 10.352 ; 10.352 ; Rise       ; clk_mem         ;
;  prox_ins[17]  ; clk_mem    ; 10.432 ; 10.432 ; Rise       ; clk_mem         ;
;  prox_ins[18]  ; clk_mem    ; 10.471 ; 10.471 ; Rise       ; clk_mem         ;
;  prox_ins[19]  ; clk_mem    ; 10.297 ; 10.297 ; Rise       ; clk_mem         ;
;  prox_ins[20]  ; clk_mem    ; 10.718 ; 10.718 ; Rise       ; clk_mem         ;
;  prox_ins[21]  ; clk_mem    ; 10.275 ; 10.275 ; Rise       ; clk_mem         ;
;  prox_ins[22]  ; clk_mem    ; 10.321 ; 10.321 ; Rise       ; clk_mem         ;
;  prox_ins[23]  ; clk_mem    ; 10.575 ; 10.575 ; Rise       ; clk_mem         ;
;  prox_ins[24]  ; clk_mem    ; 10.849 ; 10.849 ; Rise       ; clk_mem         ;
;  prox_ins[25]  ; clk_mem    ; 10.617 ; 10.617 ; Rise       ; clk_mem         ;
;  prox_ins[26]  ; clk_mem    ; 10.936 ; 10.936 ; Rise       ; clk_mem         ;
;  prox_ins[27]  ; clk_mem    ; 10.876 ; 10.876 ; Rise       ; clk_mem         ;
;  prox_ins[28]  ; clk_mem    ; 10.962 ; 10.962 ; Rise       ; clk_mem         ;
;  prox_ins[29]  ; clk_mem    ; 10.986 ; 10.986 ; Rise       ; clk_mem         ;
;  prox_ins[30]  ; clk_mem    ; 10.848 ; 10.848 ; Rise       ; clk_mem         ;
;  prox_ins[31]  ; clk_mem    ; 10.749 ; 10.749 ; Rise       ; clk_mem         ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; outULA[*]      ; clk        ; 5.775 ; 5.775 ; Rise       ; clk             ;
;  outULA[0]     ; clk        ; 6.939 ; 6.939 ; Rise       ; clk             ;
;  outULA[1]     ; clk        ; 6.553 ; 6.553 ; Rise       ; clk             ;
;  outULA[2]     ; clk        ; 6.067 ; 6.067 ; Rise       ; clk             ;
;  outULA[3]     ; clk        ; 6.385 ; 6.385 ; Rise       ; clk             ;
;  outULA[4]     ; clk        ; 6.248 ; 6.248 ; Rise       ; clk             ;
;  outULA[5]     ; clk        ; 6.578 ; 6.578 ; Rise       ; clk             ;
;  outULA[6]     ; clk        ; 5.775 ; 5.775 ; Rise       ; clk             ;
;  outULA[7]     ; clk        ; 5.878 ; 5.878 ; Rise       ; clk             ;
;  outULA[8]     ; clk        ; 5.949 ; 5.949 ; Rise       ; clk             ;
;  outULA[9]     ; clk        ; 6.159 ; 6.159 ; Rise       ; clk             ;
;  outULA[10]    ; clk        ; 5.829 ; 5.829 ; Rise       ; clk             ;
;  outULA[11]    ; clk        ; 6.622 ; 6.622 ; Rise       ; clk             ;
;  outULA[12]    ; clk        ; 6.463 ; 6.463 ; Rise       ; clk             ;
;  outULA[13]    ; clk        ; 6.140 ; 6.140 ; Rise       ; clk             ;
;  outULA[14]    ; clk        ; 5.854 ; 5.854 ; Rise       ; clk             ;
;  outULA[15]    ; clk        ; 6.157 ; 6.157 ; Rise       ; clk             ;
;  outULA[16]    ; clk        ; 6.533 ; 6.533 ; Rise       ; clk             ;
;  outULA[17]    ; clk        ; 6.413 ; 6.413 ; Rise       ; clk             ;
;  outULA[18]    ; clk        ; 6.763 ; 6.763 ; Rise       ; clk             ;
;  outULA[19]    ; clk        ; 5.959 ; 5.959 ; Rise       ; clk             ;
;  outULA[20]    ; clk        ; 6.007 ; 6.007 ; Rise       ; clk             ;
;  outULA[21]    ; clk        ; 6.525 ; 6.525 ; Rise       ; clk             ;
;  outULA[22]    ; clk        ; 6.584 ; 6.584 ; Rise       ; clk             ;
;  outULA[23]    ; clk        ; 6.623 ; 6.623 ; Rise       ; clk             ;
;  outULA[24]    ; clk        ; 6.030 ; 6.030 ; Rise       ; clk             ;
;  outULA[25]    ; clk        ; 6.186 ; 6.186 ; Rise       ; clk             ;
;  outULA[26]    ; clk        ; 6.295 ; 6.295 ; Rise       ; clk             ;
;  outULA[27]    ; clk        ; 6.528 ; 6.528 ; Rise       ; clk             ;
;  outULA[28]    ; clk        ; 6.231 ; 6.231 ; Rise       ; clk             ;
;  outULA[29]    ; clk        ; 6.788 ; 6.788 ; Rise       ; clk             ;
;  outULA[30]    ; clk        ; 6.703 ; 6.703 ; Rise       ; clk             ;
;  outULA[31]    ; clk        ; 6.541 ; 6.541 ; Rise       ; clk             ;
; prox_ins[*]    ; clk        ; 4.622 ; 4.622 ; Rise       ; clk             ;
;  prox_ins[0]   ; clk        ; 4.967 ; 4.967 ; Rise       ; clk             ;
;  prox_ins[1]   ; clk        ; 5.171 ; 5.171 ; Rise       ; clk             ;
;  prox_ins[2]   ; clk        ; 5.294 ; 5.294 ; Rise       ; clk             ;
;  prox_ins[3]   ; clk        ; 5.284 ; 5.284 ; Rise       ; clk             ;
;  prox_ins[4]   ; clk        ; 5.192 ; 5.192 ; Rise       ; clk             ;
;  prox_ins[5]   ; clk        ; 4.865 ; 4.865 ; Rise       ; clk             ;
;  prox_ins[6]   ; clk        ; 5.045 ; 5.045 ; Rise       ; clk             ;
;  prox_ins[7]   ; clk        ; 4.763 ; 4.763 ; Rise       ; clk             ;
;  prox_ins[8]   ; clk        ; 5.525 ; 5.525 ; Rise       ; clk             ;
;  prox_ins[9]   ; clk        ; 5.159 ; 5.159 ; Rise       ; clk             ;
;  prox_ins[10]  ; clk        ; 4.640 ; 4.640 ; Rise       ; clk             ;
;  prox_ins[11]  ; clk        ; 5.204 ; 5.204 ; Rise       ; clk             ;
;  prox_ins[12]  ; clk        ; 5.224 ; 5.224 ; Rise       ; clk             ;
;  prox_ins[13]  ; clk        ; 5.160 ; 5.160 ; Rise       ; clk             ;
;  prox_ins[14]  ; clk        ; 5.078 ; 5.078 ; Rise       ; clk             ;
;  prox_ins[15]  ; clk        ; 5.066 ; 5.066 ; Rise       ; clk             ;
;  prox_ins[16]  ; clk        ; 5.146 ; 5.146 ; Rise       ; clk             ;
;  prox_ins[17]  ; clk        ; 5.095 ; 5.095 ; Rise       ; clk             ;
;  prox_ins[18]  ; clk        ; 5.237 ; 5.237 ; Rise       ; clk             ;
;  prox_ins[19]  ; clk        ; 4.888 ; 4.888 ; Rise       ; clk             ;
;  prox_ins[20]  ; clk        ; 5.374 ; 5.374 ; Rise       ; clk             ;
;  prox_ins[21]  ; clk        ; 4.882 ; 4.882 ; Rise       ; clk             ;
;  prox_ins[22]  ; clk        ; 5.015 ; 5.015 ; Rise       ; clk             ;
;  prox_ins[23]  ; clk        ; 5.230 ; 5.230 ; Rise       ; clk             ;
;  prox_ins[24]  ; clk        ; 5.297 ; 5.297 ; Rise       ; clk             ;
;  prox_ins[25]  ; clk        ; 5.148 ; 5.148 ; Rise       ; clk             ;
;  prox_ins[26]  ; clk        ; 5.431 ; 5.431 ; Rise       ; clk             ;
;  prox_ins[27]  ; clk        ; 5.227 ; 5.227 ; Rise       ; clk             ;
;  prox_ins[28]  ; clk        ; 5.388 ; 5.388 ; Rise       ; clk             ;
;  prox_ins[29]  ; clk        ; 5.360 ; 5.360 ; Rise       ; clk             ;
;  prox_ins[30]  ; clk        ; 5.199 ; 5.199 ; Rise       ; clk             ;
;  prox_ins[31]  ; clk        ; 4.622 ; 4.622 ; Rise       ; clk             ;
; instrucao[*]   ; clk_mem    ; 6.223 ; 6.223 ; Rise       ; clk_mem         ;
;  instrucao[0]  ; clk_mem    ; 6.367 ; 6.367 ; Rise       ; clk_mem         ;
;  instrucao[1]  ; clk_mem    ; 6.241 ; 6.241 ; Rise       ; clk_mem         ;
;  instrucao[2]  ; clk_mem    ; 6.396 ; 6.396 ; Rise       ; clk_mem         ;
;  instrucao[3]  ; clk_mem    ; 6.373 ; 6.373 ; Rise       ; clk_mem         ;
;  instrucao[4]  ; clk_mem    ; 7.353 ; 7.353 ; Rise       ; clk_mem         ;
;  instrucao[5]  ; clk_mem    ; 6.323 ; 6.323 ; Rise       ; clk_mem         ;
;  instrucao[6]  ; clk_mem    ; 6.666 ; 6.666 ; Rise       ; clk_mem         ;
;  instrucao[7]  ; clk_mem    ; 6.814 ; 6.814 ; Rise       ; clk_mem         ;
;  instrucao[8]  ; clk_mem    ; 6.428 ; 6.428 ; Rise       ; clk_mem         ;
;  instrucao[9]  ; clk_mem    ; 6.538 ; 6.538 ; Rise       ; clk_mem         ;
;  instrucao[10] ; clk_mem    ; 6.251 ; 6.251 ; Rise       ; clk_mem         ;
;  instrucao[11] ; clk_mem    ; 6.397 ; 6.397 ; Rise       ; clk_mem         ;
;  instrucao[12] ; clk_mem    ; 6.514 ; 6.514 ; Rise       ; clk_mem         ;
;  instrucao[13] ; clk_mem    ; 7.010 ; 7.010 ; Rise       ; clk_mem         ;
;  instrucao[14] ; clk_mem    ; 6.570 ; 6.570 ; Rise       ; clk_mem         ;
;  instrucao[15] ; clk_mem    ; 6.387 ; 6.387 ; Rise       ; clk_mem         ;
;  instrucao[16] ; clk_mem    ; 6.574 ; 6.574 ; Rise       ; clk_mem         ;
;  instrucao[17] ; clk_mem    ; 6.410 ; 6.410 ; Rise       ; clk_mem         ;
;  instrucao[18] ; clk_mem    ; 6.408 ; 6.408 ; Rise       ; clk_mem         ;
;  instrucao[19] ; clk_mem    ; 6.225 ; 6.225 ; Rise       ; clk_mem         ;
;  instrucao[20] ; clk_mem    ; 6.271 ; 6.271 ; Rise       ; clk_mem         ;
;  instrucao[21] ; clk_mem    ; 6.751 ; 6.751 ; Rise       ; clk_mem         ;
;  instrucao[22] ; clk_mem    ; 6.660 ; 6.660 ; Rise       ; clk_mem         ;
;  instrucao[23] ; clk_mem    ; 6.539 ; 6.539 ; Rise       ; clk_mem         ;
;  instrucao[24] ; clk_mem    ; 6.275 ; 6.275 ; Rise       ; clk_mem         ;
;  instrucao[25] ; clk_mem    ; 6.404 ; 6.404 ; Rise       ; clk_mem         ;
;  instrucao[26] ; clk_mem    ; 6.607 ; 6.607 ; Rise       ; clk_mem         ;
;  instrucao[27] ; clk_mem    ; 6.616 ; 6.616 ; Rise       ; clk_mem         ;
;  instrucao[28] ; clk_mem    ; 6.303 ; 6.303 ; Rise       ; clk_mem         ;
;  instrucao[29] ; clk_mem    ; 6.349 ; 6.349 ; Rise       ; clk_mem         ;
;  instrucao[30] ; clk_mem    ; 6.322 ; 6.322 ; Rise       ; clk_mem         ;
;  instrucao[31] ; clk_mem    ; 6.223 ; 6.223 ; Rise       ; clk_mem         ;
; memDados[*]    ; clk_mem    ; 6.098 ; 6.098 ; Rise       ; clk_mem         ;
;  memDados[0]   ; clk_mem    ; 6.534 ; 6.534 ; Rise       ; clk_mem         ;
;  memDados[1]   ; clk_mem    ; 6.755 ; 6.755 ; Rise       ; clk_mem         ;
;  memDados[2]   ; clk_mem    ; 6.605 ; 6.605 ; Rise       ; clk_mem         ;
;  memDados[3]   ; clk_mem    ; 6.346 ; 6.346 ; Rise       ; clk_mem         ;
;  memDados[4]   ; clk_mem    ; 6.441 ; 6.441 ; Rise       ; clk_mem         ;
;  memDados[5]   ; clk_mem    ; 6.472 ; 6.472 ; Rise       ; clk_mem         ;
;  memDados[6]   ; clk_mem    ; 6.839 ; 6.839 ; Rise       ; clk_mem         ;
;  memDados[7]   ; clk_mem    ; 6.614 ; 6.614 ; Rise       ; clk_mem         ;
;  memDados[8]   ; clk_mem    ; 6.423 ; 6.423 ; Rise       ; clk_mem         ;
;  memDados[9]   ; clk_mem    ; 6.704 ; 6.704 ; Rise       ; clk_mem         ;
;  memDados[10]  ; clk_mem    ; 6.350 ; 6.350 ; Rise       ; clk_mem         ;
;  memDados[11]  ; clk_mem    ; 6.208 ; 6.208 ; Rise       ; clk_mem         ;
;  memDados[12]  ; clk_mem    ; 6.504 ; 6.504 ; Rise       ; clk_mem         ;
;  memDados[13]  ; clk_mem    ; 6.227 ; 6.227 ; Rise       ; clk_mem         ;
;  memDados[14]  ; clk_mem    ; 6.974 ; 6.974 ; Rise       ; clk_mem         ;
;  memDados[15]  ; clk_mem    ; 6.571 ; 6.571 ; Rise       ; clk_mem         ;
;  memDados[16]  ; clk_mem    ; 6.403 ; 6.403 ; Rise       ; clk_mem         ;
;  memDados[17]  ; clk_mem    ; 6.236 ; 6.236 ; Rise       ; clk_mem         ;
;  memDados[18]  ; clk_mem    ; 6.856 ; 6.856 ; Rise       ; clk_mem         ;
;  memDados[19]  ; clk_mem    ; 7.042 ; 7.042 ; Rise       ; clk_mem         ;
;  memDados[20]  ; clk_mem    ; 6.787 ; 6.787 ; Rise       ; clk_mem         ;
;  memDados[21]  ; clk_mem    ; 6.787 ; 6.787 ; Rise       ; clk_mem         ;
;  memDados[22]  ; clk_mem    ; 7.146 ; 7.146 ; Rise       ; clk_mem         ;
;  memDados[23]  ; clk_mem    ; 7.049 ; 7.049 ; Rise       ; clk_mem         ;
;  memDados[24]  ; clk_mem    ; 6.588 ; 6.588 ; Rise       ; clk_mem         ;
;  memDados[25]  ; clk_mem    ; 6.561 ; 6.561 ; Rise       ; clk_mem         ;
;  memDados[26]  ; clk_mem    ; 6.550 ; 6.550 ; Rise       ; clk_mem         ;
;  memDados[27]  ; clk_mem    ; 6.650 ; 6.650 ; Rise       ; clk_mem         ;
;  memDados[28]  ; clk_mem    ; 6.708 ; 6.708 ; Rise       ; clk_mem         ;
;  memDados[29]  ; clk_mem    ; 6.705 ; 6.705 ; Rise       ; clk_mem         ;
;  memDados[30]  ; clk_mem    ; 6.361 ; 6.361 ; Rise       ; clk_mem         ;
;  memDados[31]  ; clk_mem    ; 6.098 ; 6.098 ; Rise       ; clk_mem         ;
; outULA[*]      ; clk_mem    ; 7.565 ; 7.565 ; Rise       ; clk_mem         ;
;  outULA[0]     ; clk_mem    ; 8.347 ; 8.347 ; Rise       ; clk_mem         ;
;  outULA[1]     ; clk_mem    ; 8.545 ; 8.545 ; Rise       ; clk_mem         ;
;  outULA[2]     ; clk_mem    ; 8.231 ; 8.231 ; Rise       ; clk_mem         ;
;  outULA[3]     ; clk_mem    ; 8.434 ; 8.434 ; Rise       ; clk_mem         ;
;  outULA[4]     ; clk_mem    ; 8.451 ; 8.451 ; Rise       ; clk_mem         ;
;  outULA[5]     ; clk_mem    ; 8.933 ; 8.933 ; Rise       ; clk_mem         ;
;  outULA[6]     ; clk_mem    ; 8.193 ; 8.193 ; Rise       ; clk_mem         ;
;  outULA[7]     ; clk_mem    ; 8.314 ; 8.314 ; Rise       ; clk_mem         ;
;  outULA[8]     ; clk_mem    ; 8.385 ; 8.385 ; Rise       ; clk_mem         ;
;  outULA[9]     ; clk_mem    ; 8.595 ; 8.595 ; Rise       ; clk_mem         ;
;  outULA[10]    ; clk_mem    ; 8.076 ; 8.076 ; Rise       ; clk_mem         ;
;  outULA[11]    ; clk_mem    ; 9.058 ; 9.058 ; Rise       ; clk_mem         ;
;  outULA[12]    ; clk_mem    ; 8.865 ; 8.865 ; Rise       ; clk_mem         ;
;  outULA[13]    ; clk_mem    ; 8.555 ; 8.555 ; Rise       ; clk_mem         ;
;  outULA[14]    ; clk_mem    ; 8.120 ; 8.120 ; Rise       ; clk_mem         ;
;  outULA[15]    ; clk_mem    ; 7.964 ; 7.964 ; Rise       ; clk_mem         ;
;  outULA[16]    ; clk_mem    ; 8.549 ; 8.549 ; Rise       ; clk_mem         ;
;  outULA[17]    ; clk_mem    ; 8.845 ; 8.845 ; Rise       ; clk_mem         ;
;  outULA[18]    ; clk_mem    ; 9.015 ; 9.015 ; Rise       ; clk_mem         ;
;  outULA[19]    ; clk_mem    ; 8.391 ; 8.391 ; Rise       ; clk_mem         ;
;  outULA[20]    ; clk_mem    ; 8.439 ; 8.439 ; Rise       ; clk_mem         ;
;  outULA[21]    ; clk_mem    ; 8.957 ; 8.957 ; Rise       ; clk_mem         ;
;  outULA[22]    ; clk_mem    ; 9.016 ; 9.016 ; Rise       ; clk_mem         ;
;  outULA[23]    ; clk_mem    ; 9.037 ; 9.037 ; Rise       ; clk_mem         ;
;  outULA[24]    ; clk_mem    ; 8.226 ; 8.226 ; Rise       ; clk_mem         ;
;  outULA[25]    ; clk_mem    ; 7.565 ; 7.565 ; Rise       ; clk_mem         ;
;  outULA[26]    ; clk_mem    ; 8.184 ; 8.184 ; Rise       ; clk_mem         ;
;  outULA[27]    ; clk_mem    ; 8.328 ; 8.328 ; Rise       ; clk_mem         ;
;  outULA[28]    ; clk_mem    ; 7.815 ; 7.815 ; Rise       ; clk_mem         ;
;  outULA[29]    ; clk_mem    ; 8.379 ; 8.379 ; Rise       ; clk_mem         ;
;  outULA[30]    ; clk_mem    ; 8.319 ; 8.319 ; Rise       ; clk_mem         ;
;  outULA[31]    ; clk_mem    ; 8.235 ; 8.235 ; Rise       ; clk_mem         ;
; prox_ins[*]    ; clk_mem    ; 6.747 ; 6.747 ; Rise       ; clk_mem         ;
;  prox_ins[0]   ; clk_mem    ; 7.283 ; 7.283 ; Rise       ; clk_mem         ;
;  prox_ins[1]   ; clk_mem    ; 7.555 ; 7.555 ; Rise       ; clk_mem         ;
;  prox_ins[2]   ; clk_mem    ; 6.905 ; 6.905 ; Rise       ; clk_mem         ;
;  prox_ins[3]   ; clk_mem    ; 7.188 ; 7.188 ; Rise       ; clk_mem         ;
;  prox_ins[4]   ; clk_mem    ; 7.299 ; 7.299 ; Rise       ; clk_mem         ;
;  prox_ins[5]   ; clk_mem    ; 7.147 ; 7.147 ; Rise       ; clk_mem         ;
;  prox_ins[6]   ; clk_mem    ; 6.747 ; 6.747 ; Rise       ; clk_mem         ;
;  prox_ins[7]   ; clk_mem    ; 7.052 ; 7.052 ; Rise       ; clk_mem         ;
;  prox_ins[8]   ; clk_mem    ; 7.695 ; 7.695 ; Rise       ; clk_mem         ;
;  prox_ins[9]   ; clk_mem    ; 7.408 ; 7.408 ; Rise       ; clk_mem         ;
;  prox_ins[10]  ; clk_mem    ; 7.030 ; 7.030 ; Rise       ; clk_mem         ;
;  prox_ins[11]  ; clk_mem    ; 7.441 ; 7.441 ; Rise       ; clk_mem         ;
;  prox_ins[12]  ; clk_mem    ; 7.481 ; 7.481 ; Rise       ; clk_mem         ;
;  prox_ins[13]  ; clk_mem    ; 7.397 ; 7.397 ; Rise       ; clk_mem         ;
;  prox_ins[14]  ; clk_mem    ; 7.459 ; 7.459 ; Rise       ; clk_mem         ;
;  prox_ins[15]  ; clk_mem    ; 7.468 ; 7.468 ; Rise       ; clk_mem         ;
;  prox_ins[16]  ; clk_mem    ; 7.226 ; 7.226 ; Rise       ; clk_mem         ;
;  prox_ins[17]  ; clk_mem    ; 7.328 ; 7.328 ; Rise       ; clk_mem         ;
;  prox_ins[18]  ; clk_mem    ; 7.144 ; 7.144 ; Rise       ; clk_mem         ;
;  prox_ins[19]  ; clk_mem    ; 7.114 ; 7.114 ; Rise       ; clk_mem         ;
;  prox_ins[20]  ; clk_mem    ; 7.455 ; 7.455 ; Rise       ; clk_mem         ;
;  prox_ins[21]  ; clk_mem    ; 6.977 ; 6.977 ; Rise       ; clk_mem         ;
;  prox_ins[22]  ; clk_mem    ; 6.992 ; 6.992 ; Rise       ; clk_mem         ;
;  prox_ins[23]  ; clk_mem    ; 7.218 ; 7.218 ; Rise       ; clk_mem         ;
;  prox_ins[24]  ; clk_mem    ; 7.389 ; 7.389 ; Rise       ; clk_mem         ;
;  prox_ins[25]  ; clk_mem    ; 7.170 ; 7.170 ; Rise       ; clk_mem         ;
;  prox_ins[26]  ; clk_mem    ; 7.186 ; 7.186 ; Rise       ; clk_mem         ;
;  prox_ins[27]  ; clk_mem    ; 7.359 ; 7.359 ; Rise       ; clk_mem         ;
;  prox_ins[28]  ; clk_mem    ; 7.410 ; 7.410 ; Rise       ; clk_mem         ;
;  prox_ins[29]  ; clk_mem    ; 7.352 ; 7.352 ; Rise       ; clk_mem         ;
;  prox_ins[30]  ; clk_mem    ; 7.233 ; 7.233 ; Rise       ; clk_mem         ;
;  prox_ins[31]  ; clk_mem    ; 6.986 ; 6.986 ; Rise       ; clk_mem         ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+------------+-------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack ; -17.297    ; 0.404 ; N/A      ; N/A     ; -2.000              ;
;  clk             ; -17.297    ; 0.404 ; N/A      ; N/A     ; -1.380              ;
;  clk_mem         ; -15.692    ; 0.414 ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS  ; -16979.209 ; 0.0   ; 0.0      ; 0.0     ; -1400.296           ;
;  clk             ; -16357.196 ; 0.000 ; N/A      ; N/A     ; -1025.380           ;
;  clk_mem         ; -622.013   ; 0.000 ; N/A      ; N/A     ; -374.916            ;
+------------------+------------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; outULA[*]      ; clk        ; 22.618 ; 22.618 ; Rise       ; clk             ;
;  outULA[0]     ; clk        ; 21.036 ; 21.036 ; Rise       ; clk             ;
;  outULA[1]     ; clk        ; 19.934 ; 19.934 ; Rise       ; clk             ;
;  outULA[2]     ; clk        ; 18.897 ; 18.897 ; Rise       ; clk             ;
;  outULA[3]     ; clk        ; 19.162 ; 19.162 ; Rise       ; clk             ;
;  outULA[4]     ; clk        ; 19.234 ; 19.234 ; Rise       ; clk             ;
;  outULA[5]     ; clk        ; 20.336 ; 20.336 ; Rise       ; clk             ;
;  outULA[6]     ; clk        ; 18.540 ; 18.540 ; Rise       ; clk             ;
;  outULA[7]     ; clk        ; 19.549 ; 19.549 ; Rise       ; clk             ;
;  outULA[8]     ; clk        ; 19.276 ; 19.276 ; Rise       ; clk             ;
;  outULA[9]     ; clk        ; 19.562 ; 19.562 ; Rise       ; clk             ;
;  outULA[10]    ; clk        ; 19.120 ; 19.120 ; Rise       ; clk             ;
;  outULA[11]    ; clk        ; 20.816 ; 20.816 ; Rise       ; clk             ;
;  outULA[12]    ; clk        ; 20.502 ; 20.502 ; Rise       ; clk             ;
;  outULA[13]    ; clk        ; 19.380 ; 19.380 ; Rise       ; clk             ;
;  outULA[14]    ; clk        ; 19.362 ; 19.362 ; Rise       ; clk             ;
;  outULA[15]    ; clk        ; 18.964 ; 18.964 ; Rise       ; clk             ;
;  outULA[16]    ; clk        ; 19.714 ; 19.714 ; Rise       ; clk             ;
;  outULA[17]    ; clk        ; 20.306 ; 20.306 ; Rise       ; clk             ;
;  outULA[18]    ; clk        ; 20.601 ; 20.601 ; Rise       ; clk             ;
;  outULA[19]    ; clk        ; 19.454 ; 19.454 ; Rise       ; clk             ;
;  outULA[20]    ; clk        ; 19.663 ; 19.663 ; Rise       ; clk             ;
;  outULA[21]    ; clk        ; 20.818 ; 20.818 ; Rise       ; clk             ;
;  outULA[22]    ; clk        ; 20.185 ; 20.185 ; Rise       ; clk             ;
;  outULA[23]    ; clk        ; 20.513 ; 20.513 ; Rise       ; clk             ;
;  outULA[24]    ; clk        ; 19.843 ; 19.843 ; Rise       ; clk             ;
;  outULA[25]    ; clk        ; 19.768 ; 19.768 ; Rise       ; clk             ;
;  outULA[26]    ; clk        ; 20.250 ; 20.250 ; Rise       ; clk             ;
;  outULA[27]    ; clk        ; 20.744 ; 20.744 ; Rise       ; clk             ;
;  outULA[28]    ; clk        ; 20.914 ; 20.914 ; Rise       ; clk             ;
;  outULA[29]    ; clk        ; 22.618 ; 22.618 ; Rise       ; clk             ;
;  outULA[30]    ; clk        ; 20.629 ; 20.629 ; Rise       ; clk             ;
;  outULA[31]    ; clk        ; 20.813 ; 20.813 ; Rise       ; clk             ;
; prox_ins[*]    ; clk        ; 12.712 ; 12.712 ; Rise       ; clk             ;
;  prox_ins[0]   ; clk        ; 9.684  ; 9.684  ; Rise       ; clk             ;
;  prox_ins[1]   ; clk        ; 10.232 ; 10.232 ; Rise       ; clk             ;
;  prox_ins[2]   ; clk        ; 10.318 ; 10.318 ; Rise       ; clk             ;
;  prox_ins[3]   ; clk        ; 11.315 ; 11.315 ; Rise       ; clk             ;
;  prox_ins[4]   ; clk        ; 10.397 ; 10.397 ; Rise       ; clk             ;
;  prox_ins[5]   ; clk        ; 9.721  ; 9.721  ; Rise       ; clk             ;
;  prox_ins[6]   ; clk        ; 10.295 ; 10.295 ; Rise       ; clk             ;
;  prox_ins[7]   ; clk        ; 9.735  ; 9.735  ; Rise       ; clk             ;
;  prox_ins[8]   ; clk        ; 11.231 ; 11.231 ; Rise       ; clk             ;
;  prox_ins[9]   ; clk        ; 10.461 ; 10.461 ; Rise       ; clk             ;
;  prox_ins[10]  ; clk        ; 9.880  ; 9.880  ; Rise       ; clk             ;
;  prox_ins[11]  ; clk        ; 11.145 ; 11.145 ; Rise       ; clk             ;
;  prox_ins[12]  ; clk        ; 11.164 ; 11.164 ; Rise       ; clk             ;
;  prox_ins[13]  ; clk        ; 11.389 ; 11.389 ; Rise       ; clk             ;
;  prox_ins[14]  ; clk        ; 11.248 ; 11.248 ; Rise       ; clk             ;
;  prox_ins[15]  ; clk        ; 11.184 ; 11.184 ; Rise       ; clk             ;
;  prox_ins[16]  ; clk        ; 11.385 ; 11.385 ; Rise       ; clk             ;
;  prox_ins[17]  ; clk        ; 11.341 ; 11.341 ; Rise       ; clk             ;
;  prox_ins[18]  ; clk        ; 11.413 ; 11.413 ; Rise       ; clk             ;
;  prox_ins[19]  ; clk        ; 11.041 ; 11.041 ; Rise       ; clk             ;
;  prox_ins[20]  ; clk        ; 11.899 ; 11.899 ; Rise       ; clk             ;
;  prox_ins[21]  ; clk        ; 11.104 ; 11.104 ; Rise       ; clk             ;
;  prox_ins[22]  ; clk        ; 11.165 ; 11.165 ; Rise       ; clk             ;
;  prox_ins[23]  ; clk        ; 11.876 ; 11.876 ; Rise       ; clk             ;
;  prox_ins[24]  ; clk        ; 12.100 ; 12.100 ; Rise       ; clk             ;
;  prox_ins[25]  ; clk        ; 11.817 ; 11.817 ; Rise       ; clk             ;
;  prox_ins[26]  ; clk        ; 12.409 ; 12.409 ; Rise       ; clk             ;
;  prox_ins[27]  ; clk        ; 12.614 ; 12.614 ; Rise       ; clk             ;
;  prox_ins[28]  ; clk        ; 12.576 ; 12.576 ; Rise       ; clk             ;
;  prox_ins[29]  ; clk        ; 12.712 ; 12.712 ; Rise       ; clk             ;
;  prox_ins[30]  ; clk        ; 12.220 ; 12.220 ; Rise       ; clk             ;
;  prox_ins[31]  ; clk        ; 12.043 ; 12.043 ; Rise       ; clk             ;
; instrucao[*]   ; clk_mem    ; 12.902 ; 12.902 ; Rise       ; clk_mem         ;
;  instrucao[0]  ; clk_mem    ; 10.917 ; 10.917 ; Rise       ; clk_mem         ;
;  instrucao[1]  ; clk_mem    ; 10.663 ; 10.663 ; Rise       ; clk_mem         ;
;  instrucao[2]  ; clk_mem    ; 10.972 ; 10.972 ; Rise       ; clk_mem         ;
;  instrucao[3]  ; clk_mem    ; 10.940 ; 10.940 ; Rise       ; clk_mem         ;
;  instrucao[4]  ; clk_mem    ; 12.902 ; 12.902 ; Rise       ; clk_mem         ;
;  instrucao[5]  ; clk_mem    ; 10.841 ; 10.841 ; Rise       ; clk_mem         ;
;  instrucao[6]  ; clk_mem    ; 11.628 ; 11.628 ; Rise       ; clk_mem         ;
;  instrucao[7]  ; clk_mem    ; 11.652 ; 11.652 ; Rise       ; clk_mem         ;
;  instrucao[8]  ; clk_mem    ; 11.053 ; 11.053 ; Rise       ; clk_mem         ;
;  instrucao[9]  ; clk_mem    ; 11.266 ; 11.266 ; Rise       ; clk_mem         ;
;  instrucao[10] ; clk_mem    ; 10.704 ; 10.704 ; Rise       ; clk_mem         ;
;  instrucao[11] ; clk_mem    ; 10.983 ; 10.983 ; Rise       ; clk_mem         ;
;  instrucao[12] ; clk_mem    ; 11.147 ; 11.147 ; Rise       ; clk_mem         ;
;  instrucao[13] ; clk_mem    ; 12.280 ; 12.280 ; Rise       ; clk_mem         ;
;  instrucao[14] ; clk_mem    ; 11.381 ; 11.381 ; Rise       ; clk_mem         ;
;  instrucao[15] ; clk_mem    ; 10.987 ; 10.987 ; Rise       ; clk_mem         ;
;  instrucao[16] ; clk_mem    ; 11.366 ; 11.366 ; Rise       ; clk_mem         ;
;  instrucao[17] ; clk_mem    ; 11.020 ; 11.020 ; Rise       ; clk_mem         ;
;  instrucao[18] ; clk_mem    ; 11.066 ; 11.066 ; Rise       ; clk_mem         ;
;  instrucao[19] ; clk_mem    ; 10.679 ; 10.679 ; Rise       ; clk_mem         ;
;  instrucao[20] ; clk_mem    ; 10.739 ; 10.739 ; Rise       ; clk_mem         ;
;  instrucao[21] ; clk_mem    ; 11.694 ; 11.694 ; Rise       ; clk_mem         ;
;  instrucao[22] ; clk_mem    ; 11.522 ; 11.522 ; Rise       ; clk_mem         ;
;  instrucao[23] ; clk_mem    ; 11.256 ; 11.256 ; Rise       ; clk_mem         ;
;  instrucao[24] ; clk_mem    ; 10.750 ; 10.750 ; Rise       ; clk_mem         ;
;  instrucao[25] ; clk_mem    ; 11.076 ; 11.076 ; Rise       ; clk_mem         ;
;  instrucao[26] ; clk_mem    ; 11.378 ; 11.378 ; Rise       ; clk_mem         ;
;  instrucao[27] ; clk_mem    ; 11.546 ; 11.546 ; Rise       ; clk_mem         ;
;  instrucao[28] ; clk_mem    ; 10.853 ; 10.853 ; Rise       ; clk_mem         ;
;  instrucao[29] ; clk_mem    ; 10.900 ; 10.900 ; Rise       ; clk_mem         ;
;  instrucao[30] ; clk_mem    ; 10.884 ; 10.884 ; Rise       ; clk_mem         ;
;  instrucao[31] ; clk_mem    ; 10.672 ; 10.672 ; Rise       ; clk_mem         ;
; memDados[*]    ; clk_mem    ; 12.629 ; 12.629 ; Rise       ; clk_mem         ;
;  memDados[0]   ; clk_mem    ; 11.346 ; 11.346 ; Rise       ; clk_mem         ;
;  memDados[1]   ; clk_mem    ; 11.821 ; 11.821 ; Rise       ; clk_mem         ;
;  memDados[2]   ; clk_mem    ; 11.684 ; 11.684 ; Rise       ; clk_mem         ;
;  memDados[3]   ; clk_mem    ; 10.894 ; 10.894 ; Rise       ; clk_mem         ;
;  memDados[4]   ; clk_mem    ; 11.111 ; 11.111 ; Rise       ; clk_mem         ;
;  memDados[5]   ; clk_mem    ; 11.171 ; 11.171 ; Rise       ; clk_mem         ;
;  memDados[6]   ; clk_mem    ; 12.036 ; 12.036 ; Rise       ; clk_mem         ;
;  memDados[7]   ; clk_mem    ; 11.470 ; 11.470 ; Rise       ; clk_mem         ;
;  memDados[8]   ; clk_mem    ; 11.197 ; 11.197 ; Rise       ; clk_mem         ;
;  memDados[9]   ; clk_mem    ; 11.642 ; 11.642 ; Rise       ; clk_mem         ;
;  memDados[10]  ; clk_mem    ; 10.832 ; 10.832 ; Rise       ; clk_mem         ;
;  memDados[11]  ; clk_mem    ; 10.620 ; 10.620 ; Rise       ; clk_mem         ;
;  memDados[12]  ; clk_mem    ; 11.184 ; 11.184 ; Rise       ; clk_mem         ;
;  memDados[13]  ; clk_mem    ; 10.667 ; 10.667 ; Rise       ; clk_mem         ;
;  memDados[14]  ; clk_mem    ; 12.255 ; 12.255 ; Rise       ; clk_mem         ;
;  memDados[15]  ; clk_mem    ; 11.309 ; 11.309 ; Rise       ; clk_mem         ;
;  memDados[16]  ; clk_mem    ; 10.940 ; 10.940 ; Rise       ; clk_mem         ;
;  memDados[17]  ; clk_mem    ; 10.659 ; 10.659 ; Rise       ; clk_mem         ;
;  memDados[18]  ; clk_mem    ; 11.932 ; 11.932 ; Rise       ; clk_mem         ;
;  memDados[19]  ; clk_mem    ; 12.403 ; 12.403 ; Rise       ; clk_mem         ;
;  memDados[20]  ; clk_mem    ; 11.870 ; 11.870 ; Rise       ; clk_mem         ;
;  memDados[21]  ; clk_mem    ; 11.862 ; 11.862 ; Rise       ; clk_mem         ;
;  memDados[22]  ; clk_mem    ; 12.629 ; 12.629 ; Rise       ; clk_mem         ;
;  memDados[23]  ; clk_mem    ; 12.400 ; 12.400 ; Rise       ; clk_mem         ;
;  memDados[24]  ; clk_mem    ; 11.407 ; 11.407 ; Rise       ; clk_mem         ;
;  memDados[25]  ; clk_mem    ; 11.268 ; 11.268 ; Rise       ; clk_mem         ;
;  memDados[26]  ; clk_mem    ; 11.248 ; 11.248 ; Rise       ; clk_mem         ;
;  memDados[27]  ; clk_mem    ; 11.594 ; 11.594 ; Rise       ; clk_mem         ;
;  memDados[28]  ; clk_mem    ; 11.663 ; 11.663 ; Rise       ; clk_mem         ;
;  memDados[29]  ; clk_mem    ; 11.667 ; 11.667 ; Rise       ; clk_mem         ;
;  memDados[30]  ; clk_mem    ; 10.922 ; 10.922 ; Rise       ; clk_mem         ;
;  memDados[31]  ; clk_mem    ; 10.271 ; 10.271 ; Rise       ; clk_mem         ;
; outULA[*]      ; clk_mem    ; 25.909 ; 25.909 ; Rise       ; clk_mem         ;
;  outULA[0]     ; clk_mem    ; 24.551 ; 24.551 ; Rise       ; clk_mem         ;
;  outULA[1]     ; clk_mem    ; 23.371 ; 23.371 ; Rise       ; clk_mem         ;
;  outULA[2]     ; clk_mem    ; 22.312 ; 22.312 ; Rise       ; clk_mem         ;
;  outULA[3]     ; clk_mem    ; 22.632 ; 22.632 ; Rise       ; clk_mem         ;
;  outULA[4]     ; clk_mem    ; 22.680 ; 22.680 ; Rise       ; clk_mem         ;
;  outULA[5]     ; clk_mem    ; 23.697 ; 23.697 ; Rise       ; clk_mem         ;
;  outULA[6]     ; clk_mem    ; 21.986 ; 21.986 ; Rise       ; clk_mem         ;
;  outULA[7]     ; clk_mem    ; 22.995 ; 22.995 ; Rise       ; clk_mem         ;
;  outULA[8]     ; clk_mem    ; 22.722 ; 22.722 ; Rise       ; clk_mem         ;
;  outULA[9]     ; clk_mem    ; 22.984 ; 22.984 ; Rise       ; clk_mem         ;
;  outULA[10]    ; clk_mem    ; 22.393 ; 22.393 ; Rise       ; clk_mem         ;
;  outULA[11]    ; clk_mem    ; 24.215 ; 24.215 ; Rise       ; clk_mem         ;
;  outULA[12]    ; clk_mem    ; 23.808 ; 23.808 ; Rise       ; clk_mem         ;
;  outULA[13]    ; clk_mem    ; 22.658 ; 22.658 ; Rise       ; clk_mem         ;
;  outULA[14]    ; clk_mem    ; 22.832 ; 22.832 ; Rise       ; clk_mem         ;
;  outULA[15]    ; clk_mem    ; 22.501 ; 22.501 ; Rise       ; clk_mem         ;
;  outULA[16]    ; clk_mem    ; 23.302 ; 23.302 ; Rise       ; clk_mem         ;
;  outULA[17]    ; clk_mem    ; 23.752 ; 23.752 ; Rise       ; clk_mem         ;
;  outULA[18]    ; clk_mem    ; 23.859 ; 23.859 ; Rise       ; clk_mem         ;
;  outULA[19]    ; clk_mem    ; 22.712 ; 22.712 ; Rise       ; clk_mem         ;
;  outULA[20]    ; clk_mem    ; 22.964 ; 22.964 ; Rise       ; clk_mem         ;
;  outULA[21]    ; clk_mem    ; 24.242 ; 24.242 ; Rise       ; clk_mem         ;
;  outULA[22]    ; clk_mem    ; 23.584 ; 23.584 ; Rise       ; clk_mem         ;
;  outULA[23]    ; clk_mem    ; 23.845 ; 23.845 ; Rise       ; clk_mem         ;
;  outULA[24]    ; clk_mem    ; 23.242 ; 23.242 ; Rise       ; clk_mem         ;
;  outULA[25]    ; clk_mem    ; 23.167 ; 23.167 ; Rise       ; clk_mem         ;
;  outULA[26]    ; clk_mem    ; 23.649 ; 23.649 ; Rise       ; clk_mem         ;
;  outULA[27]    ; clk_mem    ; 24.143 ; 24.143 ; Rise       ; clk_mem         ;
;  outULA[28]    ; clk_mem    ; 24.244 ; 24.244 ; Rise       ; clk_mem         ;
;  outULA[29]    ; clk_mem    ; 25.909 ; 25.909 ; Rise       ; clk_mem         ;
;  outULA[30]    ; clk_mem    ; 24.028 ; 24.028 ; Rise       ; clk_mem         ;
;  outULA[31]    ; clk_mem    ; 24.212 ; 24.212 ; Rise       ; clk_mem         ;
; prox_ins[*]    ; clk_mem    ; 21.298 ; 21.298 ; Rise       ; clk_mem         ;
;  prox_ins[0]   ; clk_mem    ; 16.753 ; 16.753 ; Rise       ; clk_mem         ;
;  prox_ins[1]   ; clk_mem    ; 17.673 ; 17.673 ; Rise       ; clk_mem         ;
;  prox_ins[2]   ; clk_mem    ; 18.282 ; 18.282 ; Rise       ; clk_mem         ;
;  prox_ins[3]   ; clk_mem    ; 18.427 ; 18.427 ; Rise       ; clk_mem         ;
;  prox_ins[4]   ; clk_mem    ; 18.263 ; 18.263 ; Rise       ; clk_mem         ;
;  prox_ins[5]   ; clk_mem    ; 17.507 ; 17.507 ; Rise       ; clk_mem         ;
;  prox_ins[6]   ; clk_mem    ; 18.364 ; 18.364 ; Rise       ; clk_mem         ;
;  prox_ins[7]   ; clk_mem    ; 17.804 ; 17.804 ; Rise       ; clk_mem         ;
;  prox_ins[8]   ; clk_mem    ; 19.300 ; 19.300 ; Rise       ; clk_mem         ;
;  prox_ins[9]   ; clk_mem    ; 18.503 ; 18.503 ; Rise       ; clk_mem         ;
;  prox_ins[10]  ; clk_mem    ; 17.918 ; 17.918 ; Rise       ; clk_mem         ;
;  prox_ins[11]  ; clk_mem    ; 19.214 ; 19.214 ; Rise       ; clk_mem         ;
;  prox_ins[12]  ; clk_mem    ; 19.233 ; 19.233 ; Rise       ; clk_mem         ;
;  prox_ins[13]  ; clk_mem    ; 19.458 ; 19.458 ; Rise       ; clk_mem         ;
;  prox_ins[14]  ; clk_mem    ; 19.483 ; 19.483 ; Rise       ; clk_mem         ;
;  prox_ins[15]  ; clk_mem    ; 19.663 ; 19.663 ; Rise       ; clk_mem         ;
;  prox_ins[16]  ; clk_mem    ; 19.763 ; 19.763 ; Rise       ; clk_mem         ;
;  prox_ins[17]  ; clk_mem    ; 19.905 ; 19.905 ; Rise       ; clk_mem         ;
;  prox_ins[18]  ; clk_mem    ; 19.999 ; 19.999 ; Rise       ; clk_mem         ;
;  prox_ins[19]  ; clk_mem    ; 19.598 ; 19.598 ; Rise       ; clk_mem         ;
;  prox_ins[20]  ; clk_mem    ; 20.485 ; 20.485 ; Rise       ; clk_mem         ;
;  prox_ins[21]  ; clk_mem    ; 19.690 ; 19.690 ; Rise       ; clk_mem         ;
;  prox_ins[22]  ; clk_mem    ; 19.751 ; 19.751 ; Rise       ; clk_mem         ;
;  prox_ins[23]  ; clk_mem    ; 20.462 ; 20.462 ; Rise       ; clk_mem         ;
;  prox_ins[24]  ; clk_mem    ; 20.686 ; 20.686 ; Rise       ; clk_mem         ;
;  prox_ins[25]  ; clk_mem    ; 20.387 ; 20.387 ; Rise       ; clk_mem         ;
;  prox_ins[26]  ; clk_mem    ; 20.995 ; 20.995 ; Rise       ; clk_mem         ;
;  prox_ins[27]  ; clk_mem    ; 21.037 ; 21.037 ; Rise       ; clk_mem         ;
;  prox_ins[28]  ; clk_mem    ; 20.996 ; 20.996 ; Rise       ; clk_mem         ;
;  prox_ins[29]  ; clk_mem    ; 21.298 ; 21.298 ; Rise       ; clk_mem         ;
;  prox_ins[30]  ; clk_mem    ; 20.706 ; 20.706 ; Rise       ; clk_mem         ;
;  prox_ins[31]  ; clk_mem    ; 20.629 ; 20.629 ; Rise       ; clk_mem         ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; outULA[*]      ; clk        ; 5.775 ; 5.775 ; Rise       ; clk             ;
;  outULA[0]     ; clk        ; 6.939 ; 6.939 ; Rise       ; clk             ;
;  outULA[1]     ; clk        ; 6.553 ; 6.553 ; Rise       ; clk             ;
;  outULA[2]     ; clk        ; 6.067 ; 6.067 ; Rise       ; clk             ;
;  outULA[3]     ; clk        ; 6.385 ; 6.385 ; Rise       ; clk             ;
;  outULA[4]     ; clk        ; 6.248 ; 6.248 ; Rise       ; clk             ;
;  outULA[5]     ; clk        ; 6.578 ; 6.578 ; Rise       ; clk             ;
;  outULA[6]     ; clk        ; 5.775 ; 5.775 ; Rise       ; clk             ;
;  outULA[7]     ; clk        ; 5.878 ; 5.878 ; Rise       ; clk             ;
;  outULA[8]     ; clk        ; 5.949 ; 5.949 ; Rise       ; clk             ;
;  outULA[9]     ; clk        ; 6.159 ; 6.159 ; Rise       ; clk             ;
;  outULA[10]    ; clk        ; 5.829 ; 5.829 ; Rise       ; clk             ;
;  outULA[11]    ; clk        ; 6.622 ; 6.622 ; Rise       ; clk             ;
;  outULA[12]    ; clk        ; 6.463 ; 6.463 ; Rise       ; clk             ;
;  outULA[13]    ; clk        ; 6.140 ; 6.140 ; Rise       ; clk             ;
;  outULA[14]    ; clk        ; 5.854 ; 5.854 ; Rise       ; clk             ;
;  outULA[15]    ; clk        ; 6.157 ; 6.157 ; Rise       ; clk             ;
;  outULA[16]    ; clk        ; 6.533 ; 6.533 ; Rise       ; clk             ;
;  outULA[17]    ; clk        ; 6.413 ; 6.413 ; Rise       ; clk             ;
;  outULA[18]    ; clk        ; 6.763 ; 6.763 ; Rise       ; clk             ;
;  outULA[19]    ; clk        ; 5.959 ; 5.959 ; Rise       ; clk             ;
;  outULA[20]    ; clk        ; 6.007 ; 6.007 ; Rise       ; clk             ;
;  outULA[21]    ; clk        ; 6.525 ; 6.525 ; Rise       ; clk             ;
;  outULA[22]    ; clk        ; 6.584 ; 6.584 ; Rise       ; clk             ;
;  outULA[23]    ; clk        ; 6.623 ; 6.623 ; Rise       ; clk             ;
;  outULA[24]    ; clk        ; 6.030 ; 6.030 ; Rise       ; clk             ;
;  outULA[25]    ; clk        ; 6.186 ; 6.186 ; Rise       ; clk             ;
;  outULA[26]    ; clk        ; 6.295 ; 6.295 ; Rise       ; clk             ;
;  outULA[27]    ; clk        ; 6.528 ; 6.528 ; Rise       ; clk             ;
;  outULA[28]    ; clk        ; 6.231 ; 6.231 ; Rise       ; clk             ;
;  outULA[29]    ; clk        ; 6.788 ; 6.788 ; Rise       ; clk             ;
;  outULA[30]    ; clk        ; 6.703 ; 6.703 ; Rise       ; clk             ;
;  outULA[31]    ; clk        ; 6.541 ; 6.541 ; Rise       ; clk             ;
; prox_ins[*]    ; clk        ; 4.622 ; 4.622 ; Rise       ; clk             ;
;  prox_ins[0]   ; clk        ; 4.967 ; 4.967 ; Rise       ; clk             ;
;  prox_ins[1]   ; clk        ; 5.171 ; 5.171 ; Rise       ; clk             ;
;  prox_ins[2]   ; clk        ; 5.294 ; 5.294 ; Rise       ; clk             ;
;  prox_ins[3]   ; clk        ; 5.284 ; 5.284 ; Rise       ; clk             ;
;  prox_ins[4]   ; clk        ; 5.192 ; 5.192 ; Rise       ; clk             ;
;  prox_ins[5]   ; clk        ; 4.865 ; 4.865 ; Rise       ; clk             ;
;  prox_ins[6]   ; clk        ; 5.045 ; 5.045 ; Rise       ; clk             ;
;  prox_ins[7]   ; clk        ; 4.763 ; 4.763 ; Rise       ; clk             ;
;  prox_ins[8]   ; clk        ; 5.525 ; 5.525 ; Rise       ; clk             ;
;  prox_ins[9]   ; clk        ; 5.159 ; 5.159 ; Rise       ; clk             ;
;  prox_ins[10]  ; clk        ; 4.640 ; 4.640 ; Rise       ; clk             ;
;  prox_ins[11]  ; clk        ; 5.204 ; 5.204 ; Rise       ; clk             ;
;  prox_ins[12]  ; clk        ; 5.224 ; 5.224 ; Rise       ; clk             ;
;  prox_ins[13]  ; clk        ; 5.160 ; 5.160 ; Rise       ; clk             ;
;  prox_ins[14]  ; clk        ; 5.078 ; 5.078 ; Rise       ; clk             ;
;  prox_ins[15]  ; clk        ; 5.066 ; 5.066 ; Rise       ; clk             ;
;  prox_ins[16]  ; clk        ; 5.146 ; 5.146 ; Rise       ; clk             ;
;  prox_ins[17]  ; clk        ; 5.095 ; 5.095 ; Rise       ; clk             ;
;  prox_ins[18]  ; clk        ; 5.237 ; 5.237 ; Rise       ; clk             ;
;  prox_ins[19]  ; clk        ; 4.888 ; 4.888 ; Rise       ; clk             ;
;  prox_ins[20]  ; clk        ; 5.374 ; 5.374 ; Rise       ; clk             ;
;  prox_ins[21]  ; clk        ; 4.882 ; 4.882 ; Rise       ; clk             ;
;  prox_ins[22]  ; clk        ; 5.015 ; 5.015 ; Rise       ; clk             ;
;  prox_ins[23]  ; clk        ; 5.230 ; 5.230 ; Rise       ; clk             ;
;  prox_ins[24]  ; clk        ; 5.297 ; 5.297 ; Rise       ; clk             ;
;  prox_ins[25]  ; clk        ; 5.148 ; 5.148 ; Rise       ; clk             ;
;  prox_ins[26]  ; clk        ; 5.431 ; 5.431 ; Rise       ; clk             ;
;  prox_ins[27]  ; clk        ; 5.227 ; 5.227 ; Rise       ; clk             ;
;  prox_ins[28]  ; clk        ; 5.388 ; 5.388 ; Rise       ; clk             ;
;  prox_ins[29]  ; clk        ; 5.360 ; 5.360 ; Rise       ; clk             ;
;  prox_ins[30]  ; clk        ; 5.199 ; 5.199 ; Rise       ; clk             ;
;  prox_ins[31]  ; clk        ; 4.622 ; 4.622 ; Rise       ; clk             ;
; instrucao[*]   ; clk_mem    ; 6.223 ; 6.223 ; Rise       ; clk_mem         ;
;  instrucao[0]  ; clk_mem    ; 6.367 ; 6.367 ; Rise       ; clk_mem         ;
;  instrucao[1]  ; clk_mem    ; 6.241 ; 6.241 ; Rise       ; clk_mem         ;
;  instrucao[2]  ; clk_mem    ; 6.396 ; 6.396 ; Rise       ; clk_mem         ;
;  instrucao[3]  ; clk_mem    ; 6.373 ; 6.373 ; Rise       ; clk_mem         ;
;  instrucao[4]  ; clk_mem    ; 7.353 ; 7.353 ; Rise       ; clk_mem         ;
;  instrucao[5]  ; clk_mem    ; 6.323 ; 6.323 ; Rise       ; clk_mem         ;
;  instrucao[6]  ; clk_mem    ; 6.666 ; 6.666 ; Rise       ; clk_mem         ;
;  instrucao[7]  ; clk_mem    ; 6.814 ; 6.814 ; Rise       ; clk_mem         ;
;  instrucao[8]  ; clk_mem    ; 6.428 ; 6.428 ; Rise       ; clk_mem         ;
;  instrucao[9]  ; clk_mem    ; 6.538 ; 6.538 ; Rise       ; clk_mem         ;
;  instrucao[10] ; clk_mem    ; 6.251 ; 6.251 ; Rise       ; clk_mem         ;
;  instrucao[11] ; clk_mem    ; 6.397 ; 6.397 ; Rise       ; clk_mem         ;
;  instrucao[12] ; clk_mem    ; 6.514 ; 6.514 ; Rise       ; clk_mem         ;
;  instrucao[13] ; clk_mem    ; 7.010 ; 7.010 ; Rise       ; clk_mem         ;
;  instrucao[14] ; clk_mem    ; 6.570 ; 6.570 ; Rise       ; clk_mem         ;
;  instrucao[15] ; clk_mem    ; 6.387 ; 6.387 ; Rise       ; clk_mem         ;
;  instrucao[16] ; clk_mem    ; 6.574 ; 6.574 ; Rise       ; clk_mem         ;
;  instrucao[17] ; clk_mem    ; 6.410 ; 6.410 ; Rise       ; clk_mem         ;
;  instrucao[18] ; clk_mem    ; 6.408 ; 6.408 ; Rise       ; clk_mem         ;
;  instrucao[19] ; clk_mem    ; 6.225 ; 6.225 ; Rise       ; clk_mem         ;
;  instrucao[20] ; clk_mem    ; 6.271 ; 6.271 ; Rise       ; clk_mem         ;
;  instrucao[21] ; clk_mem    ; 6.751 ; 6.751 ; Rise       ; clk_mem         ;
;  instrucao[22] ; clk_mem    ; 6.660 ; 6.660 ; Rise       ; clk_mem         ;
;  instrucao[23] ; clk_mem    ; 6.539 ; 6.539 ; Rise       ; clk_mem         ;
;  instrucao[24] ; clk_mem    ; 6.275 ; 6.275 ; Rise       ; clk_mem         ;
;  instrucao[25] ; clk_mem    ; 6.404 ; 6.404 ; Rise       ; clk_mem         ;
;  instrucao[26] ; clk_mem    ; 6.607 ; 6.607 ; Rise       ; clk_mem         ;
;  instrucao[27] ; clk_mem    ; 6.616 ; 6.616 ; Rise       ; clk_mem         ;
;  instrucao[28] ; clk_mem    ; 6.303 ; 6.303 ; Rise       ; clk_mem         ;
;  instrucao[29] ; clk_mem    ; 6.349 ; 6.349 ; Rise       ; clk_mem         ;
;  instrucao[30] ; clk_mem    ; 6.322 ; 6.322 ; Rise       ; clk_mem         ;
;  instrucao[31] ; clk_mem    ; 6.223 ; 6.223 ; Rise       ; clk_mem         ;
; memDados[*]    ; clk_mem    ; 6.098 ; 6.098 ; Rise       ; clk_mem         ;
;  memDados[0]   ; clk_mem    ; 6.534 ; 6.534 ; Rise       ; clk_mem         ;
;  memDados[1]   ; clk_mem    ; 6.755 ; 6.755 ; Rise       ; clk_mem         ;
;  memDados[2]   ; clk_mem    ; 6.605 ; 6.605 ; Rise       ; clk_mem         ;
;  memDados[3]   ; clk_mem    ; 6.346 ; 6.346 ; Rise       ; clk_mem         ;
;  memDados[4]   ; clk_mem    ; 6.441 ; 6.441 ; Rise       ; clk_mem         ;
;  memDados[5]   ; clk_mem    ; 6.472 ; 6.472 ; Rise       ; clk_mem         ;
;  memDados[6]   ; clk_mem    ; 6.839 ; 6.839 ; Rise       ; clk_mem         ;
;  memDados[7]   ; clk_mem    ; 6.614 ; 6.614 ; Rise       ; clk_mem         ;
;  memDados[8]   ; clk_mem    ; 6.423 ; 6.423 ; Rise       ; clk_mem         ;
;  memDados[9]   ; clk_mem    ; 6.704 ; 6.704 ; Rise       ; clk_mem         ;
;  memDados[10]  ; clk_mem    ; 6.350 ; 6.350 ; Rise       ; clk_mem         ;
;  memDados[11]  ; clk_mem    ; 6.208 ; 6.208 ; Rise       ; clk_mem         ;
;  memDados[12]  ; clk_mem    ; 6.504 ; 6.504 ; Rise       ; clk_mem         ;
;  memDados[13]  ; clk_mem    ; 6.227 ; 6.227 ; Rise       ; clk_mem         ;
;  memDados[14]  ; clk_mem    ; 6.974 ; 6.974 ; Rise       ; clk_mem         ;
;  memDados[15]  ; clk_mem    ; 6.571 ; 6.571 ; Rise       ; clk_mem         ;
;  memDados[16]  ; clk_mem    ; 6.403 ; 6.403 ; Rise       ; clk_mem         ;
;  memDados[17]  ; clk_mem    ; 6.236 ; 6.236 ; Rise       ; clk_mem         ;
;  memDados[18]  ; clk_mem    ; 6.856 ; 6.856 ; Rise       ; clk_mem         ;
;  memDados[19]  ; clk_mem    ; 7.042 ; 7.042 ; Rise       ; clk_mem         ;
;  memDados[20]  ; clk_mem    ; 6.787 ; 6.787 ; Rise       ; clk_mem         ;
;  memDados[21]  ; clk_mem    ; 6.787 ; 6.787 ; Rise       ; clk_mem         ;
;  memDados[22]  ; clk_mem    ; 7.146 ; 7.146 ; Rise       ; clk_mem         ;
;  memDados[23]  ; clk_mem    ; 7.049 ; 7.049 ; Rise       ; clk_mem         ;
;  memDados[24]  ; clk_mem    ; 6.588 ; 6.588 ; Rise       ; clk_mem         ;
;  memDados[25]  ; clk_mem    ; 6.561 ; 6.561 ; Rise       ; clk_mem         ;
;  memDados[26]  ; clk_mem    ; 6.550 ; 6.550 ; Rise       ; clk_mem         ;
;  memDados[27]  ; clk_mem    ; 6.650 ; 6.650 ; Rise       ; clk_mem         ;
;  memDados[28]  ; clk_mem    ; 6.708 ; 6.708 ; Rise       ; clk_mem         ;
;  memDados[29]  ; clk_mem    ; 6.705 ; 6.705 ; Rise       ; clk_mem         ;
;  memDados[30]  ; clk_mem    ; 6.361 ; 6.361 ; Rise       ; clk_mem         ;
;  memDados[31]  ; clk_mem    ; 6.098 ; 6.098 ; Rise       ; clk_mem         ;
; outULA[*]      ; clk_mem    ; 7.565 ; 7.565 ; Rise       ; clk_mem         ;
;  outULA[0]     ; clk_mem    ; 8.347 ; 8.347 ; Rise       ; clk_mem         ;
;  outULA[1]     ; clk_mem    ; 8.545 ; 8.545 ; Rise       ; clk_mem         ;
;  outULA[2]     ; clk_mem    ; 8.231 ; 8.231 ; Rise       ; clk_mem         ;
;  outULA[3]     ; clk_mem    ; 8.434 ; 8.434 ; Rise       ; clk_mem         ;
;  outULA[4]     ; clk_mem    ; 8.451 ; 8.451 ; Rise       ; clk_mem         ;
;  outULA[5]     ; clk_mem    ; 8.933 ; 8.933 ; Rise       ; clk_mem         ;
;  outULA[6]     ; clk_mem    ; 8.193 ; 8.193 ; Rise       ; clk_mem         ;
;  outULA[7]     ; clk_mem    ; 8.314 ; 8.314 ; Rise       ; clk_mem         ;
;  outULA[8]     ; clk_mem    ; 8.385 ; 8.385 ; Rise       ; clk_mem         ;
;  outULA[9]     ; clk_mem    ; 8.595 ; 8.595 ; Rise       ; clk_mem         ;
;  outULA[10]    ; clk_mem    ; 8.076 ; 8.076 ; Rise       ; clk_mem         ;
;  outULA[11]    ; clk_mem    ; 9.058 ; 9.058 ; Rise       ; clk_mem         ;
;  outULA[12]    ; clk_mem    ; 8.865 ; 8.865 ; Rise       ; clk_mem         ;
;  outULA[13]    ; clk_mem    ; 8.555 ; 8.555 ; Rise       ; clk_mem         ;
;  outULA[14]    ; clk_mem    ; 8.120 ; 8.120 ; Rise       ; clk_mem         ;
;  outULA[15]    ; clk_mem    ; 7.964 ; 7.964 ; Rise       ; clk_mem         ;
;  outULA[16]    ; clk_mem    ; 8.549 ; 8.549 ; Rise       ; clk_mem         ;
;  outULA[17]    ; clk_mem    ; 8.845 ; 8.845 ; Rise       ; clk_mem         ;
;  outULA[18]    ; clk_mem    ; 9.015 ; 9.015 ; Rise       ; clk_mem         ;
;  outULA[19]    ; clk_mem    ; 8.391 ; 8.391 ; Rise       ; clk_mem         ;
;  outULA[20]    ; clk_mem    ; 8.439 ; 8.439 ; Rise       ; clk_mem         ;
;  outULA[21]    ; clk_mem    ; 8.957 ; 8.957 ; Rise       ; clk_mem         ;
;  outULA[22]    ; clk_mem    ; 9.016 ; 9.016 ; Rise       ; clk_mem         ;
;  outULA[23]    ; clk_mem    ; 9.037 ; 9.037 ; Rise       ; clk_mem         ;
;  outULA[24]    ; clk_mem    ; 8.226 ; 8.226 ; Rise       ; clk_mem         ;
;  outULA[25]    ; clk_mem    ; 7.565 ; 7.565 ; Rise       ; clk_mem         ;
;  outULA[26]    ; clk_mem    ; 8.184 ; 8.184 ; Rise       ; clk_mem         ;
;  outULA[27]    ; clk_mem    ; 8.328 ; 8.328 ; Rise       ; clk_mem         ;
;  outULA[28]    ; clk_mem    ; 7.815 ; 7.815 ; Rise       ; clk_mem         ;
;  outULA[29]    ; clk_mem    ; 8.379 ; 8.379 ; Rise       ; clk_mem         ;
;  outULA[30]    ; clk_mem    ; 8.319 ; 8.319 ; Rise       ; clk_mem         ;
;  outULA[31]    ; clk_mem    ; 8.235 ; 8.235 ; Rise       ; clk_mem         ;
; prox_ins[*]    ; clk_mem    ; 6.747 ; 6.747 ; Rise       ; clk_mem         ;
;  prox_ins[0]   ; clk_mem    ; 7.283 ; 7.283 ; Rise       ; clk_mem         ;
;  prox_ins[1]   ; clk_mem    ; 7.555 ; 7.555 ; Rise       ; clk_mem         ;
;  prox_ins[2]   ; clk_mem    ; 6.905 ; 6.905 ; Rise       ; clk_mem         ;
;  prox_ins[3]   ; clk_mem    ; 7.188 ; 7.188 ; Rise       ; clk_mem         ;
;  prox_ins[4]   ; clk_mem    ; 7.299 ; 7.299 ; Rise       ; clk_mem         ;
;  prox_ins[5]   ; clk_mem    ; 7.147 ; 7.147 ; Rise       ; clk_mem         ;
;  prox_ins[6]   ; clk_mem    ; 6.747 ; 6.747 ; Rise       ; clk_mem         ;
;  prox_ins[7]   ; clk_mem    ; 7.052 ; 7.052 ; Rise       ; clk_mem         ;
;  prox_ins[8]   ; clk_mem    ; 7.695 ; 7.695 ; Rise       ; clk_mem         ;
;  prox_ins[9]   ; clk_mem    ; 7.408 ; 7.408 ; Rise       ; clk_mem         ;
;  prox_ins[10]  ; clk_mem    ; 7.030 ; 7.030 ; Rise       ; clk_mem         ;
;  prox_ins[11]  ; clk_mem    ; 7.441 ; 7.441 ; Rise       ; clk_mem         ;
;  prox_ins[12]  ; clk_mem    ; 7.481 ; 7.481 ; Rise       ; clk_mem         ;
;  prox_ins[13]  ; clk_mem    ; 7.397 ; 7.397 ; Rise       ; clk_mem         ;
;  prox_ins[14]  ; clk_mem    ; 7.459 ; 7.459 ; Rise       ; clk_mem         ;
;  prox_ins[15]  ; clk_mem    ; 7.468 ; 7.468 ; Rise       ; clk_mem         ;
;  prox_ins[16]  ; clk_mem    ; 7.226 ; 7.226 ; Rise       ; clk_mem         ;
;  prox_ins[17]  ; clk_mem    ; 7.328 ; 7.328 ; Rise       ; clk_mem         ;
;  prox_ins[18]  ; clk_mem    ; 7.144 ; 7.144 ; Rise       ; clk_mem         ;
;  prox_ins[19]  ; clk_mem    ; 7.114 ; 7.114 ; Rise       ; clk_mem         ;
;  prox_ins[20]  ; clk_mem    ; 7.455 ; 7.455 ; Rise       ; clk_mem         ;
;  prox_ins[21]  ; clk_mem    ; 6.977 ; 6.977 ; Rise       ; clk_mem         ;
;  prox_ins[22]  ; clk_mem    ; 6.992 ; 6.992 ; Rise       ; clk_mem         ;
;  prox_ins[23]  ; clk_mem    ; 7.218 ; 7.218 ; Rise       ; clk_mem         ;
;  prox_ins[24]  ; clk_mem    ; 7.389 ; 7.389 ; Rise       ; clk_mem         ;
;  prox_ins[25]  ; clk_mem    ; 7.170 ; 7.170 ; Rise       ; clk_mem         ;
;  prox_ins[26]  ; clk_mem    ; 7.186 ; 7.186 ; Rise       ; clk_mem         ;
;  prox_ins[27]  ; clk_mem    ; 7.359 ; 7.359 ; Rise       ; clk_mem         ;
;  prox_ins[28]  ; clk_mem    ; 7.410 ; 7.410 ; Rise       ; clk_mem         ;
;  prox_ins[29]  ; clk_mem    ; 7.352 ; 7.352 ; Rise       ; clk_mem         ;
;  prox_ins[30]  ; clk_mem    ; 7.233 ; 7.233 ; Rise       ; clk_mem         ;
;  prox_ins[31]  ; clk_mem    ; 6.986 ; 6.986 ; Rise       ; clk_mem         ;
+----------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+----------+-----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+-----------+----------+----------+----------+
; clk        ; clk      ; 11312926  ; 0        ; 0        ; 0        ;
; clk_mem    ; clk      ; 112499784 ; 0        ; 0        ; 0        ;
; clk        ; clk_mem  ; 216086    ; 0        ; 0        ; 0        ;
; clk_mem    ; clk_mem  ; 2055664   ; 0        ; 0        ; 0        ;
+------------+----------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+----------+-----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+-----------+----------+----------+----------+
; clk        ; clk      ; 11312926  ; 0        ; 0        ; 0        ;
; clk_mem    ; clk      ; 112499784 ; 0        ; 0        ; 0        ;
; clk        ; clk_mem  ; 216086    ; 0        ; 0        ; 0        ;
; clk_mem    ; clk_mem  ; 2055664   ; 0        ; 0        ; 0        ;
+------------+----------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+-------------------------------------------------+
; Unconstrained Paths                             ;
+---------------------------------+-------+-------+
; Property                        ; Setup ; Hold  ;
+---------------------------------+-------+-------+
; Illegal Clocks                  ; 0     ; 0     ;
; Unconstrained Clocks            ; 0     ; 0     ;
; Unconstrained Input Ports       ; 1     ; 1     ;
; Unconstrained Input Port Paths  ; 1024  ; 1024  ;
; Unconstrained Output Ports      ; 128   ; 128   ;
; Unconstrained Output Port Paths ; 33840 ; 33840 ;
+---------------------------------+-------+-------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jun 05 00:14:35 2019
Info: Command: quartus_sta uniciclo -c uniciclo
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uniciclo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_mem clk_mem
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -17.297
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -17.297    -16357.196 clk 
    Info (332119):   -15.692      -622.013 clk_mem 
Info (332146): Worst-case hold slack is 0.920
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.920         0.000 clk 
    Info (332119):     0.945         0.000 clk_mem 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -374.916 clk_mem 
    Info (332119):    -1.380     -1025.380 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.014
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.014     -7457.187 clk 
    Info (332119):    -7.092      -298.555 clk_mem 
Info (332146): Worst-case hold slack is 0.404
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.404         0.000 clk 
    Info (332119):     0.414         0.000 clk_mem 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -374.916 clk_mem 
    Info (332119):    -1.380     -1025.380 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4634 megabytes
    Info: Processing ended: Wed Jun 05 00:14:38 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


