# Reading pref.tcl
# do alarme_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/LSD-Final/clock_divider.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:55:45 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/LSD-Final/clock_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_divider
# -- Compiling architecture RTL of clock_divider
# End time: 22:55:45 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/LSD-Final/alarme.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:55:45 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/LSD-Final/alarme.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alarme
# -- Compiling architecture arch of alarme
# End time: 22:55:45 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/LSD-Final/comparador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:55:45 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/LSD-Final/comparador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity comparador
# -- Compiling architecture RTL of comparador
# End time: 22:55:45 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/LSD-Final/tb_alarme.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:55:45 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/LSD-Final/tb_alarme.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_alarme
# -- Compiling architecture teste of tb_alarme
# End time: 22:55:45 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  tb_alarme
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" tb_alarme 
# Start time: 22:55:45 on Jul 11,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_alarme(teste)
# Loading work.alarme(arch)
# Loading work.comparador(rtl)
# Loading work.clock_divider(rtl)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Fatal: (vsim-3551) TEXTIO : Read past end of file "data_in.txt".
#    Time: 179999995 ns  Iteration: 0  Process: /tb_alarme/read_inputs_data_in File: C:/LSD-Final/tb_alarme.vhd
# Fatal error in Process read_inputs_data_in at C:/LSD-Final/tb_alarme.vhd line 90
# 
# HDL call sequence:
# Stopped at C:/LSD-Final/tb_alarme.vhd 90 Process read_inputs_data_in
# 
