\hypertarget{group___f_m_c___l_l___n_o_r___s_r_a_m___controller}{}\doxysection{FMC NOR/\+SRAM Controller}
\label{group___f_m_c___l_l___n_o_r___s_r_a_m___controller}\index{FMC NOR/SRAM Controller@{FMC NOR/SRAM Controller}}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___f_m_c___n_o_r_s_r_a_m___bank}{FMC NOR/\+SRAM Bank}}
\item 
\mbox{\hyperlink{group___f_m_c___data___address___bus___multiplexing}{FMC Data Address Bus Multiplexing}}
\item 
\mbox{\hyperlink{group___f_m_c___memory___type}{FMC Memory Type}}
\item 
\mbox{\hyperlink{group___f_m_c___n_o_r_s_r_a_m___data___width}{FMC NORSRAM Data Width}}
\item 
\mbox{\hyperlink{group___f_m_c___n_o_r_s_r_a_m___flash___access}{FMC NOR/\+SRAM Flash Access}}
\item 
\mbox{\hyperlink{group___f_m_c___burst___access___mode}{FMC Burst Access Mode}}
\item 
\mbox{\hyperlink{group___f_m_c___wait___signal___polarity}{FMC Wait Signal Polarity}}
\item 
\mbox{\hyperlink{group___f_m_c___wait___timing}{FMC Wait Timing}}
\item 
\mbox{\hyperlink{group___f_m_c___write___operation}{FMC Write Operation}}
\item 
\mbox{\hyperlink{group___f_m_c___wait___signal}{FMC Wait Signal}}
\item 
\mbox{\hyperlink{group___f_m_c___extended___mode}{FMC Extended Mode}}
\item 
\mbox{\hyperlink{group___f_m_c___asynchronous_wait}{FMC Asynchronous Wait}}
\item 
\mbox{\hyperlink{group___f_m_c___page___size}{FMC Page Size}}
\item 
\mbox{\hyperlink{group___f_m_c___write___burst}{FMC Write Burst}}
\item 
\mbox{\hyperlink{group___f_m_c___continous___clock}{FMC Continuous Clock}}
\item 
\mbox{\hyperlink{group___f_m_c___write___f_i_f_o}{FMC Write FIFO}}
\item 
\mbox{\hyperlink{group___f_m_c___access___mode}{FMC Access Mode}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
