

================================================================
== Vivado HLS Report for 'MixColumns'
================================================================
* Date:           Tue Jul  4 10:55:16 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        aes_ha_basic_prj
* Solution:       sol2
* Product family: spartan7
* Target device:  xc7s15-ftgb196-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.357|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.35>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%state_3_3_read32 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_3_3_read)" [c_src/aes.c:323]   --->   Operation 2 'read' 'state_3_3_read32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%state_3_2_read31 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_3_2_read)" [c_src/aes.c:323]   --->   Operation 3 'read' 'state_3_2_read31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%state_3_1_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_3_1_read)" [c_src/aes.c:323]   --->   Operation 4 'read' 'state_3_1_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%state_3_0_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_3_0_read)" [c_src/aes.c:323]   --->   Operation 5 'read' 'state_3_0_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%state_2_3_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_2_3_read)" [c_src/aes.c:323]   --->   Operation 6 'read' 'state_2_3_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%state_2_2_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_2_2_read)" [c_src/aes.c:323]   --->   Operation 7 'read' 'state_2_2_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%state_2_1_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_2_1_read)" [c_src/aes.c:323]   --->   Operation 8 'read' 'state_2_1_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%state_2_0_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_2_0_read)" [c_src/aes.c:323]   --->   Operation 9 'read' 'state_2_0_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%state_1_3_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_1_3_read)" [c_src/aes.c:323]   --->   Operation 10 'read' 'state_1_3_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%state_1_2_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_1_2_read)" [c_src/aes.c:323]   --->   Operation 11 'read' 'state_1_2_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%state_1_1_read22 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_1_1_read)" [c_src/aes.c:323]   --->   Operation 12 'read' 'state_1_1_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%state_1_0_read21 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_1_0_read)" [c_src/aes.c:323]   --->   Operation 13 'read' 'state_1_0_read21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%state_0_3_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_0_3_read)" [c_src/aes.c:323]   --->   Operation 14 'read' 'state_0_3_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%state_0_2_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_0_2_read)" [c_src/aes.c:323]   --->   Operation 15 'read' 'state_0_2_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%state_0_1_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_0_1_read)" [c_src/aes.c:323]   --->   Operation 16 'read' 'state_0_1_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%state_0_0_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_0_0_read)" [c_src/aes.c:323]   --->   Operation 17 'read' 'state_0_0_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.79ns)   --->   "%xor_ln328 = xor i8 %state_0_1_read_3, %state_0_0_read_2" [c_src/aes.c:328]   --->   Operation 18 'xor' 'xor_ln328' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.79ns)   --->   "%xor_ln328_1 = xor i8 %xor_ln328, %state_0_2_read_3" [c_src/aes.c:328]   --->   Operation 19 'xor' 'xor_ln328_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.79ns)   --->   "%xor_ln328_2 = xor i8 %xor_ln328_1, %state_0_3_read_3" [c_src/aes.c:328]   --->   Operation 20 'xor' 'xor_ln328_2' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node xor_ln331_2)   --->   "%shl_ln320 = shl i8 %xor_ln328, 1" [c_src/aes.c:320->c_src/aes.c:330]   --->   Operation 21 'shl' 'shl_ln320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node xor_ln331_2)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln328, i32 7)" [c_src/aes.c:320->c_src/aes.c:330]   --->   Operation 22 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node xor_ln331_2)   --->   "%select_ln320 = select i1 %tmp, i8 27, i8 0" [c_src/aes.c:320->c_src/aes.c:330]   --->   Operation 23 'select' 'select_ln320' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node xor_ln331_2)   --->   "%xor_ln331 = xor i8 %select_ln320, %shl_ln320" [c_src/aes.c:331]   --->   Operation 24 'xor' 'xor_ln331' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node xor_ln331_2)   --->   "%xor_ln331_1 = xor i8 %xor_ln328_2, %state_0_0_read_2" [c_src/aes.c:331]   --->   Operation 25 'xor' 'xor_ln331_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln331_2 = xor i8 %xor_ln331_1, %xor_ln331" [c_src/aes.c:331]   --->   Operation 26 'xor' 'xor_ln331_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%xor_ln332 = xor i8 %state_0_2_read_3, %state_0_1_read_3" [c_src/aes.c:332]   --->   Operation 27 'xor' 'xor_ln332' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node xor_ln334_2)   --->   "%shl_ln320_1 = shl i8 %xor_ln332, 1" [c_src/aes.c:320->c_src/aes.c:333]   --->   Operation 28 'shl' 'shl_ln320_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node xor_ln334_2)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln332, i32 7)" [c_src/aes.c:320->c_src/aes.c:333]   --->   Operation 29 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node xor_ln334_2)   --->   "%select_ln320_1 = select i1 %tmp_1, i8 27, i8 0" [c_src/aes.c:320->c_src/aes.c:333]   --->   Operation 30 'select' 'select_ln320_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node xor_ln334_2)   --->   "%xor_ln334 = xor i8 %select_ln320_1, %shl_ln320_1" [c_src/aes.c:334]   --->   Operation 31 'xor' 'xor_ln334' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node xor_ln334_2)   --->   "%xor_ln334_1 = xor i8 %xor_ln328_2, %state_0_1_read_3" [c_src/aes.c:334]   --->   Operation 32 'xor' 'xor_ln334_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln334_2 = xor i8 %xor_ln334_1, %xor_ln334" [c_src/aes.c:334]   --->   Operation 33 'xor' 'xor_ln334_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.79ns)   --->   "%xor_ln335 = xor i8 %state_0_3_read_3, %state_0_2_read_3" [c_src/aes.c:335]   --->   Operation 34 'xor' 'xor_ln335' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node xor_ln337_2)   --->   "%shl_ln320_2 = shl i8 %xor_ln335, 1" [c_src/aes.c:320->c_src/aes.c:336]   --->   Operation 35 'shl' 'shl_ln320_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node xor_ln337_2)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln335, i32 7)" [c_src/aes.c:320->c_src/aes.c:336]   --->   Operation 36 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node xor_ln337_2)   --->   "%select_ln320_2 = select i1 %tmp_2, i8 27, i8 0" [c_src/aes.c:320->c_src/aes.c:336]   --->   Operation 37 'select' 'select_ln320_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node xor_ln337_2)   --->   "%xor_ln337 = xor i8 %select_ln320_2, %shl_ln320_2" [c_src/aes.c:337]   --->   Operation 38 'xor' 'xor_ln337' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xor_ln337_2)   --->   "%xor_ln337_1 = xor i8 %xor_ln328, %state_0_3_read_3" [c_src/aes.c:337]   --->   Operation 39 'xor' 'xor_ln337_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln337_2 = xor i8 %xor_ln337_1, %xor_ln337" [c_src/aes.c:337]   --->   Operation 40 'xor' 'xor_ln337_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%xor_ln338 = xor i8 %state_0_3_read_3, %state_0_0_read_2" [c_src/aes.c:338]   --->   Operation 41 'xor' 'xor_ln338' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node xor_ln340_1)   --->   "%shl_ln320_3 = shl i8 %xor_ln338, 1" [c_src/aes.c:320->c_src/aes.c:339]   --->   Operation 42 'shl' 'shl_ln320_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node xor_ln340_1)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln338, i32 7)" [c_src/aes.c:320->c_src/aes.c:339]   --->   Operation 43 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node xor_ln340_1)   --->   "%select_ln320_3 = select i1 %tmp_3, i8 27, i8 0" [c_src/aes.c:320->c_src/aes.c:339]   --->   Operation 44 'select' 'select_ln320_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node xor_ln340_1)   --->   "%xor_ln340 = xor i8 %shl_ln320_3, %xor_ln328_1" [c_src/aes.c:340]   --->   Operation 45 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln340_1 = xor i8 %xor_ln340, %select_ln320_3" [c_src/aes.c:340]   --->   Operation 46 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.79ns)   --->   "%xor_ln328_9 = xor i8 %state_1_1_read22, %state_1_0_read21" [c_src/aes.c:328]   --->   Operation 47 'xor' 'xor_ln328_9' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.79ns)   --->   "%xor_ln328_3 = xor i8 %xor_ln328_9, %state_1_2_read_3" [c_src/aes.c:328]   --->   Operation 48 'xor' 'xor_ln328_3' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.79ns)   --->   "%xor_ln328_4 = xor i8 %xor_ln328_3, %state_1_3_read_3" [c_src/aes.c:328]   --->   Operation 49 'xor' 'xor_ln328_4' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node xor_ln331_5)   --->   "%shl_ln320_4 = shl i8 %xor_ln328_9, 1" [c_src/aes.c:320->c_src/aes.c:330]   --->   Operation 50 'shl' 'shl_ln320_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node xor_ln331_5)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln328_9, i32 7)" [c_src/aes.c:320->c_src/aes.c:330]   --->   Operation 51 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node xor_ln331_5)   --->   "%select_ln320_4 = select i1 %tmp_4, i8 27, i8 0" [c_src/aes.c:320->c_src/aes.c:330]   --->   Operation 52 'select' 'select_ln320_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node xor_ln331_5)   --->   "%xor_ln331_3 = xor i8 %select_ln320_4, %shl_ln320_4" [c_src/aes.c:331]   --->   Operation 53 'xor' 'xor_ln331_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node xor_ln331_5)   --->   "%xor_ln331_4 = xor i8 %xor_ln328_4, %state_1_0_read21" [c_src/aes.c:331]   --->   Operation 54 'xor' 'xor_ln331_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln331_5 = xor i8 %xor_ln331_4, %xor_ln331_3" [c_src/aes.c:331]   --->   Operation 55 'xor' 'xor_ln331_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.79ns)   --->   "%xor_ln332_1 = xor i8 %state_1_2_read_3, %state_1_1_read22" [c_src/aes.c:332]   --->   Operation 56 'xor' 'xor_ln332_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node xor_ln334_5)   --->   "%shl_ln320_5 = shl i8 %xor_ln332_1, 1" [c_src/aes.c:320->c_src/aes.c:333]   --->   Operation 57 'shl' 'shl_ln320_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node xor_ln334_5)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln332_1, i32 7)" [c_src/aes.c:320->c_src/aes.c:333]   --->   Operation 58 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node xor_ln334_5)   --->   "%select_ln320_5 = select i1 %tmp_5, i8 27, i8 0" [c_src/aes.c:320->c_src/aes.c:333]   --->   Operation 59 'select' 'select_ln320_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node xor_ln334_5)   --->   "%xor_ln334_3 = xor i8 %select_ln320_5, %shl_ln320_5" [c_src/aes.c:334]   --->   Operation 60 'xor' 'xor_ln334_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node xor_ln334_5)   --->   "%xor_ln334_4 = xor i8 %xor_ln328_4, %state_1_1_read22" [c_src/aes.c:334]   --->   Operation 61 'xor' 'xor_ln334_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln334_5 = xor i8 %xor_ln334_4, %xor_ln334_3" [c_src/aes.c:334]   --->   Operation 62 'xor' 'xor_ln334_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.79ns)   --->   "%xor_ln335_1 = xor i8 %state_1_3_read_3, %state_1_2_read_3" [c_src/aes.c:335]   --->   Operation 63 'xor' 'xor_ln335_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node xor_ln337_5)   --->   "%shl_ln320_6 = shl i8 %xor_ln335_1, 1" [c_src/aes.c:320->c_src/aes.c:336]   --->   Operation 64 'shl' 'shl_ln320_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node xor_ln337_5)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln335_1, i32 7)" [c_src/aes.c:320->c_src/aes.c:336]   --->   Operation 65 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node xor_ln337_5)   --->   "%select_ln320_6 = select i1 %tmp_6, i8 27, i8 0" [c_src/aes.c:320->c_src/aes.c:336]   --->   Operation 66 'select' 'select_ln320_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node xor_ln337_5)   --->   "%xor_ln337_3 = xor i8 %select_ln320_6, %shl_ln320_6" [c_src/aes.c:337]   --->   Operation 67 'xor' 'xor_ln337_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node xor_ln337_5)   --->   "%xor_ln337_4 = xor i8 %xor_ln328_9, %state_1_3_read_3" [c_src/aes.c:337]   --->   Operation 68 'xor' 'xor_ln337_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln337_5 = xor i8 %xor_ln337_4, %xor_ln337_3" [c_src/aes.c:337]   --->   Operation 69 'xor' 'xor_ln337_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.79ns)   --->   "%xor_ln338_1 = xor i8 %state_1_3_read_3, %state_1_0_read21" [c_src/aes.c:338]   --->   Operation 70 'xor' 'xor_ln338_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node xor_ln340_3)   --->   "%shl_ln320_7 = shl i8 %xor_ln338_1, 1" [c_src/aes.c:320->c_src/aes.c:339]   --->   Operation 71 'shl' 'shl_ln320_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node xor_ln340_3)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln338_1, i32 7)" [c_src/aes.c:320->c_src/aes.c:339]   --->   Operation 72 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node xor_ln340_3)   --->   "%select_ln320_7 = select i1 %tmp_7, i8 27, i8 0" [c_src/aes.c:320->c_src/aes.c:339]   --->   Operation 73 'select' 'select_ln320_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node xor_ln340_3)   --->   "%xor_ln340_2 = xor i8 %shl_ln320_7, %xor_ln328_3" [c_src/aes.c:340]   --->   Operation 74 'xor' 'xor_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln340_3 = xor i8 %xor_ln340_2, %select_ln320_7" [c_src/aes.c:340]   --->   Operation 75 'xor' 'xor_ln340_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.79ns)   --->   "%xor_ln328_10 = xor i8 %state_2_1_read_3, %state_2_0_read_2" [c_src/aes.c:328]   --->   Operation 76 'xor' 'xor_ln328_10' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.79ns)   --->   "%xor_ln328_5 = xor i8 %xor_ln328_10, %state_2_2_read_3" [c_src/aes.c:328]   --->   Operation 77 'xor' 'xor_ln328_5' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.79ns)   --->   "%xor_ln328_6 = xor i8 %xor_ln328_5, %state_2_3_read_3" [c_src/aes.c:328]   --->   Operation 78 'xor' 'xor_ln328_6' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node xor_ln331_8)   --->   "%shl_ln320_8 = shl i8 %xor_ln328_10, 1" [c_src/aes.c:320->c_src/aes.c:330]   --->   Operation 79 'shl' 'shl_ln320_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node xor_ln331_8)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln328_10, i32 7)" [c_src/aes.c:320->c_src/aes.c:330]   --->   Operation 80 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node xor_ln331_8)   --->   "%select_ln320_8 = select i1 %tmp_8, i8 27, i8 0" [c_src/aes.c:320->c_src/aes.c:330]   --->   Operation 81 'select' 'select_ln320_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node xor_ln331_8)   --->   "%xor_ln331_6 = xor i8 %select_ln320_8, %shl_ln320_8" [c_src/aes.c:331]   --->   Operation 82 'xor' 'xor_ln331_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node xor_ln331_8)   --->   "%xor_ln331_7 = xor i8 %xor_ln328_6, %state_2_0_read_2" [c_src/aes.c:331]   --->   Operation 83 'xor' 'xor_ln331_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln331_8 = xor i8 %xor_ln331_7, %xor_ln331_6" [c_src/aes.c:331]   --->   Operation 84 'xor' 'xor_ln331_8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.79ns)   --->   "%xor_ln332_2 = xor i8 %state_2_2_read_3, %state_2_1_read_3" [c_src/aes.c:332]   --->   Operation 85 'xor' 'xor_ln332_2' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node xor_ln334_8)   --->   "%shl_ln320_9 = shl i8 %xor_ln332_2, 1" [c_src/aes.c:320->c_src/aes.c:333]   --->   Operation 86 'shl' 'shl_ln320_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node xor_ln334_8)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln332_2, i32 7)" [c_src/aes.c:320->c_src/aes.c:333]   --->   Operation 87 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node xor_ln334_8)   --->   "%select_ln320_9 = select i1 %tmp_9, i8 27, i8 0" [c_src/aes.c:320->c_src/aes.c:333]   --->   Operation 88 'select' 'select_ln320_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node xor_ln334_8)   --->   "%xor_ln334_6 = xor i8 %select_ln320_9, %shl_ln320_9" [c_src/aes.c:334]   --->   Operation 89 'xor' 'xor_ln334_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node xor_ln334_8)   --->   "%xor_ln334_7 = xor i8 %xor_ln328_6, %state_2_1_read_3" [c_src/aes.c:334]   --->   Operation 90 'xor' 'xor_ln334_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln334_8 = xor i8 %xor_ln334_7, %xor_ln334_6" [c_src/aes.c:334]   --->   Operation 91 'xor' 'xor_ln334_8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.79ns)   --->   "%xor_ln335_2 = xor i8 %state_2_3_read_3, %state_2_2_read_3" [c_src/aes.c:335]   --->   Operation 92 'xor' 'xor_ln335_2' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node xor_ln337_8)   --->   "%shl_ln320_10 = shl i8 %xor_ln335_2, 1" [c_src/aes.c:320->c_src/aes.c:336]   --->   Operation 93 'shl' 'shl_ln320_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node xor_ln337_8)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln335_2, i32 7)" [c_src/aes.c:320->c_src/aes.c:336]   --->   Operation 94 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node xor_ln337_8)   --->   "%select_ln320_10 = select i1 %tmp_10, i8 27, i8 0" [c_src/aes.c:320->c_src/aes.c:336]   --->   Operation 95 'select' 'select_ln320_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node xor_ln337_8)   --->   "%xor_ln337_6 = xor i8 %select_ln320_10, %shl_ln320_10" [c_src/aes.c:337]   --->   Operation 96 'xor' 'xor_ln337_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node xor_ln337_8)   --->   "%xor_ln337_7 = xor i8 %xor_ln328_10, %state_2_3_read_3" [c_src/aes.c:337]   --->   Operation 97 'xor' 'xor_ln337_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln337_8 = xor i8 %xor_ln337_7, %xor_ln337_6" [c_src/aes.c:337]   --->   Operation 98 'xor' 'xor_ln337_8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.79ns)   --->   "%xor_ln338_2 = xor i8 %state_2_3_read_3, %state_2_0_read_2" [c_src/aes.c:338]   --->   Operation 99 'xor' 'xor_ln338_2' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node xor_ln340_5)   --->   "%shl_ln320_11 = shl i8 %xor_ln338_2, 1" [c_src/aes.c:320->c_src/aes.c:339]   --->   Operation 100 'shl' 'shl_ln320_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node xor_ln340_5)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln338_2, i32 7)" [c_src/aes.c:320->c_src/aes.c:339]   --->   Operation 101 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node xor_ln340_5)   --->   "%select_ln320_11 = select i1 %tmp_11, i8 27, i8 0" [c_src/aes.c:320->c_src/aes.c:339]   --->   Operation 102 'select' 'select_ln320_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node xor_ln340_5)   --->   "%xor_ln340_4 = xor i8 %shl_ln320_11, %xor_ln328_5" [c_src/aes.c:340]   --->   Operation 103 'xor' 'xor_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln340_5 = xor i8 %xor_ln340_4, %select_ln320_11" [c_src/aes.c:340]   --->   Operation 104 'xor' 'xor_ln340_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.79ns)   --->   "%xor_ln328_11 = xor i8 %state_3_1_read_3, %state_3_0_read_2" [c_src/aes.c:328]   --->   Operation 105 'xor' 'xor_ln328_11' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.79ns)   --->   "%xor_ln328_7 = xor i8 %xor_ln328_11, %state_3_2_read31" [c_src/aes.c:328]   --->   Operation 106 'xor' 'xor_ln328_7' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.79ns)   --->   "%xor_ln328_8 = xor i8 %xor_ln328_7, %state_3_3_read32" [c_src/aes.c:328]   --->   Operation 107 'xor' 'xor_ln328_8' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node xor_ln331_11)   --->   "%shl_ln320_12 = shl i8 %xor_ln328_11, 1" [c_src/aes.c:320->c_src/aes.c:330]   --->   Operation 108 'shl' 'shl_ln320_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node xor_ln331_11)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln328_11, i32 7)" [c_src/aes.c:320->c_src/aes.c:330]   --->   Operation 109 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node xor_ln331_11)   --->   "%select_ln320_12 = select i1 %tmp_12, i8 27, i8 0" [c_src/aes.c:320->c_src/aes.c:330]   --->   Operation 110 'select' 'select_ln320_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln331_11)   --->   "%xor_ln331_9 = xor i8 %select_ln320_12, %shl_ln320_12" [c_src/aes.c:331]   --->   Operation 111 'xor' 'xor_ln331_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node xor_ln331_11)   --->   "%xor_ln331_10 = xor i8 %xor_ln328_8, %state_3_0_read_2" [c_src/aes.c:331]   --->   Operation 112 'xor' 'xor_ln331_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln331_11 = xor i8 %xor_ln331_10, %xor_ln331_9" [c_src/aes.c:331]   --->   Operation 113 'xor' 'xor_ln331_11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.79ns)   --->   "%xor_ln332_3 = xor i8 %state_3_2_read31, %state_3_1_read_3" [c_src/aes.c:332]   --->   Operation 114 'xor' 'xor_ln332_3' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node xor_ln334_11)   --->   "%shl_ln320_13 = shl i8 %xor_ln332_3, 1" [c_src/aes.c:320->c_src/aes.c:333]   --->   Operation 115 'shl' 'shl_ln320_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln334_11)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln332_3, i32 7)" [c_src/aes.c:320->c_src/aes.c:333]   --->   Operation 116 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln334_11)   --->   "%select_ln320_13 = select i1 %tmp_13, i8 27, i8 0" [c_src/aes.c:320->c_src/aes.c:333]   --->   Operation 117 'select' 'select_ln320_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln334_11)   --->   "%xor_ln334_9 = xor i8 %select_ln320_13, %shl_ln320_13" [c_src/aes.c:334]   --->   Operation 118 'xor' 'xor_ln334_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln334_11)   --->   "%xor_ln334_10 = xor i8 %xor_ln328_8, %state_3_1_read_3" [c_src/aes.c:334]   --->   Operation 119 'xor' 'xor_ln334_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln334_11 = xor i8 %xor_ln334_10, %xor_ln334_9" [c_src/aes.c:334]   --->   Operation 120 'xor' 'xor_ln334_11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.79ns)   --->   "%xor_ln335_3 = xor i8 %state_3_3_read32, %state_3_2_read31" [c_src/aes.c:335]   --->   Operation 121 'xor' 'xor_ln335_3' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln337_11)   --->   "%shl_ln320_14 = shl i8 %xor_ln335_3, 1" [c_src/aes.c:320->c_src/aes.c:336]   --->   Operation 122 'shl' 'shl_ln320_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln337_11)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln335_3, i32 7)" [c_src/aes.c:320->c_src/aes.c:336]   --->   Operation 123 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node xor_ln337_11)   --->   "%select_ln320_14 = select i1 %tmp_14, i8 27, i8 0" [c_src/aes.c:320->c_src/aes.c:336]   --->   Operation 124 'select' 'select_ln320_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node xor_ln337_11)   --->   "%xor_ln337_9 = xor i8 %select_ln320_14, %shl_ln320_14" [c_src/aes.c:337]   --->   Operation 125 'xor' 'xor_ln337_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node xor_ln337_11)   --->   "%xor_ln337_10 = xor i8 %xor_ln328_11, %state_3_3_read32" [c_src/aes.c:337]   --->   Operation 126 'xor' 'xor_ln337_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln337_11 = xor i8 %xor_ln337_10, %xor_ln337_9" [c_src/aes.c:337]   --->   Operation 127 'xor' 'xor_ln337_11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.79ns)   --->   "%xor_ln338_3 = xor i8 %state_3_3_read32, %state_3_0_read_2" [c_src/aes.c:338]   --->   Operation 128 'xor' 'xor_ln338_3' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node xor_ln340_7)   --->   "%shl_ln320_15 = shl i8 %xor_ln338_3, 1" [c_src/aes.c:320->c_src/aes.c:339]   --->   Operation 129 'shl' 'shl_ln320_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node xor_ln340_7)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %xor_ln338_3, i32 7)" [c_src/aes.c:320->c_src/aes.c:339]   --->   Operation 130 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node xor_ln340_7)   --->   "%select_ln320_15 = select i1 %tmp_15, i8 27, i8 0" [c_src/aes.c:320->c_src/aes.c:339]   --->   Operation 131 'select' 'select_ln320_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node xor_ln340_7)   --->   "%xor_ln340_6 = xor i8 %shl_ln320_15, %xor_ln328_7" [c_src/aes.c:340]   --->   Operation 132 'xor' 'xor_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln340_7 = xor i8 %xor_ln340_6, %select_ln320_15" [c_src/aes.c:340]   --->   Operation 133 'xor' 'xor_ln340_7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } undef, i8 %xor_ln331_2, 0" [c_src/aes.c:342]   --->   Operation 134 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv, i8 %xor_ln334_2, 1" [c_src/aes.c:342]   --->   Operation 135 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_1, i8 %xor_ln337_2, 2" [c_src/aes.c:342]   --->   Operation 136 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_2, i8 %xor_ln340_1, 3" [c_src/aes.c:342]   --->   Operation 137 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_3, i8 %xor_ln331_5, 4" [c_src/aes.c:342]   --->   Operation 138 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_4, i8 %xor_ln334_5, 5" [c_src/aes.c:342]   --->   Operation 139 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_5, i8 %xor_ln337_5, 6" [c_src/aes.c:342]   --->   Operation 140 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_6, i8 %xor_ln340_3, 7" [c_src/aes.c:342]   --->   Operation 141 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_7, i8 %xor_ln331_8, 8" [c_src/aes.c:342]   --->   Operation 142 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_8, i8 %xor_ln334_8, 9" [c_src/aes.c:342]   --->   Operation 143 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_9, i8 %xor_ln337_8, 10" [c_src/aes.c:342]   --->   Operation 144 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_10, i8 %xor_ln340_5, 11" [c_src/aes.c:342]   --->   Operation 145 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_11, i8 %xor_ln331_11, 12" [c_src/aes.c:342]   --->   Operation 146 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_12, i8 %xor_ln334_11, 13" [c_src/aes.c:342]   --->   Operation 147 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_13, i8 %xor_ln337_11, 14" [c_src/aes.c:342]   --->   Operation 148 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_14, i8 %xor_ln340_7, 15" [c_src/aes.c:342]   --->   Operation 149 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "ret { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_s" [c_src/aes.c:342]   --->   Operation 150 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.36ns
The critical path consists of the following:
	wire read on port 'state_3_1_read' (c_src/aes.c:323) [19]  (0 ns)
	'xor' operation ('x', c_src/aes.c:328) [120]  (0.795 ns)
	'xor' operation ('xor_ln328_7', c_src/aes.c:328) [121]  (0.795 ns)
	'xor' operation ('xor_ln328_8', c_src/aes.c:328) [122]  (0.795 ns)
	'xor' operation ('xor_ln331_10', c_src/aes.c:331) [127]  (0 ns)
	'xor' operation ('state[3][0]', c_src/aes.c:331) [128]  (0.972 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
