/**
 ******************************************************************************
 * @file           : main.c
 * @author         : Menna_Gabely
 * @brief          : Main program body
 ******************************************************************************
 * @attention
 *
 * <h2><center>&copy; Copyright (c) 2023 STMicroelectronics.
 * All rights reserved.</center></h2>
 *
 * This software component is licensed by ST under BSD 3-Clause license,
 * the "License"; You may not use this file except in compliance with the
 * License. You may obtain a copy of the License at:
 *                        opensource.org/licenses/BSD-3-Clause
 *
 ******************************************************************************
 */

#include "stdint.h"
#include "stdio.h"
#include "stdlib.h"

//RCC
#define RCC_BASE  	    0x40021000
#define RCC_APB2ENR		*(volatile uint32_t *)(RCC_BASE + 0x18)
#define RCC_IOPAEN  	(1<<2)      //BIT FIELDS


//GPIO REGISTERS ADRESSESS
//GPIOA
#define GPIOA_BASE		0x40010800
#define GPIOA_CRH		*(volatile uint32_t *)(GPIOA_BASE + 0x04)
#define GPIOA_CRL		*(volatile uint32_t *)(GPIOA_BASE + 0x00)
#define GPIOA_ODR		*(volatile uint32_t *)(GPIOA_BASE + 0x0c)
#define GPIOA_IDR		*(volatile uint32_t *)(GPIOA_BASE + 0x08)
#define GPIOA13 		(1UL<<13) //BIT FIELDS
//GPIOB
#define GPIOB_BASE		0x40010C00
#define GPIOB_CRH		*(volatile uint32_t *)(GPIOB_BASE + 0x04)
#define GPIOB_CRL		*(volatile uint32_t *)(GPIOB_BASE + 0x00)
#define GPIOB_ODR		*(volatile uint32_t *)(GPIOB_BASE + 0x0c)
#define GPIOB_IDR		*(volatile uint32_t *)(GPIOB_BASE + 0x08)


void clock_init(){
	// enable clock GPIO
	RCC_APB2ENR |= RCC_IOPAEN ;
	RCC_APB2ENR |= (1<<0) ;
}

void GPIO_init(){
	// pin 13 port A output
	GPIOA_CRH   &= 0xFF0FFFFF ;
	GPIOA_CRH   |= 0x00200000 ;
	//Pin A 0 input : 01: floating input (reset state)
	GPIOA_CRL |= (1<<2) ;
}

int main(void)
{
	clock_init() ;
	GPIO_init() ;


	while(1) ;

}
