// Seed: 1381951330
module module_0;
  assign id_1 = id_1;
  module_3 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign module_2.id_1 = 0;
  assign module_1.id_1 = 0;
  wire id_2;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
  initial id_1 <= 1'b0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input uwire id_0,
    input uwire id_1
);
  id_3(
      .id_0(id_0), .id_1(id_0), .id_2(-1)
  );
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
