$date
	Thu Oct  3 20:24:56 2024
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module freq_div_2n_testbench $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$scope module freq_div_2n $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var reg 1 # counter $end
$var reg 1 $ new_freq $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
1"
1!
$end
#10
0!
#20
1#
1!
0"
#30
0!
#40
0#
0$
1!
#50
0!
#60
1#
1!
#70
0!
#80
0#
1$
1!
#90
0!
#100
1#
1!
#110
0!
#120
0#
0$
1!
#130
0!
#140
1#
1!
