#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Apr 28 19:52:56 2024
# Process ID: 21588
# Current directory: E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.runs/synth_1
# Command line: vivado.exe -log FIR_TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FIR_TOP.tcl
# Log file: E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.runs/synth_1/FIR_TOP.vds
# Journal file: E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source FIR_TOP.tcl -notrace
Command: synth_design -top FIR_TOP -part xczu29dr-ffvf1760-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu29dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu29dr'
INFO: [Device 21-403] Loading part xczu29dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16176
load diablo GTM unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1680.090 ; gain = 180.621
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FIR_TOP' [E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/TOP.v:1]
	Parameter INTEGER_BITS bound to: 2 - type: integer 
	Parameter FRACTION_BITS bound to: 6 - type: integer 
	Parameter EXTEND bound to: 4 - type: integer 
	Parameter NUMBER_OF_STAGES bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder' [E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v:2]
	Parameter INTEGER_BITS bound to: 2 - type: integer 
	Parameter FRACTION_BITS bound to: 6 - type: integer 
	Parameter EXTEND bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder' (1#1) [E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v:2]
INFO: [Synth 8-6157] synthesizing module 'shift_Register' [E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/SHIFT_REGISTER.v:2]
	Parameter INTEGER_BITS bound to: 2 - type: integer 
	Parameter FRACTION_BITS bound to: 6 - type: integer 
	Parameter NUMBER_OF_STAGES bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_Register' (2#1) [E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/SHIFT_REGISTER.v:2]
INFO: [Synth 8-6157] synthesizing module 'multiplier1' [E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/MULTIPLIER_BLOCK.v:2]
	Parameter INTEGER_BITS bound to: 2 - type: integer 
	Parameter FRACTION_BITS bound to: 6 - type: integer 
	Parameter EXTEND bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder__parameterized0' [E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v:2]
	Parameter INTEGER_BITS bound to: 2 - type: integer 
	Parameter FRACTION_BITS bound to: 6 - type: integer 
	Parameter EXTEND bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder__parameterized0' (2#1) [E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v:2]
INFO: [Synth 8-6157] synthesizing module 'adder__parameterized1' [E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v:2]
	Parameter INTEGER_BITS bound to: 2 - type: integer 
	Parameter FRACTION_BITS bound to: 6 - type: integer 
	Parameter EXTEND bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder__parameterized1' (2#1) [E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v:2]
INFO: [Synth 8-6155] done synthesizing module 'multiplier1' (3#1) [E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/MULTIPLIER_BLOCK.v:2]
INFO: [Synth 8-6157] synthesizing module 'multiplier2' [E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/MULTIPLIER_BLOCK.v:34]
	Parameter INTEGER_BITS bound to: 2 - type: integer 
	Parameter FRACTION_BITS bound to: 6 - type: integer 
	Parameter EXTEND bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder__parameterized2' [E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v:2]
	Parameter INTEGER_BITS bound to: 2 - type: integer 
	Parameter FRACTION_BITS bound to: 6 - type: integer 
	Parameter EXTEND bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder__parameterized2' (3#1) [E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v:2]
INFO: [Synth 8-6157] synthesizing module 'adder__parameterized3' [E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v:2]
	Parameter INTEGER_BITS bound to: 2 - type: integer 
	Parameter FRACTION_BITS bound to: 6 - type: integer 
	Parameter EXTEND bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder__parameterized3' (3#1) [E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v:2]
INFO: [Synth 8-6157] synthesizing module 'adder__parameterized4' [E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v:2]
	Parameter INTEGER_BITS bound to: 2 - type: integer 
	Parameter FRACTION_BITS bound to: 6 - type: integer 
	Parameter EXTEND bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder__parameterized4' (3#1) [E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v:2]
INFO: [Synth 8-6155] done synthesizing module 'multiplier2' (4#1) [E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/MULTIPLIER_BLOCK.v:34]
INFO: [Synth 8-6157] synthesizing module 'multiplier3' [E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/MULTIPLIER_BLOCK.v:85]
	Parameter INTEGER_BITS bound to: 2 - type: integer 
	Parameter FRACTION_BITS bound to: 6 - type: integer 
	Parameter EXTEND bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder__parameterized5' [E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v:2]
	Parameter INTEGER_BITS bound to: 2 - type: integer 
	Parameter FRACTION_BITS bound to: 6 - type: integer 
	Parameter EXTEND bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder__parameterized5' (4#1) [E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/Adder.v:2]
INFO: [Synth 8-6155] done synthesizing module 'multiplier3' (5#1) [E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/MULTIPLIER_BLOCK.v:85]
INFO: [Synth 8-6155] done synthesizing module 'FIR_TOP' (6#1) [E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/TOP.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1713.188 ; gain = 213.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1731.133 ; gain = 231.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1731.133 ; gain = 231.664
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1731.133 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/constrs_1/new/Constraints.xdc]
Finished Parsing XDC File [E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/constrs_1/new/Constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1872.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1872.977 ; gain = 0.000
load diablo GTM unisim library
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1872.977 ; gain = 373.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu29dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1872.977 ; gain = 373.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1872.977 ; gain = 373.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1872.977 ; gain = 373.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   17 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 2     
	   3 Input   15 Bit       Adders := 2     
	   3 Input   14 Bit       Adders := 4     
	   3 Input   12 Bit       Adders := 10    
	   3 Input   11 Bit       Adders := 2     
	   3 Input   10 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 7     
+---Muxes : 
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 4     
	   2 Input   12 Bit        Muxes := 10    
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1872.977 ; gain = 373.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2296.082 ; gain = 796.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 2296.453 ; gain = 796.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 2316.570 ; gain = 817.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2321.352 ; gain = 821.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2321.352 ; gain = 821.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2321.352 ; gain = 821.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2321.352 ; gain = 821.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2321.352 ; gain = 821.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2321.352 ; gain = 821.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |    48|
|3     |LUT1   |    29|
|4     |LUT2   |   256|
|5     |LUT3   |     4|
|6     |FDCE   |    56|
|7     |IBUF   |    10|
|8     |OBUF   |     8|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2321.352 ; gain = 821.883
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 2321.352 ; gain = 680.039
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2321.352 ; gain = 821.883
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2333.414 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2369.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:57 . Memory (MB): peak = 2369.945 ; gain = 1308.988
INFO: [Common 17-1381] The checkpoint 'E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.runs/synth_1/FIR_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FIR_TOP_utilization_synth.rpt -pb FIR_TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 19:54:05 2024...
