# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" \
"../../../../INTRO.srcs/sources_1/imports/RTL/or_and_tree.v" \
"../../../../INTRO.srcs/sim_1/imports/RTL/tb_or_and_tree.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
