// Seed: 3282916866
module module_0 #(
    parameter id_3 = 32'd24,
    parameter id_4 = 32'd37
);
  wor id_1 = 1;
  supply1 id_2;
  defparam id_3.id_4 = id_2;
  wire id_5;
endmodule
module module_1;
  logic [7:0] id_1 = id_1;
  assign id_1[1] = 1;
  wire id_4;
  wire id_6;
  `define pp_7 0
  tri0 id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  module_0 modCall_1 ();
  assign modCall_1.type_7 = 0;
  wire id_16;
  wire id_17;
  tri0 id_18 = id_15;
  generate
    assign id_13 = id_8;
  endgenerate
  assign id_8 = id_12;
endmodule
