git clone --depth 1 --no-tags https://github.com/gowthamgowthamp/AXDr3.git f:/verilog_sva_gh_scraper/data/full_repos/410822585
git clone --depth 1 --no-tags https://github.com/Super-Awesome-Organization/expt5.git f:/verilog_sva_gh_scraper/data/full_repos/410083553
git clone --depth 1 --no-tags https://github.com/ThrudTheBarbarian/xe-host-src.git f:/verilog_sva_gh_scraper/data/full_repos/412297935
git clone --depth 1 --no-tags https://github.com/Eyantra698Sumanto/caravel_avsdspamp_3v3_sky130.git f:/verilog_sva_gh_scraper/data/full_repos/412222224
git clone --depth 1 --no-tags https://github.com/DongShiyuan123/FPGA-SIM.git f:/verilog_sva_gh_scraper/data/full_repos/409592199
git clone --depth 1 --no-tags https://github.com/prachimanglik/test.git f:/verilog_sva_gh_scraper/data/full_repos/409986460
git clone --depth 1 --no-tags https://github.com/alcalcides/mux_sequencial.git f:/verilog_sva_gh_scraper/data/full_repos/411540467
git clone --depth 1 --no-tags https://github.com/dragonfire412/phys332.git f:/verilog_sva_gh_scraper/data/full_repos/416022352
git clone --depth 1 --no-tags https://github.com/tortuenoire5408/CellBased2009_univ_preliminary.git f:/verilog_sva_gh_scraper/data/full_repos/415927609
git clone --depth 1 --no-tags https://github.com/omarzanji/aes.git f:/verilog_sva_gh_scraper/data/full_repos/413670559
git clone --depth 1 --no-tags https://github.com/st97110/NTUST_Lab_Digital_Logic_Design.git f:/verilog_sva_gh_scraper/data/full_repos/414078035
git clone --depth 1 --no-tags https://github.com/FranciscoCross/TP2-Arquitectura.git f:/verilog_sva_gh_scraper/data/full_repos/417306115
git clone --depth 1 --no-tags https://github.com/isaac-fs/Proyecto_microelectronica.git f:/verilog_sva_gh_scraper/data/full_repos/418283673
git clone --depth 1 --no-tags https://github.com/gc-na/digital_engineering.git f:/verilog_sva_gh_scraper/data/full_repos/418364328
git clone --depth 1 --no-tags https://github.com/rupal13g/Half-Subtractor.git f:/verilog_sva_gh_scraper/data/full_repos/415298563
git clone --depth 1 --no-tags https://github.com/KaushikThumar/Universal-Shift-Register.git f:/verilog_sva_gh_scraper/data/full_repos/418562175
git clone --depth 1 --no-tags https://github.com/yimelon1/sorting.git f:/verilog_sva_gh_scraper/data/full_repos/418742327
git clone --depth 1 --no-tags https://github.com/kenny7992721/facedect.git f:/verilog_sva_gh_scraper/data/full_repos/418855625
git clone --depth 1 --no-tags https://github.com/lastpower65/HECASLAB_Junior_Tutorial_Example.git f:/verilog_sva_gh_scraper/data/full_repos/419262396
git clone --depth 1 --no-tags https://github.com/desxxxi/ACTIVITY2-GATES.git f:/verilog_sva_gh_scraper/data/full_repos/408500118
git clone --depth 1 --no-tags https://github.com/atoosachegini/CPU-Quartus.git f:/verilog_sva_gh_scraper/data/full_repos/408613527
git clone --depth 1 --no-tags https://github.com/kmkim036/Radar-STFT-DeepLearning.git f:/verilog_sva_gh_scraper/data/full_repos/419552626
git clone --depth 1 --no-tags https://github.com/lyuyangly/riscv_sopc.git f:/verilog_sva_gh_scraper/data/full_repos/419793859
git clone --depth 1 --no-tags https://github.com/jrmoulton/RippleCarry16.git f:/verilog_sva_gh_scraper/data/full_repos/419783667
git clone --depth 1 --no-tags https://github.com/nirmalshajup/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/412791504
git clone --depth 1 --no-tags https://github.com/ansshahzadr/Accelerating-Systems.git f:/verilog_sva_gh_scraper/data/full_repos/412938709
git clone --depth 1 --no-tags https://github.com/CORETRAITSTECHNOLOGIES/Digital_Blocks.git f:/verilog_sva_gh_scraper/data/full_repos/414867793
git clone --depth 1 --no-tags https://github.com/jeronimopenha/grnDerridaPlot.git f:/verilog_sva_gh_scraper/data/full_repos/412659254
git clone --depth 1 --no-tags https://github.com/JustAnotherJoey/digital-lib.git f:/verilog_sva_gh_scraper/data/full_repos/413222948
git clone --depth 1 --no-tags https://github.com/RobinHYuan/ELEC402-Project-2.git f:/verilog_sva_gh_scraper/data/full_repos/415491412
git clone --depth 1 --no-tags https://github.com/huweim/Convolution_Kernel.git f:/verilog_sva_gh_scraper/data/full_repos/415943473
git clone --depth 1 --no-tags https://github.com/soda92/verilog-test.git f:/verilog_sva_gh_scraper/data/full_repos/417452691
git clone --depth 1 --no-tags https://github.com/Ethan-Nagelvoort/Basys3-projects-labs.git f:/verilog_sva_gh_scraper/data/full_repos/417762433
git clone --depth 1 --no-tags https://github.com/agoktugaydin/basys3-examples.git f:/verilog_sva_gh_scraper/data/full_repos/417973812
git clone --depth 1 --no-tags https://github.com/SahanaSai/Design-implement-a-3-bit-Up-Down-Counter-In-Digital-design-and-computer-organisation.git f:/verilog_sva_gh_scraper/data/full_repos/420177797
git clone --depth 1 --no-tags https://github.com/dariosol/L0Tribe_bigger.git f:/verilog_sva_gh_scraper/data/full_repos/419731048
git clone --depth 1 --no-tags https://github.com/georgewzg95/raw_data.git f:/verilog_sva_gh_scraper/data/full_repos/420226806
git clone --depth 1 --no-tags https://github.com/tzuyingchien/ICLAB_2020.git f:/verilog_sva_gh_scraper/data/full_repos/414541872
git clone --depth 1 --no-tags https://github.com/AliRezayiNejad/digital-system-design.git f:/verilog_sva_gh_scraper/data/full_repos/420115543
git clone --depth 1 --no-tags https://github.com/Flymindo/CryptoATM.git f:/verilog_sva_gh_scraper/data/full_repos/409302641
git clone --depth 1 --no-tags https://github.com/goldenyoo/my_lstm.git f:/verilog_sva_gh_scraper/data/full_repos/412023233
git clone --depth 1 --no-tags https://github.com/Jack0v/HD44780--to--202-md-20gink.git f:/verilog_sva_gh_scraper/data/full_repos/411831376
git clone --depth 1 --no-tags https://github.com/BrawnyClover/DigitalSystemDesignAndLab.git f:/verilog_sva_gh_scraper/data/full_repos/408085990
git clone --depth 1 --no-tags https://github.com/xet7/special_snowflake.git f:/verilog_sva_gh_scraper/data/full_repos/410051661
git clone --depth 1 --no-tags https://github.com/GladingRay/GR-MIPS32CPU.git f:/verilog_sva_gh_scraper/data/full_repos/412998346
git clone --depth 1 --no-tags https://github.com/WangHaoranRobin/ECE154A-Lab1.git f:/verilog_sva_gh_scraper/data/full_repos/412959145
git clone --depth 1 --no-tags https://github.com/Ulremberg/Material_Video.git f:/verilog_sva_gh_scraper/data/full_repos/412583015
git clone --depth 1 --no-tags https://github.com/RatkoFri/Verilog-to-GDS.git f:/verilog_sva_gh_scraper/data/full_repos/414097401
git clone --depth 1 --no-tags https://github.com/TheAllyA/EEE3096S-WorkPackage6.git f:/verilog_sva_gh_scraper/data/full_repos/420225976
git clone --depth 1 --no-tags https://github.com/antonblaise/max10_nios2_interrupt.git f:/verilog_sva_gh_scraper/data/full_repos/415408585
git clone --depth 1 --no-tags https://github.com/rupal13g/Full-Subtractor.git f:/verilog_sva_gh_scraper/data/full_repos/415368960
git clone --depth 1 --no-tags https://github.com/jenkka/MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/417644620
git clone --depth 1 --no-tags https://github.com/KaushikThumar/Finite-State-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/418049734
git clone --depth 1 --no-tags https://github.com/amoghgajare/FPGA_To_Arduino_UART_Communication.git f:/verilog_sva_gh_scraper/data/full_repos/417394359
git clone --depth 1 --no-tags https://github.com/kenny7992721/Baseband_teach.git f:/verilog_sva_gh_scraper/data/full_repos/418534243
git clone --depth 1 --no-tags https://github.com/Faadi12/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/418611213
git clone --depth 1 --no-tags https://github.com/Anirban792/mod5pd.git f:/verilog_sva_gh_scraper/data/full_repos/418195924
git clone --depth 1 --no-tags https://github.com/FreddyZC/rotador_palabras.git f:/verilog_sva_gh_scraper/data/full_repos/419234423
git clone --depth 1 --no-tags https://github.com/tom23785886/LogicDesignLab4.git f:/verilog_sva_gh_scraper/data/full_repos/415768585
git clone --depth 1 --no-tags https://github.com/jeanpierrenator/MiniProjetHDL.git f:/verilog_sva_gh_scraper/data/full_repos/418218472
git clone --depth 1 --no-tags https://github.com/nashiha/PongUltrasonicSensors.git f:/verilog_sva_gh_scraper/data/full_repos/419106477
git clone --depth 1 --no-tags https://github.com/SheronSuditha/FPGA-Tester.git f:/verilog_sva_gh_scraper/data/full_repos/408104174
git clone --depth 1 --no-tags https://github.com/K10SHI/AND_NOR_AND_NAND.git f:/verilog_sva_gh_scraper/data/full_repos/408338981
git clone --depth 1 --no-tags https://github.com/ngi-nix/libresoc-litex.git f:/verilog_sva_gh_scraper/data/full_repos/408175689
git clone --depth 1 --no-tags https://github.com/Luckyee2/IC-EDA.git f:/verilog_sva_gh_scraper/data/full_repos/409100482
git clone --depth 1 --no-tags https://github.com/RITHIKAKATHIR/logic-design_verilog_S3_LAB.git f:/verilog_sva_gh_scraper/data/full_repos/410210351
git clone --depth 1 --no-tags https://github.com/ashari0831/Digital-Design-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/410517731
git clone --depth 1 --no-tags https://github.com/xiezx23/Xcode.git f:/verilog_sva_gh_scraper/data/full_repos/410534409
git clone --depth 1 --no-tags https://github.com/XuBovey/neuai_edu_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/411742736
git clone --depth 1 --no-tags https://github.com/zhufu811/hand_remote.git f:/verilog_sva_gh_scraper/data/full_repos/411212017
git clone --depth 1 --no-tags https://github.com/germancq/ELUKS.git f:/verilog_sva_gh_scraper/data/full_repos/420070038
git clone --depth 1 --no-tags https://github.com/ReeceBank/EEE3095S_Tut6.git f:/verilog_sva_gh_scraper/data/full_repos/419725648
git clone --depth 1 --no-tags https://github.com/Katherine2/dic-project.git f:/verilog_sva_gh_scraper/data/full_repos/420017771
git clone --depth 1 --no-tags https://github.com/nkosinathintuli/eee3096s-tut-06.git f:/verilog_sva_gh_scraper/data/full_repos/420101818
git clone --depth 1 --no-tags https://github.com/alexhodges42/openroad_test_lfsr.git f:/verilog_sva_gh_scraper/data/full_repos/417163447
git clone --depth 1 --no-tags https://github.com/saiharishk/Counter-1.git f:/verilog_sva_gh_scraper/data/full_repos/414527429
git clone --depth 1 --no-tags https://github.com/jrmoulton/Verilog-Mux.git f:/verilog_sva_gh_scraper/data/full_repos/414715212
git clone --depth 1 --no-tags https://github.com/lu1198373615/MonikaSystem.git f:/verilog_sva_gh_scraper/data/full_repos/414898953
git clone --depth 1 --no-tags https://github.com/stormteeth/FPGA-.git f:/verilog_sva_gh_scraper/data/full_repos/414128814
git clone --depth 1 --no-tags https://github.com/lastpower65/NTUEE_CVSD_2021.git f:/verilog_sva_gh_scraper/data/full_repos/416548832
git clone --depth 1 --no-tags https://github.com/sidharth-jha/RISC-V-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/417467227
git clone --depth 1 --no-tags https://github.com/solmannn/alu.git f:/verilog_sva_gh_scraper/data/full_repos/411457613
git clone --depth 1 --no-tags https://github.com/devTryer31/ProcSysArch.git f:/verilog_sva_gh_scraper/data/full_repos/411047660
git clone --depth 1 --no-tags https://github.com/HAMS10/DE10_NANO_SoC_GHRD.git f:/verilog_sva_gh_scraper/data/full_repos/411933980
git clone --depth 1 --no-tags https://github.com/chrisjinyu/Sample-RTL-Testbenches-Python-Scripts.git f:/verilog_sva_gh_scraper/data/full_repos/411003069
git clone --depth 1 --no-tags https://github.com/Aya-Mahmoud-99/Matrix_Multiplier_FSM.git f:/verilog_sva_gh_scraper/data/full_repos/411643534
git clone --depth 1 --no-tags https://github.com/gacneves/mips-based-processor.git f:/verilog_sva_gh_scraper/data/full_repos/411690007
git clone --depth 1 --no-tags https://github.com/Tatev2919/dual_7seg_display_counter.git f:/verilog_sva_gh_scraper/data/full_repos/410899557
git clone --depth 1 --no-tags https://github.com/KangKaiChen/5-Stage-Pipeline-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/412764869
git clone --depth 1 --no-tags https://github.com/joaopbarret/MicrowaveProject.git f:/verilog_sva_gh_scraper/data/full_repos/410336773
git clone --depth 1 --no-tags https://github.com/AndreyGarro/ClockAlarm.git f:/verilog_sva_gh_scraper/data/full_repos/413123847
git clone --depth 1 --no-tags https://github.com/Vaishnavi1627/Asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/414072390
git clone --depth 1 --no-tags https://github.com/VLSIlearner/smart_majority_function.git f:/verilog_sva_gh_scraper/data/full_repos/409582258
git clone --depth 1 --no-tags https://github.com/AntonioRas/ISA.git f:/verilog_sva_gh_scraper/data/full_repos/409768503
git clone --depth 1 --no-tags https://github.com/Shinaaaaaa/RISC-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/410158191
git clone --depth 1 --no-tags https://github.com/Bitil8747/MooreMachine.git f:/verilog_sva_gh_scraper/data/full_repos/408373535
git clone --depth 1 --no-tags https://github.com/DECAfpga/DECA_board_test.git f:/verilog_sva_gh_scraper/data/full_repos/410401493
git clone --depth 1 --no-tags https://github.com/ken01235/SNN.git f:/verilog_sva_gh_scraper/data/full_repos/419068299
git clone --depth 1 --no-tags https://github.com/rf-andrey/verilog-reaction-tester.git f:/verilog_sva_gh_scraper/data/full_repos/416506680
git clone --depth 1 --no-tags https://github.com/sujoykrmandal/Digital-Circuits.git f:/verilog_sva_gh_scraper/data/full_repos/416391082
