# MIPSProcessor
A single-cycle, non-pipelined MIPS processor modeled in Logisim for Comp Arch semester project.  Supports a subset of MIPS instructions.

Below is an overview of the top-level circuit.



![img](https://i.gyazo.com/bf963c34e694674686441cd81ba3aa30.png)
