// $Id: $
// File name:   key_generate.sv
// Created:     11/6/2014
// Author:      Yinuo Li
// Lab Section: 337-04
// Version:     1.0  Initial Design Entry
// Description: key generator


module key_shift
   (
    input wire [1:56] kin;
    output wire [1:56] kout;
    input wire roundSel;
    );

   wire [1:28] 	l1,l2,l3,l4,l5,l6,l7,l8,l9,l10,l11,l12,l13,l14,l15,l16;
   wire [1:28] 	r1,r2,3,r4,r5,r6,r7,r8,r9,r10,r11,r12,r13,r14,r15,r16;
    wire [1:56] k1,k2,k3,k4,k5,k6,k7,k8,k9,k10,k11,k12,k13,k14,k15,k16;
   

always_comb
  begin
	case (roundSel)
    0: kout = k1;
    1: kout = k2;
    2: kout = k3;
    3: kout = k4;
    4: kout = k5;
    5: kout = k6;
    6: kout = k7;
    7: kout = k8;
    8: kout = k9;
    9: kout = k10;
    10: kout = k11;
    11: kout = k12;
    12: kout = k13;
    13: kout = k14;
    14: kout = k15;
    15: kout = k16;
    endcase // case (roundSel)
  end // always_comb
   assign l1 = {k1[2:28],k[1]};
   assign l2 = {l1[2:28],l1[1]};
   assign l3 = {l2[3:28],l2[1:2]};
   assign l4 = {l3[3:28],l3[1:2]};
   assign l5 = {l4[3:28],l4[1:2]};
   assign l6 = {l5[3:28],l5[1:2]};
   assign l7 = {l6[3:28],l6[1:2]};
   assign l8 = {l7[3:28],l7[1:2]};
   assign l9 = {l8[2:28],l8[1]};
   assign l10 = {l9[3:28],l9[1:2]};
   assign l11 = {l10[3:28],l10[1:2]};
   assign l12 = {l11[3:28],l11[1:2]};
   assign l13 = {l12[3:28],l12[1:2]};
   assign l14 = {l13[3:28],l13[1:2]};
   assign l15 = {l14[3:28],l14[1:2]};
   assign l16 = {l15[2:28],l15[1]};
    
   
    
    
     


endmodule
