Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 07:03:10 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_10_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.968ns (30.769%)  route 2.178ns (69.231%))
  Logic Levels:           12  (CARRY8=4 LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.816ns = ( 6.816 - 4.000 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.439ns (routing 1.576ns, distribution 0.863ns)
  Clock Net Delay (Destination): 2.156ns (routing 1.429ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=7676, routed)        2.439     3.390    Sum10_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X128Y175       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y175       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.468 r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/Q
                         net (fo=1, routed)           0.191     3.659    Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/Q[12]
    SLICE_X127Y175       LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     3.756 r  Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_6__0/O
                         net (fo=1, routed)           0.203     3.959    Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_6__0_n_0
    SLICE_X128Y174       LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.038     3.997 r  Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_5__0/O
                         net (fo=1, routed)           0.146     4.143    Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_5__0_n_0
    SLICE_X127Y175       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     4.179 r  Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_2__0/O
                         net (fo=1, routed)           0.088     4.267    Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_2__0_n_0
    SLICE_X128Y175       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     4.355 r  Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_1__0/O
                         net (fo=4, routed)           0.202     4.557    Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[0]_0
    SLICE_X127Y177       LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     4.607 r  Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/plusOp_carry_i_9__0/O
                         net (fo=1, routed)           0.009     4.616    Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/S[0]
    SLICE_X127Y177       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.806 r  Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.832    Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry_n_0
    SLICE_X127Y178       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.847 r  Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.873    Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__0_n_0
    SLICE_X127Y179       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.888 r  Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__1/CO[7]
                         net (fo=1, routed)           0.026     4.914    Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__1_n_0
    SLICE_X127Y180       CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     4.981 f  Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__2/O[2]
                         net (fo=6, routed)           0.343     5.324    Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/level5[27]
    SLICE_X126Y179       LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     5.459 f  Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_5__0/O
                         net (fo=1, routed)           0.173     5.632    Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_5__0_n_0
    SLICE_X126Y180       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     5.669 f  Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_2__0/O
                         net (fo=6, routed)           0.347     6.016    Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_2__0_n_0
    SLICE_X129Y178       LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.122     6.138 r  Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[11]_i_1__0/O
                         net (fo=13, routed)          0.398     6.536    Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/newX_d1_reg[21]
    SLICE_X125Y178       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=7676, routed)        2.156     6.816    Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X125Y178       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[0]/C
                         clock pessimism              0.474     7.290    
                         clock uncertainty           -0.035     7.255    
    SLICE_X125Y178       FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074     7.181    Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.181    
                         arrival time                          -6.536    
  -------------------------------------------------------------------
                         slack                                  0.645    




