❌ [red][bold] %Error-NEEDTIMINGOPT: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:349:1: Use --timing or --no-timing to specify how delays should be handled
                                                                                                                                                     : ... note: In instance 'myproject'
  349 | #0 grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187_ap_start_reg = 1'b0;
      | ^
%Warning-WIDTHTRUNC: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:936:23: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
                                                                                                                                                     : ... note: In instance 'myproject'
  936 |             ap_NS_fsm = 'bx;
      |                       ^
%Error: Exiting due to 13 error(s)

❌ [red][bold] Log file: 'runs/RUN_2023-12-27_17-33-29/01-verilator-lint/verilator-lint.log'
❌ [red][bold] Timing constructs found in the RTL. Please remove them or wrap them around an ifdef. It heavily unrecommended to rely on timing constructs for synthesis.
