Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May 20 21:44:57 2020
| Host         : DESKTOP-KFTK1LL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file manageScene_control_sets_placed.rpt
| Design       : manageScene
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    71 |
| Unused register locations in slices containing registers |   429 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           47 |
|      2 |            2 |
|      3 |            1 |
|      4 |            4 |
|      5 |            2 |
|      6 |            3 |
|      7 |            1 |
|      9 |            4 |
|     10 |            2 |
|     14 |            2 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             153 |           98 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              51 |           15 |
| Yes          | No                    | No                     |              24 |            6 |
| Yes          | No                    | Yes                    |               2 |            1 |
| Yes          | Yes                   | No                     |              61 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+---------------------------------------------+---------------------------------------------+------------------+----------------+
|            Clock Signal            |                Enable Signal                |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+------------------------------------+---------------------------------------------+---------------------------------------------+------------------+----------------+
|  genblk1[20].fdiv2/clkDiv_reg_0    |                                             |                                             |                1 |              1 |
|  ats/genblk1[6].fdiv/clkDiv_reg_0  |                                             |                                             |                1 |              1 |
|  ats/genblk1[2].fdiv/clkDiv_reg_0  |                                             |                                             |                1 |              1 |
|  genblk1[10].fdiv2/clkDiv_reg_0    |                                             |                                             |                1 |              1 |
|  ats/genblk1[4].fdiv/clkDiv_reg_0  |                                             |                                             |                1 |              1 |
|  ats/genblk1[9].fdiv/clkDiv_reg_0  |                                             |                                             |                1 |              1 |
|  genblk1[0].fdiv2/clkDiv_reg_0     |                                             |                                             |                1 |              1 |
|  genblk1[1].fdiv2/clkDiv_reg_0     |                                             |                                             |                1 |              1 |
|  genblk1[3].fdiv2/clkDiv_reg_0     |                                             |                                             |                1 |              1 |
|  genblk1[23].fdiv2/clkDiv_reg_0    |                                             |                                             |                1 |              1 |
|  genblk1[24].fdiv2/clkDiv_reg_0    |                                             |                                             |                1 |              1 |
|  genblk1[22].fdiv2/clkDiv_reg_0    |                                             |                                             |                1 |              1 |
|  genblk1[19].fdiv2/clkDiv_reg_0    |                                             |                                             |                1 |              1 |
|  genblk1[21].fdiv2/clkDiv_reg_0    |                                             |                                             |                1 |              1 |
|  genblk1[26].fdiv2/clkDiv_reg_0    |                                             |                                             |                1 |              1 |
|  genblk1[2].fdiv2/clkDiv_reg_0     |                                             |                                             |                1 |              1 |
|  clk_IBUF_BUFG                     |                                             | ats/nolabel_line59/TxD_i_1_n_0              |                1 |              1 |
|  genblk1[11].fdiv2/clkDiv_reg_0    |                                             |                                             |                1 |              1 |
|  genblk1[25].fdiv2/clkDiv_reg_0    |                                             |                                             |                1 |              1 |
|  genblk1[27].fdiv2/clkDiv_reg_0    |                                             |                                             |                1 |              1 |
|  genblk1[7].fdiv2/clkDiv_reg_0     |                                             |                                             |                1 |              1 |
|  genblk1[5].fdiv2/clkDiv_reg_0     |                                             |                                             |                1 |              1 |
|  genblk1[9].fdiv2/clkDiv_reg_0     |                                             |                                             |                1 |              1 |
|  genblk1[12].fdiv2/clkDiv_reg_0    |                                             |                                             |                1 |              1 |
|  genblk1[6].fdiv2/clkDiv_reg_0     |                                             |                                             |                1 |              1 |
|  genblk1[8].fdiv2/clkDiv_reg_0     |                                             |                                             |                1 |              1 |
|  genblk1[4].fdiv2/clkDiv_reg_0     |                                             |                                             |                1 |              1 |
|  genblk1[18].fdiv2/clkDiv_reg_0    |                                             |                                             |                1 |              1 |
|  genblk1[16].fdiv2/clkDiv_reg_0    |                                             |                                             |                1 |              1 |
|  genblk1[14].fdiv2/clkDiv_reg_0    |                                             |                                             |                1 |              1 |
|  genblk1[17].fdiv2/clkDiv_reg_0    |                                             |                                             |                1 |              1 |
|  genblk1[15].fdiv2/clkDiv_reg_0    |                                             |                                             |                1 |              1 |
|  genblk1[13].fdiv2/clkDiv_reg_0    |                                             |                                             |                1 |              1 |
|  ats/genblk1[11].fdiv/clkDiv_reg_0 |                                             |                                             |                1 |              1 |
|  ats/genblk1[12].fdiv/clkDiv_reg_0 |                                             |                                             |                1 |              1 |
|  ats/genblk1[0].fdiv/clkDiv_reg_0  |                                             |                                             |                1 |              1 |
|  ats/genblk1[10].fdiv/clkDiv_reg_0 |                                             |                                             |                1 |              1 |
|  ats/genblk1[15].fdiv/clkDiv_reg_0 |                                             |                                             |                1 |              1 |
|  ats/genblk1[13].fdiv/clkDiv_reg_0 |                                             |                                             |                1 |              1 |
|  ats/genblk1[16].fdiv/clkDiv_reg_0 |                                             |                                             |                1 |              1 |
|  ats/genblk1[17].fdiv/clkDiv       |                                             |                                             |                1 |              1 |
|  ats/genblk1[1].fdiv/clkDiv_reg_0  |                                             |                                             |                1 |              1 |
|  ats/genblk1[14].fdiv/clkDiv_reg_0 |                                             |                                             |                1 |              1 |
|  ats/genblk1[8].fdiv/clkDiv_reg_0  |                                             |                                             |                1 |              1 |
|  ats/genblk1[3].fdiv/clkDiv_reg_0  |                                             |                                             |                1 |              1 |
|  ats/genblk1[7].fdiv/clkDiv_reg_0  |                                             |                                             |                1 |              1 |
|  ats/genblk1[5].fdiv/clkDiv_reg_0  |                                             |                                             |                1 |              1 |
|  fdivTarget2/CLK                   | changeScene[1]_i_1_n_0                      | ats/isDie                                   |                1 |              2 |
|  ats/newpic                        |                                             |                                             |                2 |              2 |
|  fdivTarget2/CLK                   |                                             |                                             |                2 |              3 |
|  clk_IBUF_BUFG                     | ats/receiver_unit/E[0]                      |                                             |                1 |              4 |
|  clk_IBUF_BUFG                     | ats/receiver_unit/bitcounter[3]_i_2_n_0     | ats/receiver_unit/bitcounter[3]_i_1_n_0     |                1 |              4 |
|  clk_IBUF_BUFG                     | ats/nolabel_line59/bitcounter[3]_i_2__0_n_0 | ats/nolabel_line59/bitcounter[3]_i_1__0_n_0 |                1 |              4 |
|  clk_IBUF_BUFG                     | ats/nolabel_line59/rightshiftreg            | ats/nolabel_line59/rightshiftreg[8]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG                     | vga_sync_unit/v_count_reg0                  | vga_sync_unit/v_count_reg[9]_i_1_n_0        |                2 |              5 |
|  clk_IBUF_BUFG                     | vga_sync_unit/v_count_reg0                  |                                             |                2 |              5 |
|  newSpeed_x_reg[9]_i_3_n_0         |                                             | ats/ec2/newSpeed_y[8]_i_1_n_0               |                1 |              6 |
|  vga_sync_unit/pixel_reg_reg[0]_0  |                                             |                                             |                5 |              6 |
|  clk_IBUF_BUFG                     | ats/nolabel_line59/rightshiftreg            |                                             |                1 |              6 |
|  newSpeed_x_reg[9]_i_3_n_0         |                                             | ats/ec1/newSpeed_y[7]_i_1_n_0               |                2 |              7 |
|  ats/newpic                        | ats/sel                                     | ats/clear                                   |                3 |              9 |
|  clk_IBUF_BUFG                     | ats/receiver_unit/rxshiftreg[9]_i_1_n_0     |                                             |                2 |              9 |
|  clk_IBUF_BUFG                     | vga_sync_unit/pixel_reg_reg[0]_0            | vga_sync_unit/v_count_reg0                  |                4 |              9 |
|  newSpeed_x_reg[9]_i_3_n_0         |                                             | ats/ec1/newSpeed_x[9]_i_1_n_0               |                3 |              9 |
|  ats/newpic                        | ats/y_pos[9]_i_2_n_0                        | ats/clear                                   |                4 |             10 |
|  ats/ec2/hitEnemy_reg_0            |                                             |                                             |                3 |             10 |
|  clk_IBUF_BUFG                     |                                             | ats/receiver_unit/counter[0]_i_1_n_0        |                4 |             14 |
|  clk_IBUF_BUFG                     |                                             | ats/nolabel_line59/counter[0]_i_1__0_n_0    |                4 |             14 |
|  clk_IBUF_BUFG                     | ats/counter[0]_i_1__1_n_0                   | ats/receiver_unit/E[0]                      |                4 |             16 |
|  clk_IBUF_BUFG                     |                                             |                                             |               21 |             36 |
|  newSpeed_x_reg[9]_i_3_n_0         |                                             |                                             |               19 |             50 |
+------------------------------------+---------------------------------------------+---------------------------------------------+------------------+----------------+


