# Microchip Physical design constraints file

# Version: 2025.2 2025.2.0.14

# Design Name: BaseDesign 

# Input Netlist Format: EDIF 

# Family: PolarFireSoC , Die: MPFS095T , Package: FCSG325 , Speed grade: -1 

# Date generated: Mon Jan 19 02:54:07 2026 


#
# I/O constraints
#

set_io -port_name INT_2 -DIRECTION INPUT -pin_name T19 -fixed false
set_io -port_name LED_1 -DIRECTION OUTPUT -pin_name T18 -fixed false
set_io -port_name LED_2 -DIRECTION OUTPUT -pin_name V17 -fixed false
set_io -port_name LED_3 -DIRECTION OUTPUT -pin_name U20 -fixed false
set_io -port_name LED_4 -DIRECTION OUTPUT -pin_name U21 -fixed false
set_io -port_name REF_CLK -DIRECTION INPUT -pin_name R18 -fixed false
set_io -port_name RX -DIRECTION INPUT -pin_name W21 -fixed false
set_io -port_name TX -DIRECTION OUTPUT -pin_name Y21 -fixed false
set_io -port_name USER_RST -DIRECTION INPUT -pin_name U18 -fixed false

#
# Core cell constraints
#

set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data_0\[31\] -fixed false -x 1690 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram1_\[20\] -fixed false -x 1650 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a12 -fixed false -x 1733 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_div_divisor39 -fixed false -x 1782 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[0\] -fixed false -x 1715 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4957_1 -fixed false -x 1691 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[29\] -fixed false -x 1717 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9\[0\] -fixed false -x 1894 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st\[0\] -fixed false -x 1721 -y 130
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_718 -fixed false -x 1616 -y 90
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_219 -fixed false -x 1580 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_valid_4_1 -fixed false -x 1675 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_error_resp -fixed false -x 1665 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/cmderr_ff_4_cZ\[2\] -fixed false -x 1851 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[12\] -fixed false -x 1754 -y 142
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_491 -fixed false -x 1595 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5\[14\] -fixed false -x 1861 -y 114
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/xmit_par_calc.tx_parity_5 -fixed false -x 1483 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop\[0\].buff_data.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram0__RNIB1DND\[0\] -fixed false -x 1716 -y 132
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_605 -fixed false -x 1656 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_data_valid_7_3 -fixed false -x 1821 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO\[37\] -fixed false -x 1823 -y 90
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/framing_error_int -fixed false -x 1473 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_95\[29\] -fixed false -x 1991 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data_0\[14\] -fixed false -x 1642 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/un1_next_exu_result_reg_int4_228_3 -fixed false -x 1789 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/genblk3.shift_active_high.shift_active_low.shiftBP_ne_0_3 -fixed false -x 1771 -y 84
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_181 -fixed false -x 1499 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[16\] -fixed false -x 1759 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_6_5 -fixed false -x 1734 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv\[30\] -fixed false -x 1858 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_operand1_mux_sel_ex\[0\] -fixed false -x 1827 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr_reg_5\[2\] -fixed false -x 1719 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[22\] -fixed false -x 1725 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready -fixed false -x 1738 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2\[13\] -fixed false -x 1923 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_operand_3\[29\] -fixed false -x 1943 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1__RNIA09HG\[9\] -fixed false -x 1591 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_operand_3\[5\] -fixed false -x 1877 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data\[25\] -fixed false -x 1654 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_0_iv_1\[30\] -fixed false -x 1929 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[13\] -fixed false -x 1849 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[8\] -fixed false -x 1742 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[29\] -fixed false -x 1762 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2117 -fixed false -x 1748 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_wfi_ex -fixed false -x 1763 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un3_csr_complete_retr_0 -fixed false -x 1774 -y 105
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/xmit_sm.fifo_read_en06_i_a5_i -fixed false -x 1498 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9_2\[6\] -fixed false -x 1864 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hwdata\[10\] -fixed false -x 1698 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_sn_m7_e -fixed false -x 1936 -y 117
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/iPRDATA\[1\] -fixed false -x 1500 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/fence_0_2 -fixed false -x 1711 -y 126
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen\[8\].BUFD_BLK -fixed false -x 697 -y 15
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_0_iv\[11\] -fixed false -x 1854 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33\[5\] -fixed false -x 1935 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv\[12\] -fixed false -x 1790 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_completing_ex_i_a1 -fixed false -x 1735 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[10\] -fixed false -x 1698 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_cause/gen_bit_reset.state_val\[2\] -fixed false -x 1806 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int\[4\] -fixed false -x 1954 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2117_1 -fixed false -x 1747 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[8\] -fixed false -x 1751 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un17_cpu_d_req_is_apb_3 -fixed false -x 1881 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_1_o2_0 -fixed false -x 1705 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_req_is_subsys_cfg_11 -fixed false -x 1895 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_2\[6\] -fixed false -x 1882 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[10\] -fixed false -x 1681 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[22\] -fixed false -x 1820 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[9\] -fixed false -x 1912 -y 142
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_716 -fixed false -x 1609 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dtm_req_data_cZ\[17\] -fixed false -x 1843 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwrite_5_0_0_127_i_a2_i -fixed false -x 1699 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[8\] -fixed false -x 1698 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_sel_reg\[1\] -fixed false -x 1799 -y 115
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/iPRDATA\[2\] -fixed false -x 1506 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[24\] -fixed false -x 1712 -y 160
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_0_iv\[9\] -fixed false -x 1536 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3\[2\] -fixed false -x 1773 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[49\] -fixed false -x 1889 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[31\] -fixed false -x 1979 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_12 -fixed false -x 1698 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[5\] -fixed false -x 1774 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mtvec_rd_data\[8\] -fixed false -x 1752 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_lsu_op_u\[0\] -fixed false -x 1701 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[45\] -fixed false -x 1645 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_type_1s2 -fixed false -x 1857 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/count_en_0 -fixed false -x 1861 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/abs_cmd_regsize_cmb\[0\] -fixed false -x 1842 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[20\] -fixed false -x 1743 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_m_0\[2\] -fixed false -x 1777 -y 144
set_location -inst_name MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS\[3\].gpin3\[3\] -fixed false -x 1529 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_retr_2_i_4_5_1 -fixed false -x 1746 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[4\] -fixed false -x 1756 -y 138
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_677 -fixed false -x 1504 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[1\].req_buff_resp_state\[1\]\[3\] -fixed false -x 1761 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[2\] -fixed false -x 1724 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0\[2\] -fixed false -x 1841 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un2_cpu_d_resp_valid_rd_0_RNO -fixed false -x 1742 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_gpr_wr_valid_1_0 -fixed false -x 1674 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/set_wfi_waiting -fixed false -x 1786 -y 126
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_671 -fixed false -x 1632 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv\[12\] -fixed false -x 1629 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR\[28\] -fixed false -x 1795 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2\[3\] -fixed false -x 1769 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_49_cZ\[8\] -fixed false -x 1979 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dtm_req_data_cZ\[21\] -fixed false -x 1837 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mie/gen_bit_reset.state_val_12_0\[0\] -fixed false -x 1721 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[5\] -fixed false -x 1774 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1_0\[24\] -fixed false -x 1965 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_1_2 -fixed false -x 1731 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_access_ff\[0\] -fixed false -x 1893 -y 94
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_0_iv\[10\] -fixed false -x 1540 -y 138
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2\[0\].BUFD_TRST/bufd_gen\[21\].BUFD_BLK -fixed false -x 1107 -y 42
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_lsu_op_ex\[1\] -fixed false -x 1821 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[2\] -fixed false -x 1572 -y 160
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_635 -fixed false -x 1516 -y 129
set_location -inst_name sram_test_module_0/expected\[18\] -fixed false -x 1206 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_1_0\[10\] -fixed false -x 1898 -y 147
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen\[2\].BUFD_BLK -fixed false -x 691 -y 12
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_cry_18_RNO -fixed false -x 1906 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[7\] -fixed false -x 1795 -y 160
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PreScale\[9\] -fixed false -x 1534 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[3\] -fixed false -x 1746 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data_0\[0\] -fixed false -x 1615 -y 132
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2\[3\] -fixed false -x 1554 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data\[3\] -fixed false -x 1636 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int\[15\] -fixed false -x 1943 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2\[17\] -fixed false -x 1650 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9\[18\] -fixed false -x 1923 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[14\] -fixed false -x 1705 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_csr_reg\[28\] -fixed false -x 1883 -y 139
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_345 -fixed false -x 1577 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hwdata\[17\] -fixed false -x 1751 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rd_rs3_completing_ex_i_a2_1 -fixed false -x 1790 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[24\] -fixed false -x 1870 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv\[6\] -fixed false -x 1899 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.dcsr_debugger_wr_sel_1 -fixed false -x 1841 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[3\] -fixed false -x 1799 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_ld_addr_misalign -fixed false -x 1784 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_csr_addr_6_fast_cZ\[9\] -fixed false -x 1785 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un1_m2_i_a3 -fixed false -x 1663 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop\[0\].buff_data.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram0_\[1\] -fixed false -x 1705 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/abs_cmd_transfer_ff -fixed false -x 1917 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[15\] -fixed false -x 1755 -y 115
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_192 -fixed false -x 1635 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_shifter_unit_places_sel_ex\[1\] -fixed false -x 1750 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_2\[1\] -fixed false -x 1904 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr_ff\[12\] -fixed false -x 1896 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_gpr_reg\[3\] -fixed false -x 1857 -y 136
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/INVBLKY0\[0\] -fixed false -x 1629 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data_0\[7\] -fixed false -x 1664 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_bcu_op_sel_iv_1 -fixed false -x 1777 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data\[7\] -fixed false -x 1665 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[19\] -fixed false -x 1728 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_valid_mux_i_o3 -fixed false -x 1762 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt_m6\[2\] -fixed false -x 1811 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_readondata_ff_3 -fixed false -x 1906 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_1 -fixed false -x 1732 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_addr\[20\] -fixed false -x 1859 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_32_0\[6\] -fixed false -x 1967 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/un41_next_quotient_2 -fixed false -x 1805 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un28_valid_dmi_RNIFDQB6 -fixed false -x 1856 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop\[0\].buff_data\[0\]\[0\] -fixed false -x 1730 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_RNO_0\[2\] -fixed false -x 1649 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_RNO\[27\] -fixed false -x 1574 -y 159
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d\[7\] -fixed false -x 1628 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv_RNO\[1\] -fixed false -x 1695 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/exception_os -fixed false -x 1706 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_addr_sel\[13\] -fixed false -x 1914 -y 132
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_399 -fixed false -x 1575 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[24\] -fixed false -x 1830 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9_2\[31\] -fixed false -x 1937 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[46\] -fixed false -x 1647 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_addr\[23\] -fixed false -x 1882 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2115 -fixed false -x 1712 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_Z\[3\] -fixed false -x 1905 -y 115
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/NextCountPulse_0_sqmuxa_5 -fixed false -x 1534 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/havereset_skip_pwrup_4_u -fixed false -x 1846 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un5_alu_op_sel_ex_cZ\[1\] -fixed false -x 1798 -y 120
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Count\[26\] -fixed false -x 1563 -y 136
set_location -inst_name CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15\[0\] -fixed false -x 1632 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1\[10\] -fixed false -x 1998 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[11\] -fixed false -x 1719 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1\[16\] -fixed false -x 1632 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[17\] -fixed false -x 1705 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2123_2 -fixed false -x 1720 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_32\[30\] -fixed false -x 1990 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[31\] -fixed false -x 1595 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug_csr_ctrl_pipeline.un4_ex_retr_pipe_sw_csr_rd_op_retr -fixed false -x 1844 -y 108
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_358 -fixed false -x 1630 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0\[3\] -fixed false -x 1622 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[12\] -fixed false -x 1896 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[18\] -fixed false -x 1698 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[9\] -fixed false -x 1723 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/trigger_debug_enter_taken -fixed false -x 1801 -y 108
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_432 -fixed false -x 1582 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_wr_ptr\[0\] -fixed false -x 1734 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shifter_unit_places_0\[1\] -fixed false -x 1750 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[0\] -fixed false -x 1737 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_3_1\[0\] -fixed false -x 1802 -y 138
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_0_iv\[25\] -fixed false -x 1566 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[60\] -fixed false -x 1666 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mscratch_rd_data\[16\] -fixed false -x 1778 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0\[17\] -fixed false -x 1799 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv\[24\] -fixed false -x 1859 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[3\] -fixed false -x 1823 -y 88
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_780 -fixed false -x 1631 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data\[20\] -fixed false -x 1651 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_exu_result_reg_int_3_cZ\[10\] -fixed false -x 1916 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int\[27\] -fixed false -x 1908 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_\[18\] -fixed false -x 1878 -y 91
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/UTDODRV -fixed false -x 686 -y 7
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid37_0 -fixed false -x 1757 -y 117
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_572 -fixed false -x 1613 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t_cZ\[9\] -fixed false -x 1624 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr\[1\] -fixed false -x 1799 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[25\] -fixed false -x 1617 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_50\[7\] -fixed false -x 1978 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_ptr_RNI8NVC9\[0\] -fixed false -x 1825 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rd_rs3_completing_ex_i_a2 -fixed false -x 1765 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_v\[28\] -fixed false -x 1871 -y 135
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_321 -fixed false -x 1638 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_iv\[3\] -fixed false -x 1916 -y 117
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/controlReg1\[3\] -fixed false -x 1499 -y 139
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Load\[17\] -fixed false -x 1551 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/un1_htrans_reg_1_sqmuxa_i_i -fixed false -x 1667 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_s -fixed false -x 1769 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/sel_early\[1\] -fixed false -x 1723 -y 138
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/iPRDATA29_i_o4_RNIMDRA8 -fixed false -x 1542 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/un3_alloc_req_buff -fixed false -x 1756 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_8\[26\] -fixed false -x 1868 -y 135
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un1_state_1_sqmuxa_1 -fixed false -x 679 -y 9
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_req_ready_1 -fixed false -x 1748 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg\[14\] -fixed false -x 1861 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop\[1\].buff_valid\[1\] -fixed false -x 1715 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_to_err_ff_10_f0 -fixed false -x 1867 -y 111
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 -fixed false -x 1491 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_45\[8\] -fixed false -x 1954 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0\[2\] -fixed false -x 1931 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un4_rs2_rd_hzd_1 -fixed false -x 1819 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un4_dmi_req_abst -fixed false -x 1834 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[27\] -fixed false -x 1806 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_gpr_valid -fixed false -x 1856 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_2_tz_0 -fixed false -x 1729 -y 105
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t_cZ\[15\] -fixed false -x 1632 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2_\[3\] -fixed false -x 1622 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[34\] -fixed false -x 1883 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_gpr_reg\[2\] -fixed false -x 1840 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr_4\[1\] -fixed false -x 1681 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_wr_ptr\[0\] -fixed false -x 1773 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr_ff\[11\] -fixed false -x 1895 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[11\] -fixed false -x 1783 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4953_0 -fixed false -x 1665 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_resp_valid_0 -fixed false -x 1714 -y 120
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/un4_CtrlEn -fixed false -x 1525 -y 141
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_527 -fixed false -x 1629 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2119_1 -fixed false -x 1677 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_valid_0_sn_m5 -fixed false -x 1773 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5_1\[0\] -fixed false -x 1864 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/rd_reset -fixed false -x 1878 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[24\] -fixed false -x 1741 -y 118
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_794 -fixed false -x 1660 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_14 -fixed false -x 1683 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_0_iv\[7\] -fixed false -x 1851 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[63\] -fixed false -x 1650 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.penable_RNO -fixed false -x 1711 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg\[2\] -fixed false -x 1805 -y 100
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx_parity -fixed false -x 1483 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[17\] -fixed false -x 1751 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux\[17\] -fixed false -x 1705 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[6\] -fixed false -x 1760 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_2\[1\] -fixed false -x 1684 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[39\] -fixed false -x 1632 -y 160
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_306 -fixed false -x 1629 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_\[8\] -fixed false -x 1870 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[19\] -fixed false -x 1772 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram0__RNIKN9PH\[1\] -fixed false -x 1755 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/irq_ext_enable -fixed false -x 1810 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0__RNIIUJ3N\[5\] -fixed false -x 1613 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data\[1\] -fixed false -x 1615 -y 135
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_344 -fixed false -x 1590 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result\[22\] -fixed false -x 1842 -y 129
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Load\[21\] -fixed false -x 1567 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_state_ns_1_0_.m14 -fixed false -x 1860 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[21\] -fixed false -x 1589 -y 157
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[23\] -fixed false -x 1837 -y 94
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_operand1_0\[7\] -fixed false -x 1838 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[7\] -fixed false -x 1757 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[17\] -fixed false -x 1624 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff\[3\] -fixed false -x 1916 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int\[7\] -fixed false -x 1932 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[31\] -fixed false -x 1712 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data\[18\] -fixed false -x 1924 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948 -fixed false -x 1700 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[1\] -fixed false -x 1802 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[19\] -fixed false -x 1885 -y 157
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[24\] -fixed false -x 1751 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_gpr_wr_valid_RNIFH7V2 -fixed false -x 1757 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[29\] -fixed false -x 1839 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg\[17\] -fixed false -x 1843 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[27\] -fixed false -x 1927 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a2 -fixed false -x 1717 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3\[26\] -fixed false -x 1930 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_csr_reg\[15\] -fixed false -x 1836 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[22\] -fixed false -x 1720 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_resp_ready_int22 -fixed false -x 1888 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6\[0\] -fixed false -x 1776 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_emi_resp_rd_data\[6\] -fixed false -x 1937 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[29\] -fixed false -x 1879 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_rd_byte_en\[0\] -fixed false -x 1948 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3\[12\] -fixed false -x 1671 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_2\[20\] -fixed false -x 1903 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/un15_i_0_o3 -fixed false -x 1714 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[7\] -fixed false -x 1816 -y 94
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_40\[8\] -fixed false -x 1950 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[10\] -fixed false -x 1859 -y 88
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/parity_err_1_sqmuxa_i -fixed false -x 1471 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[9\] -fixed false -x 1785 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[13\] -fixed false -x 1777 -y 171
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[31\] -fixed false -x 1859 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv_RNO\[26\] -fixed false -x 1893 -y 114
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_563 -fixed false -x 1620 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_0_iv\[24\] -fixed false -x 1923 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[29\] -fixed false -x 1629 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_gpr_reg\[31\] -fixed false -x 1877 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[11\] -fixed false -x 1721 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_iv_RNO_0 -fixed false -x 1744 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[7\] -fixed false -x 1736 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[20\] -fixed false -x 1767 -y 163
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_113 -fixed false -x 1618 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_a6_1\[1\] -fixed false -x 1671 -y 99
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2\[0\] -fixed false -x 1621 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[20\] -fixed false -x 1593 -y 129
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/controlReg2\[2\] -fixed false -x 1489 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[21\] -fixed false -x 1687 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[11\] -fixed false -x 1785 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2_RNO\[4\] -fixed false -x 1768 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un1_next_state_0_sqmuxa -fixed false -x 1920 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[21\] -fixed false -x 1586 -y 157
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[22\] -fixed false -x 1590 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0\[3\] -fixed false -x 1819 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[17\] -fixed false -x 1744 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[18\] -fixed false -x 1759 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_rd_byte_en_int_13_m2s2 -fixed false -x 1933 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un24_cpu_i_req_is_apb_10 -fixed false -x 1729 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_0_iv\[29\] -fixed false -x 1922 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hwdata\[20\] -fixed false -x 1695 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[3\] -fixed false -x 1901 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_2\[1\] -fixed false -x 1904 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[23\] -fixed false -x 1680 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram1_\[22\] -fixed false -x 1641 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[5\] -fixed false -x 1769 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr\[7\] -fixed false -x 1724 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5_1\[18\] -fixed false -x 1883 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_operand1_0\[31\] -fixed false -x 1870 -y 135
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/mem_byteen_m_i_a2_xx_RNI70NHP\[1\] -fixed false -x 1584 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_div_divisor39_RNISRNEC -fixed false -x 1778 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0\[30\] -fixed false -x 1844 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m17_3_1 -fixed false -x 1689 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_stall_csr_2_2 -fixed false -x 1787 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[16\] -fixed false -x 1852 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_0_iv\[23\] -fixed false -x 1899 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[15\] -fixed false -x 1916 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[15\] -fixed false -x 1855 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[10\] -fixed false -x 2002 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1\[5\] -fixed false -x 1990 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/irq_m7_i -fixed false -x 1776 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2\[31\] -fixed false -x 1911 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[27\] -fixed false -x 1735 -y 148
set_location -inst_name sram_test_module_0/addr_portA\[4\] -fixed false -x 1469 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_5_sqmuxa_4 -fixed false -x 1951 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_iv_RNO\[5\] -fixed false -x 1912 -y 108
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_753 -fixed false -x 1679 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[12\] -fixed false -x 1806 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data\[10\] -fixed false -x 1909 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4928 -fixed false -x 1655 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_\[6\] -fixed false -x 1860 -y 88
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen\[29\].BUFD_BLK -fixed false -x 1762 -y 81
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/command_logic.next_state20 -fixed false -x 1850 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[22\] -fixed false -x 1654 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic852_3 -fixed false -x 1644 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/empty_rd -fixed false -x 1818 -y 87
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un10_countnext_axbxc1 -fixed false -x 688 -y 9
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_is_subsys_hart_soft_reg_2 -fixed false -x 1906 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/read_subsys_hart_soft_reg -fixed false -x 1769 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_valid_RNO\[0\] -fixed false -x 1745 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_data_valid_7 -fixed false -x 1764 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result\[28\] -fixed false -x 1856 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[16\] -fixed false -x 1713 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/de_ex_pipe_branch_cond_ex_1_cZ\[0\] -fixed false -x 1779 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[13\] -fixed false -x 1956 -y 144
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/un1_NxtPrdataEn_i_0 -fixed false -x 1510 -y 138
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_260 -fixed false -x 1627 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_1_0\[15\] -fixed false -x 1889 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[27\] -fixed false -x 1731 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_Z\[23\] -fixed false -x 1885 -y 109
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_583 -fixed false -x 1662 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_req_flush -fixed false -x 1620 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1\[30\] -fixed false -x 1965 -y 138
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UIREG_3 -fixed false -x 571 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0__RNI6GOCJ\[26\] -fixed false -x 1593 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_error_resp.gen_buff_loop\[0\].buff_entry_error_resp_ram2_\[0\] -fixed false -x 1658 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[20\] -fixed false -x 1891 -y 94
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[13\] -fixed false -x 1574 -y 133
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_10 -fixed false -x 1623 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[9\] -fixed false -x 1845 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un11lto31_9 -fixed false -x 1899 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[6\] -fixed false -x 1725 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_core_reset_1 -fixed false -x 1705 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0_2\[3\] -fixed false -x 1796 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic853_2 -fixed false -x 1666 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_0_RNO\[3\] -fixed false -x 1675 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/tcm0_d_req_valid -fixed false -x 1744 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_1\[9\] -fixed false -x 1976 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hwdata\[27\] -fixed false -x 1913 -y 130
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/receive_full_int_1_sqmuxa_i -fixed false -x 1469 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_emi_req_valid -fixed false -x 1724 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int\[21\] -fixed false -x 1917 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram1_\[26\] -fixed false -x 1593 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9\[31\] -fixed false -x 1935 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[4\] -fixed false -x 1684 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_req_is_subsys_cfg_8 -fixed false -x 1907 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m22_3_1 -fixed false -x 1697 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[18\] -fixed false -x 1801 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[32\] -fixed false -x 1853 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[6\] -fixed false -x 1702 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_92\[2\] -fixed false -x 1983 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[5\] -fixed false -x 1647 -y 117
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_375 -fixed false -x 1650 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[11\] -fixed false -x 1785 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO\[1\] -fixed false -x 1716 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[5\] -fixed false -x 1960 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15\[26\] -fixed false -x 1958 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState\[10\] -fixed false -x 1802 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[29\] -fixed false -x 1861 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data\[30\] -fixed false -x 1918 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[23\] -fixed false -x 1816 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_Z\[9\] -fixed false -x 1906 -y 118
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2\[0\].BUFD_TRST/bufd_gen\[28\].BUFD_BLK -fixed false -x 1769 -y 81
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[23\] -fixed false -x 1738 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_lm_0\[2\] -fixed false -x 1773 -y 171
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[21\] -fixed false -x 1798 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0\[2\] -fixed false -x 1698 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[40\] -fixed false -x 1877 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0\[15\] -fixed false -x 1688 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[5\] -fixed false -x 1701 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/last_iab_rd_alignment15 -fixed false -x 1622 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[26\] -fixed false -x 1707 -y 157
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_146 -fixed false -x 1629 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_32_0\[4\] -fixed false -x 1955 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_places57 -fixed false -x 1799 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_i_a2\[6\] -fixed false -x 1806 -y 87
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/interrupt_enable_wr_valid16_12 -fixed false -x 1715 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg\[19\] -fixed false -x 1898 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6\[20\] -fixed false -x 1764 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un1_dmi_wr_RNIKKGCO -fixed false -x 1857 -y 108
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Count\[21\] -fixed false -x 1558 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[31\] -fixed false -x 1803 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_rd_byte_en_int_13\[3\] -fixed false -x 1945 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/req_addr_mux\[9\] -fixed false -x 1925 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_trigger_wr_hzd_de_i_i_a2_0_2 -fixed false -x 1835 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[9\] -fixed false -x 1789 -y 174
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[3\] -fixed false -x 1460 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mscratch_sw_rd_sel -fixed false -x 1843 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.implicit_wr_dcsr_cause_wr_data_1_ss0 -fixed false -x 1808 -y 105
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_280 -fixed false -x 1493 -y 126
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m4_2_0 -fixed false -x 707 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_exu_result_reg_int_3_cZ\[16\] -fixed false -x 1907 -y 141
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Load\[20\] -fixed false -x 1571 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_1_0_a2 -fixed false -x 1864 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO_0\[1\] -fixed false -x 1729 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_exu_result_reg_int_3_cZ\[0\] -fixed false -x 1905 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_0\[14\] -fixed false -x 1647 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_rd_op_retr -fixed false -x 1771 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_8\[5\] -fixed false -x 1831 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data\[1\] -fixed false -x 1903 -y 142
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_728 -fixed false -x 1570 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2\[16\] -fixed false -x 1923 -y 144
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc.rx_parity_calc5 -fixed false -x 1453 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_req_is_subsys_cfg_7_0 -fixed false -x 1894 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data\[21\] -fixed false -x 1914 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_0_1\[1\] -fixed false -x 1666 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr\[2\] -fixed false -x 1727 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hsize_int_2_sqmuxa -fixed false -x 1688 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data\[23\] -fixed false -x 1695 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hsize_reg_RNO\[0\] -fixed false -x 1658 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt_m5s2 -fixed false -x 1810 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram1_\[28\] -fixed false -x 1608 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[7\] -fixed false -x 1732 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2_\[29\] -fixed false -x 1588 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_36\[8\] -fixed false -x 1945 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[0\] -fixed false -x 1789 -y 148
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/pauselow -fixed false -x 684 -y 7
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[5\] -fixed false -x 1715 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[14\] -fixed false -x 1646 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[19\] -fixed false -x 1856 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_mode_enter_rep1 -fixed false -x 1800 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dtm_req_data_cZ\[30\] -fixed false -x 1849 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hsize_int_0_sqmuxa_2_0_a2 -fixed false -x 1697 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_dummy_target -fixed false -x 1860 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_gpr_addr\[2\] -fixed false -x 1811 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_addr\[29\] -fixed false -x 1855 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[5\] -fixed false -x 1878 -y 130
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_506 -fixed false -x 1641 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/abs_cmd_regtype_cmb\[2\] -fixed false -x 1846 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg\[0\] -fixed false -x 1867 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_interrupt/gen_bit_reset.state_val\[0\] -fixed false -x 1820 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[25\] -fixed false -x 1726 -y 138
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_473 -fixed false -x 1614 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv\[25\] -fixed false -x 1880 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[19\] -fixed false -x 1998 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7\[23\] -fixed false -x 1960 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[26\] -fixed false -x 1995 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un1_sbcs_readonaddr_ff7_5_2 -fixed false -x 1931 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_illegal_instr_u -fixed false -x 1723 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[2\] -fixed false -x 1822 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[15\] -fixed false -x 1839 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[53\] -fixed false -x 1884 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4927_2_0 -fixed false -x 1654 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_RNO\[7\] -fixed false -x 1619 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[0\] -fixed false -x 1781 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[27\] -fixed false -x 1793 -y 118
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_185 -fixed false -x 1519 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[30\] -fixed false -x 1808 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shifter_operand_sel_1_iv\[1\] -fixed false -x 1745 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[29\] -fixed false -x 1755 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_1_iv_0\[20\] -fixed false -x 1910 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un25_cpu_d_req_is_apb_3 -fixed false -x 1898 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dtm_req_data_cZ\[6\] -fixed false -x 1829 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_2\[0\] -fixed false -x 1629 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_a1 -fixed false -x 1736 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[27\] -fixed false -x 1803 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/T_l_En_0_a2 -fixed false -x 1663 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_0\[6\] -fixed false -x 1737 -y 93
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_726 -fixed false -x 1616 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_fence_reg -fixed false -x 1706 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_0_2\[1\] -fixed false -x 1680 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[28\] -fixed false -x 1915 -y 156
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns\[4\] -fixed false -x 1482 -y 141
set_location -inst_name MIV_ESS_C0_0/CoreGPIO_0/RDATA_32.un14_PRDATA_o_0_a2 -fixed false -x 1557 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result\[24\] -fixed false -x 1903 -y 153
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2\[10\] -fixed false -x 1642 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_iv_RNO_2 -fixed false -x 1703 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_str_amo_addr_misalign_0 -fixed false -x 1715 -y 120
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA\[4\] -fixed false -x 1524 -y 139
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_488 -fixed false -x 1590 -y 153
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen\[33\].BUFD_BLK -fixed false -x 1472 -y 39
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_state_ns_1_0_.m8 -fixed false -x 1948 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/stage_ready_de_2_RNO -fixed false -x 1735 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[19\] -fixed false -x 1621 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[1\] -fixed false -x 1719 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_valid_i_a2_0 -fixed false -x 1832 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[31\] -fixed false -x 1864 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[5\] -fixed false -x 1867 -y 120
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m3 -fixed false -x 706 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5\[29\] -fixed false -x 1809 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[8\] -fixed false -x 1787 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_valid_4_2 -fixed false -x 1650 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_gpr_wr_valid -fixed false -x 1715 -y 102
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/xmit_state\[1\] -fixed false -x 1481 -y 142
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[2\] -fixed false -x 1468 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2_\[11\] -fixed false -x 1623 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dtm_req_data_cZ\[18\] -fixed false -x 1847 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_i_1_1_RNIUQLV03 -fixed false -x 1762 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_iv_0\[15\] -fixed false -x 1864 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed\[4\] -fixed false -x 1625 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[9\] -fixed false -x 1741 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[9\] -fixed false -x 1851 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_0_2\[0\] -fixed false -x 1659 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data_0\[27\] -fixed false -x 1640 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv\[29\] -fixed false -x 1862 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[18\] -fixed false -x 1617 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instr_completing_retr_d_RNIJOII61 -fixed false -x 1806 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[22\] -fixed false -x 1842 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[26\] -fixed false -x 1587 -y 132
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_374 -fixed false -x 1576 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2\[11\] -fixed false -x 1776 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c\[5\] -fixed false -x 1627 -y 139
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_180 -fixed false -x 1573 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_1_0\[3\] -fixed false -x 1900 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[6\] -fixed false -x 1830 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/apb_prdata_net\[3\] -fixed false -x 1551 -y 141
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2\[12\] -fixed false -x 1633 -y 135
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_0_sqmuxa_0_a2 -fixed false -x 1466 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/un15_next_res_pos_neg_20 -fixed false -x 1870 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_timer/interrupt_capture_reg -fixed false -x 1822 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[11\] -fixed false -x 1786 -y 160
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_254 -fixed false -x 1594 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_rd_byte_en_int_13_m2_2\[2\] -fixed false -x 1937 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hwdata\[13\] -fixed false -x 1909 -y 130
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_441 -fixed false -x 1613 -y 141
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/xmit_state\[4\] -fixed false -x 1482 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_gpr_addr_6_fast_cZ\[4\] -fixed false -x 1807 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr_2_iv_0\[0\] -fixed false -x 1784 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_bcu_operand1_mux_sel_ex\[0\] -fixed false -x 1790 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr_ff\[2\] -fixed false -x 1886 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_0_iv\[29\] -fixed false -x 1884 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_sn_m4 -fixed false -x 1939 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO\[15\] -fixed false -x 1849 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO\[24\] -fixed false -x 1799 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_mode_retire_mask -fixed false -x 1805 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data\[9\] -fixed false -x 1935 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0_1_0\[4\] -fixed false -x 1794 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv\[2\] -fixed false -x 1730 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[31\] -fixed false -x 1726 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv\[30\] -fixed false -x 1865 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result\[11\] -fixed false -x 1828 -y 138
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_536 -fixed false -x 1651 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[11\] -fixed false -x 1849 -y 97
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[14\] -fixed false -x 1850 -y 166
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rcv_sm.overflow_int_4 -fixed false -x 1466 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/apb_i_req_valid_2_0 -fixed false -x 1723 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/u_TCM_req_arb/hipri_req_ptr\[1\] -fixed false -x 1733 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic852_0 -fixed false -x 1685 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/no_flush_req_os_RNINPS6C -fixed false -x 1640 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mpie/wr_en_data -fixed false -x 1727 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data_0\[30\] -fixed false -x 1666 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_mtime.un3_apb_int_sel_i_0_i2_i_a2_1_13 -fixed false -x 1711 -y 141
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_795 -fixed false -x 1633 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0__RNI2LCES\[14\] -fixed false -x 1660 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_div_divisor39_RNIM0J3G -fixed false -x 1870 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_2\[9\] -fixed false -x 1919 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_527 -fixed false -x 1780 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4915_1 -fixed false -x 1708 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv_0\[28\] -fixed false -x 1859 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9\[4\] -fixed false -x 1893 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[23\] -fixed false -x 1623 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_csr_addr_0_sqmuxa_0_246_a2 -fixed false -x 1856 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[10\] -fixed false -x 1736 -y 159
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrescaleEn -fixed false -x 1526 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data\[25\] -fixed false -x 1694 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i\[18\] -fixed false -x 1918 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_gpr_addr_6_fast_cZ\[0\] -fixed false -x 1831 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/next_buff_valid_i_o3\[0\] -fixed false -x 1739 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un17_cpu_d_req_is_apb_14 -fixed false -x 1900 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv\[0\] -fixed false -x 1614 -y 159
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_594 -fixed false -x 1623 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[4\] -fixed false -x 1717 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data\[1\] -fixed false -x 1654 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int\[22\] -fixed false -x 1900 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_62\[4\] -fixed false -x 1955 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_\[19\] -fixed false -x 1877 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mimpid_sw_rd_sel -fixed false -x 1840 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_3_2\[0\] -fixed false -x 1804 -y 138
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Count\[7\] -fixed false -x 1544 -y 136
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/make_parity_err.parity_err15_0_a2 -fixed false -x 1465 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/hipri_req_ptr_RNO\[0\] -fixed false -x 1747 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[3\] -fixed false -x 1551 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_csr_reg\[26\] -fixed false -x 1848 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[23\] -fixed false -x 1577 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic1881_RNIAP736 -fixed false -x 1758 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6\[7\] -fixed false -x 1734 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[1\] -fixed false -x 1833 -y 156
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_665 -fixed false -x 1549 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0\[0\] -fixed false -x 1915 -y 120
set_location -inst_name sram_test_module_0/expected\[10\] -fixed false -x 1198 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwrite -fixed false -x 1699 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/un29_next_quotient_2 -fixed false -x 1815 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_wr_ptr_0\[0\] -fixed false -x 1712 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_data_valid_7_RNO_1 -fixed false -x 1765 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[23\] -fixed false -x 1779 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_busyerror_1_sqmuxa_1 -fixed false -x 1860 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[1\] -fixed false -x 1736 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[2\] -fixed false -x 1767 -y 144
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_18 -fixed false -x 1628 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_iv_RNO -fixed false -x 1745 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_m\[2\] -fixed false -x 1797 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un46_mtvec_warl_wr_enlto17_6 -fixed false -x 1769 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[4\] -fixed false -x 1780 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_1\[6\] -fixed false -x 1940 -y 120
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2\[0\].BUFD_TRST/bufd_gen\[2\].BUFD_BLK -fixed false -x 677 -y 12
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/command_reg_state_4_1_fast\[4\] -fixed false -x 1926 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1\[5\] -fixed false -x 1645 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[9\] -fixed false -x 1971 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO\[11\] -fixed false -x 1850 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m35_0 -fixed false -x 1692 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2_4\[1\] -fixed false -x 1801 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[23\] -fixed false -x 1891 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_9_0\[3\] -fixed false -x 1932 -y 117
set_location -inst_name CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14\[0\] -fixed false -x 1537 -y 127
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/iPRDATA31 -fixed false -x 1540 -y 141
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/interrupt_enable_wr_valid17_0_a2 -fixed false -x 1681 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv_RNO\[7\] -fixed false -x 1853 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[12\] -fixed false -x 1749 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex\[2\] -fixed false -x 1771 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_v\[23\] -fixed false -x 1869 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_7\[29\] -fixed false -x 1814 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic848 -fixed false -x 1660 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m18_2_0 -fixed false -x 1700 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[15\] -fixed false -x 1804 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[14\] -fixed false -x 1837 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un1_access_valid\[0\] -fixed false -x 1947 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[29\] -fixed false -x 1721 -y 154
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/DataOut_3_sqmuxa -fixed false -x 1535 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hwdata\[8\] -fixed false -x 1913 -y 136
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UIREG_1 -fixed false -x 568 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2\[18\] -fixed false -x 1816 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mip_sw_rd_sel -fixed false -x 1843 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_0_0\[21\] -fixed false -x 1687 -y 138
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_byte\[3\] -fixed false -x 1504 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15\[15\] -fixed false -x 1943 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_gpr_rs2_rd_data_valid_3 -fixed false -x 1823 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2_\[28\] -fixed false -x 1616 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[21\] -fixed false -x 1783 -y 171
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO\[17\] -fixed false -x 1860 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_0_sqmuxa_0_1 -fixed false -x 1859 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2115_3 -fixed false -x 1743 -y 99
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_142 -fixed false -x 1535 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[17\] -fixed false -x 1746 -y 153
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0_.m13_2 -fixed false -x 1469 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr\[10\] -fixed false -x 1897 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result\[16\] -fixed false -x 1871 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[35\] -fixed false -x 1635 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[27\] -fixed false -x 1711 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_0_iv_RNO\[11\] -fixed false -x 1927 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un12lto31_13 -fixed false -x 1890 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr_4_RNO\[0\] -fixed false -x 1684 -y 129
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Count\[13\] -fixed false -x 1550 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data\[20\] -fixed false -x 1916 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[22\] -fixed false -x 1622 -y 166
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_462 -fixed false -x 1639 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un13_access_valid_0_a3 -fixed false -x 1953 -y 105
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_349 -fixed false -x 1568 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[1\].req_buff_resp_fault\[1\]\[2\] -fixed false -x 1706 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data\[22\] -fixed false -x 1901 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv_RNO\[23\] -fixed false -x 1895 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_dividend_0_sqmuxa -fixed false -x 1817 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/un15_next_res_pos_neg_21 -fixed false -x 1870 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data_0\[10\] -fixed false -x 1625 -y 114
set_location -inst_name MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS\[4\].APB_32.GPOUT_reg\[4\] -fixed false -x 1507 -y 145
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen\[28\].BUFD_BLK -fixed false -x 1761 -y 81
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_\[32\] -fixed false -x 1861 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[17\] -fixed false -x 1839 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex\[4\] -fixed false -x 1767 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_req_is_tcm0_5 -fixed false -x 1734 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/shiftDR_2_sqmuxa_0_a2_1 -fixed false -x 1787 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[27\] -fixed false -x 1577 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_csr_addr\[5\] -fixed false -x 1808 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_places_cnst_0_a4_RNO\[3\] -fixed false -x 1784 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/Tc0_h_En_0_a2 -fixed false -x 1665 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[7\] -fixed false -x 1732 -y 145
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG3_10 -fixed false -x 1622 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/dmstatus_allany_havereset -fixed false -x 1843 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_fence_reg_2 -fixed false -x 1706 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic849_3 -fixed false -x 1673 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2\[14\] -fixed false -x 1826 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_csr_reg\[11\] -fixed false -x 1879 -y 118
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_176 -fixed false -x 1644 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2\[9\] -fixed false -x 1806 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/sel_early\[0\] -fixed false -x 1718 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[5\] -fixed false -x 1732 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_1_0\[26\] -fixed false -x 1869 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[18\] -fixed false -x 1713 -y 142
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen\[16\].BUFD_BLK -fixed false -x 1473 -y 27
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNIDBLJE\[21\] -fixed false -x 1703 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[5\] -fixed false -x 1724 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_mux_sel_ex\[0\] -fixed false -x 1728 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[42\] -fixed false -x 1890 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[2\] -fixed false -x 1679 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[39\] -fixed false -x 1872 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[30\] -fixed false -x 1747 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0_\[14\] -fixed false -x 1666 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[40\] -fixed false -x 1831 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_busyerror_5 -fixed false -x 1880 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_1\[11\] -fixed false -x 1620 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_sn_m11 -fixed false -x 1789 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1\[8\] -fixed false -x 1964 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_2_iv\[12\] -fixed false -x 1717 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[23\] -fixed false -x 1794 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_req_resp_state_1 -fixed false -x 1761 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data\[18\] -fixed false -x 1888 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data\[20\] -fixed false -x 1902 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[19\] -fixed false -x 1785 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[1\] -fixed false -x 1987 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_operand1_0\[26\] -fixed false -x 1858 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_cry_7_RNO -fixed false -x 1885 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_96\[1\] -fixed false -x 1967 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv_RNO\[18\] -fixed false -x 1894 -y 117
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_123 -fixed false -x 1492 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_wr_req_cmb7 -fixed false -x 1878 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int\[18\] -fixed false -x 1919 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_req_ready_1_RNO -fixed false -x 1759 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_wr_ptr\[0\] -fixed false -x 1712 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[1\] -fixed false -x 1753 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_2\[13\] -fixed false -x 1584 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[10\] -fixed false -x 1765 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[23\] -fixed false -x 1737 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg_4\[0\] -fixed false -x 1780 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_gpr_reg\[4\] -fixed false -x 1875 -y 139
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Load\[29\] -fixed false -x 1563 -y 142
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_byte\[2\] -fixed false -x 1507 -y 139
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Count\[25\] -fixed false -x 1562 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_9\[11\] -fixed false -x 1726 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count_RNO\[0\] -fixed false -x 1688 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[21\] -fixed false -x 1768 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_4_.m12 -fixed false -x 1664 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1\[31\] -fixed false -x 1979 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data\[6\] -fixed false -x 1932 -y 120
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d\[12\] -fixed false -x 1619 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[5\] -fixed false -x 1995 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[19\] -fixed false -x 1848 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR\[4\] -fixed false -x 1788 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[17\] -fixed false -x 1716 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a17_0 -fixed false -x 1668 -y 102
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen\[23\].BUFD_BLK -fixed false -x 794 -y 39
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[20\] -fixed false -x 1848 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[0\] -fixed false -x 1740 -y 163
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_744 -fixed false -x 1619 -y 144
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_482 -fixed false -x 1571 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[25\] -fixed false -x 1737 -y 163
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_618 -fixed false -x 1629 -y 120
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/iPRDATA\[5\] -fixed false -x 1496 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_error_sig_0_1 -fixed false -x 1771 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[23\] -fixed false -x 1761 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_47\[28\] -fixed false -x 1946 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[0\].req_buff_resp_addr_align\[0\]\[1\] -fixed false -x 1814 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_RNO\[18\] -fixed false -x 1660 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg\[21\] -fixed false -x 1860 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNIB7JJE\[11\] -fixed false -x 1708 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15\[11\] -fixed false -x 1994 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[2\] -fixed false -x 1686 -y 153
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/iPSELS_0_a2\[0\] -fixed false -x 1546 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[30\] -fixed false -x 1762 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv\[32\] -fixed false -x 1822 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_gpr_rs1_rd_data_valid_2 -fixed false -x 1794 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[5\] -fixed false -x 1785 -y 171
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA\[26\] -fixed false -x 1565 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un11_buff_resp_head_uncompressed_full_0 -fixed false -x 1611 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data\[25\] -fixed false -x 1929 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/un1_raddr0 -fixed false -x 1825 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[26\] -fixed false -x 1862 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO\[21\] -fixed false -x 1798 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_1\[2\] -fixed false -x 1721 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mie/gen_bit_reset.state_val_RNO_1\[0\] -fixed false -x 1724 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata\[10\] -fixed false -x 1929 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_inhibit_ex_i_0_a2_5 -fixed false -x 1817 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[18\] -fixed false -x 1770 -y 157
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftIR\[2\] -fixed false -x 1766 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[27\] -fixed false -x 1745 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_iv_RNO_0 -fixed false -x 1757 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35\[5\] -fixed false -x 1977 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata\[12\] -fixed false -x 1926 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_state_ns_cZ\[5\] -fixed false -x 1801 -y 102
set_location -inst_name sram_test_module_0/done_irq -fixed false -x 1511 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[26\] -fixed false -x 1861 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv\[13\] -fixed false -x 1884 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_read_1_i\[2\] -fixed false -x 1825 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_v\[27\] -fixed false -x 1864 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_1_0 -fixed false -x 1732 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_priv_soft_reset_taken_1_RNO_0 -fixed false -x 1767 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr\[14\] -fixed false -x 1923 -y 138
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen\[9\].BUFD_BLK -fixed false -x 698 -y 15
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/cpu_i_resp_last_i -fixed false -x 1744 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_sel_reg\[3\] -fixed false -x 1781 -y 109
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_657 -fixed false -x 1635 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_rd_ptr\[0\] -fixed false -x 1689 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9\[25\] -fixed false -x 1934 -y 138
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_651 -fixed false -x 1619 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[21\] -fixed false -x 1857 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[9\] -fixed false -x 1704 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[23\] -fixed false -x 1617 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hwdata\[23\] -fixed false -x 1912 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4911_6_0 -fixed false -x 1707 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31_1\[16\] -fixed false -x 1966 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[15\] -fixed false -x 1717 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[10\] -fixed false -x 1847 -y 169
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Load\[13\] -fixed false -x 1557 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram0_\[2\] -fixed false -x 1763 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/rd_gray_ptr_synch\[0\] -fixed false -x 1872 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[6\] -fixed false -x 1773 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_2\[29\] -fixed false -x 1915 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1\[11\] -fixed false -x 1626 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_96\[29\] -fixed false -x 1980 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_42\[9\] -fixed false -x 1957 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_2_0_RNO -fixed false -x 1798 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_req_ready_1_RNO_0 -fixed false -x 1750 -y 117
set_location -inst_name MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_32.un1_edge_neg25_0 -fixed false -x 1532 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[12\] -fixed false -x 1725 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg\[30\] -fixed false -x 1869 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2_\[8\] -fixed false -x 1587 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv\[25\] -fixed false -x 1797 -y 90
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_471 -fixed false -x 1480 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0\[14\] -fixed false -x 1796 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1\[10\] -fixed false -x 1955 -y 141
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_0_iv\[22\] -fixed false -x 1560 -y 138
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_366 -fixed false -x 1595 -y 141
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/mem_byteen_m_i_a2_xx_RNI92NHP\[3\] -fixed false -x 1588 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI8PCS8\[17\] -fixed false -x 1861 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_addr_reg\[3\] -fixed false -x 1928 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2\[0\] -fixed false -x 1773 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_error_resp_1.ramout_2_1\[0\] -fixed false -x 1658 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_completing_ex_i_a2_0 -fixed false -x 1783 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic850_0 -fixed false -x 1645 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_8_0_RNO -fixed false -x 1793 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[31\] -fixed false -x 1849 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/rd_gray_ptr_synch\[1\] -fixed false -x 1862 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_reg_valid_2 -fixed false -x 1814 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_3_sqmuxa_1 -fixed false -x 1955 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_0_0\[4\] -fixed false -x 1723 -y 99
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbcurr_state_RNO\[0\] -fixed false -x 1621 -y 138
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/countnext_1_i_0_m3_1\[2\] -fixed false -x 696 -y 9
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_1_0\[1\] -fixed false -x 1903 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_2\[4\] -fixed false -x 1880 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_i_a2_3_1 -fixed false -x 1796 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0__RNIQ3OCJ\[20\] -fixed false -x 1661 -y 114
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/controlReg1\[1\] -fixed false -x 1491 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/next_state_1\[5\] -fixed false -x 1902 -y 99
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un1_state_4_0 -fixed false -x 674 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic848_4 -fixed false -x 1652 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_1_0\[30\] -fixed false -x 1900 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_N_6L10 -fixed false -x 1716 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_lsu_op_ex_1_cZ\[0\] -fixed false -x 1822 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_44\[8\] -fixed false -x 1942 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_0\[19\] -fixed false -x 1622 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dcsr_debugger_rd_sel_2_0 -fixed false -x 1845 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/step_debug_enter_taken -fixed false -x 1804 -y 105
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c\[1\] -fixed false -x 1610 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIABLM8\[9\] -fixed false -x 1850 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_access_ff\[2\] -fixed false -x 1886 -y 94
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI45LM8\[6\] -fixed false -x 1861 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_i_2 -fixed false -x 1731 -y 117
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/interrupt_enable_wr_valid17_0_a2_0 -fixed false -x 1553 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[30\] -fixed false -x 1585 -y 160
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx_byte\[0\] -fixed false -x 1488 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_i_a2_RNICFTOA\[9\] -fixed false -x 1920 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[25\] -fixed false -x 1706 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/m17 -fixed false -x 1784 -y 129
set_location -inst_name sram_test_module_0/addr_portA\[2\] -fixed false -x 1467 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un17_cpu_d_req_is_apb_2 -fixed false -x 1890 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_\[32\] -fixed false -x 1864 -y 91
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG3_6 -fixed false -x 1639 -y 141
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_494 -fixed false -x 1577 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv\[21\] -fixed false -x 1589 -y 156
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen\[18\].BUFD_BLK -fixed false -x 1475 -y 27
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1\[13\] -fixed false -x 1640 -y 117
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2\[3\] -fixed false -x 1647 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_o2\[0\] -fixed false -x 1684 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[5\] -fixed false -x 1784 -y 171
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[11\] -fixed false -x 1745 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5\[5\] -fixed false -x 1878 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop\[0\].buff_data.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram1_\[3\] -fixed false -x 1714 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[25\] -fixed false -x 1881 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[14\] -fixed false -x 1706 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/debug_gpr_resp_valid -fixed false -x 1831 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/abstractcs_cmderr\[1\] -fixed false -x 1856 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_rd_byte_en_int_13_m0\[2\] -fixed false -x 1943 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1\[30\] -fixed false -x 1985 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_m\[20\] -fixed false -x 1847 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2125.rv32c_dec_mnemonic2125_3_3 -fixed false -x 1705 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat_RNO_0\[0\] -fixed false -x 1820 -y 87
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_313 -fixed false -x 1679 -y 156
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state_RNO_0\[4\] -fixed false -x 668 -y 9
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int\[5\] -fixed false -x 1916 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[7\] -fixed false -x 1785 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[12\] -fixed false -x 1616 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv\[21\] -fixed false -x 1798 -y 102
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state133_0 -fixed false -x 670 -y 9
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[12\] -fixed false -x 1668 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un10_access_valid_0_a3_0 -fixed false -x 1952 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data_0\[17\] -fixed false -x 1655 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_iv_RNO -fixed false -x 1750 -y 111
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen\[19\].BUFD_BLK -fixed false -x 803 -y 39
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[25\] -fixed false -x 1810 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid48 -fixed false -x 1823 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un6_alu_op_complete_ex_2 -fixed false -x 1792 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_6_2\[0\] -fixed false -x 1714 -y 105
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/un2_CountIsZero -fixed false -x 1527 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv\[30\] -fixed false -x 1796 -y 90
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[4\] -fixed false -x 1465 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/sel_early\[1\] -fixed false -x 1666 -y 135
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_552 -fixed false -x 1581 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[24\] -fixed false -x 1910 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dtm_req_data_cZ\[22\] -fixed false -x 1845 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data_0\[15\] -fixed false -x 1679 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_61\[3\] -fixed false -x 2003 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_7 -fixed false -x 1690 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/req_os_d_src\[7\] -fixed false -x 1776 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_busyerror_1_sqmuxa -fixed false -x 1879 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2\[3\] -fixed false -x 1697 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState\[15\] -fixed false -x 1807 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[13\] -fixed false -x 1850 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/case_dec_gpr_rs2_rd_sel_0_sqmuxa -fixed false -x 1727 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_32_0\[7\] -fixed false -x 1978 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_iv_1\[5\] -fixed false -x 1913 -y 117
set_location -inst_name MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS\[6\].APB_32.GPOUT_reg\[6\] -fixed false -x 1555 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp\[6\] -fixed false -x 1641 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[25\] -fixed false -x 1883 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_iv_0\[22\] -fixed false -x 1885 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[8\] -fixed false -x 1695 -y 160
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA\[31\] -fixed false -x 1629 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_RNO\[16\] -fixed false -x 1593 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data\[1\] -fixed false -x 1939 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_wr_byte_en_1\[1\] -fixed false -x 1803 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv\[24\] -fixed false -x 1904 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mscratch_rd_data\[27\] -fixed false -x 1889 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata1_sw_rd_sel -fixed false -x 1840 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO\[14\] -fixed false -x 1858 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp\[8\] -fixed false -x 1591 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.init_wr_dcsr_step_en_RNID3UMA -fixed false -x 1809 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un1_access_valid\[1\] -fixed false -x 1945 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2\[23\] -fixed false -x 1841 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_wr_strb\[0\] -fixed false -x 1706 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data\[5\] -fixed false -x 1657 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[30\] -fixed false -x 1722 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data_0\[13\] -fixed false -x 1640 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[2\] -fixed false -x 1711 -y 148
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_194 -fixed false -x 1591 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_53\[7\] -fixed false -x 1970 -y 141
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/un1_samples6_1_0 -fixed false -x 1458 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic852 -fixed false -x 1684 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0_\[28\] -fixed false -x 1614 -y 115
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_172 -fixed false -x 1679 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4956 -fixed false -x 1716 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0\[4\] -fixed false -x 1760 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[24\] -fixed false -x 1589 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7\[13\] -fixed false -x 1966 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[29\] -fixed false -x 1582 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_rd_data_sig\[1\] -fixed false -x 1634 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO_0\[0\] -fixed false -x 1687 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_cause/gen_bit_reset.state_val_RNO\[0\] -fixed false -x 1810 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[10\] -fixed false -x 1556 -y 133
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/controlReg2\[7\] -fixed false -x 1497 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[20\] -fixed false -x 1644 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs2_rd_valid.m12_1 -fixed false -x 1683 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[48\] -fixed false -x 1651 -y 160
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/plic_core_plic_gateway.genblk1\[2\].plic_gateway/interrupt_in_flight -fixed false -x 1532 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_op\[1\] -fixed false -x 1814 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5\[3\] -fixed false -x 1883 -y 120
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen\[33\].BUFD_BLK -fixed false -x 1756 -y 81
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr_ff\[5\] -fixed false -x 1889 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_0\[30\] -fixed false -x 1667 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[27\] -fixed false -x 1745 -y 159
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PRDATA_0_iv_0\[7\] -fixed false -x 1553 -y 141
set_location -inst_name CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_13\[0\] -fixed false -x 1522 -y 142
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/make_parity_err.parity_err5_0_o2 -fixed false -x 1462 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/shiftDR_1_sqmuxa_0_a2 -fixed false -x 1779 -y 87
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_379 -fixed false -x 1626 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv\[5\] -fixed false -x 1848 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[17\] -fixed false -x 1843 -y 94
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un1_sba_rd_req_cmb_1 -fixed false -x 1887 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[7\] -fixed false -x 1977 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_places_1_.m9 -fixed false -x 1763 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2124 -fixed false -x 1709 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNIB9LJE\[20\] -fixed false -x 1711 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[13\] -fixed false -x 1876 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[14\] -fixed false -x 1614 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_m\[18\] -fixed false -x 1881 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2_\[26\] -fixed false -x 1591 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[2\] -fixed false -x 1676 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv\[3\] -fixed false -x 1696 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR\[5\] -fixed false -x 1793 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[5\] -fixed false -x 1775 -y 141
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/iPRDATA\[7\] -fixed false -x 1490 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.N_23_mux_m -fixed false -x 1767 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_shifter_unit_op_sel_ex7 -fixed false -x 1752 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un26_sba_req_rd_byte_en_int_i_o3 -fixed false -x 1936 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[37\] -fixed false -x 1823 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int\[6\] -fixed false -x 1888 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr\[1\] -fixed false -x 1789 -y 109
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA\[29\] -fixed false -x 1565 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_resume_req -fixed false -x 1809 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_10\[17\] -fixed false -x 1879 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv\[1\] -fixed false -x 1788 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_1_a2 -fixed false -x 1747 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_6\[17\] -fixed false -x 1871 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9\[8\] -fixed false -x 1947 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4951_3 -fixed false -x 1676 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop\[0\].buff_data\[0\]\[2\] -fixed false -x 1708 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[6\] -fixed false -x 1744 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr\[4\] -fixed false -x 1754 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[22\] -fixed false -x 1950 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_rd_byte_en_int_13_m2\[3\] -fixed false -x 1942 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[12\] -fixed false -x 1737 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35\[0\] -fixed false -x 1966 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/dpc_rd_data\[11\] -fixed false -x 1760 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_v\[16\] -fixed false -x 1859 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR\[23\] -fixed false -x 1790 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_RNO\[22\] -fixed false -x 1663 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[16\] -fixed false -x 1795 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.un1_instruction_3 -fixed false -x 1698 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_timer/interrupt_capture_reg_RNIA5GT4 -fixed false -x 1804 -y 117
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/iPSELS_0_o2\[0\] -fixed false -x 1545 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_o12_4 -fixed false -x 1732 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[16\] -fixed false -x 1798 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_resp_valid -fixed false -x 1862 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_state\[2\] -fixed false -x 1818 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m15_1 -fixed false -x 1685 -y 102
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/mem_byteen_m_i_o2_yy_RNIVLN2H\[2\] -fixed false -x 1611 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_RNO\[11\] -fixed false -x 1667 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_Z\[6\] -fixed false -x 1899 -y 118
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_50 -fixed false -x 1625 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un17_trap_val -fixed false -x 1805 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_45 -fixed false -x 1673 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[23\] -fixed false -x 1713 -y 157
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[12\] -fixed false -x 1787 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[19\] -fixed false -x 1763 -y 115
set_location -inst_name MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_2\[6\] -fixed false -x 1556 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_req_op_4 -fixed false -x 1815 -y 126
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/plic_core_ip.genblk1\[1\].interrupt_pending_register/un1_interrupt_pending_valid_0 -fixed false -x 1528 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[0\] -fixed false -x 1840 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_27 -fixed false -x 1753 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg\[5\] -fixed false -x 1878 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_6\[14\] -fixed false -x 1940 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4915_1_8 -fixed false -x 1709 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rd_rs3_completing_ex_i_a2_0_0 -fixed false -x 1797 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un11lto31_10 -fixed false -x 1848 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr\[9\] -fixed false -x 1903 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_rd_ptr\[1\] -fixed false -x 1713 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[1\] -fixed false -x 1708 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_0_iv\[27\] -fixed false -x 1907 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3\[5\] -fixed false -x 1642 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr_2_iv_0_a2_0_0\[0\] -fixed false -x 1765 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_10\[11\] -fixed false -x 1819 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_Z\[11\] -fixed false -x 1872 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int\[25\] -fixed false -x 1936 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[15\] -fixed false -x 1708 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_0_RNO\[4\] -fixed false -x 1672 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/wr_gray_ptr_synch\[1\] -fixed false -x 1824 -y 88
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/count_19_0_iv_0_0_1\[4\] -fixed false -x 700 -y 9
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_10\[4\] -fixed false -x 1774 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_iv_1\[0\] -fixed false -x 1914 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_1\[14\] -fixed false -x 1988 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_47\[15\] -fixed false -x 1990 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux\[22\] -fixed false -x 1709 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_0_iv_RNO\[12\] -fixed false -x 1920 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid_sig -fixed false -x 1759 -y 120
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PreScale\[5\] -fixed false -x 1530 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_flush -fixed false -x 1804 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_inhibit_ex_i_0_o3_RNI37V5U -fixed false -x 1737 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[33\] -fixed false -x 1876 -y 166
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\] -fixed false -x 1477 -y 136
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_390 -fixed false -x 1630 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata2_sw_rd_sel -fixed false -x 1847 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs1_rd_hzd_2 -fixed false -x 1799 -y 114
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_774 -fixed false -x 1664 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff\[22\] -fixed false -x 1885 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff\[20\] -fixed false -x 1911 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35_1\[0\] -fixed false -x 1955 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_10\[13\] -fixed false -x 1826 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_RNI4QIPU -fixed false -x 1669 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[20\] -fixed false -x 1841 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[22\] -fixed false -x 1849 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1\[2\] -fixed false -x 1644 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_2\[15\] -fixed false -x 1619 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg\[22\] -fixed false -x 1819 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_o5_0\[1\] -fixed false -x 1750 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg\[9\] -fixed false -x 1873 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmcontrol_ndmreset_4_u -fixed false -x 1842 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_6 -fixed false -x 1735 -y 117
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_624 -fixed false -x 1625 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[8\] -fixed false -x 1753 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_\[20\] -fixed false -x 1894 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_0\[31\] -fixed false -x 1664 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_0_iv_RNO_0\[15\] -fixed false -x 1920 -y 105
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_566 -fixed false -x 1491 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2\[1\] -fixed false -x 1799 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[19\] -fixed false -x 1851 -y 94
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2\[0\].BUFD_TRST/bufd_gen\[8\].BUFD_BLK -fixed false -x 1041 -y 24
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState\[1\] -fixed false -x 1807 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[11\] -fixed false -x 1611 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/gen_tcm0_i_decode.un8_cpu_i_req_is_tcm0lto17_8 -fixed false -x 1729 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0__RNI4EOCJ\[25\] -fixed false -x 1584 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0\[11\] -fixed false -x 1854 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState\[7\] -fixed false -x 1800 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata\[11\] -fixed false -x 1925 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mtval_sw_rd_sel -fixed false -x 1846 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0__RNIS5OCJ\[21\] -fixed false -x 1608 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2\[6\] -fixed false -x 1928 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[0\] -fixed false -x 1816 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un16_cpu_i_req_is_apb_18 -fixed false -x 1730 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[10\] -fixed false -x 1618 -y 163
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state133_0_RNI99R9B -fixed false -x 693 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_0\[2\] -fixed false -x 1639 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dtm_req_data_cZ\[25\] -fixed false -x 1818 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_0_iv_0\[10\] -fixed false -x 1726 -y 93
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_215 -fixed false -x 1501 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_exu_result_reg_int_3_cZ\[25\] -fixed false -x 1895 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_lsu_op_0_a2\[2\] -fixed false -x 1696 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count\[3\] -fixed false -x 1687 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_mtvec_warl_wr_en\[0\] -fixed false -x 1807 -y 162
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG3_3 -fixed false -x 1643 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/wr_gray_ptr\[0\] -fixed false -x 1834 -y 88
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/controlReg2\[3\] -fixed false -x 1492 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un13_instr_is_lsu_ldstr_ex -fixed false -x 1824 -y 105
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_48 -fixed false -x 1608 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_gpr_reg\[14\] -fixed false -x 1860 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_addr_sel\[9\] -fixed false -x 1930 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_valid_int -fixed false -x 1894 -y 112
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_745 -fixed false -x 1610 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_lsu_op_cnst_0_a2\[0\] -fixed false -x 1700 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[12\] -fixed false -x 1858 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[24\] -fixed false -x 1869 -y 159
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un1_state_1_sqmuxa_RNI908H9 -fixed false -x 654 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95\[18\] -fixed false -x 1977 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[30\] -fixed false -x 1742 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_RNO\[3\] -fixed false -x 1713 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv_i\[4\] -fixed false -x 1788 -y 87
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un1_state_1_sqmuxa_3_RNO -fixed false -x 673 -y 9
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mimpid_sw_rd_sel_1 -fixed false -x 1845 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[31\] -fixed false -x 1746 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux\[10\] -fixed false -x 1766 -y 138
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/CountPulse_RNIBEE97 -fixed false -x 1527 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[8\] -fixed false -x 1844 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_csr_addr_6_fast_cZ\[7\] -fixed false -x 1786 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[10\] -fixed false -x 1762 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg\[16\] -fixed false -x 1919 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[8\] -fixed false -x 1748 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_88 -fixed false -x 1974 -y 141
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_355 -fixed false -x 1622 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0\[30\] -fixed false -x 1821 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[2\] -fixed false -x 1690 -y 154
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_a5\[5\] -fixed false -x 1478 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_state_ns_a3_0_0\[1\] -fixed false -x 1815 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un11_lsu_resp_ready_0 -fixed false -x 1789 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[17\] -fixed false -x 1789 -y 171
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt.receive_count_3_i_x2\[3\] -fixed false -x 1461 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_places_valid_2_1 -fixed false -x 1791 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un1_sbcs_readonaddr_ff7_4_0 -fixed false -x 1952 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1\[6\] -fixed false -x 1661 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m\[13\] -fixed false -x 1706 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/extract_os_d_loop_l1.un9_req_os_d_src\[1\] -fixed false -x 1787 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[13\] -fixed false -x 1613 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[44\] -fixed false -x 1895 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[26\] -fixed false -x 1770 -y 163
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Load\[18\] -fixed false -x 1565 -y 139
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_692 -fixed false -x 1456 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_mode_enter -fixed false -x 1810 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[6\] -fixed false -x 1700 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr\[1\] -fixed false -x 1872 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un3_dmi_rd -fixed false -x 1881 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr\[7\] -fixed false -x 1882 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_div_divisor_5\[26\] -fixed false -x 1867 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop\[0\].buff_data.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram1_\[1\] -fixed false -x 1712 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[25\] -fixed false -x 1773 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/prescale_counter6_3 -fixed false -x 1931 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/cmderr_ff\[1\] -fixed false -x 1859 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un1_next_state_0_sqmuxa_3 -fixed false -x 1923 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[17\] -fixed false -x 1966 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15\[13\] -fixed false -x 2002 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/wr_gray_ptr_synch\[0\] -fixed false -x 1883 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3\[10\] -fixed false -x 1868 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_v\[21\] -fixed false -x 1882 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr\[5\] -fixed false -x 1905 -y 117
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_586 -fixed false -x 1628 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata2_sw_rd_sel_7 -fixed false -x 1839 -y 114
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0_.m15 -fixed false -x 1471 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data\[28\] -fixed false -x 1665 -y 147
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_199 -fixed false -x 1614 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv_1\[7\] -fixed false -x 1717 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[13\] -fixed false -x 1855 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_iv_0\[0\] -fixed false -x 1869 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_state_ns_1_0_.m12 -fixed false -x 1866 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un5_shifter_unit_op_sel_ex_cZ\[1\] -fixed false -x 1782 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_1_a2_1 -fixed false -x 1704 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[29\] -fixed false -x 1785 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_\[16\] -fixed false -x 1866 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[14\] -fixed false -x 1774 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_valid_0_0 -fixed false -x 1764 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[9\] -fixed false -x 1719 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/next_state21_a1_1 -fixed false -x 1834 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_iv_RNO_3 -fixed false -x 1762 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_i_a2_RNIADTOA\[8\] -fixed false -x 1922 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_wr_ptr_RNO\[0\] -fixed false -x 1710 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_csr_reg\[12\] -fixed false -x 1871 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/de_ex_pipe_bcu_op_sel_ex7_RNIGISOA -fixed false -x 1782 -y 102
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0\[0\] -fixed false -x 1480 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[25\] -fixed false -x 1895 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_valid_i_a2_0_5 -fixed false -x 1834 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/apb_prdata_net\[26\] -fixed false -x 1578 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_ptr\[0\] -fixed false -x 1825 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg\[5\] -fixed false -x 1823 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat15 -fixed false -x 1781 -y 87
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PSELSBUS_0_a2_1\[1\] -fixed false -x 1542 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_i_a2_4 -fixed false -x 1797 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_1_0\[4\] -fixed false -x 1882 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux\[13\] -fixed false -x 1704 -y 141
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_308 -fixed false -x 1594 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_byte_en\[0\] -fixed false -x 1951 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff\[15\] -fixed false -x 1921 -y 106
set_location -inst_name MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS\[3\].gpin1\[3\] -fixed false -x 1479 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2 -fixed false -x 1730 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr\[11\] -fixed false -x 1727 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO\[24\] -fixed false -x 1894 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5\[22\] -fixed false -x 1870 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_6\[4\] -fixed false -x 1735 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_wr_rd_state_Z\[0\] -fixed false -x 1776 -y 127
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_453 -fixed false -x 1632 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[3\] -fixed false -x 1779 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[9\] -fixed false -x 1725 -y 148
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_628 -fixed false -x 1615 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_248 -fixed false -x 1673 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_41 -fixed false -x 1674 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.dtmcs_dmireset -fixed false -x 1789 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data\[25\] -fixed false -x 1884 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[18\] -fixed false -x 1708 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[2\] -fixed false -x 1804 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/iab_resp_alloc -fixed false -x 1676 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr\[6\] -fixed false -x 1729 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_addr\[16\] -fixed false -x 1869 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/un1_htrans_reg_1_sqmuxa_i_i_a2_0 -fixed false -x 1663 -y 138
set_location -inst_name sram_test_module_0/expected\[19\] -fixed false -x 1207 -y 154
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/mem_byteen_m_i_a2_xx\[1\] -fixed false -x 1590 -y 135
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_548 -fixed false -x 1620 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[25\] -fixed false -x 1818 -y 94
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0_\[4\] -fixed false -x 1661 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_\[17\] -fixed false -x 1863 -y 91
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA\[24\] -fixed false -x 1643 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_state_ns_cZ\[1\] -fixed false -x 1821 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[6\] -fixed false -x 1771 -y 153
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/mem_byteen_m_i_a0_1\[3\] -fixed false -x 1592 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[11\] -fixed false -x 1821 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_211 -fixed false -x 1592 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr_ff\[3\] -fixed false -x 1887 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_op_complete_retr_c -fixed false -x 1768 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_operand_3\[23\] -fixed false -x 1941 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNIJHLJE\[24\] -fixed false -x 1714 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[0\] -fixed false -x 1778 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[7\] -fixed false -x 1753 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_1\[2\] -fixed false -x 1930 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dtm_req_data_cZ\[24\] -fixed false -x 1815 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_0\[0\] -fixed false -x 1666 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[20\] -fixed false -x 1749 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[7\] -fixed false -x 1788 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_operand_3\[26\] -fixed false -x 1911 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dtm_req_data_cZ\[26\] -fixed false -x 1843 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO\[28\] -fixed false -x 1838 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[7\] -fixed false -x 1580 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv\[31\] -fixed false -x 1853 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex\[7\] -fixed false -x 1787 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_m2_0_a2_0 -fixed false -x 1788 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_1_iv_0\[2\] -fixed false -x 1752 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_iv\[4\] -fixed false -x 1928 -y 108
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_419 -fixed false -x 1636 -y 99
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/endofshift_2 -fixed false -x 685 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_addr_cZ\[6\] -fixed false -x 1901 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic847_5 -fixed false -x 1646 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[20\] -fixed false -x 1892 -y 94
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_a0 -fixed false -x 1732 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_valid_m_0_1 -fixed false -x 1778 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/tdo_1 -fixed false -x 1769 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop\[1\].buff_data\[1\]\[4\] -fixed false -x 1724 -y 133
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Load\[2\] -fixed false -x 1535 -y 136
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/mem_byteen_m_i_a1_0\[3\] -fixed false -x 1610 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv\[5\] -fixed false -x 1720 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[20\] -fixed false -x 1770 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv\[26\] -fixed false -x 1793 -y 102
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen\[18\].BUFD_BLK -fixed false -x 802 -y 39
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[29\] -fixed false -x 1704 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9\[9\] -fixed false -x 1951 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO\[2\] -fixed false -x 1723 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mie_sw_rd_sel -fixed false -x 1824 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[32\] -fixed false -x 1853 -y 94
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb -fixed false -x 1743 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[11\] -fixed false -x 1900 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mip_rd_data_2\[7\] -fixed false -x 1822 -y 117
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_97 -fixed false -x 1628 -y 120
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_354 -fixed false -x 1593 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/valid_write_1 -fixed false -x 1912 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_7\[9\] -fixed false -x 1753 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_sn_m2 -fixed false -x 1853 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_ex_retr.un3_branch_cond_ex\[1\] -fixed false -x 1785 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m17 -fixed false -x 1699 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3\[7\] -fixed false -x 1648 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[1\] -fixed false -x 1654 -y 114
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_58 -fixed false -x 1579 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_pipe_lsu_op_retr_1_cZ\[1\] -fixed false -x 1792 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_autoincrement_ff -fixed false -x 1888 -y 94
set_location -inst_name sram_test_module_0/wait_cnt_5_0\[0\] -fixed false -x 1504 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/valid_out -fixed false -x 1777 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0\[0\] -fixed false -x 1676 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[15\] -fixed false -x 1777 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1\[11\] -fixed false -x 1940 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[16\] -fixed false -x 1780 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un1_debug_csr_valid19 -fixed false -x 1837 -y 105
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_68 -fixed false -x 1662 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un2_cpu_d_resp_type\[10\] -fixed false -x 1699 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[31\] -fixed false -x 1867 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[25\] -fixed false -x 1883 -y 154
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_338 -fixed false -x 1585 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_0_iv\[18\] -fixed false -x 1893 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel\[5\] -fixed false -x 1851 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp\[15\] -fixed false -x 1687 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m11_2_0 -fixed false -x 1688 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_iv_0\[14\] -fixed false -x 1918 -y 102
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Load\[8\] -fixed false -x 1542 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_i_a2\[12\] -fixed false -x 1924 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO_0\[1\] -fixed false -x 1683 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[2\] -fixed false -x 1733 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[0\].req_buff_resp_state_valid\[0\] -fixed false -x 1715 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_0_iv\[30\] -fixed false -x 1934 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/un22_next_quotient_2 -fixed false -x 1781 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO\[30\] -fixed false -x 1843 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[28\] -fixed false -x 1848 -y 120
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_296 -fixed false -x 1643 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr\[1\] -fixed false -x 1696 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result\[25\] -fixed false -x 1886 -y 153
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2\[5\] -fixed false -x 1638 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/next_buff_valid\[1\] -fixed false -x 1766 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/gnt_0\[0\] -fixed false -x 1657 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_RNO\[5\] -fixed false -x 1719 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[30\] -fixed false -x 1864 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI01LM8\[4\] -fixed false -x 1864 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/fence_0 -fixed false -x 1707 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_0_iv\[28\] -fixed false -x 1860 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_10\[26\] -fixed false -x 1833 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_addr\[22\] -fixed false -x 1845 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[4\] -fixed false -x 1755 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2__RNI8QG2T\[16\] -fixed false -x 1658 -y 114
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2\[0\].BUFD_TRST/bufd_gen\[4\].BUFD_BLK -fixed false -x 681 -y 12
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_4 -fixed false -x 1647 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5_1\[12\] -fixed false -x 1865 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[12\] -fixed false -x 1852 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_div_divisor_5\[12\] -fixed false -x 1858 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[6\] -fixed false -x 1741 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[13\] -fixed false -x 1875 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[15\] -fixed false -x 1658 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[36\] -fixed false -x 1634 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i\[17\] -fixed false -x 1911 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[33\] -fixed false -x 1821 -y 91
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/plic_core_ip.genblk1\[2\].interrupt_pending_register/interrupt_pending_reg_3_0\[0\] -fixed false -x 1535 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[11\] -fixed false -x 2002 -y 141
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA\[14\] -fixed false -x 1662 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1\[15\] -fixed false -x 1933 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[1\] -fixed false -x 1786 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_req_is_apb_1_RNI1ORBMB1 -fixed false -x 1742 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4957_3 -fixed false -x 1723 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un1_dmi_req_command -fixed false -x 1826 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_1_iv_0\[9\] -fixed false -x 1938 -y 111
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA\[0\] -fixed false -x 1532 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_1_iv_0\[21\] -fixed false -x 1911 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed\[11\] -fixed false -x 1625 -y 108
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen\[13\].BUFD_BLK -fixed false -x 795 -y 39
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[14\] -fixed false -x 1771 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[0\] -fixed false -x 1836 -y 91
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_URSTB -fixed false -x 676 -y 12
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_wr_strb_0_a2\[1\] -fixed false -x 1712 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/tcm0_d_req_valid_1 -fixed false -x 1750 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2__RNIB0K2T\[26\] -fixed false -x 1594 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[19\] -fixed false -x 1772 -y 157
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_wr_rd_state_Z\[1\] -fixed false -x 1777 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_23_i_m_1 -fixed false -x 1687 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[11\] -fixed false -x 1819 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[42\] -fixed false -x 1636 -y 160
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen\[13\].BUFD_BLK -fixed false -x 1209 -y 24
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_m\[6\] -fixed false -x 1835 -y 153
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_323 -fixed false -x 1619 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns_i_0_a3\[3\] -fixed false -x 1696 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[3\] -fixed false -x 1747 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_1_1 -fixed false -x 1733 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_0_iv\[27\] -fixed false -x 1908 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_gpr_reg\[6\] -fixed false -x 1872 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[21\] -fixed false -x 1733 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_operand_3\[0\] -fixed false -x 1859 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_2\[6\] -fixed false -x 1736 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_div_divisor_5\[23\] -fixed false -x 1866 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_11_0_RNO -fixed false -x 1800 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[2\] -fixed false -x 1783 -y 157
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dtm_req_data_cZ\[8\] -fixed false -x 1838 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[56\] -fixed false -x 1656 -y 166
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_iv_0\[0\] -fixed false -x 1516 -y 138
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c\[14\] -fixed false -x 1642 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[31\] -fixed false -x 1852 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/last_iab_rd_alignment_4_iv_i_1_RNO_0 -fixed false -x 1672 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[12\] -fixed false -x 1806 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a3_1 -fixed false -x 1713 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hsize_int_3_sqmuxa_1_0_a2_1 -fixed false -x 1702 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_valid_i_a2_0_RNI1D7GI -fixed false -x 1764 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_gpr_reg\[18\] -fixed false -x 1877 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_m\[4\] -fixed false -x 1844 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[0\] -fixed false -x 1583 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt\[1\] -fixed false -x 1802 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result\[3\] -fixed false -x 1820 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr_ff\[10\] -fixed false -x 1894 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int\[14\] -fixed false -x 1942 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_req_is_tcm0_2 -fixed false -x 1738 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_2_0\[1\] -fixed false -x 1904 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_error_sig_a0_3 -fixed false -x 1770 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_valid_i_a2_0_4 -fixed false -x 1833 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram1_\[27\] -fixed false -x 1629 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2\[26\] -fixed false -x 1929 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[13\] -fixed false -x 1711 -y 121
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG3_15 -fixed false -x 1646 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data_0\[6\] -fixed false -x 1656 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[30\] -fixed false -x 1716 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[17\] -fixed false -x 1853 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[23\] -fixed false -x 1890 -y 157
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[3\] -fixed false -x 1870 -y 120
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_217 -fixed false -x 1595 -y 138
set_location -inst_name sram_test_module_0/expected\[15\] -fixed false -x 1203 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_92\[6\] -fixed false -x 1990 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[17\] -fixed false -x 1745 -y 142
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_703 -fixed false -x 1590 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[61\] -fixed false -x 1661 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shifter_unit_places_0\[0\] -fixed false -x 1705 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg\[7\] -fixed false -x 1779 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0_\[1\] -fixed false -x 1642 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_1\[11\] -fixed false -x 2001 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_1\[5\] -fixed false -x 1613 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[26\] -fixed false -x 1939 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[23\] -fixed false -x 1753 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_0\[20\] -fixed false -x 1648 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[8\] -fixed false -x 1737 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_operand_3\[18\] -fixed false -x 1942 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0__RNICOJ3N\[3\] -fixed false -x 1645 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.haltreq_debug_enter_pending6 -fixed false -x 1802 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[11\] -fixed false -x 1666 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result\[17\] -fixed false -x 1869 -y 141
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Count\[22\] -fixed false -x 1559 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_dbreak_retr -fixed false -x 1809 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_24 -fixed false -x 1701 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_tz\[5\] -fixed false -x 1711 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6\[12\] -fixed false -x 1778 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_2\[26\] -fixed false -x 1913 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv\[33\] -fixed false -x 1821 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[12\] -fixed false -x 1850 -y 97
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[17\] -fixed false -x 1743 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv\[8\] -fixed false -x 1880 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_c_d_RNICORT7 -fixed false -x 1812 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/hipri_req_ptr\[0\] -fixed false -x 1747 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_1\[29\] -fixed false -x 1978 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_operand1_mux_sel_0_a2_3_2\[0\] -fixed false -x 1656 -y 99
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_775 -fixed false -x 1652 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2\[17\] -fixed false -x 1770 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2_\[23\] -fixed false -x 1586 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.implicit_wr_dcsr_cause_wr_data_1_m2\[1\] -fixed false -x 1810 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[20\] -fixed false -x 1575 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[21\] -fixed false -x 1837 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_RNO_0\[2\] -fixed false -x 1768 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/apb_prdata_net\[20\] -fixed false -x 1575 -y 141
set_location -inst_name sram_test_module_0/start_pulse -fixed false -x 1509 -y 144
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Count\[10\] -fixed false -x 1547 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3_1\[31\] -fixed false -x 1973 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_10\[24\] -fixed false -x 1885 -y 147
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PRDATA_0_iv_1\[2\] -fixed false -x 1551 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv\[0\] -fixed false -x 1833 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[14\] -fixed false -x 1953 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata\[2\] -fixed false -x 1941 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1\[16\] -fixed false -x 1945 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_completing_ex_i_1_3 -fixed false -x 1764 -y 108
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_574 -fixed false -x 1661 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[4\] -fixed false -x 1764 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data_0\[2\] -fixed false -x 1673 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_25 -fixed false -x 1671 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv\[19\] -fixed false -x 1623 -y 159
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_444 -fixed false -x 1575 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un20_emi_req_os_at_flush\[0\] -fixed false -x 1632 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/next_state21_0 -fixed false -x 1882 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_o2 -fixed false -x 1738 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[7\] -fixed false -x 1806 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5\[31\] -fixed false -x 1859 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_sn_m5 -fixed false -x 1803 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/rd_gray_ptr_RNI37HCF\[1\] -fixed false -x 1879 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_iv\[1\] -fixed false -x 1927 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[11\] -fixed false -x 1726 -y 160
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_state\[1\] -fixed false -x 1471 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m22_1_0 -fixed false -x 1661 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dtm_req_data_cZ\[13\] -fixed false -x 1855 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[15\] -fixed false -x 1713 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_gpr_reg\[7\] -fixed false -x 1880 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_m\[13\] -fixed false -x 1877 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5_1\[31\] -fixed false -x 1850 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[9\] -fixed false -x 1783 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop\[1\].buff_data\[1\]\[0\] -fixed false -x 1723 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m21 -fixed false -x 1688 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[1\] -fixed false -x 1719 -y 160
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/mem_byteen_m_i_a2_0_yy\[3\] -fixed false -x 1591 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[10\] -fixed false -x 1682 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/req_addr_mux\[15\] -fixed false -x 1846 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un9_cpu_d_resp_valid_sig_2 -fixed false -x 1756 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_interrupt/wr_en_data_or -fixed false -x 1835 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[17\] -fixed false -x 1727 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_flush_RNISGDG71 -fixed false -x 1738 -y 126
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/TIMINT -fixed false -x 1523 -y 138
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_156 -fixed false -x 1629 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv\[18\] -fixed false -x 1891 -y 117
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_711 -fixed false -x 1576 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_RNO\[24\] -fixed false -x 1654 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[21\] -fixed false -x 1727 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4950_3 -fixed false -x 1669 -y 105
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t_cZ\[2\] -fixed false -x 1618 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_iv_RNO\[7\] -fixed false -x 1934 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_1_0\[27\] -fixed false -x 1877 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[18\] -fixed false -x 1781 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop.req_addr_mux_3\[13\] -fixed false -x 1880 -y 135
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_733 -fixed false -x 1582 -y 180
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_38\[7\] -fixed false -x 1953 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_priv_soft_reset_taken_0 -fixed false -x 1833 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[9\] -fixed false -x 1836 -y 97
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_41\[8\] -fixed false -x 1941 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_8\[19\] -fixed false -x 1871 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_0_iv_RNO\[14\] -fixed false -x 1940 -y 102
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA\[27\] -fixed false -x 1580 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_wr_req_ff_4 -fixed false -x 1864 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_1_iv\[10\] -fixed false -x 1950 -y 111
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Load\[0\] -fixed false -x 1529 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data\[3\] -fixed false -x 1674 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2115_4 -fixed false -x 1735 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un1_dmi_wr -fixed false -x 1861 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[8\] -fixed false -x 1966 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/apb_prdata_net\[16\] -fixed false -x 1575 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO\[5\] -fixed false -x 1867 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_operand1_0\[20\] -fixed false -x 1841 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr_reg_5\[14\] -fixed false -x 1920 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[27\] -fixed false -x 1735 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1\[9\] -fixed false -x 1943 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_2_sqmuxa -fixed false -x 1944 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_\[15\] -fixed false -x 1886 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_state_ns_a3_0_0\[3\] -fixed false -x 1817 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_0\[21\] -fixed false -x 1650 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr_ff\[24\] -fixed false -x 1908 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[28\] -fixed false -x 1864 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1__RNI6S8HG\[7\] -fixed false -x 1591 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[15\] -fixed false -x 1712 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_10\[20\] -fixed false -x 1833 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[27\] -fixed false -x 1800 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[19\] -fixed false -x 1765 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[28\] -fixed false -x 1593 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instr_completing_retr_d_RNI0SOU21 -fixed false -x 1801 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr\[31\] -fixed false -x 1852 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31_1\[20\] -fixed false -x 1951 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[4\] -fixed false -x 1592 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_2_iv\[19\] -fixed false -x 1701 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_1_0\[23\] -fixed false -x 1873 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[1\] -fixed false -x 1702 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_set_wfi_waiting_3 -fixed false -x 1784 -y 135
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un1_state_1_sqmuxa_3 -fixed false -x 648 -y 6
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/interrupt_enable_wr_valid17_0_a2_RNI0T8VB_0 -fixed false -x 1539 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_62\[0\] -fixed false -x 1967 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/abs_cmd_regtype_cmb\[0\] -fixed false -x 1844 -y 105
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_12 -fixed false -x 1655 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un2_cpu_d_resp_type\[8\] -fixed false -x 1749 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result\[6\] -fixed false -x 1830 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]_RNIF8FRF\[4\] -fixed false -x 1683 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count_RNO\[1\] -fixed false -x 1681 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_39_1\[2\] -fixed false -x 1963 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt_m5s4_1 -fixed false -x 1807 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[19\] -fixed false -x 2010 -y 138
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state_RNI6MTR2\[3\] -fixed false -x 694 -y 9
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[20\] -fixed false -x 1749 -y 159
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_578 -fixed false -x 1615 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/irq_taken_2_3_RNI26OCO1 -fixed false -x 1780 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[22\] -fixed false -x 1853 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31_2\[28\] -fixed false -x 1953 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3\[3\] -fixed false -x 1674 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_gpr_reg\[13\] -fixed false -x 1842 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_req_branch_excpt_req_ready_0_RNO_0 -fixed false -x 1746 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[17\] -fixed false -x 1747 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1\[13\] -fixed false -x 1639 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[25\] -fixed false -x 1836 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[40\] -fixed false -x 1641 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[0\].req_buff_resp_state\[0\]_3\[1\] -fixed false -x 1757 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3\[11\] -fixed false -x 1823 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[17\] -fixed false -x 1773 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_1_4 -fixed false -x 1723 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5\[26\] -fixed false -x 1880 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hsize_int_1_sqmuxa_2_4_a2_1 -fixed false -x 1701 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[1\].buff_data\[1\]\[6\] -fixed false -x 1781 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[1\].req_buff_resp_state_valid_9\[1\] -fixed false -x 1708 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr\[15\] -fixed false -x 1845 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dtm_req_data_cZ\[11\] -fixed false -x 1853 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_inhibit_ex_i_0_a3_0 -fixed false -x 1818 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_inhibit_ex_i_0_a2_4 -fixed false -x 1816 -y 111
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2\[0\].BUFD_TRST/bufd_gen\[27\].BUFD_BLK -fixed false -x 1774 -y 81
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_225 -fixed false -x 1616 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[20\] -fixed false -x 1784 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_\[0\] -fixed false -x 1836 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2\[3\] -fixed false -x 1803 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[10\] -fixed false -x 1689 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[12\] -fixed false -x 1715 -y 117
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t_cZ\[3\] -fixed false -x 1614 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/timeout -fixed false -x 1908 -y 94
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2\[11\] -fixed false -x 1629 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_state_ns_1_0_.m13 -fixed false -x 1871 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[18\] -fixed false -x 1748 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg_state\[0\] -fixed false -x 1922 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/irq_m11_0_a3_0_1 -fixed false -x 1781 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs2_rd_valid.m11_3 -fixed false -x 1685 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_valid_de_2 -fixed false -x 1736 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5\[14\] -fixed false -x 1750 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_RNO\[1\] -fixed false -x 1587 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_\[25\] -fixed false -x 1866 -y 88
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA\[17\] -fixed false -x 1674 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/genblk3.shift_active_high.shift_active_low.shiftIR_ne_0_3 -fixed false -x 1764 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_1_0\[22\] -fixed false -x 1922 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp\[4\] -fixed false -x 1678 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_illegal_instr_retr -fixed false -x 1821 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_1_iv_0\[8\] -fixed false -x 1924 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[1\] -fixed false -x 1589 -y 166
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_525 -fixed false -x 1659 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/case_dec_gpr_rs2_rd_sel_2_sqmuxa_RNIGQ0T01 -fixed false -x 1759 -y 102
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un1_state_0_sqmuxa_i_0 -fixed false -x 679 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_8\[7\] -fixed false -x 1754 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv_RNO\[16\] -fixed false -x 1892 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/un11_0_0_0 -fixed false -x 1705 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_rd_ptr_4\[1\] -fixed false -x 1683 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0_\[10\] -fixed false -x 1586 -y 115
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/OneShotClr_1_RNIBVT4P -fixed false -x 1535 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_451 -fixed false -x 1587 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[16\] -fixed false -x 1842 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_resp_access_parity_error_0_sqmuxa -fixed false -x 1935 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_access_misalign_error -fixed false -x 1702 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mtvec_sw_rd_sel -fixed false -x 1834 -y 114
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[5\] -fixed false -x 1473 -y 139
set_location -inst_name sram_test_module_0/addr_portA\[0\] -fixed false -x 1465 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_addr_reg\[6\] -fixed false -x 1928 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1\[2\] -fixed false -x 1688 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st\[2\] -fixed false -x 1708 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_2\[1\] -fixed false -x 1923 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_1_RNO\[4\] -fixed false -x 1685 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[17\] -fixed false -x 1914 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_9_RNIL4N1C -fixed false -x 1787 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[43\] -fixed false -x 1637 -y 160
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG3_7 -fixed false -x 1631 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_m\[1\] -fixed false -x 1806 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_valid_m_0_1_RNO -fixed false -x 1779 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count\[1\] -fixed false -x 1678 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/force_debug_nop_de -fixed false -x 1735 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv\[27\] -fixed false -x 1573 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2\[29\] -fixed false -x 1672 -y 120
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_204 -fixed false -x 1677 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/wr_ptr_RNI27BN7\[0\] -fixed false -x 1873 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr\[8\] -fixed false -x 1857 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9\[7\] -fixed false -x 1892 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_53\[8\] -fixed false -x 1976 -y 138
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen\[6\].BUFD_BLK -fixed false -x 701 -y 15
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/DataOut_1_sqmuxa -fixed false -x 1530 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[15\] -fixed false -x 1777 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_byte_en\[2\] -fixed false -x 1947 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2119_3 -fixed false -x 1698 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_div_divisor_5\[10\] -fixed false -x 1847 -y 168
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_340 -fixed false -x 1476 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count\[0\] -fixed false -x 1629 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_0_a3\[0\] -fixed false -x 1789 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[10\] -fixed false -x 1842 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[30\] -fixed false -x 1932 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp\[7\] -fixed false -x 1636 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[5\] -fixed false -x 1731 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[10\] -fixed false -x 1718 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv_RNO\[22\] -fixed false -x 1886 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_v\[4\] -fixed false -x 1836 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_m\[17\] -fixed false -x 1792 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1\[11\] -fixed false -x 1663 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count\[7\] -fixed false -x 1691 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_95_2\[29\] -fixed false -x 1990 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_valid_int_2_sqmuxa_i -fixed false -x 1891 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/havereset_skip_pwrup -fixed false -x 1846 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7\[8\] -fixed false -x 1960 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/soft_reset_pending -fixed false -x 1829 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_valid_int35_0 -fixed false -x 1881 -y 120
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_87 -fixed false -x 1638 -y 153
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_213 -fixed false -x 1787 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data_0\[20\] -fixed false -x 1650 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_res_pos_neg_3 -fixed false -x 1805 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_operand_3\[2\] -fixed false -x 1881 -y 138
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/interrupt_enable_wr_data_0_sqmuxa_0_a2 -fixed false -x 1545 -y 147
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA\[36\] -fixed false -x 1655 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex\[1\] -fixed false -x 1739 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_csr_op_wr_data\[0\] -fixed false -x 1814 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[1\] -fixed false -x 1696 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_0\[21\] -fixed false -x 1686 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[24\] -fixed false -x 1804 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[14\] -fixed false -x 1774 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO\[7\] -fixed false -x 1987 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr_reg\[5\] -fixed false -x 1719 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_Z\[27\] -fixed false -x 1874 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop\[0\].buff_data.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram0_\[2\] -fixed false -x 1716 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2\[24\] -fixed false -x 1921 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[3\] -fixed false -x 1793 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/req_addr_mux\[4\] -fixed false -x 1714 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_0_iv\[26\] -fixed false -x 1903 -y 99
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA\[27\] -fixed false -x 1564 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_completing_ex_i_a0_0 -fixed false -x 1770 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result\[30\] -fixed false -x 1899 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_exu_result_reg_int_3_cZ\[27\] -fixed false -x 1894 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/branch_req_no_fence_i -fixed false -x 1711 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/res_pos_neg -fixed false -x 1805 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop\[0\].buff_data\[0\]\[5\] -fixed false -x 1707 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/req_buff_fence_os\[1\] -fixed false -x 1704 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_RNO\[19\] -fixed false -x 1624 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9_2\[10\] -fixed false -x 1946 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2_i_m2\[5\] -fixed false -x 1785 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[26\] -fixed false -x 1810 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[20\] -fixed false -x 1922 -y 153
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_77 -fixed false -x 1591 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3\[15\] -fixed false -x 1683 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[20\] -fixed false -x 1729 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[3\] -fixed false -x 1710 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mvendorid_sw_rd_sel -fixed false -x 1847 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4913 -fixed false -x 1705 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO\[18\] -fixed false -x 1796 -y 87
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA\[14\] -fixed false -x 1554 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[0\] -fixed false -x 1761 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data_0\[16\] -fixed false -x 1647 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m22_2_0 -fixed false -x 1688 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[5\] -fixed false -x 1769 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/div.div_finish_3 -fixed false -x 1777 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_RNO_0\[0\] -fixed false -x 1740 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr_reg\[14\] -fixed false -x 1928 -y 139
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_29 -fixed false -x 1583 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9_2\[7\] -fixed false -x 1893 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1\[27\] -fixed false -x 1976 -y 144
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_117 -fixed false -x 1586 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[28\] -fixed false -x 1735 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[31\] -fixed false -x 1845 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2120_0 -fixed false -x 1708 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_byte_en\[0\] -fixed false -x 1823 -y 114
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_234 -fixed false -x 1624 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[3\] -fixed false -x 1883 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[1\] -fixed false -x 1577 -y 138
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/interrupt_enable_wr_data_4\[1\] -fixed false -x 1544 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_0_iv\[3\] -fixed false -x 1761 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_m\[3\] -fixed false -x 1808 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_1_iv\[11\] -fixed false -x 1931 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[7\] -fixed false -x 1819 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_m\[19\] -fixed false -x 1836 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_rd_byte_en_int_13_m2_2\[1\] -fixed false -x 1939 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[8\] -fixed false -x 1799 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int\[28\] -fixed false -x 1913 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[22\] -fixed false -x 1788 -y 111
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_221 -fixed false -x 1651 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_div_divisor_5\[3\] -fixed false -x 1846 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[8\] -fixed false -x 1842 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[0\] -fixed false -x 1768 -y 142
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/receive_count\[3\] -fixed false -x 1454 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[30\] -fixed false -x 1852 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_retr_fast -fixed false -x 1804 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9_2\[3\] -fixed false -x 1862 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_alu_op_sel_u_1_1 -fixed false -x 1734 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_busyerror_ff_3_f1 -fixed false -x 1877 -y 93
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Count\[30\] -fixed false -x 1567 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_1\[14\] -fixed false -x 1666 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[9\] -fixed false -x 1740 -y 156
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t_cZ\[14\] -fixed false -x 1642 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed\[15\] -fixed false -x 1612 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[28\] -fixed false -x 1802 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_byte_en_int_0_sqmuxa -fixed false -x 1907 -y 108
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2\[0\].BUFD_TRST/bufd_gen\[13\].BUFD_BLK -fixed false -x 1038 -y 24
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_152 -fixed false -x 1625 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[0\] -fixed false -x 1905 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_resume_req_3_0 -fixed false -x 1810 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[30\] -fixed false -x 1808 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data\[26\] -fixed false -x 1915 -y 148
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_429 -fixed false -x 1612 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_csr_reg\[17\] -fixed false -x 1870 -y 139
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_642 -fixed false -x 1646 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4959_3 -fixed false -x 1649 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[26\] -fixed false -x 1811 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_priv_soft_reset_taken_1_RNO_2 -fixed false -x 1791 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_mode_enter_rep1_RNI80CG27 -fixed false -x 1770 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_0_iv\[9\] -fixed false -x 1924 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/un1_cpu_d_req_ready -fixed false -x 1795 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_2\[17\] -fixed false -x 1915 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[21\] -fixed false -x 1838 -y 138
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un5_endofshift -fixed false -x 683 -y 6
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Load\[22\] -fixed false -x 1568 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv\[13\] -fixed false -x 1857 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_resp_ready_int21 -fixed false -x 1876 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[8\] -fixed false -x 1745 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2124_1 -fixed false -x 1711 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hsize_2_i_a2\[0\] -fixed false -x 1700 -y 135
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HWRITE_d -fixed false -x 1617 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/apb_prdata_net\[10\] -fixed false -x 1556 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_emi_resp_rd_data_1_3_2\[6\] -fixed false -x 1939 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data_0\[1\] -fixed false -x 1614 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un28_valid_dmi_RNI4360A -fixed false -x 1859 -y 96
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_149 -fixed false -x 1630 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg\[20\] -fixed false -x 1846 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.awe0 -fixed false -x 1810 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_2_iv\[14\] -fixed false -x 1707 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_Z\[16\] -fixed false -x 1894 -y 115
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_359 -fixed false -x 1626 -y 144
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/count_RNO\[0\] -fixed false -x 689 -y 6
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PRDATA_0_iv\[0\] -fixed false -x 1558 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_i_o2\[8\] -fixed false -x 1921 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/gnt_0\[0\] -fixed false -x 1716 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[8\] -fixed false -x 1755 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[18\] -fixed false -x 1738 -y 156
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/overflow -fixed false -x 1497 -y 136
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_474 -fixed false -x 1608 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_8\[27\] -fixed false -x 1875 -y 156
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/NextCountPulse_0_sqmuxa -fixed false -x 1526 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_req_is_apb_1 -fixed false -x 1741 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[12\] -fixed false -x 1910 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un17_cpu_d_req_is_apb_24 -fixed false -x 1886 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2\[2\] -fixed false -x 1731 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_6\[5\] -fixed false -x 1830 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[31\] -fixed false -x 1914 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[26\] -fixed false -x 1871 -y 165
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/iPRDATA29_i_o4_RNIVQMS9 -fixed false -x 1572 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data\[12\] -fixed false -x 1933 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[25\] -fixed false -x 1705 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[31\] -fixed false -x 1769 -y 153
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA\[28\] -fixed false -x 1566 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1\[21\] -fixed false -x 1661 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/req_addr_mux\[5\] -fixed false -x 1722 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_62\[3\] -fixed false -x 2002 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95\[16\] -fixed false -x 1959 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_operand0_mux_sel\[0\] -fixed false -x 1689 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2\[8\] -fixed false -x 1927 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_1_iv_0\[19\] -fixed false -x 1905 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR21_0_a2_0 -fixed false -x 1784 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35_3_1 -fixed false -x 1949 -y 138
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_iv_2\[0\] -fixed false -x 1528 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[48\] -fixed false -x 1885 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg\[19\] -fixed false -x 1882 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[6\] -fixed false -x 1945 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_RNO\[8\] -fixed false -x 1591 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/apb_prdata_net\[25\] -fixed false -x 1631 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[13\] -fixed false -x 1621 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[5\] -fixed false -x 1759 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[4\] -fixed false -x 1738 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count\[12\] -fixed false -x 1696 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[0\] -fixed false -x 1777 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_div_divisor_5\[18\] -fixed false -x 1857 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[28\] -fixed false -x 1851 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/clk_en_dm_cmb -fixed false -x 1843 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/extract_os_i_loop_l1.un12_req_os_i_src\[5\] -fixed false -x 1714 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[27\] -fixed false -x 2000 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9\[1\] -fixed false -x 1888 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux\[9\] -fixed false -x 1719 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_valid_de_2_1_RNITA9I7 -fixed false -x 1735 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2__RNIE0H2T\[18\] -fixed false -x 1683 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[43\] -fixed false -x 1894 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid46_RNIFRGHD -fixed false -x 1822 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1\[0\] -fixed false -x 1967 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data\[10\] -fixed false -x 1942 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_0\[1\] -fixed false -x 1775 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[5\] -fixed false -x 1841 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[10\] -fixed false -x 1727 -y 159
set_location -inst_name sram_test_module_0/done_irq_RNO_0 -fixed false -x 1506 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[4\] -fixed false -x 1712 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[18\] -fixed false -x 1805 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_lsu_op_ex_1_cZ\[3\] -fixed false -x 1819 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4956_5 -fixed false -x 1688 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[26\] -fixed false -x 1810 -y 154
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen\[24\].BUFD_BLK -fixed false -x 1471 -y 27
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_1_o2 -fixed false -x 1704 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data\[13\] -fixed false -x 1642 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_0_iv\[26\] -fixed false -x 1926 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/rd_gray_ptr_in_write\[1\] -fixed false -x 1865 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dtm_req_data_cZ\[0\] -fixed false -x 1836 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hwdata\[14\] -fixed false -x 1914 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[8\] -fixed false -x 1817 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_2_RNO\[6\] -fixed false -x 1735 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5\[18\] -fixed false -x 1733 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[8\] -fixed false -x 1752 -y 147
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_302 -fixed false -x 1623 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_inhibit_ex_i_0_o3 -fixed false -x 1796 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/alloc_req_buff -fixed false -x 1757 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3\[20\] -fixed false -x 1925 -y 153
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_754 -fixed false -x 1627 -y 93
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA\[10\] -fixed false -x 1540 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/un15_next_res_pos_neg_19 -fixed false -x 1789 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mie/gen_bit_reset.state_val_RNO\[0\] -fixed false -x 1801 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[9\] -fixed false -x 1965 -y 141
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t_cZ\[10\] -fixed false -x 1630 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[2\] -fixed false -x 1768 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[10\] -fixed false -x 1580 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[29\] -fixed false -x 1824 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[23\] -fixed false -x 1761 -y 141
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/TARGET_PRDATA\[0\] -fixed false -x 1536 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count\[4\] -fixed false -x 1688 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0_\[3\] -fixed false -x 1625 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/command_reg_state_4_fast_cZ\[1\] -fixed false -x 1916 -y 99
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_368 -fixed false -x 1562 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1__RNI0M8HG\[4\] -fixed false -x 1637 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_7_1\[29\] -fixed false -x 1975 -y 144
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_0_iv_RNO\[1\] -fixed false -x 1524 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[12\] -fixed false -x 1892 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/machine_m1_e_a2_1 -fixed false -x 1769 -y 117
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/parity_err -fixed false -x 1472 -y 133
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/NxtPrdata_5_2\[3\] -fixed false -x 1505 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[29\] -fixed false -x 1777 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex\[2\] -fixed false -x 1731 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[16\] -fixed false -x 1713 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/T_l_En_0_a2_0_1 -fixed false -x 1684 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[10\] -fixed false -x 1771 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed\[6\] -fixed false -x 1635 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[20\] -fixed false -x 1891 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data_0\[8\] -fixed false -x 1669 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data\[15\] -fixed false -x 1930 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg\[8\] -fixed false -x 1873 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/command_logic.cmderr_cmb_0_RNIOLHKE -fixed false -x 1858 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un1_sbcs_busy_ff13_3 -fixed false -x 1880 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_2\[7\] -fixed false -x 1619 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/next_state7 -fixed false -x 1851 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_iv\[0\] -fixed false -x 1908 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data\[12\] -fixed false -x 1691 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un9_cpu_d_resp_valid_sig -fixed false -x 1760 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_0\[31\] -fixed false -x 1919 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_csr_addr_0_sqmuxa_0_246_a2_3 -fixed false -x 1847 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftIR_4_iv_i\[0\] -fixed false -x 1768 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_div_divisor_5\[19\] -fixed false -x 1856 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5\[0\] -fixed false -x 1688 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/data_0_reg_5s2 -fixed false -x 1876 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/apb_prdata_net\[24\] -fixed false -x 1633 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_cry_25_RNO -fixed false -x 1916 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data\[23\] -fixed false -x 1876 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_a1_0 -fixed false -x 1732 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[22\] -fixed false -x 1758 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_busy_ff14_i_o3_0 -fixed false -x 1869 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data_0\[25\] -fixed false -x 1659 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_8\[13\] -fixed false -x 1818 -y 135
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/last_bit\[0\] -fixed false -x 1459 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux\[30\] -fixed false -x 1848 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[22\] -fixed false -x 1749 -y 144
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_246 -fixed false -x 1672 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv\[3\] -fixed false -x 1823 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data_0\[4\] -fixed false -x 1623 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_exu_result_mux_sel_1 -fixed false -x 1765 -y 102
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/plic_core_ip.genblk1\[1\].interrupt_pending_register/interrupt_pending_reg\[0\] -fixed false -x 1533 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_excpt_i_access_fault -fixed false -x 1806 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_csr_valid_1_sqmuxa_0_259_a2 -fixed false -x 1858 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO\[4\] -fixed false -x 1871 -y 87
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_11 -fixed false -x 1631 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[2\] -fixed false -x 1754 -y 138
set_location -inst_name sram_test_module_0/expected\[2\] -fixed false -x 1190 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[30\] -fixed false -x 1848 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data\[24\] -fixed false -x 1634 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2121.rv32c_dec_mnemonic2121_1 -fixed false -x 1678 -y 99
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 -fixed false -x 1495 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[28\] -fixed false -x 1848 -y 94
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_607 -fixed false -x 1455 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[0\].req_buff_resp_state\[0\]\[1\] -fixed false -x 1752 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_rd_req_cmb_1_sqmuxa_1 -fixed false -x 1879 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_csr_rd_data_ready_3 -fixed false -x 1849 -y 111
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen\[21\].BUFD_BLK -fixed false -x 1468 -y 27
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr_ff\[13\] -fixed false -x 1897 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9_2\[15\] -fixed false -x 1953 -y 126
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_747 -fixed false -x 1650 -y 180
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_byte_en_int_13_m2_1\[0\] -fixed false -x 1947 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_valid_4_RNIV63B5 -fixed false -x 1751 -y 102
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/CtrlEn -fixed false -x 1524 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR\[20\] -fixed false -x 1794 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[11\] -fixed false -x 1718 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftIR_RNO\[3\] -fixed false -x 1775 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un1_emi_req_os_at_flush\[0\] -fixed false -x 1634 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/valid_out -fixed false -x 1752 -y 120
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_332 -fixed false -x 1648 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_0_iv_tz\[4\] -fixed false -x 1742 -y 99
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns\[5\] -fixed false -x 1485 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[22\] -fixed false -x 1742 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_gray_ptr_2\[0\] -fixed false -x 1829 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_3_sqmuxa -fixed false -x 1868 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[31\] -fixed false -x 1736 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4959_6 -fixed false -x 1645 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_1_iv\[16\] -fixed false -x 1902 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat13 -fixed false -x 1782 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un1_command_reg_state_1_2 -fixed false -x 1931 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_c_d -fixed false -x 1834 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15\[30\] -fixed false -x 1961 -y 138
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_388 -fixed false -x 1581 -y 180
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[51\] -fixed false -x 1893 -y 165
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_370 -fixed false -x 1617 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram0_\[5\] -fixed false -x 1743 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_x2 -fixed false -x 1711 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex -fixed false -x 1736 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_1\[15\] -fixed false -x 1720 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_gray_ptr_in_write\[1\] -fixed false -x 1828 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[23\] -fixed false -x 1710 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[12\] -fixed false -x 1595 -y 130
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PreScale\[0\] -fixed false -x 1525 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[34\] -fixed false -x 1825 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_ex -fixed false -x 1737 -y 130
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_721 -fixed false -x 1635 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1__RNISH8HG\[2\] -fixed false -x 1685 -y 132
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_URSTB -fixed false -x 674 -y 12
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0\[7\] -fixed false -x 1989 -y 138
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/iPRDATA29_i_o4_RNI85OS9 -fixed false -x 1567 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr_1\[0\] -fixed false -x 1727 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[30\] -fixed false -x 1748 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_rd_byte_en_int_13_m2_2\[0\] -fixed false -x 1934 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[54\] -fixed false -x 1653 -y 163
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state_0_1_iv_i\[2\] -fixed false -x 660 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_exu_result_reg_int_3_cZ\[7\] -fixed false -x 1873 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg\[15\] -fixed false -x 1838 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m1 -fixed false -x 1687 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[24\] -fixed false -x 1731 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_39\[9\] -fixed false -x 1986 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15\[8\] -fixed false -x 1961 -y 132
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/CountPulse -fixed false -x 1541 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_div_divisor_5\[9\] -fixed false -x 1845 -y 168
set_location -inst_name PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_0/I_INIT -fixed false -x 652 -y 5
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[30\] -fixed false -x 1744 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/interrupt_lsu_stall_ext_s -fixed false -x 1811 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[25\] -fixed false -x 1803 -y 147
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Load\[24\] -fixed false -x 1563 -y 133
set_location -inst_name CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1\[0\] -fixed false -x 1512 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO\[16\] -fixed false -x 1852 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns_i_i_a2_0\[1\] -fixed false -x 1710 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4953 -fixed false -x 1672 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[21\] -fixed false -x 2001 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count\[9\] -fixed false -x 1693 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_csr_rd_en -fixed false -x 1850 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9_2\[9\] -fixed false -x 1952 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[7\] -fixed false -x 1692 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[4\] -fixed false -x 1739 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9\[27\] -fixed false -x 1936 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3\[17\] -fixed false -x 1913 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr\[11\] -fixed false -x 1789 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_2\[0\] -fixed false -x 1906 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_rd_ptr_0\[0\] -fixed false -x 1717 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0__RNI6IJ3N\[1\] -fixed false -x 1637 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO\[0\] -fixed false -x 1686 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val\[2\] -fixed false -x 1789 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_operand1_mux_sel_0_a2_0_2\[0\] -fixed false -x 1701 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/csr_trigger_wr_hzd_de_i_i_a2_9 -fixed false -x 1777 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram0_\[6\] -fixed false -x 1779 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9\[10\] -fixed false -x 1945 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/dmcontrol_haltreq -fixed false -x 1840 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0__RNI4CMCJ\[16\] -fixed false -x 1657 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[10\] -fixed false -x 1719 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[28\] -fixed false -x 1859 -y 94
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/stage_ready_de_2_a3_1 -fixed false -x 1739 -y 117
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_637 -fixed false -x 1649 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pslverr_reg -fixed false -x 1711 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5_1\[6\] -fixed false -x 1766 -y 156
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_631 -fixed false -x 1647 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_cry_30_RNO -fixed false -x 1903 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_\[17\] -fixed false -x 1862 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[46\] -fixed false -x 1646 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_csr_valid19_2_RNIFOJME -fixed false -x 1843 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5_1\[9\] -fixed false -x 1860 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_7\[1\] -fixed false -x 1944 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[1\] -fixed false -x 1772 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[26\] -fixed false -x 1770 -y 162
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_111 -fixed false -x 1595 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[20\] -fixed false -x 1708 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un2_cpu_d_resp_valid_rd_0 -fixed false -x 1740 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv\[20\] -fixed false -x 1857 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_cry_15_RNO -fixed false -x 1858 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_m\[11\] -fixed false -x 1833 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un1_emi_req_os_at_flush\[1\] -fixed false -x 1638 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[9\] -fixed false -x 1974 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3\[6\] -fixed false -x 1929 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[13\] -fixed false -x 1850 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex\[5\] -fixed false -x 1778 -y 103
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/NxtPrdata_5_2\[0\] -fixed false -x 1484 -y 138
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_502 -fixed false -x 1587 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_mode_enter_rep1_RNIJUBNL6 -fixed false -x 1772 -y 120
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/NxtPrdata_5_0_a2\[2\] -fixed false -x 1488 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un8_valid_sba -fixed false -x 1826 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count\[0\] -fixed false -x 1686 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_addr_sel\[12\] -fixed false -x 1928 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_Z\[22\] -fixed false -x 1887 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[26\] -fixed false -x 1807 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_resp_ready -fixed false -x 1788 -y 108
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UIREG_6 -fixed false -x 593 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_csr_addr\[7\] -fixed false -x 1786 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[2\] -fixed false -x 1783 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2_\[13\] -fixed false -x 1593 -y 103
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_byte\[5\] -fixed false -x 1467 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_bit_reset.state_val\[0\] -fixed false -x 1800 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data_0\[3\] -fixed false -x 1668 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_rd_ptr\[0\] -fixed false -x 1763 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0\[3\] -fixed false -x 1917 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt_m2\[1\] -fixed false -x 1801 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data_0\[20\] -fixed false -x 1647 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31\[18\] -fixed false -x 1979 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[13\] -fixed false -x 1715 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv_RNO\[13\] -fixed false -x 1892 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[23\] -fixed false -x 1765 -y 163
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA\[0\] -fixed false -x 1618 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed\[10\] -fixed false -x 1590 -y 111
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_763 -fixed false -x 1608 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[6\] -fixed false -x 1751 -y 141
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/iPSELS_2\[3\] -fixed false -x 1567 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/un24_lsu_emi_req_rd_byte_en -fixed false -x 1802 -y 126
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PSELSBUS_0\[2\] -fixed false -x 1561 -y 144
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state135 -fixed false -x 669 -y 9
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_exu_result_reg_int_3_cZ\[6\] -fixed false -x 1881 -y 114
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_672 -fixed false -x 1668 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_0\[15\] -fixed false -x 1657 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[6\] -fixed false -x 1654 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2112 -fixed false -x 1703 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_rd_byte_en_2_m\[1\] -fixed false -x 1821 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.awe0 -fixed false -x 1874 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m13 -fixed false -x 1701 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_1_iv\[7\] -fixed false -x 1932 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_1\[10\] -fixed false -x 2000 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un12lto31 -fixed false -x 1889 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[1\] -fixed false -x 1767 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un46_mtvec_warl_wr_enlto17_9 -fixed false -x 1774 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0__RNI8IOCJ\[27\] -fixed false -x 1629 -y 111
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_179 -fixed false -x 1610 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un16_cpu_i_req_is_apb_16 -fixed false -x 1745 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_completing_ex_i_a0 -fixed false -x 1745 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1\[26\] -fixed false -x 1631 -y 111
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_397 -fixed false -x 1616 -y 156
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_42 -fixed false -x 1676 -y 132
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d\[1\] -fixed false -x 1617 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[3\] -fixed false -x 1717 -y 162
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_0_iv\[21\] -fixed false -x 1566 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/shiftBP_1_sqmuxa_i -fixed false -x 1785 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[28\] -fixed false -x 1705 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958_5 -fixed false -x 1680 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un23_next_buff_resp_wr_ptr_0_sqmuxa -fixed false -x 1657 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[3\] -fixed false -x 2008 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5\[31\] -fixed false -x 1805 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[12\] -fixed false -x 1856 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9_2\[1\] -fixed false -x 1889 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_alu_op_sel_ex7 -fixed false -x 1736 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[5\] -fixed false -x 1694 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mpie/gen_bit_no_reset.state_val\[0\] -fixed false -x 1722 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[31\] -fixed false -x 1917 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dpc_debugger_rd_sel_2_0 -fixed false -x 1840 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_ready_1_RNIPLHEG -fixed false -x 1769 -y 105
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen\[32\].BUFD_BLK -fixed false -x 1475 -y 39
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_0_iv\[25\] -fixed false -x 1866 -y 102
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UIREG_0 -fixed false -x 591 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[15\] -fixed false -x 1849 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mie/gen_bit_reset.state_val\[0\] -fixed false -x 1804 -y 127
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_1_sqmuxa_1_0_a2 -fixed false -x 1455 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7\[14\] -fixed false -x 1962 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[7\] -fixed false -x 1696 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_11 -fixed false -x 1682 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[10\] -fixed false -x 1610 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_8\[11\] -fixed false -x 1818 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/dmstatus_allany_halted -fixed false -x 1805 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_6\[30\] -fixed false -x 1866 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[26\] -fixed false -x 1732 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54\[5\] -fixed false -x 1969 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_valid_i -fixed false -x 1765 -y 126
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/plic_core_ie.genblk1\[2\].interrupt_enable_register_0/interrupt_enable_reg -fixed false -x 1545 -y 148
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PRDATA_0_iv_0\[4\] -fixed false -x 1556 -y 141
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_520 -fixed false -x 1592 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[6\] -fixed false -x 1742 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/irq_taken_2_5_a1_0_3_0 -fixed false -x 1792 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_iv\[15\] -fixed false -x 1870 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_\[33\] -fixed false -x 1867 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/emi_resp_head_uncompressed_full_RNIE6AQ6 -fixed false -x 1653 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[27\] -fixed false -x 1892 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hsize_int_3_sqmuxa_1_0_o2 -fixed false -x 1720 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_operand1_0\[12\] -fixed false -x 1831 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[20\] -fixed false -x 1768 -y 147
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2\[0\].BUFD_TRST/bufd_gen\[5\].BUFD_BLK -fixed false -x 682 -y 12
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/apb_prdata_net\[15\] -fixed false -x 1627 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data\[16\] -fixed false -x 1666 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv\[14\] -fixed false -x 1869 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3\[13\] -fixed false -x 1924 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[5\] -fixed false -x 1701 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg\[4\] -fixed false -x 1778 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate\[20\] -fixed false -x 1689 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_autoincrement_0_sqmuxa -fixed false -x 1894 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[13\] -fixed false -x 1577 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hwdata\[24\] -fixed false -x 1915 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO\[27\] -fixed false -x 1846 -y 84
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/controlReg2\[6\] -fixed false -x 1482 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result\[4\] -fixed false -x 1807 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_2\[2\] -fixed false -x 1732 -y 99
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_byte\[1\] -fixed false -x 1501 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/iab_resp_complete_0 -fixed false -x 1655 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_v\[22\] -fixed false -x 1856 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg\[1\] -fixed false -x 1803 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_req_is_subsys_cfg_6_0 -fixed false -x 1893 -y 126
set_location -inst_name sram_test_module_0/expected\[14\] -fixed false -x 1202 -y 154
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_783 -fixed false -x 1585 -y 144
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_223 -fixed false -x 1635 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[5\] -fixed false -x 1837 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_1_0\[24\] -fixed false -x 1904 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp\[3\] -fixed false -x 1627 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_v\[10\] -fixed false -x 1817 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_rd_req_cmb_2_sqmuxa -fixed false -x 1872 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3\[5\] -fixed false -x 1835 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[4\] -fixed false -x 1761 -y 147
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UIREG_1 -fixed false -x 569 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0\[29\] -fixed false -x 1822 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[28\] -fixed false -x 1916 -y 156
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/interrupt_claim_complete_0/int_priority\[2\] -fixed false -x 1534 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_RNO\[3\] -fixed false -x 1593 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/next_states2 -fixed false -x 1921 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data\[7\] -fixed false -x 1678 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[2\] -fixed false -x 1904 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[29\] -fixed false -x 1752 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_cry_27_RNO -fixed false -x 1901 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_\[3\] -fixed false -x 1847 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/last_iab_rd_alignment_4_iv_i_1 -fixed false -x 1675 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_state_ns_1_0_.m5 -fixed false -x 1947 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[14\] -fixed false -x 1771 -y 160
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PSELSBUS_0_a2_0\[2\] -fixed false -x 1538 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data\[6\] -fixed false -x 1895 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_bcu_op_sel_iv_1_a8_0_1 -fixed false -x 1700 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[28\] -fixed false -x 1862 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg\[24\] -fixed false -x 1939 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_\[4\] -fixed false -x 1865 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv_RNO\[0\] -fixed false -x 1865 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_csr_reg\[23\] -fixed false -x 1862 -y 118
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2\[4\] -fixed false -x 1634 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un3_access_reg_valid_0 -fixed false -x 1844 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un7_sba_req_rd_byte_en_int_0_a3 -fixed false -x 1949 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_2\[18\] -fixed false -x 1891 -y 135
set_location -inst_name sram_test_module_0/un1_state_4_i_0_68_0_a2 -fixed false -x 1478 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un4_rs1_rd_hzd_0 -fixed false -x 1793 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs2_rd_valid_m_3 -fixed false -x 1702 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_lsu_op_exce\[0\] -fixed false -x 1813 -y 105
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen\[25\].BUFD_BLK -fixed false -x 1473 -y 39
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_div_divisor_5\[25\] -fixed false -x 1865 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_6\[29\] -fixed false -x 1905 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO\[10\] -fixed false -x 1853 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[8\] -fixed false -x 1842 -y 97
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[10\] -fixed false -x 1579 -y 160
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNextEn_0_a2 -fixed false -x 1534 -y 141
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_710 -fixed false -x 1645 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_30_1_0_0 -fixed false -x 1662 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4911_2 -fixed false -x 1668 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0\[27\] -fixed false -x 1816 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_rd_byte_en_2\[1\] -fixed false -x 1820 -y 126
set_location -inst_name sram_test_module_0/error_latch_RNO -fixed false -x 1502 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_0\[13\] -fixed false -x 1628 -y 159
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_127 -fixed false -x 1625 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a3_2 -fixed false -x 1711 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram1_\[16\] -fixed false -x 1657 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_addr_sel\[7\] -fixed false -x 1928 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un3_cpu_d_req_ready_sig_0 -fixed false -x 1797 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat\[1\] -fixed false -x 1821 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un3_access_reg_valid -fixed false -x 1839 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6\[26\] -fixed false -x 1857 -y 159
set_location -inst_name sram_test_module_0/start_pulse_RNID1FRD -fixed false -x 1508 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr_reg_5\[6\] -fixed false -x 1930 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_1_a2_14 -fixed false -x 1751 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_iv\[14\] -fixed false -x 1905 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[20\] -fixed false -x 1722 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_4_.m8_e_1_0 -fixed false -x 1707 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[28\] -fixed false -x 1879 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/apb_prdata_net\[14\] -fixed false -x 1564 -y 141
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen\[3\].BUFD_BLK -fixed false -x 703 -y 15
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_1_iv\[4\] -fixed false -x 1954 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data\[23\] -fixed false -x 1656 -y 120
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un1_state134 -fixed false -x 675 -y 9
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un3_access_reg_valid_3 -fixed false -x 1839 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_rd_data_sig\[2\] -fixed false -x 1647 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr_ff\[26\] -fixed false -x 1910 -y 103
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_276 -fixed false -x 1657 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data\[9\] -fixed false -x 1608 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_op\[0\] -fixed false -x 1815 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1_iv_2\[0\] -fixed false -x 1772 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_1_iv_0\[17\] -fixed false -x 1917 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[38\] -fixed false -x 1638 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[13\] -fixed false -x 1916 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[9\] -fixed false -x 1739 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[20\] -fixed false -x 1750 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hwdata\[2\] -fixed false -x 1694 -y 133
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_755 -fixed false -x 1554 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[14\] -fixed false -x 1851 -y 97
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_0_iv\[31\] -fixed false -x 1904 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[18\] -fixed false -x 1857 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[6\] -fixed false -x 1800 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0\[11\] -fixed false -x 1627 -y 108
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/NxtPrdata_5_0\[1\] -fixed false -x 1500 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_4 -fixed false -x 1846 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv_i\[0\] -fixed false -x 1794 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_0_iv_0\[27\] -fixed false -x 1928 -y 111
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_777 -fixed false -x 1612 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data\[19\] -fixed false -x 1630 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[1\] -fixed false -x 1699 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a2_6\[0\] -fixed false -x 1689 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_operand1_mux_sel_1_0_iv\[1\] -fixed false -x 1757 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[3\] -fixed false -x 1752 -y 141
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_554 -fixed false -x 1582 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_req_ready_0 -fixed false -x 1761 -y 129
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/iPRDATA29_i_o4_RNI30OS9 -fixed false -x 1576 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[0\] -fixed false -x 1730 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data\[22\] -fixed false -x 1885 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_1\[5\] -fixed false -x 1943 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[14\] -fixed false -x 1564 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[17\] -fixed false -x 1691 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[20\] -fixed false -x 1749 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1\[6\] -fixed false -x 1651 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3\[21\] -fixed false -x 1873 -y 144
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_52 -fixed false -x 1676 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hwdata\[31\] -fixed false -x 1917 -y 136
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UIREG_2 -fixed false -x 589 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_2\[3\] -fixed false -x 1622 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un19_cpu_d_resp_rd_data_sig\[3\] -fixed false -x 1775 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1_\[4\] -fixed false -x 1631 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[30\] -fixed false -x 1763 -y 147
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_62 -fixed false -x 1621 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_div_divisor_5\[14\] -fixed false -x 1855 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_1_iv\[9\] -fixed false -x 1937 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1__RNI4Q8HG\[6\] -fixed false -x 1611 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_0\[24\] -fixed false -x 1652 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR\[14\] -fixed false -x 1797 -y 85
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_305 -fixed false -x 1583 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hsize_2_i_a2\[1\] -fixed false -x 1691 -y 135
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA\[4\] -fixed false -x 1629 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_0_iv\[15\] -fixed false -x 1921 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram1_\[18\] -fixed false -x 1680 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_fenci -fixed false -x 1769 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2_\[19\] -fixed false -x 1630 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[11\] -fixed false -x 1723 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3\[19\] -fixed false -x 1910 -y 156
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_496 -fixed false -x 1615 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv\[6\] -fixed false -x 1733 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2_\[15\] -fixed false -x 1610 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_1\[0\] -fixed false -x 1656 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7\[6\] -fixed false -x 1966 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1\[9\] -fixed false -x 1588 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[1\].req_buff_resp_state\[1\]\[0\] -fixed false -x 1761 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/utime_rd_data\[25\] -fixed false -x 1831 -y 159
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2\[1\] -fixed false -x 1654 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[22\] -fixed false -x 1754 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_5\[5\] -fixed false -x 1900 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_cry_17_RNO -fixed false -x 1896 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5_1\[19\] -fixed false -x 1866 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data\[0\]\[6\] -fixed false -x 1778 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m18_1 -fixed false -x 1676 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg\[28\] -fixed false -x 1844 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_30_6 -fixed false -x 1674 -y 108
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2\[0\].BUFD_TRST/bufd_gen\[19\].BUFD_BLK -fixed false -x 1111 -y 42
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/interrupt_claim_complete_0/plic_interrupt_complete_generation.genblk1\[1\].interrupt_complete_data\[1\] -fixed false -x 1525 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.step_debug_enter_pending6 -fixed false -x 1800 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[30\] -fixed false -x 1707 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0\[12\] -fixed false -x 1855 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[24\] -fixed false -x 1970 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[11\] -fixed false -x 1708 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5_1\[27\] -fixed false -x 1852 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_valid_int_1_sqmuxa -fixed false -x 1886 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[3\] -fixed false -x 1819 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftIR_RNO\[2\] -fixed false -x 1766 -y 84
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/interrupt_enable_wr_data_4_0_a2\[2\] -fixed false -x 1547 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_1_0\[21\] -fixed false -x 1900 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_0\[4\] -fixed false -x 1763 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_error_sig_a0_4_0 -fixed false -x 1775 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[18\] -fixed false -x 1618 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid_0 -fixed false -x 1755 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_iv -fixed false -x 1741 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_Z\[20\] -fixed false -x 1857 -y 115
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/iPRDATA29_1_i_o2_RNI4QFJI -fixed false -x 1571 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg\[5\] -fixed false -x 1800 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[0\].req_buff_resp_state\[0\]_3\[2\] -fixed false -x 1760 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram1_\[4\] -fixed false -x 1751 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2__RNIE3K2T\[27\] -fixed false -x 1627 -y 114
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/endofshift -fixed false -x 685 -y 7
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/stage_ready_de_2_a1_3_0 -fixed false -x 1700 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1\[25\] -fixed false -x 1979 -y 147
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d\[11\] -fixed false -x 1630 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_hword_high_only_req\[0\] -fixed false -x 1693 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_25 -fixed false -x 1696 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_2\[25\] -fixed false -x 1900 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/command_logic.cmderr_cmb_0 -fixed false -x 1856 -y 99
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a3 -fixed false -x 1473 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[13\] -fixed false -x 1787 -y 171
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/NextCountPulse_0_sqmuxa_6 -fixed false -x 1540 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4928_0 -fixed false -x 1651 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2_\[0\] -fixed false -x 1636 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[5\] -fixed false -x 1671 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2125 -fixed false -x 1706 -y 105
set_location -inst_name PF_CCC_C0_0/PF_CCC_C0_0/clkint_0 -fixed false -x 1166 -y 0
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data_0\[25\] -fixed false -x 1661 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[28\] -fixed false -x 1852 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_update_result_reg -fixed false -x 1777 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/newreadtrans_2_0_a2 -fixed false -x 1637 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_ext/interrupt_capture_reg4 -fixed false -x 1813 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[12\] -fixed false -x 1715 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_iv\[13\] -fixed false -x 1916 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_sw_csr_rd_op_cnst -fixed false -x 1690 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_10\[6\] -fixed false -x 1824 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg\[26\] -fixed false -x 1880 -y 118
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2\[10\] -fixed false -x 1650 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[27\] -fixed false -x 1693 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_42_RNIB1JAB -fixed false -x 1724 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand1_mux_sel_1_iv\[1\] -fixed false -x 1767 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_RNO_0\[0\] -fixed false -x 1759 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[13\] -fixed false -x 1761 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_gpr_reg\[29\] -fixed false -x 1871 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5\[23\] -fixed false -x 1883 -y 105
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/TimerPre\[1\] -fixed false -x 1525 -y 136
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_403 -fixed false -x 1662 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[2\] -fixed false -x 1770 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5\[12\] -fixed false -x 1866 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[28\] -fixed false -x 1594 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns_i_0_o2_0\[3\] -fixed false -x 1717 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[16\] -fixed false -x 1851 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[24\] -fixed false -x 1740 -y 159
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_state\[0\] -fixed false -x 1469 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5_1\[15\] -fixed false -x 1836 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a2_1 -fixed false -x 1734 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[3\] -fixed false -x 1691 -y 154
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/controlReg1\[6\] -fixed false -x 1487 -y 139
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_335 -fixed false -x 1612 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[8\] -fixed false -x 1735 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop\[1\].buff_data\[1\]\[5\] -fixed false -x 1711 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1\[12\] -fixed false -x 1951 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95\[21\] -fixed false -x 2000 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mtval_sw_rd_sel_2 -fixed false -x 1842 -y 120
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state_RNO_0\[3\] -fixed false -x 664 -y 6
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_284 -fixed false -x 1577 -y 180
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr\[9\] -fixed false -x 1926 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[6\] -fixed false -x 1737 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[23\] -fixed false -x 1959 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m13_2_0 -fixed false -x 1700 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg\[25\] -fixed false -x 1934 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6\[11\] -fixed false -x 1754 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNIPLJJE\[18\] -fixed false -x 1695 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_addr_sel\[14\] -fixed false -x 1918 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_datas2 -fixed false -x 1783 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_branch_reg_RNI1VG1H -fixed false -x 1738 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[21\] -fixed false -x 1658 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[23\] -fixed false -x 1730 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_25_5 -fixed false -x 1701 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/counter_lm_0_fast\[0\] -fixed false -x 1929 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_\[12\] -fixed false -x 1854 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4916_1_0 -fixed false -x 1657 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram0_\[1\] -fixed false -x 1747 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un16_valid_sba -fixed false -x 1834 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0\[15\] -fixed false -x 1822 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/clr_wfi_waiting_1 -fixed false -x 1829 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_RNO\[0\] -fixed false -x 1613 -y 159
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_39 -fixed false -x 1655 -y 135
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_513 -fixed false -x 1620 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[3\] -fixed false -x 1777 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_byte_en_int_4_sqmuxa -fixed false -x 1930 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[7\] -fixed false -x 1838 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_RNO\[2\] -fixed false -x 1650 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int\[24\] -fixed false -x 1939 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[6\] -fixed false -x 1558 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data\[4\] -fixed false -x 1631 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[19\] -fixed false -x 1772 -y 153
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_699 -fixed false -x 1626 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_rd_ptr_4\[0\] -fixed false -x 1689 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[14\] -fixed false -x 1745 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0\[23\] -fixed false -x 1735 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[1\].un1_lsu_flush -fixed false -x 1755 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp\[5\] -fixed false -x 1644 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[12\] -fixed false -x 1754 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/sel_reg\[0\] -fixed false -x 1716 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un12lto31_11 -fixed false -x 1890 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff\[8\] -fixed false -x 1931 -y 118
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2\[0\].BUFD_TRST/bufd_gen\[9\].BUFD_BLK -fixed false -x 1042 -y 24
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_div_divisor_5\[4\] -fixed false -x 1844 -y 168
set_location -inst_name MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS\[2\].gpin2\[2\] -fixed false -x 1525 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/command_reg_state_4_fast_cZ\[2\] -fixed false -x 1915 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[28\] -fixed false -x 1873 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4959_9 -fixed false -x 1699 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram1_\[23\] -fixed false -x 1595 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[0\] -fixed false -x 1781 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[14\] -fixed false -x 1704 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR\[22\] -fixed false -x 1791 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[22\] -fixed false -x 1754 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[0\] -fixed false -x 1794 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[60\] -fixed false -x 1660 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1_\[1\] -fixed false -x 1646 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data\[7\] -fixed false -x 1873 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv\[2\] -fixed false -x 1739 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hwrite_reg -fixed false -x 1639 -y 139
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA\[33\] -fixed false -x 1635 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2125_2 -fixed false -x 1665 -y 102
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/xmit_cnt.xmit_bit_sel_3_i_o2\[1\] -fixed false -x 1477 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[29\] -fixed false -x 1710 -y 157
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[7\] -fixed false -x 1781 -y 160
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/txrdy_int_1_sqmuxa_i_0 -fixed false -x 1499 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_exu_result_reg_int_3_cZ\[2\] -fixed false -x 1904 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[19\] -fixed false -x 1809 -y 139
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/countnext_1_i_0_i\[3\] -fixed false -x 697 -y 9
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state7_RNI6CV0B -fixed false -x 657 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data\[26\] -fixed false -x 1629 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg_state\[5\] -fixed false -x 1924 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg\[3\] -fixed false -x 1815 -y 121
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_9_u_1\[7\] -fixed false -x 1472 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data\[18\] -fixed false -x 1592 -y 135
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_433 -fixed false -x 1668 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2\[25\] -fixed false -x 1646 -y 108
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_41 -fixed false -x 1631 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[12\] -fixed false -x 1585 -y 133
set_location -inst_name sram_test_module_0/expected\[7\] -fixed false -x 1195 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_mtime.un3_apb_int_sel_i_0_i2_i_a2_2_7 -fixed false -x 1686 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[34\] -fixed false -x 1828 -y 90
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_792 -fixed false -x 1636 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2_i_m2\[4\] -fixed false -x 1808 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[4\] -fixed false -x 1774 -y 157
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_gpr_reg\[12\] -fixed false -x 1865 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/abstractcs_cmderr\[2\] -fixed false -x 1850 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_is_hword_high_only_0_sqmuxa -fixed false -x 1703 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/un20_next_quotient_1 -fixed false -x 1782 -y 171
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_2\[5\] -fixed false -x 1633 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_1_0\[2\] -fixed false -x 1875 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[2\] -fixed false -x 1838 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_byte_en_int\[0\] -fixed false -x 1780 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_0_iv_1\[1\] -fixed false -x 1739 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv\[1\] -fixed false -x 1728 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_emi_req_valid_1 -fixed false -x 1723 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[31\] -fixed false -x 1913 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3\[14\] -fixed false -x 1825 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_iv -fixed false -x 1756 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[26\] -fixed false -x 1912 -y 135
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state_RNO_0\[0\] -fixed false -x 668 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0\[12\] -fixed false -x 1944 -y 132
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/iPRDATA29_i_o4_RNI73NS9 -fixed false -x 1560 -y 147
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_0_iv\[5\] -fixed false -x 1530 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram1_\[31\] -fixed false -x 1632 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_byte_en_int_13_m2_2\[2\] -fixed false -x 1946 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[24\] -fixed false -x 1751 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_csr_reg\[19\] -fixed false -x 1866 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[4\] -fixed false -x 1738 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_iv\[6\] -fixed false -x 1943 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_operand1_0\[0\] -fixed false -x 1779 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dtm_req_data_cZ\[12\] -fixed false -x 1850 -y 96
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_799 -fixed false -x 1582 -y 165
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/plic_core_ip.genblk1\[2\].interrupt_pending_register/un1_interrupt_pending_valid_0 -fixed false -x 1531 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_rd_strb\[0\] -fixed false -x 1757 -y 114
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/iPRDATA29_i_o4 -fixed false -x 1561 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_s\[5\] -fixed false -x 1590 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1\[20\] -fixed false -x 1646 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/last_iab_rd_alignment_4_iv_i -fixed false -x 1652 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/gen_ext_sys_irq\[2\].gen_ext_sys_irq_bit.u_miv_rv32_irq_reg_ext_sys/interrupt_capture_reg4 -fixed false -x 1821 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata1_sw_rd_sel_2_0 -fixed false -x 1828 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv\[17\] -fixed false -x 1890 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1\[22\] -fixed false -x 1635 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_gpr_reg\[11\] -fixed false -x 1881 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_valid_int35 -fixed false -x 1839 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2_\[18\] -fixed false -x 1684 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_exu_res_accept_retr_3_0 -fixed false -x 1765 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[59\] -fixed false -x 1901 -y 172
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_362 -fixed false -x 1664 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[1\] -fixed false -x 1772 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_0\[1\] -fixed false -x 1812 -y 126
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_121 -fixed false -x 1644 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_o12_3 -fixed false -x 1721 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_pipe_fence_i_retr_2 -fixed false -x 1774 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1\[1\] -fixed false -x 1948 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data\[26\] -fixed false -x 1642 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_readondata_ff -fixed false -x 1906 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState\[13\] -fixed false -x 1803 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[19\] -fixed false -x 1699 -y 153
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen\[9\].BUFD_BLK -fixed false -x 1200 -y 24
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO\[39\] -fixed false -x 1820 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_23_i_m_4 -fixed false -x 1695 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[31\] -fixed false -x 1807 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4960_6 -fixed false -x 1654 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[15\] -fixed false -x 1708 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6\[16\] -fixed false -x 1793 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5\[7\] -fixed false -x 1877 -y 105
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_497 -fixed false -x 1590 -y 180
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc.rx_parity_calc_2 -fixed false -x 1474 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mstatus_sw_rd_sel_1 -fixed false -x 1827 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[22\] -fixed false -x 1589 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_ready_sig_1 -fixed false -x 1743 -y 129
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_0_iv\[20\] -fixed false -x 1563 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_0\[1\] -fixed false -x 1736 -y 99
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbcurr_state\[0\] -fixed false -x 1611 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_implicit_pseudo_instr_ex_2 -fixed false -x 1734 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[0\].req_buff_resp_addr_align\[0\]_3\[1\] -fixed false -x 1816 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[9\] -fixed false -x 1715 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[14\] -fixed false -x 1781 -y 157
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[37\] -fixed false -x 1879 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data_0\[22\] -fixed false -x 1661 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[16\] -fixed false -x 1728 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result\[21\] -fixed false -x 1823 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_18_0_RNO -fixed false -x 1816 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[25\] -fixed false -x 1678 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data_0\[7\] -fixed false -x 1677 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[14\] -fixed false -x 1704 -y 118
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_115 -fixed false -x 1644 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un1_sbcs_busy_ff13_3_0 -fixed false -x 1872 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/un1_exu_alu_result190_1 -fixed false -x 1784 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr\[0\] -fixed false -x 1782 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0_\[8\] -fixed false -x 1595 -y 115
set_location -inst_name MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_32.GPOUT_reg\[2\] -fixed false -x 1526 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_csr_reg\[6\] -fixed false -x 1881 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_cause/wr_en_data_or -fixed false -x 1807 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_addr_reg\[10\] -fixed false -x 1921 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[8\] -fixed false -x 1588 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2\[23\] -fixed false -x 1659 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftIR_RNO\[1\] -fixed false -x 1774 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[12\] -fixed false -x 1952 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg\[31\] -fixed false -x 1837 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_6_RNIKAL5C -fixed false -x 1758 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/un21_next_quotient_2 -fixed false -x 1814 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31\[17\] -fixed false -x 1965 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_valid_4 -fixed false -x 1680 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/req_addr_mux\[12\] -fixed false -x 1925 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_req_read_mux -fixed false -x 1852 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop.req_addr_mux_3\[11\] -fixed false -x 1899 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[4\] -fixed false -x 1757 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/prescale_counter\[0\] -fixed false -x 1915 -y 94
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_454 -fixed false -x 1618 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[39\] -fixed false -x 1822 -y 94
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_csr_valid19_2_RNIFOJME_0 -fixed false -x 1841 -y 105
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/controlReg1\[0\] -fixed false -x 1486 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[16\] -fixed false -x 1896 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t_cZ\[4\] -fixed false -x 1612 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1__RNI8U8HG\[8\] -fixed false -x 1586 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_2\[3\] -fixed false -x 1903 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[2\] -fixed false -x 1846 -y 97
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/wr_data -fixed false -x 1772 -y 111
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_667 -fixed false -x 1663 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[10\] -fixed false -x 1770 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i\[20\] -fixed false -x 1923 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick -fixed false -x 1679 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un16_cpu_i_req_is_apb -fixed false -x 1742 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNITRLJE\[29\] -fixed false -x 1712 -y 159
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_661 -fixed false -x 1618 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[9\] -fixed false -x 1673 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[1\].buff_data\[1\]\[3\] -fixed false -x 1785 -y 121
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_14 -fixed false -x 1489 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_1_0\[16\] -fixed false -x 1852 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[19\] -fixed false -x 1785 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/cmderr_ff_cnst_0_a2\[1\] -fixed false -x 1853 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_6_0_0_a2_0_2\[1\] -fixed false -x 1787 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_m_env_call_retr -fixed false -x 1823 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_lsu_op_retrce\[0\] -fixed false -x 1793 -y 105
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_110 -fixed false -x 1539 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_0\[5\] -fixed false -x 1942 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mie_rd_data\[11\] -fixed false -x 1775 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex\[3\] -fixed false -x 1733 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[30\] -fixed false -x 1735 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_6\[23\] -fixed false -x 1828 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv_0\[10\] -fixed false -x 1850 -y 102
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_382 -fixed false -x 1610 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[24\] -fixed false -x 1715 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[27\] -fixed false -x 1894 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_\[12\] -fixed false -x 1855 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[31\] -fixed false -x 1940 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3\[0\] -fixed false -x 1814 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[0\] -fixed false -x 1694 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[21\] -fixed false -x 1741 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[16\] -fixed false -x 1760 -y 141
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m4_1_0 -fixed false -x 700 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_\[21\] -fixed false -x 1881 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[2\] -fixed false -x 1749 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[24\] -fixed false -x 1819 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_cZ\[1\] -fixed false -x 1745 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5_1\[10\] -fixed false -x 1867 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2112_RNIFPQ2J -fixed false -x 1693 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_op\[2\] -fixed false -x 1818 -y 108
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[2\] -fixed false -x 1490 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un12_valid_sba_3 -fixed false -x 1831 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_bcu_op_sel_ex -fixed false -x 1776 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNICTCS8\[19\] -fixed false -x 1876 -y 90
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_byte\[7\] -fixed false -x 1466 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[26\] -fixed false -x 1757 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un11lto31_12 -fixed false -x 1898 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val\[1\] -fixed false -x 1792 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_req_ready_0 -fixed false -x 1828 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO\[28\] -fixed false -x 1795 -y 90
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/plic_core_plic_gateway.genblk1\[1\].plic_gateway/interrupt_in_flight_RNO -fixed false -x 1526 -y 147
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_106 -fixed false -x 1631 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_places_valid_2 -fixed false -x 1768 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7\[7\] -fixed false -x 1964 -y 141
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Load\[6\] -fixed false -x 1534 -y 139
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen\[8\].BUFD_BLK -fixed false -x 1207 -y 24
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[24\] -fixed false -x 1667 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data\[25\] -fixed false -x 1935 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_iv_0\[13\] -fixed false -x 1915 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_10\[29\] -fixed false -x 1898 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data\[23\] -fixed false -x 1909 -y 111
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_51 -fixed false -x 1491 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_0\[4\] -fixed false -x 1634 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex9 -fixed false -x 1763 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[24\] -fixed false -x 1762 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_15\[0\] -fixed false -x 1962 -y 132
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/NextCountPulse_0_sqmuxa_4_4 -fixed false -x 1533 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data\[29\] -fixed false -x 1675 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[9\] -fixed false -x 1706 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[32\] -fixed false -x 1635 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data\[24\] -fixed false -x 1913 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[4\] -fixed false -x 1730 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_0_iv_RNO_0\[11\] -fixed false -x 1928 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_addr_RNI3851T\[20\] -fixed false -x 1858 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[21\] -fixed false -x 1701 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[36\] -fixed false -x 1875 -y 165
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_61 -fixed false -x 1657 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_0_iv\[10\] -fixed false -x 1923 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_N_4L6 -fixed false -x 1731 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[6\] -fixed false -x 1842 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_0_iv_RNO_0\[9\] -fixed false -x 1930 -y 105
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/TARGET_PRDATA_RNO\[2\] -fixed false -x 1541 -y 147
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/reg_write.tx_hold_reg4_i_i_a2_0 -fixed false -x 1507 -y 138
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/TARGET_PRDATA_6_iv_0\[1\] -fixed false -x 1546 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[0\] -fixed false -x 1695 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_wr_strb_i_o2\[1\] -fixed false -x 1736 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_state\[2\] -fixed false -x 1756 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_valid_0 -fixed false -x 1725 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1_\[12\] -fixed false -x 1613 -y 115
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_154 -fixed false -x 1652 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg\[22\] -fixed false -x 1905 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[21\] -fixed false -x 1775 -y 157
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns_0\[0\] -fixed false -x 1721 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2\[28\] -fixed false -x 1648 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_6\[14\] -fixed false -x 1857 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_o2_2\[7\] -fixed false -x 1943 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_ld_op_os -fixed false -x 1795 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[0\] -fixed false -x 1584 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv_0\[1\] -fixed false -x 1857 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftBP -fixed false -x 1770 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result\[26\] -fixed false -x 1863 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[50\] -fixed false -x 1892 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_31\[29\] -fixed false -x 2003 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_\[5\] -fixed false -x 1868 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[11\] -fixed false -x 1574 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_resp_ready_int_0_sqmuxa -fixed false -x 1875 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[5\] -fixed false -x 1757 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[21\] -fixed false -x 1999 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_27 -fixed false -x 1693 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[22\] -fixed false -x 1726 -y 154
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_687 -fixed false -x 1595 -y 135
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d\[16\] -fixed false -x 1636 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR\[17\] -fixed false -x 1798 -y 88
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_681 -fixed false -x 1651 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[52\] -fixed false -x 1891 -y 165
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_347 -fixed false -x 1622 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[36\] -fixed false -x 1636 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[13\] -fixed false -x 1578 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_exu_result_reg_int_3_cZ\[1\] -fixed false -x 1902 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/apb_prdata_net\[28\] -fixed false -x 1579 -y 132
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_693 -fixed false -x 1626 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6\[8\] -fixed false -x 1755 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR\[19\] -fixed false -x 1795 -y 88
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_720 -fixed false -x 1653 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[3\] -fixed false -x 1781 -y 171
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[31\] -fixed false -x 1723 -y 144
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_5 -fixed false -x 1641 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[0\].req_buff_resp_state\[0\]_3\[0\] -fixed false -x 1759 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[23\] -fixed false -x 1716 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33\[4\] -fixed false -x 1937 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[23\] -fixed false -x 1779 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[27\] -fixed false -x 1747 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[31\] -fixed false -x 1695 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_ba_err_ff9 -fixed false -x 1879 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dtm_req_data_cZ\[15\] -fixed false -x 1838 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un4_bcu_op_completing_ex_0_RNIOOQNH -fixed false -x 1726 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3\[27\] -fixed false -x 1921 -y 153
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_562 -fixed false -x 1515 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[24\] -fixed false -x 1748 -y 159
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_198 -fixed false -x 1548 -y 147
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/CtrlReg\[2\] -fixed false -x 1528 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_gpr_reg\[16\] -fixed false -x 1863 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[1\] -fixed false -x 1727 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_1\[0\] -fixed false -x 1639 -y 114
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_242 -fixed false -x 1622 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_1\[1\] -fixed false -x 1905 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[20\] -fixed false -x 1750 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[3\] -fixed false -x 1963 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[14\] -fixed false -x 1752 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_10\[9\] -fixed false -x 1825 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[0\] -fixed false -x 1776 -y 160
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_136 -fixed false -x 1657 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/next_state_1_sqmuxa_3 -fixed false -x 1886 -y 99
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2\[9\] -fixed false -x 1654 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_85\[9\] -fixed false -x 1990 -y 147
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/NxtPrdata_5\[7\] -fixed false -x 1490 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[22\] -fixed false -x 1888 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5\[16\] -fixed false -x 1873 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_operand1_0\[3\] -fixed false -x 1788 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un7_next_iab_rd_alignment -fixed false -x 1673 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[1\] -fixed false -x 1807 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[23\] -fixed false -x 1795 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv\[20\] -fixed false -x 1857 -y 90
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/xmit_sel.tx_3 -fixed false -x 1479 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff\[12\] -fixed false -x 1923 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_2\[0\] -fixed false -x 1913 -y 120
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t_cZ\[6\] -fixed false -x 1612 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff\[10\] -fixed false -x 1923 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/gen_ext_sys_irq\[2\].gen_ext_sys_irq_bit.irq_ext_sys_enable -fixed false -x 1800 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[16\] -fixed false -x 1767 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr_RNI6HQD6\[1\] -fixed false -x 1778 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[11\] -fixed false -x 1791 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/irq_sw_enable_2_RNI6NALH -fixed false -x 1783 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_0_iv\[30\] -fixed false -x 1919 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_0_iv_RNO\[26\] -fixed false -x 1907 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[0\] -fixed false -x 1714 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs2_rd_hzd_RNO_0 -fixed false -x 1780 -y 111
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/controlReg1\[4\] -fixed false -x 1477 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0\[5\] -fixed false -x 1934 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data_0\[28\] -fixed false -x 1660 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[10\] -fixed false -x 1854 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_0\[29\] -fixed false -x 1665 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[25\] -fixed false -x 1732 -y 147
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state\[4\] -fixed false -x 669 -y 7
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_ie_meie/gen_bit_no_reset.state_val\[0\] -fixed false -x 1806 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[24\] -fixed false -x 1633 -y 133
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/iPRDATA27_i_o4 -fixed false -x 1538 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_operand_3\[17\] -fixed false -x 1902 -y 147
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\] -fixed false -x 1489 -y 136
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UIREG_5 -fixed false -x 578 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.req_complete_reg -fixed false -x 1751 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg\[11\] -fixed false -x 1882 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m26 -fixed false -x 1686 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/sw_csr_wr_valid_qual_1 -fixed false -x 1779 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_addr_sel\[2\] -fixed false -x 1910 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_gpr_addr\[3\] -fixed false -x 1845 -y 100
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_615 -fixed false -x 1540 -y 126
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA\[15\] -fixed false -x 1548 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15\[24\] -fixed false -x 1956 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_2\[21\] -fixed false -x 1892 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_iv_1\[2\] -fixed false -x 1940 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[27\] -fixed false -x 1895 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr_1\[5\] -fixed false -x 1718 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data\[26\] -fixed false -x 1947 -y 111
set_location -inst_name MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_32.INTR_reg_59_0\[2\] -fixed false -x 1534 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3\[6\] -fixed false -x 1662 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid36 -fixed false -x 1846 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_Z\[19\] -fixed false -x 1877 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_div_divisor_5\[58\] -fixed false -x 1906 -y 171
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv\[19\] -fixed false -x 1911 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[31\] -fixed false -x 1819 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[3\] -fixed false -x 1688 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/cmderr_cmb_0_sqmuxa -fixed false -x 1930 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/mnemonic538 -fixed false -x 1723 -y 114
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_a2\[3\] -fixed false -x 1482 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[18\] -fixed false -x 1752 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[33\] -fixed false -x 1844 -y 93
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state\[0\] -fixed false -x 666 -y 7
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[26\] -fixed false -x 1843 -y 97
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[14\] -fixed false -x 1582 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_5_0_RNO -fixed false -x 1804 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv_RNO\[10\] -fixed false -x 1853 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4919_2 -fixed false -x 1653 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[23\] -fixed false -x 1756 -y 163
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_3_6\[3\] -fixed false -x 1680 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_a1 -fixed false -x 1736 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[29\] -fixed false -x 1907 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs1_rd_hzd_3 -fixed false -x 1795 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_addr_cZ\[8\] -fixed false -x 1849 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_mode_enter_req -fixed false -x 1831 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg\[3\] -fixed false -x 1861 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop\[0\].buff_data.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram1_\[2\] -fixed false -x 1719 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_6\[21\] -fixed false -x 1816 -y 144
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\] -fixed false -x 1463 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hsize_int_2_sqmuxa_2 -fixed false -x 1687 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[22\] -fixed false -x 1930 -y 147
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/interrupt_enable_wr_valid16_0_a2_5 -fixed false -x 1703 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[27\] -fixed false -x 1846 -y 85
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/validahbcmd_0_a2 -fixed false -x 1615 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[30\] -fixed false -x 1708 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_0_iv\[9\] -fixed false -x 1906 -y 99
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_0_iv_0\[1\] -fixed false -x 1525 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a3_3 -fixed false -x 1695 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/req_masked\[1\] -fixed false -x 1740 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv\[11\] -fixed false -x 1666 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3\[23\] -fixed false -x 1847 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr_2_f0\[1\] -fixed false -x 1791 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[27\] -fixed false -x 1756 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0\[11\] -fixed false -x 2000 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_2\[4\] -fixed false -x 1928 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0_\[18\] -fixed false -x 1690 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un25_cpu_d_req_is_apb -fixed false -x 1876 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[11\] -fixed false -x 1707 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un5_instr_inhibit_ex_i_0_RNIUABVA1 -fixed false -x 1809 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2\[7\] -fixed false -x 1800 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv\[4\] -fixed false -x 1729 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[18\] -fixed false -x 1775 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[7\] -fixed false -x 1584 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2__RNI8TJ2T\[25\] -fixed false -x 1594 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m19 -fixed false -x 1681 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[4\] -fixed false -x 1731 -y 144
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UIREG_7 -fixed false -x 584 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data\[28\] -fixed false -x 1667 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[10\] -fixed false -x 1797 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/un15_next_res_pos_neg_16 -fixed false -x 1802 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/abs_busy_cmb_mux.un1_debug_csr_rd_en_1 -fixed false -x 1850 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dtm_req_data_cZ\[14\] -fixed false -x 1857 -y 96
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UIREG_3 -fixed false -x 572 -y 6
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_412 -fixed false -x 1569 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/un9_req_wr_byte_en_mux\[0\] -fixed false -x 1798 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_7 -fixed false -x 1719 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un25_cpu_d_req_is_apb_2 -fixed false -x 1905 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg\[7\] -fixed false -x 1892 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dtm_req_data_cZ\[16\] -fixed false -x 1842 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[30\] -fixed false -x 1630 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.haltreq_debug_enter_pending -fixed false -x 1811 -y 106
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2\[0\].BUFD_TRST/bufd_gen\[6\].BUFD_BLK -fixed false -x 1039 -y 24
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data_0\[29\] -fixed false -x 1674 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2_\[16\] -fixed false -x 1659 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[6\] -fixed false -x 1982 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_gpr_reg\[17\] -fixed false -x 1871 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_2\[22\] -fixed false -x 1909 -y 132
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UDRUPD -fixed false -x 565 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2__RNIPDJ2T\[20\] -fixed false -x 1677 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg\[27\] -fixed false -x 1846 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/un1_req_complete_reg11_3_0_0_o3 -fixed false -x 1703 -y 132
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_652 -fixed false -x 1609 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr\[28\] -fixed false -x 1899 -y 108
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int -fixed false -x 1496 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4911 -fixed false -x 1708 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/un6_T_h_En_8_i_o2 -fixed false -x 1717 -y 138
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA\[20\] -fixed false -x 1665 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2116_9_1 -fixed false -x 1701 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[27\] -fixed false -x 1627 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_i_access_mem_error_ex -fixed false -x 1769 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[30\] -fixed false -x 1725 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9\[13\] -fixed false -x 1945 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/data_rd\[0\] -fixed false -x 1836 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[29\] -fixed false -x 1752 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_byte_en_reg\[2\] -fixed false -x 1816 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match\[0\] -fixed false -x 1794 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[10\] -fixed false -x 1579 -y 129
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un1_tckgo_2_sqmuxa_RNITPC65 -fixed false -x 665 -y 6
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_102 -fixed false -x 1569 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_446 -fixed false -x 1651 -y 135
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_159 -fixed false -x 1624 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/u_TCM_req_arb/gnt_i_o3_1\[1\] -fixed false -x 1765 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[23\] -fixed false -x 1747 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate\[12\] -fixed false -x 1706 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs3_rd_valid_ex_2_0 -fixed false -x 1759 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/count_en_0_sqmuxa_1_0_a3 -fixed false -x 1874 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data\[8\] -fixed false -x 1921 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState\[5\] -fixed false -x 1809 -y 88
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_523 -fixed false -x 1553 -y 147
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state_1_sqmuxa_4 -fixed false -x 678 -y 9
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_490 -fixed false -x 1610 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_m\[24\] -fixed false -x 1839 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1_\[3\] -fixed false -x 1627 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/prescale_counter_4\[1\] -fixed false -x 1913 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[50\] -fixed false -x 1892 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[24\] -fixed false -x 1915 -y 135
set_location -inst_name MIV_ESS_C0_0/CoreGPIO_0/PRDATA_o_1_0\[2\] -fixed false -x 1530 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[21\] -fixed false -x 1782 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2\[5\] -fixed false -x 1870 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_valid_m_0_1_1_0 -fixed false -x 1780 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[5\] -fixed false -x 1765 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2112_2 -fixed false -x 1758 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_8\[8\] -fixed false -x 1818 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_div_divisor_5\[21\] -fixed false -x 1854 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9_2\[4\] -fixed false -x 1869 -y 120
set_location -inst_name sram_test_module_0/un1_state_4_i_0_68_0_a2_RNIU398B -fixed false -x 1479 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[33\] -fixed false -x 1640 -y 160
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_309 -fixed false -x 1659 -y 153
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/tckgo12_0_0 -fixed false -x 689 -y 9
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_32\[31\] -fixed false -x 1939 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_a2_0 -fixed false -x 1713 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dtm_req_data_cZ\[40\] -fixed false -x 1831 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand1_mux_sel_1_iv_RNO_0\[1\] -fixed false -x 1720 -y 114
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Count\[8\] -fixed false -x 1545 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val\[3\] -fixed false -x 1819 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_operand_3\[19\] -fixed false -x 1940 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_m\[9\] -fixed false -x 1836 -y 153
set_location -inst_name sram_test_module_0/expected\[1\] -fixed false -x 1189 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_1_iv\[23\] -fixed false -x 1913 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram0_\[3\] -fixed false -x 1786 -y 121
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_3_11\[3\] -fixed false -x 1566 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[0\] -fixed false -x 1574 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/abstractcs_cmderr_cmb_0_sqmuxa -fixed false -x 1837 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNI95JJE\[10\] -fixed false -x 1689 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0\[24\] -fixed false -x 1824 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_1_0\[6\] -fixed false -x 1857 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_mode_enter_rep1_RNIAITCH -fixed false -x 1791 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[11\] -fixed false -x 1944 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_gpr_reg\[5\] -fixed false -x 1875 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[18\] -fixed false -x 1804 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[23\] -fixed false -x 1729 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[23\] -fixed false -x 1838 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[9\] -fixed false -x 1721 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[6\] -fixed false -x 1730 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg_state\[3\] -fixed false -x 1929 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_32_0\[3\] -fixed false -x 2007 -y 138
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/NextCountPulse_0_sqmuxa_8 -fixed false -x 1542 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[23\] -fixed false -x 1778 -y 147
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_365 -fixed false -x 1493 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_retr_2_i_a2_1 -fixed false -x 1743 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[22\] -fixed false -x 1581 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[2\] -fixed false -x 1687 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt\[3\] -fixed false -x 1797 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[4\] -fixed false -x 1684 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m7 -fixed false -x 1697 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/apb_prdata_net\[2\] -fixed false -x 1553 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_priv_soft_reset_taken_1_RNO_1 -fixed false -x 1792 -y 108
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/DataOut_2_sqmuxa -fixed false -x 1520 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop\[0\].buff_valid\[0\] -fixed false -x 1704 -y 133
set_location -inst_name PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_DELAY -fixed false -x 2035 -y 214
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr\[24\] -fixed false -x 1906 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_2\[2\] -fixed false -x 1905 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data\[27\] -fixed false -x 1892 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4926_3 -fixed false -x 1668 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_8\[15\] -fixed false -x 1850 -y 153
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator.fifo_write14 -fixed false -x 1464 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[18\] -fixed false -x 1888 -y 156
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA\[10\] -fixed false -x 1631 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2114_1 -fixed false -x 1695 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[19\] -fixed false -x 1797 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_req_is_subsys_cfg_11_RNI0D9L9 -fixed false -x 1864 -y 126
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_220 -fixed false -x 1566 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2__RNIVMM2T\[31\] -fixed false -x 1618 -y 114
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_132 -fixed false -x 1615 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[29\] -fixed false -x 1834 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3\[29\] -fixed false -x 1919 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[16\] -fixed false -x 1781 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[10\] -fixed false -x 1736 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv\[30\] -fixed false -x 1585 -y 159
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx_byte\[6\] -fixed false -x 1489 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_wr_op_ex\[1\] -fixed false -x 1734 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg\[11\] -fixed false -x 1951 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_RNO\[10\] -fixed false -x 1578 -y 159
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PreScale\[1\] -fixed false -x 1526 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val\[4\] -fixed false -x 1791 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2\[18\] -fixed false -x 1916 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[11\] -fixed false -x 1630 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_10\[16\] -fixed false -x 1804 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[0\].req_buff_resp_fault\[0\]\[2\] -fixed false -x 1713 -y 121
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_704 -fixed false -x 1611 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[46\] -fixed false -x 1887 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_39_1\[3\] -fixed false -x 1978 -y 141
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_377 -fixed false -x 1581 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic848_3 -fixed false -x 1650 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff\[31\] -fixed false -x 1904 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_iv_RNO\[0\] -fixed false -x 1914 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[1\] -fixed false -x 1813 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_0\[1\] -fixed false -x 1669 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[4\] -fixed false -x 1718 -y 159
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_0_iv\[18\] -fixed false -x 1562 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]_RNIPIFRF\[9\] -fixed false -x 1706 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[11\] -fixed false -x 1678 -y 108
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_339 -fixed false -x 1663 -y 180
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un1_debug_state_1_sqmuxa_3 -fixed false -x 1891 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/req_addr_mux\[2\] -fixed false -x 1723 -y 156
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen\[12\].BUFD_BLK -fixed false -x 1203 -y 24
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/apb_prdata_net\[18\] -fixed false -x 1579 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.un1_instruction_2 -fixed false -x 1687 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pstrb\[1\] -fixed false -x 1698 -y 130
set_location -inst_name sram_test_module_0/state\[0\] -fixed false -x 1501 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[18\] -fixed false -x 1802 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[11\] -fixed false -x 1785 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_m\[12\] -fixed false -x 1838 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[2\] -fixed false -x 1832 -y 165
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_316 -fixed false -x 1502 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr_1\[0\] -fixed false -x 1710 -y 136
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/interrupt_claim_complete_wr_valid_2_0_a2\[0\] -fixed false -x 1542 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_0_iv_2\[1\] -fixed false -x 1755 -y 99
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/interrupt_enable_wr_valid17_0_a2_11 -fixed false -x 1699 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_m2_e -fixed false -x 1807 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_\[21\] -fixed false -x 1880 -y 91
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_463 -fixed false -x 1640 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m4 -fixed false -x 1688 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/m_env_call_retr_i_i_a2 -fixed false -x 1779 -y 117
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_272 -fixed false -x 1639 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns_0\[2\] -fixed false -x 1708 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_busy_ff14_i -fixed false -x 1883 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0\[5\] -fixed false -x 1636 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[4\] -fixed false -x 1822 -y 165
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_256 -fixed false -x 1644 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/cmderr_ff_4_cZ\[1\] -fixed false -x 1859 -y 99
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_1_sqmuxa_0_a3_i_o2 -fixed false -x 1473 -y 138
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_125 -fixed false -x 1611 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[25\] -fixed false -x 1861 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_sel_ex\[1\] -fixed false -x 1737 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dtm_req_data_cZ\[29\] -fixed false -x 1856 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[0\] -fixed false -x 1789 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retrc -fixed false -x 1752 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram1_\[30\] -fixed false -x 1662 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_1_iv_0\[16\] -fixed false -x 1915 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/debug_reset_pending_2 -fixed false -x 1832 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_lsu_op_ex\[2\] -fixed false -x 1820 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_0_iv\[10\] -fixed false -x 1719 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[11\] -fixed false -x 1847 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0\[0\] -fixed false -x 1814 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[20\] -fixed false -x 1705 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/un15_next_res_pos_neg_28 -fixed false -x 1815 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/Tc0_h_En_0_a2_RNIQ7PG4 -fixed false -x 1664 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_iv -fixed false -x 1735 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/i_access_misalign_error_retr_i_i_a2 -fixed false -x 1814 -y 111
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/count_19_0_iv\[5\] -fixed false -x 705 -y 9
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_757 -fixed false -x 1515 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_428 -fixed false -x 1649 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg\[30\] -fixed false -x 1940 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2_\[14\] -fixed false -x 1665 -y 133
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_742 -fixed false -x 1620 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv_RNO\[12\] -fixed false -x 1884 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[31\] -fixed false -x 1864 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0_\[24\] -fixed false -x 1589 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_0_iv_RNO_0\[8\] -fixed false -x 1930 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5_1\[16\] -fixed false -x 1862 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[22\] -fixed false -x 1750 -y 144
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HSIZE_d\[0\] -fixed false -x 1622 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[27\] -fixed false -x 1868 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_10\[0\] -fixed false -x 1811 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg_4\[4\] -fixed false -x 1778 -y 84
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0_.m11 -fixed false -x 1468 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[8\] -fixed false -x 1751 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr_reg_5\[8\] -fixed false -x 1922 -y 132
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c\[12\] -fixed false -x 1539 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[26\] -fixed false -x 1588 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/access_reg_valid -fixed false -x 1857 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/next_state_1_sqmuxa_2 -fixed false -x 1917 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[16\] -fixed false -x 1767 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_csr_reg\[31\] -fixed false -x 1850 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[7\] -fixed false -x 1758 -y 144
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/count\[3\] -fixed false -x 703 -y 10
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9_2\[2\] -fixed false -x 1886 -y 120
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA\[31\] -fixed false -x 1571 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[59\] -fixed false -x 1659 -y 166
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_120 -fixed false -x 1584 -y 153
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_749 -fixed false -x 1616 -y 132
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_364 -fixed false -x 1616 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[27\] -fixed false -x 1710 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_cry_23_RNO -fixed false -x 1919 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex_2_u -fixed false -x 1736 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_\[23\] -fixed false -x 1893 -y 91
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_734 -fixed false -x 1752 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex\[1\] -fixed false -x 1772 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_state_ns_1_0_.m10 -fixed false -x 1901 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[1\].req_buff_resp_fault\[1\]\[0\] -fixed false -x 1714 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_operand1_0\[15\] -fixed false -x 1853 -y 144
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UIREG_4 -fixed false -x 596 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2_\[25\] -fixed false -x 1595 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt\[4\] -fixed false -x 1774 -y 172
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_rd_data_sig\[0\] -fixed false -x 1646 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop\[1\].buff_data\[1\]\[2\] -fixed false -x 1709 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/un17_full_wr_NE -fixed false -x 1875 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a3\[0\] -fixed false -x 1753 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hwdata\[7\] -fixed false -x 1912 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3\[14\] -fixed false -x 1666 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data\[4\] -fixed false -x 1643 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_error_resp.gen_buff_loop\[0\].buff_entry_error_resp_ram3__RNO\[0\] -fixed false -x 1680 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_690 -fixed false -x 1574 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[10\] -fixed false -x 1737 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr\[8\] -fixed false -x 1865 -y 99
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/iPRDATA29_i_o4_RNI74OS9 -fixed false -x 1575 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_Z\[5\] -fixed false -x 1898 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_1_iv\[19\] -fixed false -x 1904 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/fast_mul.un5_start_mul_0_RNO -fixed false -x 1797 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_10\[14\] -fixed false -x 1857 -y 138
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_483 -fixed false -x 1574 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI2NGS8\[32\] -fixed false -x 1865 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_rd_byte_en_i_m3\[2\] -fixed false -x 1800 -y 126
set_location -inst_name MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS\[2\].gpin1\[2\] -fixed false -x 1531 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[16\] -fixed false -x 1706 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[27\] -fixed false -x 1943 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_is_lsu_ldstr_reg_ex_0_o2 -fixed false -x 1813 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_valid_int -fixed false -x 1798 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_o2\[7\] -fixed false -x 1937 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[24\] -fixed false -x 1726 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/u_TCM_req_arb/gnt_0_a3_0_0\[0\] -fixed false -x 1739 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mtval_sw_wr_sel_1_0 -fixed false -x 1841 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs2_rd_valid.m12 -fixed false -x 1693 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_a2_1_3\[0\] -fixed false -x 1669 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_RNO\[3\] -fixed false -x 1740 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_54\[7\] -fixed false -x 1971 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[19\] -fixed false -x 1884 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[12\] -fixed false -x 1774 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_1_0\[30\] -fixed false -x 1927 -y 147
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_44 -fixed false -x 1608 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_pipe_lsu_op_retr_1_cZ\[2\] -fixed false -x 1788 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[39\] -fixed false -x 1872 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata\[26\] -fixed false -x 1924 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_byte_en_int\[3\] -fixed false -x 1953 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/irq_stall_lsu_req -fixed false -x 1802 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[0\] -fixed false -x 1614 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_a6_0\[0\] -fixed false -x 1675 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[9\] -fixed false -x 1845 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35\[6\] -fixed false -x 1956 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/irq_m5 -fixed false -x 1783 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[21\] -fixed false -x 1785 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9\[16\] -fixed false -x 1937 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int\[2\] -fixed false -x 1949 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2\[4\] -fixed false -x 1730 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data\[27\] -fixed false -x 1630 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[35\] -fixed false -x 1873 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata1_mcontrol_execute/wr_en_data_or_1 -fixed false -x 1841 -y 117
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/p_NextCountPulseComb.un1_NextCountPulse75 -fixed false -x 1545 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un24_cpu_i_req_is_apb_16 -fixed false -x 1747 -y 135
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen\[19\].BUFD_BLK -fixed false -x 1467 -y 27
set_location -inst_name CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_4\[0\] -fixed false -x 1514 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[60\] -fixed false -x 1907 -y 172
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_3 -fixed false -x 1653 -y 138
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/NextCountPulse_0_sqmuxa_1_2 -fixed false -x 1532 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[0\].req_buff_resp_state\[0\]_3\[3\] -fixed false -x 1759 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_0_iv_RNO_0\[10\] -fixed false -x 1922 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_5_1_0_wmux_0_RNO\[0\] -fixed false -x 1810 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_\[20\] -fixed false -x 1888 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg\[29\] -fixed false -x 1842 -y 100
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2\[2\] -fixed false -x 1649 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram0__RNIMP9PH\[2\] -fixed false -x 1743 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_exu_result_reg_int_3_cZ\[20\] -fixed false -x 1886 -y 129
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2\[3\] -fixed false -x 1547 -y 144
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Count\[0\] -fixed false -x 1537 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9\[24\] -fixed false -x 1939 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3\[24\] -fixed false -x 1926 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data\[2\] -fixed false -x 1906 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs2_rd_valid.m6 -fixed false -x 1686 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9_2\[20\] -fixed false -x 1847 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_39_2\[3\] -fixed false -x 1973 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[27\] -fixed false -x 1694 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata1_mcontrol_execute/gen_bit_reset.state_val\[0\] -fixed false -x 1793 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr\[3\] -fixed false -x 1724 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[31\] -fixed false -x 1758 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[23\] -fixed false -x 1858 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[16\] -fixed false -x 1681 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_93\[2\] -fixed false -x 2003 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_places_cnst_0_a4\[3\] -fixed false -x 1790 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[1\] -fixed false -x 1773 -y 141
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/interrupt_enable_wr_data_Z\[1\] -fixed false -x 1544 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hsize_int_1_sqmuxa_2_4_a2 -fixed false -x 1699 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_15 -fixed false -x 1696 -y 108
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c\[11\] -fixed false -x 1637 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_exu_result_reg_int_3_cZ\[18\] -fixed false -x 1890 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/T_l_En_0_a2_0_7 -fixed false -x 1687 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv_0\[30\] -fixed false -x 1864 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand1_mux_sel_1_iv\[0\] -fixed false -x 1827 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/gen_tcm0_d_decode.un8_cpu_d_req_is_tcm0lto17_5 -fixed false -x 1892 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg\[25\] -fixed false -x 1878 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un9_req_wr_byte_en_mux\[1\] -fixed false -x 1698 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_complete_qual_0_1 -fixed false -x 1668 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/u_TCM_req_arb/gnt_m6_1 -fixed false -x 1740 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95\[17\] -fixed false -x 1984 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_byte_en_int\[0\] -fixed false -x 1950 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[35\] -fixed false -x 1840 -y 94
set_location -inst_name sram_test_module_0/un1_rst_n_1_0_0 -fixed false -x 1218 -y 150
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_10\[10\] -fixed false -x 1802 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[30\] -fixed false -x 1775 -y 163
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_495 -fixed false -x 1592 -y 126
set_location -inst_name sram_test_module_0/expected\[3\] -fixed false -x 1191 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_v\[25\] -fixed false -x 1854 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/req_buff_resp_exception_os\[0\] -fixed false -x 1709 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr_2_u_0_0 -fixed false -x 1794 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[13\] -fixed false -x 1855 -y 97
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Load\[11\] -fixed false -x 1546 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux\[8\] -fixed false -x 1799 -y 135
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_0_iv\[17\] -fixed false -x 1550 -y 138
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_476 -fixed false -x 1570 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR\[18\] -fixed false -x 1796 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m15_1 -fixed false -x 1695 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_0_RNO\[1\] -fixed false -x 1737 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un3_access_reg_valid_2 -fixed false -x 1847 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[15\] -fixed false -x 1615 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_op_abort_ex_0 -fixed false -x 1776 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_cry_13_RNO -fixed false -x 1897 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_csr_wr_en -fixed false -x 1851 -y 112
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/plic_core_plic_gateway.genblk1\[1\].plic_gateway/interrupt_in_flight -fixed false -x 1526 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_uar_err -fixed false -x 1861 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg\[16\] -fixed false -x 1899 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5\[30\] -fixed false -x 1869 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_read -fixed false -x 1854 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[4\] -fixed false -x 1716 -y 147
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA\[2\] -fixed false -x 1530 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[6\] -fixed false -x 1755 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shift_op_completing_ex_i_a2 -fixed false -x 1744 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata\[6\] -fixed false -x 1864 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[52\] -fixed false -x 1891 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[5\] -fixed false -x 1814 -y 88
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2\[3\] -fixed false -x 1627 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2_1\[1\] -fixed false -x 1808 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_wr_ptr_0_0_x2\[0\] -fixed false -x 1734 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[6\] -fixed false -x 1974 -y 135
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/iPRDATA29_1_i_o2 -fixed false -x 1541 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata\[27\] -fixed false -x 1929 -y 102
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO\[0\] -fixed false -x 1551 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_19_0_RNO -fixed false -x 1818 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/fast_mul.un11_start_mul_1 -fixed false -x 1795 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[14\] -fixed false -x 1647 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2_\[2\] -fixed false -x 1687 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1\[27\] -fixed false -x 2003 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[25\] -fixed false -x 1739 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[0\] -fixed false -x 1574 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_lsu_op_retr\[0\] -fixed false -x 1793 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_csr_addr_3\[2\] -fixed false -x 1804 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[8\] -fixed false -x 1963 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp\[11\] -fixed false -x 1646 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[24\] -fixed false -x 1927 -y 144
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_20 -fixed false -x 1609 -y 144
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2\[13\] -fixed false -x 1652 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/gen_reg_macc.valid_result_0_0 -fixed false -x 1783 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[28\] -fixed false -x 1805 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg\[21\] -fixed false -x 1839 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[5\] -fixed false -x 1700 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_compressed_4 -fixed false -x 1671 -y 126
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_625 -fixed false -x 1575 -y 180
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0\[17\] -fixed false -x 1748 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2\[0\] -fixed false -x 1795 -y 99
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state136_1 -fixed false -x 676 -y 6
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rcv_sm.rx_state18_NE_i -fixed false -x 1452 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[21\] -fixed false -x 1776 -y 162
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_89 -fixed false -x 1624 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un18_lsu_op_str_ex -fixed false -x 1833 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv\[2\] -fixed false -x 1771 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/u_TCM_req_arb/hipri_req_ptr\[3\] -fixed false -x 1732 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[5\] -fixed false -x 1761 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg\[6\] -fixed false -x 1874 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr\[20\] -fixed false -x 1856 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[1\] -fixed false -x 1890 -y 120
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_516 -fixed false -x 1638 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram1_\[17\] -fixed false -x 1681 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_0_0_RNO\[4\] -fixed false -x 1720 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_addr\[31\] -fixed false -x 1850 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[31\] -fixed false -x 1844 -y 97
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_mux_1 -fixed false -x 1792 -y 114
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_643 -fixed false -x 1590 -y 126
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_166 -fixed false -x 1631 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1\[26\] -fixed false -x 1996 -y 135
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen\[1\].BUFD_BLK -fixed false -x 707 -y 15
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_RNO\[2\] -fixed false -x 1762 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[3\] -fixed false -x 1780 -y 171
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_696 -fixed false -x 1654 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2\[2\] -fixed false -x 1773 -y 99
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_148 -fixed false -x 1552 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_completing_ex_1_RNO -fixed false -x 1749 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_req_is_subsys_cfg_5_0 -fixed false -x 1891 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_pipe_lsu_op_retr_1_cZ\[0\] -fixed false -x 1796 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4951 -fixed false -x 1678 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_85_2\[9\] -fixed false -x 1991 -y 147
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_79 -fixed false -x 1652 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram0__RNI04APH\[7\] -fixed false -x 1750 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_30_5 -fixed false -x 1667 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr_1\[6\] -fixed false -x 1726 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[19\] -fixed false -x 1720 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[12\] -fixed false -x 1735 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4960_5 -fixed false -x 1672 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop.req_addr_mux_3\[2\] -fixed false -x 1888 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2\[1\] -fixed false -x 1739 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[7\] -fixed false -x 1781 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR\[1\] -fixed false -x 1788 -y 85
set_location -inst_name sram_test_module_0/expected\[5\] -fixed false -x 1193 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmstatus_allany_havereset10 -fixed false -x 1841 -y 102
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_54 -fixed false -x 1628 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1\[22\] -fixed false -x 1951 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[9\] -fixed false -x 1760 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_\[29\] -fixed false -x 1842 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[29\] -fixed false -x 1906 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/apb_prdata_net\[5\] -fixed false -x 1578 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46\[9\] -fixed false -x 1974 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un11lto31 -fixed false -x 1897 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI6PES8\[25\] -fixed false -x 1866 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[7\] -fixed false -x 1912 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5_1\[4\] -fixed false -x 1878 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_operand1_mux_sel_0\[0\] -fixed false -x 1683 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_csr_addr\[8\] -fixed false -x 1860 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_Z\[13\] -fixed false -x 1884 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un16_cpu_i_req_is_apb_17 -fixed false -x 1738 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop.req_addr_mux_3\[7\] -fixed false -x 1926 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux\[21\] -fixed false -x 1727 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_a2\[1\] -fixed false -x 1685 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[8\] -fixed false -x 1669 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv_RNO\[27\] -fixed false -x 1878 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0_\[11\] -fixed false -x 1621 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dtm_req_data_cZ\[2\] -fixed false -x 1847 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[4\] -fixed false -x 1954 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[0\] -fixed false -x 1768 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_csr_reg\[8\] -fixed false -x 1872 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_shifter_unit_operand_sel_ex\[1\] -fixed false -x 1745 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_47_1\[7\] -fixed false -x 1968 -y 141
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/INVBLKY1\[0\] -fixed false -x 1620 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[28\] -fixed false -x 1787 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1\[0\] -fixed false -x 1648 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0\[19\] -fixed false -x 1790 -y 162
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_679 -fixed false -x 1611 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_csr_reg\[4\] -fixed false -x 1878 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[30\] -fixed false -x 1925 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_RNO\[15\] -fixed false -x 1659 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[10\] -fixed false -x 1854 -y 97
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2\[4\] -fixed false -x 1774 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0__RNI0AOCJ\[23\] -fixed false -x 1595 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_iv\[7\] -fixed false -x 1943 -y 105
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[1\] -fixed false -x 1480 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0\[7\] -fixed false -x 1754 -y 159
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_422 -fixed false -x 1609 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a12_5 -fixed false -x 1728 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv\[9\] -fixed false -x 1724 -y 117
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2\[14\] -fixed false -x 1648 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[20\] -fixed false -x 1749 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_stall_csr_2_1 -fixed false -x 1781 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[14\] -fixed false -x 1714 -y 154
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state_RNO_2\[4\] -fixed false -x 676 -y 9
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[20\] -fixed false -x 1946 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[15\] -fixed false -x 1730 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[25\] -fixed false -x 1936 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[0\] -fixed false -x 1593 -y 163
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_byte\[0\] -fixed false -x 1485 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_sel_reg\[4\] -fixed false -x 1813 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9\[29\] -fixed false -x 1942 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_0_iv\[27\] -fixed false -x 1922 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[17\] -fixed false -x 1851 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv_0\[12\] -fixed false -x 1871 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_1\[7\] -fixed false -x 1941 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_Z\[28\] -fixed false -x 1900 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[18\] -fixed false -x 1887 -y 157
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[1\].buff_valid\[1\] -fixed false -x 1753 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_byte_en_reg\[1\] -fixed false -x 1885 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[10\] -fixed false -x 1718 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[7\] -fixed false -x 1783 -y 166
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0_.m13_1 -fixed false -x 1470 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_flush_RNIAUOTP -fixed false -x 1698 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_gpr_reg\[15\] -fixed false -x 1846 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[38\] -fixed false -x 1882 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[0\] -fixed false -x 1776 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv\[21\] -fixed false -x 1888 -y 114
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_186 -fixed false -x 1610 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un2_cpu_d_resp_type\[0\] -fixed false -x 1761 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp\[12\] -fixed false -x 1673 -y 120
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_772 -fixed false -x 1667 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_retr_2_i_a3_0 -fixed false -x 1755 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[26\] -fixed false -x 1867 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/prescale_counter\[2\] -fixed false -x 1910 -y 94
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_15 -fixed false -x 1621 -y 96
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_705 -fixed false -x 1487 -y 129
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Load\[1\] -fixed false -x 1524 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNIHDJJE\[14\] -fixed false -x 1714 -y 153
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen\[6\].BUFD_BLK -fixed false -x 1205 -y 24
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/tx_hold_reg\[7\] -fixed false -x 1494 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_validsel_3_N_2L1 -fixed false -x 1771 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_11 -fixed false -x 1773 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_4 -fixed false -x 1688 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/req_masked_0\[1\] -fixed false -x 1748 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0\[7\] -fixed false -x 1988 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/raddr_mux_loop_l1.un9_req_wr_byte_en_mux\[0\] -fixed false -x 1661 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_iv_0\[12\] -fixed false -x 1918 -y 99
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_504 -fixed false -x 1634 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[16\] -fixed false -x 1780 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1\[19\] -fixed false -x 1939 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_78 -fixed false -x 1993 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0\[20\] -fixed false -x 1771 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[53\] -fixed false -x 1653 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[25\] -fixed false -x 1806 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_0\[2\] -fixed false -x 1728 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[26\] -fixed false -x 1856 -y 159
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UIREG_5 -fixed false -x 579 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_1 -fixed false -x 1773 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[0\] -fixed false -x 1962 -y 129
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/p_NextCountPulseComb.NextCountPulse75 -fixed false -x 1547 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand0_mux_sel_1_iv\[0\] -fixed false -x 1748 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2\[16\] -fixed false -x 1665 -y 117
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/NxtPrdata_5_0\[2\] -fixed false -x 1506 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_1_0\[17\] -fixed false -x 1870 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9_2\[25\] -fixed false -x 1932 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr_reg_5\[11\] -fixed false -x 1853 -y 162
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0\[6\] -fixed false -x 1550 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2123_2 -fixed false -x 1726 -y 99
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PreScale\[2\] -fixed false -x 1527 -y 130
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Load\[10\] -fixed false -x 1569 -y 139
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_1 -fixed false -x 1648 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr_2_u_0_a3_0_2 -fixed false -x 1857 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_o2\[16\] -fixed false -x 1915 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR\[3\] -fixed false -x 1792 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_43\[8\] -fixed false -x 1949 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[0\] -fixed false -x 1836 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data\[21\] -fixed false -x 1892 -y 130
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_461 -fixed false -x 1572 -y 180
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un25_cpu_d_req_is_apb_11 -fixed false -x 1901 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hsize_reg\[1\] -fixed false -x 1657 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_addr_sel\[3\] -fixed false -x 1927 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5\[2\] -fixed false -x 1880 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[16\] -fixed false -x 1776 -y 169
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_UIREG_1 -fixed false -x 567 -y 6
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UDRSH -fixed false -x 681 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_implicit_pseudo_instr_ex -fixed false -x 1819 -y 112
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/dut_tms_int -fixed false -x 691 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[23\] -fixed false -x 1662 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[30\] -fixed false -x 1707 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_rd_byte_en_int_13_m2_2\[3\] -fixed false -x 1941 -y 108
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2\[0\].BUFD_TRST/bufd_gen\[16\].BUFD_BLK -fixed false -x 1113 -y 42
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hsize_int_3_sqmuxa_1_0_a2_0_0 -fixed false -x 1698 -y 135
set_location -inst_name sram_test_module_0/addr_portA\[1\] -fixed false -x 1466 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_div_divisor_5\[27\] -fixed false -x 1864 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[16\] -fixed false -x 1853 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr\[29\] -fixed false -x 1853 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result\[9\] -fixed false -x 1834 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[13\] -fixed false -x 1798 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg\[27\] -fixed false -x 1855 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[14\] -fixed false -x 1726 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_byte_en\[1\] -fixed false -x 1818 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_exu_result_reg_int_3_cZ\[26\] -fixed false -x 1914 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_ebreakm/gen_bit_reset.state_val\[0\] -fixed false -x 1811 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/m38 -fixed false -x 1808 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_8\[24\] -fixed false -x 1891 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result\[27\] -fixed false -x 1878 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/tcm0_i_req_valid_2_RNIBGGQB -fixed false -x 1737 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI0LGS8\[31\] -fixed false -x 1838 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[6\] -fixed false -x 1817 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_1_0\[13\] -fixed false -x 1842 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_fence_ex -fixed false -x 1707 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[9\] -fixed false -x 1716 -y 144
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/tckgo_RNO -fixed false -x 683 -y 9
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2\[27\] -fixed false -x 1634 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_38 -fixed false -x 1721 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[3\] -fixed false -x 1743 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9_2\[17\] -fixed false -x 1841 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_sel_ex\[2\] -fixed false -x 1739 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[14\] -fixed false -x 1851 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_ba_err -fixed false -x 1866 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_a2 -fixed false -x 1728 -y 120
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t_cZ\[7\] -fixed false -x 1626 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex\[11\] -fixed false -x 1766 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_15_1 -fixed false -x 1674 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un17_cpu_d_req_is_apb_15 -fixed false -x 1889 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_div_divisor_5\[1\] -fixed false -x 1843 -y 168
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen\[27\].BUFD_BLK -fixed false -x 1468 -y 39
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2_i_m2\[3\] -fixed false -x 1798 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_30_7 -fixed false -x 1704 -y 108
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_735 -fixed false -x 1583 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_39 -fixed false -x 1678 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[62\] -fixed false -x 1900 -y 172
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_7\[2\] -fixed false -x 1763 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_a4\[2\] -fixed false -x 1816 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_0_iv_tz\[0\] -fixed false -x 1733 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dtm_req_data_cZ\[10\] -fixed false -x 1848 -y 96
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/xmit_state\[5\] -fixed false -x 1485 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[6\] -fixed false -x 1693 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[24\] -fixed false -x 1740 -y 160
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_208 -fixed false -x 1589 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux\[12\] -fixed false -x 1737 -y 141
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_534 -fixed false -x 1632 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_wr_strb\[1\] -fixed false -x 1761 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_2_0_o5_0_a2_0\[15\] -fixed false -x 1914 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hsize_2_i_a2_1_RNIHJ49F\[1\] -fixed false -x 1683 -y 135
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_440 -fixed false -x 1575 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_flush_i -fixed false -x 1823 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[9\] -fixed false -x 1775 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2__RNIBTG2T\[17\] -fixed false -x 1680 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/un1_req_complete_reg11_3_0_0 -fixed false -x 1707 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[18\] -fixed false -x 1736 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[23\] -fixed false -x 1838 -y 94
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_state_valid -fixed false -x 1751 -y 120
set_location -inst_name CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11\[0\] -fixed false -x 1517 -y 142
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen\[4\].BUFD_BLK -fixed false -x 704 -y 15
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]_RNINGFRF\[8\] -fixed false -x 1695 -y 159
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_326 -fixed false -x 1550 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5\[13\] -fixed false -x 1845 -y 126
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_481 -fixed false -x 1625 -y 144
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un1_state_1_sqmuxa_RNI908H9_0 -fixed false -x 653 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/un15_next_quotient_2 -fixed false -x 1779 -y 171
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a4_0\[1\] -fixed false -x 1681 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hwdata\[11\] -fixed false -x 1916 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[24\] -fixed false -x 1802 -y 154
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/iPRDATA29_i_o4_RNIVRNS9 -fixed false -x 1583 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0\[4\] -fixed false -x 1927 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[23\] -fixed false -x 1781 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_RNI532O1\[0\] -fixed false -x 1722 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr_reg_5\[12\] -fixed false -x 1931 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[17\] -fixed false -x 1729 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[0\] -fixed false -x 1740 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[52\] -fixed false -x 1652 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_hword_high_only_u_1_0 -fixed false -x 1693 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[30\] -fixed false -x 1863 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv\[22\] -fixed false -x 1887 -y 108
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_28 -fixed false -x 1630 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_1_sqmuxa -fixed false -x 1871 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_s\[2\] -fixed false -x 1572 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[14\] -fixed false -x 1706 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[2\] -fixed false -x 1783 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[2\] -fixed false -x 1722 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0_2\[0\] -fixed false -x 1790 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_addr\[27\] -fixed false -x 1870 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_0_RNO\[6\] -fixed false -x 1738 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[5\] -fixed false -x 1714 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_2\[30\] -fixed false -x 1911 -y 147
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2\[0\].BUFD_TRST/bufd_gen\[33\].BUFD_BLK -fixed false -x 1775 -y 81
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[23\] -fixed false -x 1887 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9\[6\] -fixed false -x 1863 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_42_RNI0FM36 -fixed false -x 1721 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7\[9\] -fixed false -x 1960 -y 147
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/un2_CountIsZero_28 -fixed false -x 1568 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[1\].req_buff_resp_addr_align\[1\]\[0\] -fixed false -x 1737 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[10\] -fixed false -x 1770 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[24\] -fixed false -x 1945 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/ebreak_debug_enter_taken -fixed false -x 1811 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_csr_addr\[3\] -fixed false -x 1868 -y 100
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_162 -fixed false -x 1583 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr\[9\] -fixed false -x 1889 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[0\].req_buff_resp_addr_align\[0\]_3\[0\] -fixed false -x 1717 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data_cZ\[2\] -fixed false -x 1942 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[0\] -fixed false -x 1839 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[24\] -fixed false -x 1654 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[20\] -fixed false -x 1592 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv_RNO\[14\] -fixed false -x 1885 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_places_cnst_i_RNO\[4\] -fixed false -x 1787 -y 147
set_location -inst_name sram_test_module_0/error_latch_RNO_1 -fixed false -x 1510 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[59\] -fixed false -x 1901 -y 171
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[2\] -fixed false -x 1804 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[21\] -fixed false -x 1855 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9_i_m3_2\[21\] -fixed false -x 1837 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2\[14\] -fixed false -x 1940 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[3\] -fixed false -x 1681 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_wr_rd_state_ns_0\[0\] -fixed false -x 1776 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_addr_sel\[4\] -fixed false -x 1908 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/genblk3.shift_active_high.shift_active_low.shiftDR_ne_0 -fixed false -x 1777 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[21\] -fixed false -x 1780 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[1\] -fixed false -x 1846 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/abs_cmd_cmb\[5\] -fixed false -x 1841 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr_ff\[7\] -fixed false -x 1891 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[1\].buff_valid_RNO\[1\] -fixed false -x 1739 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_status_mpie_wr_en -fixed false -x 1733 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_9 -fixed false -x 1701 -y 162
set_location -inst_name CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10\[0\] -fixed false -x 1513 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[26\] -fixed false -x 1811 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic847 -fixed false -x 1672 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_30 -fixed false -x 1673 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_0_iv\[24\] -fixed false -x 1939 -y 114
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_369 -fixed false -x 1641 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[22\] -fixed false -x 1704 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.debug_reset_pending -fixed false -x 1832 -y 109
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/un1_NxtPrdataEn_i_0_RNIR7M4H -fixed false -x 1502 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[27\] -fixed false -x 1723 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_15\[2\] -fixed false -x 1969 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr_ff\[22\] -fixed false -x 1906 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_0_iv\[11\] -fixed false -x 1922 -y 117
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_0_iv\[14\] -fixed false -x 1554 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2\[3\] -fixed false -x 1847 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/prescale_counter6_4 -fixed false -x 1928 -y 93
set_location -inst_name MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS\[2\].gpin3\[2\] -fixed false -x 1527 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un3_cpu_d_req_ready_sig_1 -fixed false -x 1742 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_exu_result_reg_int_3_cZ\[5\] -fixed false -x 1878 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_238 -fixed false -x 1669 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a4_0\[0\] -fixed false -x 1650 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data\[21\] -fixed false -x 1678 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_bcu_operand1_mux_sel_ex\[2\] -fixed false -x 1787 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_0\[0\] -fixed false -x 1753 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1_\[8\] -fixed false -x 1584 -y 115
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen\[20\].BUFD_BLK -fixed false -x 1464 -y 27
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95\[19\] -fixed false -x 2011 -y 138
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/N_2_inferred_clock_RNIMQNI2/U0_RGB1 -fixed false -x 723 -y 15
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[7\] -fixed false -x 1786 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1_\[10\] -fixed false -x 1585 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv\[17\] -fixed false -x 1626 -y 159
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/interrupt_claim_complete_0/un4_int_priority_0_a2 -fixed false -x 1534 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_access_mem_error_u -fixed false -x 1673 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un4_bcu_op_completing_ex_0_RNINO3H81 -fixed false -x 1749 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg\[20\] -fixed false -x 1850 -y 115
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/un2_CountIsZero_23 -fixed false -x 1555 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[4\] -fixed false -x 1779 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[13\] -fixed false -x 1767 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_gpr_wr_en -fixed false -x 1858 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_debug_exit -fixed false -x 1704 -y 126
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_538 -fixed false -x 1633 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un1_next_state_1_0_0 -fixed false -x 1878 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[20\] -fixed false -x 1653 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_mtime.un3_apb_int_sel_i_0_i2_i_a2_2 -fixed false -x 1685 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i\[31\] -fixed false -x 1910 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2\[1\] -fixed false -x 1931 -y 144
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Count\[4\] -fixed false -x 1541 -y 136
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_673 -fixed false -x 1639 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int\[30\] -fixed false -x 1930 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31_1\[21\] -fixed false -x 1997 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/misaligned_sbaddr_i_o2_RNIEV3IH -fixed false -x 1949 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un1_dmi_valid -fixed false -x 1876 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_data_valid_6_3 -fixed false -x 1781 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_0\[0\] -fixed false -x 1739 -y 114
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[3\] -fixed false -x 1489 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/wr_data_RNI2C789_0 -fixed false -x 1730 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr_reg\[3\] -fixed false -x 1711 -y 139
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_178 -fixed false -x 1573 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_shifter_unit_places_sel_ex\[0\] -fixed false -x 1705 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_10\[7\] -fixed false -x 1799 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv\[25\] -fixed false -x 1867 -y 102
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/iPRDATA29_i_o4_RNI1TMS9 -fixed false -x 1555 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4959_9_0 -fixed false -x 1694 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[18\] -fixed false -x 1739 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[22\] -fixed false -x 1839 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/haltreq_debug_enter_taken -fixed false -x 1805 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9_2\[14\] -fixed false -x 1955 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[15\] -fixed false -x 1707 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff\[24\] -fixed false -x 1923 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2\[24\] -fixed false -x 1665 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[2\] -fixed false -x 1755 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr_reg\[10\] -fixed false -x 1927 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[9\] -fixed false -x 1713 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_operand1_0\[5\] -fixed false -x 1833 -y 138
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/tx_hold_reg\[5\] -fixed false -x 1498 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_iv_0\[16\] -fixed false -x 1869 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[17\] -fixed false -x 1716 -y 159
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un10_countnext_axbxc3 -fixed false -x 698 -y 9
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_5\[3\] -fixed false -x 1921 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_2\[5\] -fixed false -x 1934 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_1_i_m2_i_m4\[1\] -fixed false -x 1751 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[14\] -fixed false -x 1576 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_\[18\] -fixed false -x 1874 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[17\] -fixed false -x 1840 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[12\] -fixed false -x 1886 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9\[28\] -fixed false -x 1933 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data_0\[30\] -fixed false -x 1662 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[3\] -fixed false -x 1738 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[6\] -fixed false -x 1668 -y 141
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/NxtPrdata_5_1_1\[3\] -fixed false -x 1496 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_15\[3\] -fixed false -x 1997 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[8\] -fixed false -x 1923 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[3\] -fixed false -x 1976 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_op_sel_0_.m8_e_1_0 -fixed false -x 1699 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/next_buff_valid\[0\] -fixed false -x 1704 -y 132
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_UIREG_6 -fixed false -x 592 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[31\] -fixed false -x 1708 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[18\] -fixed false -x 1781 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2__RNISGJ2T\[21\] -fixed false -x 1614 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_read_gpr_rs1_ex.gen_rs1_exu_stall.un7_gpr_rs1_stall_exu_NE_3 -fixed false -x 1776 -y 99
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_389 -fixed false -x 1667 -y 153
set_location -inst_name sram_test_module_0/st0 -fixed false -x 1505 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[31\] -fixed false -x 1708 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_2\[11\] -fixed false -x 1621 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1\[17\] -fixed false -x 1952 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_exu_result_reg_int_3_cZ\[12\] -fixed false -x 1896 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_6\[25\] -fixed false -x 1907 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0__RNIPBCES\[11\] -fixed false -x 1624 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_0_iv\[23\] -fixed false -x 1891 -y 105
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PSELSBUS_0\[0\] -fixed false -x 1539 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/mnemonic537 -fixed false -x 1709 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_0\[3\] -fixed false -x 1775 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[27\] -fixed false -x 1841 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.step_debug_enter_pending -fixed false -x 1805 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg\[6\] -fixed false -x 1863 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[23\] -fixed false -x 1734 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_0_iv_RNO\[4\] -fixed false -x 1662 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[3\] -fixed false -x 1782 -y 138
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/genblk1.RXRDY -fixed false -x 1503 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_1_1 -fixed false -x 1719 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr_ff\[21\] -fixed false -x 1905 -y 103
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/iPRDATA29_i_o4_RNIUPMS9 -fixed false -x 1550 -y 132
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/tckgo_2_sqmuxa_1 -fixed false -x 680 -y 9
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_8\[2\] -fixed false -x 1793 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_data_valid_7_2 -fixed false -x 1817 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_exu_result_valid_retr_RNIL10PC -fixed false -x 1797 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_csr_valid -fixed false -x 1848 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO\[35\] -fixed false -x 1819 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_1_sqmuxa_1 -fixed false -x 1882 -y 108
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Count\[23\] -fixed false -x 1560 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[1\] -fixed false -x 1785 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_0_iv_RNO\[31\] -fixed false -x 1943 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/next_state21_0_0 -fixed false -x 1835 -y 120
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Load\[25\] -fixed false -x 1567 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/dealloc_resp_buff_0 -fixed false -x 1780 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_2\[23\] -fixed false -x 1878 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/cmderr_ff\[0\] -fixed false -x 1848 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_gray_ptr_synch\[1\] -fixed false -x 1801 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[2\] -fixed false -x 1588 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_s_31_RNO -fixed false -x 1829 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_95_2\[28\] -fixed false -x 1975 -y 132
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_640 -fixed false -x 1489 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/un1_gen_apb_byte_shim.apb_st_0_o4_0_0 -fixed false -x 1701 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[4\] -fixed false -x 1759 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[3\] -fixed false -x 1583 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m1 -fixed false -x 1691 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_operand_3\[22\] -fixed false -x 1943 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_operand1_mux_sel_cnst_0_a2_1_2\[0\] -fixed false -x 1703 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1\[26\] -fixed false -x 1960 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int\[9\] -fixed false -x 1937 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1\[10\] -fixed false -x 1641 -y 108
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_0_iv\[13\] -fixed false -x 1556 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[51\] -fixed false -x 1646 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/rd_gray_ptr_5\[0\] -fixed false -x 1882 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[13\] -fixed false -x 1857 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_10\[5\] -fixed false -x 1832 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_wr_ptr_0\[0\] -fixed false -x 1773 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data_0\[11\] -fixed false -x 1656 -y 144
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/NxtPrdata_5_2\[6\] -fixed false -x 1482 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[28\] -fixed false -x 1852 -y 121
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UIREG_6 -fixed false -x 599 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg\[0\] -fixed false -x 1868 -y 115
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/tx_hold_reg\[1\] -fixed false -x 1496 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[49\] -fixed false -x 1649 -y 166
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_597 -fixed false -x 1580 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[37\] -fixed false -x 1833 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[28\] -fixed false -x 1908 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_cry_6_RNO -fixed false -x 1863 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv\[26\] -fixed false -x 1612 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_i_a2_0_RNIQT42F -fixed false -x 1741 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_0_iv\[25\] -fixed false -x 1936 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_iv_RNO\[2\] -fixed false -x 1937 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[1\] -fixed false -x 1837 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_34 -fixed false -x 1702 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_rd_ptr\[1\] -fixed false -x 1683 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data\[7\] -fixed false -x 1925 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[24\] -fixed false -x 1852 -y 159
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_x2\[3\] -fixed false -x 1481 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_wr_byte_en_2\[3\] -fixed false -x 1820 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m\[12\] -fixed false -x 1712 -y 105
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Load\[19\] -fixed false -x 1559 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un16_cpu_i_req_is_apb_20 -fixed false -x 1725 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr\[7\] -fixed false -x 1850 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.dcsr_debugger_wr_sel_0 -fixed false -x 1842 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[14\] -fixed false -x 1731 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9\[3\] -fixed false -x 1861 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_mode_exit -fixed false -x 1806 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[18\] -fixed false -x 1821 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1\[7\] -fixed false -x 1985 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15\[14\] -fixed false -x 1961 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_operand_3\[24\] -fixed false -x 1939 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[20\] -fixed false -x 1931 -y 153
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/p_NextCountPulseComb.NextCountPulse59_m -fixed false -x 1544 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[31\] -fixed false -x 1647 -y 141
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_526 -fixed false -x 1615 -y 141
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PreScale\[4\] -fixed false -x 1529 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/un1_irq_stall_lsu_req_0_0 -fixed false -x 1810 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_0\[16\] -fixed false -x 1651 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs3_rd_valid_ex -fixed false -x 1759 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_rd_byte_en_int_13\[0\] -fixed false -x 1951 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_N_5L8 -fixed false -x 1730 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_10\[3\] -fixed false -x 1834 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_req_is_subsys_cfg_3 -fixed false -x 1866 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hsize_int_3_sqmuxa_1_0 -fixed false -x 1703 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[18\] -fixed false -x 1854 -y 166
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Count\[19\] -fixed false -x 1556 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_0_iv_RNO\[8\] -fixed false -x 1924 -y 117
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/mem_byteen_m_i_o2_yy_RNIVLN2H_0\[2\] -fixed false -x 1616 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[10\] -fixed false -x 1680 -y 154
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[11\] -fixed false -x 1488 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[13\] -fixed false -x 1711 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[5\] -fixed false -x 1594 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[0\] -fixed false -x 1778 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/irq_m11_0_a3_1 -fixed false -x 1768 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a17_0_1 -fixed false -x 1671 -y 102
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_445 -fixed false -x 1649 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux\[24\] -fixed false -x 1726 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[13\] -fixed false -x 1856 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_data_valid_ex_1 -fixed false -x 1794 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv_1_RNO\[7\] -fixed false -x 1718 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO\[8\] -fixed false -x 1792 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_req_is_subsys_cfg -fixed false -x 1868 -y 126
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2\[12\] -fixed false -x 1644 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mepc_sw_wr_sel_1 -fixed false -x 1816 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[3\] -fixed false -x 1799 -y 159
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_357 -fixed false -x 1608 -y 96
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Load\[7\] -fixed false -x 1528 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/wr_gray_ptr\[1\] -fixed false -x 1876 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_hword_high_only_u -fixed false -x 1692 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/abs_cmd_cmb\[7\] -fixed false -x 1837 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hwdata\[21\] -fixed false -x 1701 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr\[10\] -fixed false -x 1792 -y 100
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_470 -fixed false -x 1573 -y 183
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[6\] -fixed false -x 1746 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[7\] -fixed false -x 1725 -y 159
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_434 -fixed false -x 1615 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_wr_rd_state_RNO\[1\] -fixed false -x 1777 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_62\[5\] -fixed false -x 1983 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv_RNO_0\[0\] -fixed false -x 1743 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[26\] -fixed false -x 1771 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_cry_8_RNO -fixed false -x 1851 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[4\] -fixed false -x 1721 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m13_e -fixed false -x 1699 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0_\[26\] -fixed false -x 1594 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2\[4\] -fixed false -x 1754 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un25_cpu_d_req_is_apb_18 -fixed false -x 1885 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_addr\[28\] -fixed false -x 1830 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5\[29\] -fixed false -x 1867 -y 114
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_252 -fixed false -x 1586 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0_\[22\] -fixed false -x 1612 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[4\] -fixed false -x 1683 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_a2_0_0\[0\] -fixed false -x 1679 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_iab_rd_alignment_2 -fixed false -x 1633 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata\[25\] -fixed false -x 1920 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_addr_cZ\[10\] -fixed false -x 1897 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_operand1_0\[22\] -fixed false -x 1839 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_0_sqmuxa_a1_1 -fixed false -x 1831 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[10\] -fixed false -x 1818 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int\[0\] -fixed false -x 1888 -y 118
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/interrupt_enable_wr_valid16_0_a2_11 -fixed false -x 1701 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_gpr_addr_6_fast_cZ\[5\] -fixed false -x 1806 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_operand0_mux_sel_ex\[0\] -fixed false -x 1760 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv_RNO\[16\] -fixed false -x 1865 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/Tc0_l_En_0_a2 -fixed false -x 1657 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_rd_ptr\[0\] -fixed false -x 1764 -y 112
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PreScale\[8\] -fixed false -x 1533 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[39\] -fixed false -x 1821 -y 94
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state_RNI0GTR2\[2\] -fixed false -x 692 -y 9
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/un11_T_l_En_i_o2 -fixed false -x 1642 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[32\] -fixed false -x 1874 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[1\] -fixed false -x 1589 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_1_i_m2_i_m4\[0\] -fixed false -x 1779 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[3\] -fixed false -x 1668 -y 114
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2\[13\] -fixed false -x 1640 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_1\[0\] -fixed false -x 1961 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0_\[12\] -fixed false -x 1618 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_shifter_unit_places_sel_ex\[2\] -fixed false -x 1716 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[30\] -fixed false -x 1654 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count_at_flush_0_sqmuxa -fixed false -x 1633 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/clk_en_dm -fixed false -x 1855 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_is_hword_high_only_u -fixed false -x 1698 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_1_iv_0\[22\] -fixed false -x 1899 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_\[13\] -fixed false -x 1852 -y 85
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2\[0\].BUFD_TRST/bufd_gen\[14\].BUFD_BLK -fixed false -x 1033 -y 24
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftIR_RNO\[4\] -fixed false -x 1773 -y 84
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_3\[3\] -fixed false -x 1565 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_96\[13\] -fixed false -x 1987 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_readonaddr_ff -fixed false -x 1901 -y 106
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Load\[5\] -fixed false -x 1526 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_92\[4\] -fixed false -x 1954 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/raddr_mux_loop_l1.un8_req_addr_mux\[1\] -fixed false -x 1741 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/next_state21_a0 -fixed false -x 1881 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_iv_0\[17\] -fixed false -x 1875 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data\[20\] -fixed false -x 1889 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[27\] -fixed false -x 1711 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_1 -fixed false -x 1719 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_fence -fixed false -x 1830 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[8\] -fixed false -x 1755 -y 153
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_646 -fixed false -x 1644 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_134 -fixed false -x 1625 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv\[27\] -fixed false -x 1870 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2116 -fixed false -x 1708 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[8\] -fixed false -x 1718 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_div_divisor_5\[42\] -fixed false -x 1890 -y 165
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG3_0 -fixed false -x 1634 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[30\] -fixed false -x 1664 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_mux_sel_ex\[1\] -fixed false -x 1770 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count\[0\] -fixed false -x 1676 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2115_RNISQ1Q8 -fixed false -x 1770 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/apb_prdata_net\[21\] -fixed false -x 1586 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/m25 -fixed false -x 1810 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[29\] -fixed false -x 1878 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/req_os_d_src\[8\] -fixed false -x 1742 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO\[4\] -fixed false -x 1805 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m18_1_0 -fixed false -x 1682 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_operand1_0\[9\] -fixed false -x 1807 -y 141
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA\[22\] -fixed false -x 1580 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0__RNIVHCES\[13\] -fixed false -x 1594 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_operand1_0\[8\] -fixed false -x 1821 -y 138
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_300 -fixed false -x 1551 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_12 -fixed false -x 1644 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_operand1_0\[30\] -fixed false -x 1871 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a3_3_1 -fixed false -x 1696 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/un2_req_resp_str_req_buff_addr_misalign\[2\] -fixed false -x 1713 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_2_sqmuxa -fixed false -x 1927 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[27\] -fixed false -x 1801 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_trap_ret_ex -fixed false -x 1713 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3\[7\] -fixed false -x 1842 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr_ff\[15\] -fixed false -x 1899 -y 103
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_45 -fixed false -x 1628 -y 132
set_location -inst_name sram_test_module_0/st_prev -fixed false -x 1500 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[29\] -fixed false -x 1874 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5\[4\] -fixed false -x 1875 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[20\] -fixed false -x 1770 -y 156
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un1_state_0_sqmuxa_1_i_0_a2_0 -fixed false -x 672 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[14\] -fixed false -x 1803 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_error_resp_1.ramout_2\[0\] -fixed false -x 1659 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_op_os -fixed false -x 1799 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[16\] -fixed false -x 1715 -y 154
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[1\] -fixed false -x 1474 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[21\] -fixed false -x 1891 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mstatus_sw_rd_sel -fixed false -x 1786 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_csr_addr_6_fast_cZ\[6\] -fixed false -x 1776 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_busy_ff13_i_1_1 -fixed false -x 1867 -y 108
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_30 -fixed false -x 1659 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[9\] -fixed false -x 1609 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_addr\[19\] -fixed false -x 1869 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un17_cpu_d_req_is_apb_23 -fixed false -x 1899 -y 126
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA\[24\] -fixed false -x 1560 -y 133
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/NextCountPulse_0_sqmuxa_3 -fixed false -x 1538 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_operand1_mux_sel_cnst_0_a2\[0\] -fixed false -x 1699 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0\[26\] -fixed false -x 1842 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv_0\[9\] -fixed false -x 1858 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15\[27\] -fixed false -x 1996 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_2_1\[1\] -fixed false -x 1694 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_addr_cZ\[9\] -fixed false -x 1904 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31\[20\] -fixed false -x 1952 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[2\] -fixed false -x 1749 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4914_3 -fixed false -x 1690 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_14 -fixed false -x 1697 -y 111
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un1_state_0_sqmuxa_i_0_RNIDJPU5 -fixed false -x 671 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/irq_sw_enable_2 -fixed false -x 1805 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_cZ\[0\] -fixed false -x 1744 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[29\] -fixed false -x 1753 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[17\] -fixed false -x 1770 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[9\] -fixed false -x 1839 -y 97
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_0\[25\] -fixed false -x 1666 -y 162
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_UIREG_0 -fixed false -x 585 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid38 -fixed false -x 1755 -y 117
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state_RNO_1\[1\] -fixed false -x 666 -y 9
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[35\] -fixed false -x 1840 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv\[23\] -fixed false -x 1900 -y 99
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA\[7\] -fixed false -x 1663 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv_RNO\[21\] -fixed false -x 1889 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_m\[5\] -fixed false -x 1872 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[8\] -fixed false -x 1676 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_csr_reg\[25\] -fixed false -x 1879 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[16\] -fixed false -x 1690 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[12\] -fixed false -x 1776 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/step_debug_enter_taken_RNI7SBKE -fixed false -x 1805 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[16\] -fixed false -x 1766 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[8\] -fixed false -x 1717 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un12lto31_9 -fixed false -x 1887 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[9\] -fixed false -x 1723 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe -fixed false -x 1793 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m15 -fixed false -x 1681 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[12\] -fixed false -x 1725 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_798 -fixed false -x 1514 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_299 -fixed false -x 1641 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2125_5 -fixed false -x 1704 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[31\] -fixed false -x 1866 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_state_ns_0\[1\] -fixed false -x 1819 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4927_0 -fixed false -x 1649 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_ready_sig -fixed false -x 1763 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[24\] -fixed false -x 1800 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[28\] -fixed false -x 1882 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_8_1 -fixed false -x 1664 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data_cZ\[1\] -fixed false -x 1899 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[22\] -fixed false -x 1764 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un12lto31_12 -fixed false -x 1888 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/apb_prdata_net\[6\] -fixed false -x 1558 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/access_valid_i_o3 -fixed false -x 1945 -y 105
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/interrupt_claim_complete_0/plic_interrupt_complete_generation.genblk1\[2\].interrupt_complete_data37_0_a2 -fixed false -x 1527 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2\[28\] -fixed false -x 1915 -y 153
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/interrupt_claim_complete_0/plic_irq_id_1\[1\] -fixed false -x 1527 -y 148
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_330 -fixed false -x 1579 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[9\] -fixed false -x 1715 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv_RNO\[19\] -fixed false -x 1910 -y 99
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA\[12\] -fixed false -x 1625 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_cry_26_RNO -fixed false -x 1918 -y 138
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_456 -fixed false -x 1622 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs2_rd_hzd_4 -fixed false -x 1814 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[26\] -fixed false -x 1679 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_4 -fixed false -x 1736 -y 108
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_602 -fixed false -x 1644 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[24\] -fixed false -x 1624 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_0_RNO\[0\] -fixed false -x 1723 -y 105
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_541 -fixed false -x 1504 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_a6_0_3\[0\] -fixed false -x 1686 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_rd_byte_en_iv_0_cZ\[1\] -fixed false -x 1814 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv_RNO\[25\] -fixed false -x 1879 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_retr_rep1 -fixed false -x 1805 -y 109
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_670 -fixed false -x 1584 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count\[5\] -fixed false -x 1681 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[6\] -fixed false -x 1730 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.debug_active_retr5 -fixed false -x 1828 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2119 -fixed false -x 1763 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hwdata\[12\] -fixed false -x 1910 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv\[0\] -fixed false -x 1738 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_6_2 -fixed false -x 1733 -y 117
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_109 -fixed false -x 1576 -y 180
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNILHJJE\[16\] -fixed false -x 1715 -y 153
set_location -inst_name sram_test_module_0/expected\[4\] -fixed false -x 1192 -y 154
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rcv_sm.rx_state18_NE_1 -fixed false -x 1463 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_m_env_call_ex -fixed false -x 1816 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0\[25\] -fixed false -x 1865 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mtvec_sw_rd_sel_1_2 -fixed false -x 1831 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rd_rs2_completing_ex_i_a2_0 -fixed false -x 1782 -y 120
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_549 -fixed false -x 1609 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_N_7L12 -fixed false -x 1737 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_53\[9\] -fixed false -x 1988 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_0_iv_1\[27\] -fixed false -x 1929 -y 111
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_796 -fixed false -x 1575 -y 147
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_765 -fixed false -x 1640 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[13\] -fixed false -x 1644 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/req_buff_fence_os_2\[0\] -fixed false -x 1789 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg\[3\] -fixed false -x 1865 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2\[11\] -fixed false -x 1937 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4950_1 -fixed false -x 1689 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[27\] -fixed false -x 1746 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_4_.m9_e -fixed false -x 1663 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un28_valid_dmi_RNITIOP8 -fixed false -x 1834 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_2 -fixed false -x 1738 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_6\[3\] -fixed false -x 1818 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[2\] -fixed false -x 1763 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[43\] -fixed false -x 1643 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[10\] -fixed false -x 1765 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_addr_sel\[5\] -fixed false -x 1917 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop.req_addr_mux_3\[10\] -fixed false -x 1902 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_addr_cZ\[5\] -fixed false -x 1896 -y 117
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_564 -fixed false -x 1618 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_branch_cond_ex\[0\] -fixed false -x 1779 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5_1\[14\] -fixed false -x 1860 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop\[0\].buff_data.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram0__RNIF5DND\[2\] -fixed false -x 1718 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[16\] -fixed false -x 1700 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr\[2\] -fixed false -x 1881 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[7\] -fixed false -x 1832 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata\[28\] -fixed false -x 1902 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[0\] -fixed false -x 1778 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_1_0\[14\] -fixed false -x 1861 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[25\] -fixed false -x 1705 -y 159
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/un2_CountIsZero_18 -fixed false -x 1570 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_m\[15\] -fixed false -x 1790 -y 153
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_13 -fixed false -x 1646 -y 180
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[4\] -fixed false -x 1879 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0__RNIAIMCJ\[19\] -fixed false -x 1641 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[57\] -fixed false -x 1667 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_resp_valid38_1 -fixed false -x 1754 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/ram_init_soft_debug_reset -fixed false -x 1829 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data_0\[14\] -fixed false -x 1633 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m24 -fixed false -x 1682 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_lsu_op_retr\[3\] -fixed false -x 1788 -y 103
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/tmsenb -fixed false -x 695 -y 7
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_sel_iv_RNO -fixed false -x 1774 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0_\[0\] -fixed false -x 1640 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pstrb\[0\] -fixed false -x 1695 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/htrans_reg\[1\] -fixed false -x 1667 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[3\] -fixed false -x 1778 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_0_iv_RNO\[9\] -fixed false -x 1929 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[25\] -fixed false -x 1881 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data\[30\] -fixed false -x 1661 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic851_2 -fixed false -x 1680 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[7\] -fixed false -x 1720 -y 160
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_55 -fixed false -x 1630 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[5\] -fixed false -x 1593 -y 166
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA\[20\] -fixed false -x 1563 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0\[2\] -fixed false -x 1656 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_wr_req_cmb7_RNIO0R861 -fixed false -x 1882 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un1_next_buff_resp_wr_ptr_1_sqmuxa -fixed false -x 1667 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[11\] -fixed false -x 1850 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int\[3\] -fixed false -x 1903 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_0\[23\] -fixed false -x 1649 -y 159
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_65 -fixed false -x 1619 -y 135
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_632 -fixed false -x 1626 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[31\] -fixed false -x 1560 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_iv\[2\] -fixed false -x 1867 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO\[34\] -fixed false -x 1818 -y 90
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/interrupt_enable_wr_valid16_0_a2_7 -fixed false -x 1700 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[16\] -fixed false -x 1798 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_csr_reg\[7\] -fixed false -x 1874 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2120 -fixed false -x 1707 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1\[7\] -fixed false -x 1660 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_sel_iv -fixed false -x 1776 -y 102
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_475 -fixed false -x 1642 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2124.rv32c_dec_mnemonic2124 -fixed false -x 1684 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[22\] -fixed false -x 1662 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/utime_rd_data\[12\] -fixed false -x 1756 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_op_complete_ex -fixed false -x 1751 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop.req_addr_mux_3\[12\] -fixed false -x 1885 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr\[1\] -fixed false -x 1873 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[14\] -fixed false -x 1748 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_cause/gen_bit_reset.state_val_RNO\[2\] -fixed false -x 1806 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[6\] -fixed false -x 1699 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_13_0_RNO -fixed false -x 1815 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[25\] -fixed false -x 1812 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram0__RNIOR9PH\[3\] -fixed false -x 1781 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_alu_op_sel_sn_m2 -fixed false -x 1740 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_0_iv_RNO_0\[13\] -fixed false -x 1915 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_rd_ptr_0_0_x2\[0\] -fixed false -x 1741 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_rd_byte_en_int_13\[1\] -fixed false -x 1954 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[21\] -fixed false -x 1621 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_Z\[31\] -fixed false -x 1853 -y 118
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/un2_CountIsZero_13 -fixed false -x 1539 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[5\] -fixed false -x 1578 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[18\] -fixed false -x 1708 -y 117
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_139 -fixed false -x 1586 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[27\] -fixed false -x 1766 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_bcu_operand0_mux_sel_ex\[0\] -fixed false -x 1771 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_access\[0\] -fixed false -x 1893 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_1_iv\[1\] -fixed false -x 1940 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32m_dec_mnemonic_1 -fixed false -x 1720 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[14\] -fixed false -x 1697 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[31\] -fixed false -x 1668 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9_i_m3\[21\] -fixed false -x 1836 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_Z\[24\] -fixed false -x 1904 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[16\] -fixed false -x 1779 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_req_is_tcm0_5_0 -fixed false -x 1735 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr\[30\] -fixed false -x 1894 -y 108
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_659 -fixed false -x 1632 -y 90
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_785 -fixed false -x 1671 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_timer/interrupt_capture_reg4 -fixed false -x 1815 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2_\[12\] -fixed false -x 1612 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_cry_16_RNO -fixed false -x 1865 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46\[2\] -fixed false -x 1975 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata1_sw_rd_sel_7 -fixed false -x 1844 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[21\] -fixed false -x 1784 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState\[4\] -fixed false -x 1805 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hwrite_iv_0_a2_0_0 -fixed false -x 1656 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/dpc_rd_data\[9\] -fixed false -x 1758 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/u_TCM_req_arb/hipri_req_ptr_RNO\[1\] -fixed false -x 1733 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_4_sqmuxa_0_a2 -fixed false -x 1658 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_addr_cZ\[11\] -fixed false -x 1867 -y 126
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[9\] -fixed false -x 1486 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs1_rd_hzd_4_3 -fixed false -x 1783 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0\[22\] -fixed false -x 1757 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[8\] -fixed false -x 1746 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_addr_reg\[2\] -fixed false -x 1911 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_inhibit_ex_i_0_o3_RNIJ5UB9 -fixed false -x 1746 -y 126
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_584 -fixed false -x 1624 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_resp_ready -fixed false -x 1786 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[31\] -fixed false -x 1709 -y 163
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_268 -fixed false -x 1660 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_compressed -fixed false -x 1624 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_38\[8\] -fixed false -x 1950 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux\[29\] -fixed false -x 1849 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[8\] -fixed false -x 1745 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_csr_addr\[2\] -fixed false -x 1804 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg\[24\] -fixed false -x 1847 -y 100
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\] -fixed false -x 1459 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_7\[1\] -fixed false -x 1808 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_read_gpr_rs1_ex.gen_rs1_exu_stall.un6_gpr_rs1_stall_exu -fixed false -x 1777 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0\[12\] -fixed false -x 1833 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/un1_next_div_divisor39_1 -fixed false -x 1832 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_0_iv_0\[29\] -fixed false -x 1926 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_emi_req_valid46_1 -fixed false -x 1816 -y 114
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_568 -fixed false -x 1610 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIQACS8\[10\] -fixed false -x 1874 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_div_divisor_5\[16\] -fixed false -x 1853 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_stg_0_1 -fixed false -x 1776 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[42\] -fixed false -x 1642 -y 166
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_206 -fixed false -x 1571 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout\[1\] -fixed false -x 1640 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un1_access_valid\[2\] -fixed false -x 1948 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_v\[14\] -fixed false -x 1838 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[4\] -fixed false -x 1686 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_0_iv\[14\] -fixed false -x 1939 -y 102
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_752 -fixed false -x 1672 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_alu_op_sel_ex7_0 -fixed false -x 1761 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt_m2\[3\] -fixed false -x 1809 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_operand_3\[7\] -fixed false -x 1937 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.un1_ex_retr_pipe_curr_pc_retr -fixed false -x 1821 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[41\] -fixed false -x 1878 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[19\] -fixed false -x 1917 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_error_sig_0 -fixed false -x 1772 -y 117
set_location -inst_name sram_test_module_0/addr_portA\[9\] -fixed false -x 1474 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[25\] -fixed false -x 1773 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_halt_ack -fixed false -x 1804 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_ba_err_ff_0_sqmuxa_1 -fixed false -x 1871 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_0 -fixed false -x 1737 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic847_12 -fixed false -x 1681 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_39_2\[2\] -fixed false -x 1960 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[24\] -fixed false -x 1871 -y 159
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2\[0\].BUFD_TRST/bufd_gen\[23\].BUFD_BLK -fixed false -x 1104 -y 42
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5_1\[23\] -fixed false -x 1863 -y 114
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_707 -fixed false -x 1648 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_cry_5_RNO -fixed false -x 1893 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[12\] -fixed false -x 1904 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mepc_sw_rd_sel_7 -fixed false -x 1835 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[32\] -fixed false -x 1855 -y 94
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[22\] -fixed false -x 1730 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_0\[1\] -fixed false -x 1726 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[3\] -fixed false -x 1833 -y 144
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_676 -fixed false -x 1576 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_byte_en_int_13\[0\] -fixed false -x 1950 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_byte_en_int_13_m2_2\[1\] -fixed false -x 1948 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata\[9\] -fixed false -x 1928 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2_\[7\] -fixed false -x 1594 -y 103
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_759 -fixed false -x 1659 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[12\] -fixed false -x 1824 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[10\] -fixed false -x 1652 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_34\[9\] -fixed false -x 1952 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp\[13\] -fixed false -x 1638 -y 105
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_38 -fixed false -x 1608 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m23_1_0 -fixed false -x 1747 -y 108
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/iPSELS_0_a2_6\[15\] -fixed false -x 1707 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_ready_reg -fixed false -x 1713 -y 133
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un4_UTDODRV_4 -fixed false -x 588 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2_RNO\[1\] -fixed false -x 1746 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram1_\[0\] -fixed false -x 1750 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_resp_ready_1 -fixed false -x 1790 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg\[2\] -fixed false -x 1880 -y 106
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/un2_CountIsZero_19 -fixed false -x 1569 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid -fixed false -x 1752 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR\[13\] -fixed false -x 1793 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/apb_prdata_net\[11\] -fixed false -x 1573 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[4\] -fixed false -x 1840 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[10\] -fixed false -x 1719 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg\[28\] -fixed false -x 1933 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/req_os_d_src\[0\] -fixed false -x 1714 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/apb_prdata_net\[0\] -fixed false -x 1583 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9_2\[16\] -fixed false -x 1904 -y 135
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/NextCountPulse_0_sqmuxa_7_3_0 -fixed false -x 1543 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[23\] -fixed false -x 1982 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_access\[1\] -fixed false -x 1890 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[15\] -fixed false -x 1627 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[18\] -fixed false -x 1775 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m19 -fixed false -x 1682 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[11\] -fixed false -x 1916 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[18\] -fixed false -x 1584 -y 129
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/count\[4\] -fixed false -x 699 -y 10
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c\[9\] -fixed false -x 1624 -y 139
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[1\] -fixed false -x 1457 -y 138
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/mem_byteen_m_i_a2_0_yy_RNI04MK61\[3\] -fixed false -x 1638 -y 135
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_288 -fixed false -x 1619 -y 147
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_6 -fixed false -x 1552 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0\[10\] -fixed false -x 1941 -y 129
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[2\] -fixed false -x 1479 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_20 -fixed false -x 1706 -y 99
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_457 -fixed false -x 1799 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_\[24\] -fixed false -x 1891 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_31_RNO -fixed false -x 1870 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_operand_3\[13\] -fixed false -x 1874 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data\[10\] -fixed false -x 1627 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_96\[28\] -fixed false -x 1974 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO\[3\] -fixed false -x 1722 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_debug_enter_req_retr -fixed false -x 1807 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_1_sqmuxa_1 -fixed false -x 1955 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[21\] -fixed false -x 1768 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utime_sw_rd_sel_2_0 -fixed false -x 1836 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_sel_reg\[2\] -fixed false -x 1791 -y 115
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_588 -fixed false -x 1549 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[1\] -fixed false -x 1707 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_operand_3\[16\] -fixed false -x 1951 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/un16_next_quotient_2 -fixed false -x 1811 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_byte_en\[1\] -fixed false -x 1955 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[13\] -fixed false -x 1758 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[28\] -fixed false -x 1793 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[10\] -fixed false -x 1929 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[15\] -fixed false -x 1894 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/next_buff_valid\[0\] -fixed false -x 1785 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_12_0_RNO -fixed false -x 1812 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_gpr_reg\[20\] -fixed false -x 1841 -y 127
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/NxtPrdata_5_2\[4\] -fixed false -x 1479 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv\[28\] -fixed false -x 1794 -y 111
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_236 -fixed false -x 1612 -y 93
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_0_iv\[16\] -fixed false -x 1541 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr\[6\] -fixed false -x 1804 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0_\[15\] -fixed false -x 1617 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[4\] -fixed false -x 1757 -y 139
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/p_CtrlReg2Seq.controlReg25_0_a2 -fixed false -x 1521 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[15\] -fixed false -x 1838 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_i_access_mem_error_retr -fixed false -x 1822 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2\[12\] -fixed false -x 1787 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_3_sqmuxa_0_a2 -fixed false -x 1656 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[27\] -fixed false -x 1894 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/sw_csr_wr_valid_qual -fixed false -x 1780 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[9\] -fixed false -x 1836 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_1\[19\] -fixed false -x 1927 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[25\] -fixed false -x 1803 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_0\[11\] -fixed false -x 1700 -y 120
set_location -inst_name MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_1\[6\] -fixed false -x 1558 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m3 -fixed false -x 1683 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv\[3\] -fixed false -x 1592 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[28\] -fixed false -x 1710 -y 163
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state93_0_a2_0_a2_a0_1 -fixed false -x 697 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg\[12\] -fixed false -x 1844 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop\[0\].buff_data.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram0_\[0\] -fixed false -x 1718 -y 133
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PSELSBUS_0_RNITE1U7\[2\] -fixed false -x 1564 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data_0\[24\] -fixed false -x 1643 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[17\] -fixed false -x 1745 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/wr_en_data -fixed false -x 1830 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[11\] -fixed false -x 1820 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp\[0\] -fixed false -x 1638 -y 114
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_737 -fixed false -x 1562 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_10\[8\] -fixed false -x 1812 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_ready_reg -fixed false -x 1731 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[18\] -fixed false -x 1728 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[10\] -fixed false -x 2001 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[17\] -fixed false -x 1843 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_wr_strb_0_a2\[0\] -fixed false -x 1706 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_2\[24\] -fixed false -x 1909 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_10\[19\] -fixed false -x 1884 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_trig_pipe_reg_de_ex.de_ex_pipe_trigger_ex\[0\] -fixed false -x 1813 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_exu_result_reg_int_3_cZ\[9\] -fixed false -x 1912 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[10\] -fixed false -x 1848 -y 97
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv\[4\] -fixed false -x 1718 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1\[8\] -fixed false -x 1592 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_a2_1\[0\] -fixed false -x 1668 -y 99
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2\[0\].BUFD_TRST/bufd_gen\[15\].BUFD_BLK -fixed false -x 1112 -y 42
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_RNO\[28\] -fixed false -x 1608 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hwdata\[6\] -fixed false -x 1742 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_iv_RNO\[3\] -fixed false -x 1918 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_csr_addr\[10\] -fixed false -x 1869 -y 100
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_193 -fixed false -x 1644 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr\[4\] -fixed false -x 1725 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr_1\[9\] -fixed false -x 1727 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_completing_retr_3_0 -fixed false -x 1796 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data_0\[1\] -fixed false -x 1614 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[24\] -fixed false -x 1737 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[8\] -fixed false -x 1782 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data\[28\] -fixed false -x 1917 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data_0\[6\] -fixed false -x 1659 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_iv_RNO\[2\] -fixed false -x 1866 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[18\] -fixed false -x 1806 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed\[3\] -fixed false -x 1620 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_exu_result_reg_int_3_cZ\[31\] -fixed false -x 1893 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_operand1_mux_sel_0_4\[0\] -fixed false -x 1656 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_m\[28\] -fixed false -x 1871 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[15\] -fixed false -x 1743 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_retr_2_i_4_7 -fixed false -x 1740 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[6\] -fixed false -x 1768 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp\[10\] -fixed false -x 1585 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_halt_req_3 -fixed false -x 1816 -y 102
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2\[6\] -fixed false -x 1641 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_iv_1\[1\] -fixed false -x 1926 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m28 -fixed false -x 1693 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/misaligned_sbaddr_i_o2 -fixed false -x 1954 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hwdata\[22\] -fixed false -x 1720 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_1\[0\] -fixed false -x 1712 -y 114
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/iPSELS_1\[3\] -fixed false -x 1541 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[14\] -fixed false -x 1788 -y 171
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9_2\[8\] -fixed false -x 1948 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[15\] -fixed false -x 1788 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[9\] -fixed false -x 1761 -y 139
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PRDATA_0_iv_0\[3\] -fixed false -x 1559 -y 141
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 -fixed false -x 1490 -y 135
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/controlReg2\[5\] -fixed false -x 1495 -y 139
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_547 -fixed false -x 1655 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/empty_rd -fixed false -x 1880 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_1_0\[21\] -fixed false -x 1844 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5_1\[21\] -fixed false -x 1843 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0\[0\] -fixed false -x 1910 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_div_divisor39_1 -fixed false -x 1781 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31_1\[22\] -fixed false -x 1963 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_v\[9\] -fixed false -x 1830 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_soft_reset_reg/gen_bit_reset.state_val\[0\] -fixed false -x 1679 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel\[2\] -fixed false -x 1898 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0_2\[1\] -fixed false -x 1793 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_1_iv\[3\] -fixed false -x 1903 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt\[5\] -fixed false -x 1770 -y 172
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a3_1 -fixed false -x 1472 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data\[29\] -fixed false -x 1690 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[25\] -fixed false -x 1858 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/req_valid_mux_i_a2_RNI4LHHC -fixed false -x 1660 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux\[28\] -fixed false -x 1819 -y 129
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state136_RNIN77UB -fixed false -x 663 -y 9
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.trigger_debug_enter_pending -fixed false -x 1823 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[58\] -fixed false -x 1906 -y 172
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv\[20\] -fixed false -x 1644 -y 159
set_location -inst_name sram_test_module_0/expected\[6\] -fixed false -x 1194 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[2\] -fixed false -x 1766 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2122 -fixed false -x 1724 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_lsu_op_retr\[2\] -fixed false -x 1788 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv_RNO\[3\] -fixed false -x 1906 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[25\] -fixed false -x 1858 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_4_0 -fixed false -x 1824 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[18\] -fixed false -x 1807 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_\[14\] -fixed false -x 1887 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/un1_hwrite_reg_i_0_o3 -fixed false -x 1639 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_1_sqmuxa_0_a2 -fixed false -x 1666 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[23\] -fixed false -x 1809 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[14\] -fixed false -x 1750 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[17\] -fixed false -x 1710 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_retr_2_i_4_2 -fixed false -x 1787 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg\[16\] -fixed false -x 1873 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_operand1_0\[4\] -fixed false -x 1791 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv\[29\] -fixed false -x 1851 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[1\] -fixed false -x 1847 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3\[6\] -fixed false -x 1941 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[29\] -fixed false -x 1868 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[30\] -fixed false -x 1926 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hwdata\[1\] -fixed false -x 1702 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_valid\[0\] -fixed false -x 1740 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/subsys_resetn -fixed false -x 1826 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/wr_gray_ptr_synch\[1\] -fixed false -x 1881 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[3\] -fixed false -x 1582 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv\[20\] -fixed false -x 1794 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_div_divisor_5\[13\] -fixed false -x 1852 -y 168
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx_byte\[2\] -fixed false -x 1495 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[9\] -fixed false -x 1811 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[36\] -fixed false -x 1824 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_26 -fixed false -x 1675 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data_0\[8\] -fixed false -x 1675 -y 135
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_UIREG_4 -fixed false -x 598 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_iv\[2\] -fixed false -x 1942 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[0\] -fixed false -x 1891 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr_ff\[17\] -fixed false -x 1901 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/abstractcs_cmderr_cmb_0_sqmuxa_RNILKG05 -fixed false -x 1845 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[39\] -fixed false -x 1639 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_operand0_mux_sel_u\[0\] -fixed false -x 1773 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[11\] -fixed false -x 1780 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7\[20\] -fixed false -x 1959 -y 132
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/p_CtrlReg1Seq.controlReg15_0_a2_0 -fixed false -x 1519 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[20\] -fixed false -x 1717 -y 153
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA\[34\] -fixed false -x 1666 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg\[7\] -fixed false -x 1877 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0_1_0\[2\] -fixed false -x 1809 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmstatus_allany_havereset_3_iv -fixed false -x 1843 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/abs_cmd_cmb\[1\] -fixed false -x 1846 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO\[31\] -fixed false -x 1793 -y 90
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_653 -fixed false -x 1551 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_operand1_mux_sel_ex\[1\] -fixed false -x 1771 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/fence_i_retr -fixed false -x 1729 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_cry_21_RNO -fixed false -x 1884 -y 159
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PreScale\[7\] -fixed false -x 1532 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_1_RNO\[1\] -fixed false -x 1691 -y 105
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_158 -fixed false -x 1575 -y 183
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO\[13\] -fixed false -x 1803 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_8\[10\] -fixed false -x 1823 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR\[7\] -fixed false -x 1797 -y 88
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un4_UTDODRV_3 -fixed false -x 573 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_m\[30\] -fixed false -x 1882 -y 147
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen\[5\].BUFD_BLK -fixed false -x 1204 -y 24
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_90 -fixed false -x 1668 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un17_cpu_d_req_is_apb_8 -fixed false -x 1887 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_autoincrement_0_sqmuxa_RNI796H8 -fixed false -x 1895 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.dpc_debugger_wr_sel -fixed false -x 1837 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_1\[3\] -fixed false -x 1692 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[5\] -fixed false -x 1670 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[23\] -fixed false -x 1704 -y 157
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3\[15\] -fixed false -x 1912 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.misa_sw_rd_sel_0 -fixed false -x 1842 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[5\] -fixed false -x 1724 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[18\] -fixed false -x 1801 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs2_rd_hzd_RNO -fixed false -x 1773 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata\[16\] -fixed false -x 1894 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[14\] -fixed false -x 1989 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[0\].req_buff_resp_state\[0\]\[3\] -fixed false -x 1762 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[2\] -fixed false -x 1738 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_operand1_0\[6\] -fixed false -x 1825 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_csr_valid12 -fixed false -x 1853 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[2\] -fixed false -x 1806 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[1\].buff_data\[1\]\[2\] -fixed false -x 1746 -y 127
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/interrupt_enable_wr_valid\[0\] -fixed false -x 1554 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4912 -fixed false -x 1686 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/command_logic.un1_cmderr_cmb18 -fixed false -x 1854 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_csr_reg\[10\] -fixed false -x 1867 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt\[1\] -fixed false -x 1771 -y 172
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[22\] -fixed false -x 1931 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg_4\[1\] -fixed false -x 1786 -y 84
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/mem_ren_i_m2 -fixed false -x 1619 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/apb_psel_0_a2 -fixed false -x 1694 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.gen_per_trig_tdata1\[0\].machine_sw_wr_tdata1_mcontrol_execute_wr_en_1 -fixed false -x 1846 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_csr_reg\[21\] -fixed false -x 1843 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[22\] -fixed false -x 1819 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_1\[5\] -fixed false -x 1591 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5_1\[7\] -fixed false -x 1874 -y 120
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_484 -fixed false -x 1609 -y 120
set_location -inst_name MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS\[1\].APB_32.GPOUT_reg\[1\] -fixed false -x 1557 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_0_iv\[19\] -fixed false -x 1892 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[11\] -fixed false -x 1853 -y 97
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_rd_byte_en_int_13\[2\] -fixed false -x 1946 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[8\] -fixed false -x 1728 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9\[5\] -fixed false -x 1865 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_RNO\[26\] -fixed false -x 1615 -y 159
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state_0_sqmuxa_5 -fixed false -x 655 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[2\] -fixed false -x 1685 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_8\[24\] -fixed false -x 1854 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[13\] -fixed false -x 1854 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_addr_cZ\[13\] -fixed false -x 1871 -y 129
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/interrupt_enable_wr_valid17_0_a2_8 -fixed false -x 1698 -y 141
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PSELSBUS_0_a2_0\[0\] -fixed false -x 1540 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data\[8\] -fixed false -x 1674 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data\[10\] -fixed false -x 1624 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[24\] -fixed false -x 1740 -y 135
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Count\[20\] -fixed false -x 1557 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mie_sw_rd_sel_4 -fixed false -x 1830 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[18\] -fixed false -x 1579 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[26\] -fixed false -x 1742 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[25\] -fixed false -x 1798 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[14\] -fixed false -x 1914 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5\[0\] -fixed false -x 1868 -y 114
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_214 -fixed false -x 1621 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr_reg\[16\] -fixed false -x 1709 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/un15_next_res_pos_neg_17 -fixed false -x 1813 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_rd_op_ex -fixed false -x 1737 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_93\[6\] -fixed false -x 1989 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI4LCS8\[15\] -fixed false -x 1885 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2125_0 -fixed false -x 1713 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]_RNIB4FRF\[2\] -fixed false -x 1690 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m7_1 -fixed false -x 1680 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr\[0\] -fixed false -x 1865 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[27\] -fixed false -x 1793 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[20\] -fixed false -x 1706 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[23\] -fixed false -x 1935 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[20\] -fixed false -x 1845 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_\[6\] -fixed false -x 1861 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[2\] -fixed false -x 1763 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/irq_m4 -fixed false -x 1777 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/gen_tcm0_d_decode.un8_cpu_d_req_is_tcm0lto17_4 -fixed false -x 1874 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[3\] -fixed false -x 1688 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_exu_result_valid_retr -fixed false -x 1798 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_iv_0\[20\] -fixed false -x 1882 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[20\] -fixed false -x 1856 -y 166
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state\[2\] -fixed false -x 670 -y 7
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[21\] -fixed false -x 1781 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[31\] -fixed false -x 1727 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr_reg\[4\] -fixed false -x 1713 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_ready_reg_RNO -fixed false -x 1747 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv\[21\] -fixed false -x 1914 -y 105
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UDRSH -fixed false -x 677 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_o5\[1\] -fixed false -x 1670 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4957 -fixed false -x 1718 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr_ff\[19\] -fixed false -x 1903 -y 103
set_location -inst_name sram_test_module_0/error_latch_RNO_0 -fixed false -x 1505 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_debug_enter_req_ex -fixed false -x 1818 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_32_0\[1\] -fixed false -x 1956 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[15\] -fixed false -x 1954 -y 126
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t_cZ\[11\] -fixed false -x 1628 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/ahb_st_RNO\[1\] -fixed false -x 1665 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata\[17\] -fixed false -x 1896 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[27\] -fixed false -x 1650 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_retr_2_i_4_5 -fixed false -x 1747 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr_4\[0\] -fixed false -x 1685 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data\[12\] -fixed false -x 1664 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/next_state21_a4 -fixed false -x 1875 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_cry_11_RNO -fixed false -x 1905 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mie_sw_wr_sel_1 -fixed false -x 1825 -y 114
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_184 -fixed false -x 1624 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv\[22\] -fixed false -x 1795 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0__RNIUAK3N\[9\] -fixed false -x 1590 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un4_bcu_op_completing_ex_0 -fixed false -x 1828 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3\[30\] -fixed false -x 1929 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_6\[5\] -fixed false -x 1906 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_reset_reg -fixed false -x 1734 -y 139
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2\[4\] -fixed false -x 1642 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3\[4\] -fixed false -x 1906 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_operand1_mux_sel_0_2\[0\] -fixed false -x 1702 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO\[11\] -fixed false -x 1800 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_cry_24_RNO -fixed false -x 1897 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_1\[6\] -fixed false -x 1936 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux\[25\] -fixed false -x 1856 -y 126
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_328 -fixed false -x 1579 -y 174
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0\[2\] -fixed false -x 1497 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5\[15\] -fixed false -x 1791 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[5\] -fixed false -x 1702 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/abs_cmd_regsize_cmb\[2\] -fixed false -x 1812 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[55\] -fixed false -x 1649 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv\[26\] -fixed false -x 1895 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_RNO\[21\] -fixed false -x 1588 -y 156
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_360 -fixed false -x 1670 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_2\[0\] -fixed false -x 1691 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[6\] -fixed false -x 1728 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[13\] -fixed false -x 1789 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a3_0 -fixed false -x 1679 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[21\] -fixed false -x 1741 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_5 -fixed false -x 1729 -y 108
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_748 -fixed false -x 1619 -y 120
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_249 -fixed false -x 1658 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg\[4\] -fixed false -x 1875 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/next_state21_a2 -fixed false -x 1746 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[29\] -fixed false -x 1876 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_busyerror_ff_3_f0 -fixed false -x 1878 -y 93
set_location -inst_name MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS\[3\].APB_32.GPOUT_reg\[3\] -fixed false -x 1547 -y 145
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_0_iv\[31\] -fixed false -x 1571 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_div_divisor_5\[6\] -fixed false -x 1842 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_0\[5\] -fixed false -x 1702 -y 120
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/last_bit\[1\] -fixed false -x 1455 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[9\] -fixed false -x 1758 -y 157
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un4_UTDODRV -fixed false -x 586 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[19\] -fixed false -x 1776 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_sel_reg\[0\] -fixed false -x 1779 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_0\[3\] -fixed false -x 1748 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[8\] -fixed false -x 1723 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_byte_en_int_RNO\[0\] -fixed false -x 1780 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54\[4\] -fixed false -x 1947 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2\[0\] -fixed false -x 1742 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr_reg\[0\] -fixed false -x 1721 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_byte_en_int_13\[3\] -fixed false -x 1953 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg\[30\] -fixed false -x 1838 -y 100
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNI2LFE8 -fixed false -x 1496 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_Z\[4\] -fixed false -x 1897 -y 115
set_location -inst_name PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1 -fixed false -x 1597 -y 206
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un12lto31_10 -fixed false -x 1891 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un24_cpu_i_req_is_apb_11 -fixed false -x 1746 -y 135
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/interrupt_claim_complete_0/plic_interrupt_complete_generation.genblk1\[1\].interrupt_complete_data16_0_a2 -fixed false -x 1538 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv\[6\] -fixed false -x 1863 -y 105
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/overflow_1_sqmuxa_i -fixed false -x 1495 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result\[19\] -fixed false -x 1867 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un16_cpu_i_req_is_apb_15 -fixed false -x 1745 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState\[11\] -fixed false -x 1800 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_1\[0\] -fixed false -x 1698 -y 99
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_0_iv\[1\] -fixed false -x 1531 -y 135
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2\[0\].BUFD_TRST/bufd_gen\[10\].BUFD_BLK -fixed false -x 1043 -y 24
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator.fifo_write29 -fixed false -x 1473 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_\[28\] -fixed false -x 1846 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_busy_ff15_0_a3_0 -fixed false -x 1863 -y 108
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_450 -fixed false -x 1608 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0_\[25\] -fixed false -x 1588 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_\[30\] -fixed false -x 1859 -y 85
set_location -inst_name MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_32.GPOUT_reg57_0_a2 -fixed false -x 1554 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[26\] -fixed false -x 1809 -y 174
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0_.m8 -fixed false -x 1462 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[16\] -fixed false -x 1686 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_0 -fixed false -x 1722 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[25\] -fixed false -x 1849 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data\[6\] -fixed false -x 1881 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_cry_9_RNO -fixed false -x 1849 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_req_op_cZ\[0\] -fixed false -x 1816 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dtm_req_data_cZ\[19\] -fixed false -x 1851 -y 93
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Count\[9\] -fixed false -x 1546 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[14\] -fixed false -x 1825 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/next_state21_a0_0 -fixed false -x 1877 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_ready_0_1_0 -fixed false -x 1749 -y 132
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/interrupt_claim_complete_wr_valid_RNIUQAA\[0\] -fixed false -x 1525 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data\[20\] -fixed false -x 1667 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/u_TCM_req_arb/gnt_i_0\[1\] -fixed false -x 1747 -y 132
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_746 -fixed false -x 1635 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1\[27\] -fixed false -x 1999 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI23LM8\[5\] -fixed false -x 1868 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_1_0\[23\] -fixed false -x 1920 -y 135
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/iPRDATA29_i_o4_RNI62NS9 -fixed false -x 1577 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[16\] -fixed false -x 1763 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1\[19\] -fixed false -x 1675 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_32\[24\] -fixed false -x 1976 -y 132
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA\[37\] -fixed false -x 1613 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/cmderr_cmb_0_sqmuxa_2 -fixed false -x 1892 -y 99
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_380 -fixed false -x 1631 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv\[8\] -fixed false -x 1588 -y 159
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2\[1\] -fixed false -x 1573 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[22\] -fixed false -x 1758 -y 153
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/receive_count\[0\] -fixed false -x 1463 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv\[10\] -fixed false -x 1859 -y 87
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[0\] -fixed false -x 1494 -y 141
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/txrdy_int_RNO -fixed false -x 1511 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[9\] -fixed false -x 1759 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[3\] -fixed false -x 1883 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[22\] -fixed false -x 1784 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[19\] -fixed false -x 1685 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_45\[9\] -fixed false -x 1973 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[8\] -fixed false -x 1838 -y 97
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftIR\[0\] -fixed false -x 1768 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[3\] -fixed false -x 1708 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[17\] -fixed false -x 1793 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/de_ex_pipe_shifter_unit_op_sel_ex_1_cZ\[0\] -fixed false -x 1758 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr_reg_5\[4\] -fixed false -x 1713 -y 138
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_662 -fixed false -x 1558 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data_0\[31\] -fixed false -x 1701 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[4\] -fixed false -x 1651 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[30\] -fixed false -x 1734 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data_0\[16\] -fixed false -x 1649 -y 132
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2\[14\] -fixed false -x 1637 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m0s2 -fixed false -x 1801 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data\[29\] -fixed false -x 1919 -y 129
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state_0_1_iv_i_RNO_0\[2\] -fixed false -x 670 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[31\] -fixed false -x 1871 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15\[10\] -fixed false -x 1959 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[4\] -fixed false -x 1674 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_35\[9\] -fixed false -x 1951 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_cry_14_RNO -fixed false -x 1896 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_2 -fixed false -x 1680 -y 108
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Load\[4\] -fixed false -x 1529 -y 139
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_16 -fixed false -x 1650 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/req_addr_mux\[7\] -fixed false -x 1849 -y 162
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_169 -fixed false -x 1574 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[26\] -fixed false -x 1909 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2121_0 -fixed false -x 1693 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_valid_rd_s_0 -fixed false -x 1745 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data_0\[0\] -fixed false -x 1619 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3\[18\] -fixed false -x 1917 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[12\] -fixed false -x 1949 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1\[23\] -fixed false -x 1935 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_Z\[17\] -fixed false -x 1890 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_lsu_op_ex_1_cZ\[1\] -fixed false -x 1821 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m11_1_0 -fixed false -x 1690 -y 93
set_location -inst_name sram_test_module_0/error_latch -fixed false -x 1502 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed\[8\] -fixed false -x 1589 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[9\] -fixed false -x 1760 -y 139
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un10_countnext_axbxc4 -fixed false -x 702 -y 9
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_8\[12\] -fixed false -x 1829 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[14\] -fixed false -x 1726 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[24\] -fixed false -x 1831 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[33\] -fixed false -x 1633 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2\[10\] -fixed false -x 1867 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_312 -fixed false -x 1640 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO\[12\] -fixed false -x 1811 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[13\] -fixed false -x 1949 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[25\] -fixed false -x 1631 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_32_0\[5\] -fixed false -x 1996 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_completing_ex_3_0 -fixed false -x 1747 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[9\] -fixed false -x 1765 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5_1\[1\] -fixed false -x 1880 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[17\] -fixed false -x 1775 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_gpr_reg\[0\] -fixed false -x 1864 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_2\[14\] -fixed false -x 1665 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_30_2 -fixed false -x 1672 -y 102
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_0_sqmuxa_1_0_a2_1 -fixed false -x 1467 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/m25_1 -fixed false -x 1807 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/T_l_En_0_a2_1 -fixed false -x 1693 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_\[16\] -fixed false -x 1869 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv_RNO\[17\] -fixed false -x 1889 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[24\] -fixed false -x 1740 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un1_m1_0_a2_0 -fixed false -x 1664 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[16\] -fixed false -x 1771 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_1_0\[25\] -fixed false -x 1908 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr\[0\] -fixed false -x 1685 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[13\] -fixed false -x 1711 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[29\] -fixed false -x 1730 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_1\[10\] -fixed false -x 1585 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[40\] -fixed false -x 1812 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33\[2\] -fixed false -x 1962 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg\[27\] -fixed false -x 1936 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_32_0\[2\] -fixed false -x 1972 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv\[9\] -fixed false -x 1906 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un16_cpu_i_req_is_apb_19 -fixed false -x 1737 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_exu_result_reg_int_3_cZ\[13\] -fixed false -x 1916 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[6\] -fixed false -x 1594 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[26\] -fixed false -x 1862 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/in_reg0_3\[32\] -fixed false -x 1808 -y 135
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[3\] -fixed false -x 1483 -y 144
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un10_countnext_axbxc2 -fixed false -x 702 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[11\] -fixed false -x 1959 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_wr_rd_state_ns_0_a3_0\[0\] -fixed false -x 1778 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/counter\[2\] -fixed false -x 1922 -y 94
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4960_3 -fixed false -x 1671 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[38\] -fixed false -x 1814 -y 91
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_723 -fixed false -x 1573 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[26\] -fixed false -x 1720 -y 145
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2\[0\].BUFD_TRST/bufd_gen\[29\].BUFD_BLK -fixed false -x 1765 -y 81
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO\[29\] -fixed false -x 1839 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_1_iv\[20\] -fixed false -x 1911 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]_RNIJOT77L\[30\] -fixed false -x 1739 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/wr_ptr_RNIB0TG7\[0\] -fixed false -x 1826 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_lsu_op_ex\[0\] -fixed false -x 1822 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2_RNO\[3\] -fixed false -x 1751 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un4_cpu_d_req_is_subsys_cfglto19_3_0_7 -fixed false -x 1865 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0__RNI5OCES\[15\] -fixed false -x 1608 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46\[8\] -fixed false -x 1955 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[9\] -fixed false -x 1916 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[15\] -fixed false -x 1790 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[3\] -fixed false -x 1699 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr\[2\] -fixed false -x 1905 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_m_0\[1\] -fixed false -x 1835 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st\[1\] -fixed false -x 1704 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_state34 -fixed false -x 1791 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/csr_trigger_wr_hzd_de_i_i_a2_6 -fixed false -x 1799 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[13\] -fixed false -x 1767 -y 154
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_URSTB -fixed false -x 675 -y 12
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_next_iab_rd_alignment_1_sqmuxa_1_0 -fixed false -x 1669 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_op_completing_ex -fixed false -x 1742 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_csr_addr_6_fast_cZ\[8\] -fixed false -x 1860 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_operand1_mux_sel\[0\] -fixed false -x 1710 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[19\] -fixed false -x 1779 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[1\] -fixed false -x 1699 -y 139
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_53 -fixed false -x 1619 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmcontrol_haltreq_4_u -fixed false -x 1840 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[13\] -fixed false -x 1758 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0\[12\] -fixed false -x 1643 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[22\] -fixed false -x 1740 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[15\] -fixed false -x 1964 -y 144
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Load\[12\] -fixed false -x 1553 -y 139
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_611 -fixed false -x 1583 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data\[13\] -fixed false -x 1643 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[7\] -fixed false -x 1576 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_empty -fixed false -x 1682 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[12\] -fixed false -x 1891 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmcontrol_resumereq_4_u -fixed false -x 1844 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[0\] -fixed false -x 1778 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_csr_addr_0_sqmuxa_0_246_a2_i -fixed false -x 1848 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count\[14\] -fixed false -x 1698 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_ba_err_ff_7_f0 -fixed false -x 1865 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_8\[31\] -fixed false -x 1890 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5_1\[5\] -fixed false -x 1875 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[21\] -fixed false -x 1813 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_0_sqmuxa -fixed false -x 1949 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[31\] -fixed false -x 1713 -y 162
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_80 -fixed false -x 1629 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg\[22\] -fixed false -x 1870 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_operand1_0\[25\] -fixed false -x 1855 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data_0\[11\] -fixed false -x 1659 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[1\] -fixed false -x 1747 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[10\] -fixed false -x 1756 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[25\] -fixed false -x 1792 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9\[12\] -fixed false -x 1947 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_m\[23\] -fixed false -x 1862 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count\[6\] -fixed false -x 1674 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/shiftDMI_1_sqmuxa_1 -fixed false -x 1776 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a2_5 -fixed false -x 1730 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1\[3\] -fixed false -x 1958 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop.req_addr_mux_3\[8\] -fixed false -x 1866 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNICVES8\[28\] -fixed false -x 1840 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/un17_next_quotient_1 -fixed false -x 1812 -y 174
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx -fixed false -x 1486 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/dmstatus_allany_resumeack -fixed false -x 1803 -y 103
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_698 -fixed false -x 1621 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv\[7\] -fixed false -x 1616 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0\[13\] -fixed false -x 1637 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[32\] -fixed false -x 1632 -y 166
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_70 -fixed false -x 1571 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/un1_next_exu_result_reg_int4_228_2 -fixed false -x 1783 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[11\] -fixed false -x 1776 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_gpr_reg\[9\] -fixed false -x 1831 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2_i_m2\[2\] -fixed false -x 1779 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[5\] -fixed false -x 1741 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg_state\[4\] -fixed false -x 1926 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram0__RNIU1APH\[6\] -fixed false -x 1779 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/req_addr_mux\[16\] -fixed false -x 1705 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[0\] -fixed false -x 1647 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un18_lsu_op_str_ex_2 -fixed false -x 1832 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_state\[5\] -fixed false -x 1801 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv\[28\] -fixed false -x 1609 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/un21_next_quotient_1 -fixed false -x 1823 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_32\[28\] -fixed false -x 1973 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex\[8\] -fixed false -x 1730 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_rd_byte_en\[2\] -fixed false -x 1949 -y 108
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UIREG_0 -fixed false -x 590 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_95_1\[13\] -fixed false -x 1982 -y 141
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[2\] -fixed false -x 1453 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[17\] -fixed false -x 1710 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.penable -fixed false -x 1705 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_operand1_mux_sel_cnst_0_0\[0\] -fixed false -x 1693 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2_\[21\] -fixed false -x 1615 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data\[8\] -fixed false -x 1668 -y 135
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_767 -fixed false -x 1618 -y 180
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[1\] -fixed false -x 1478 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[21\] -fixed false -x 1768 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data\[30\] -fixed false -x 1667 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_0_iv\[28\] -fixed false -x 1913 -y 114
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_21 -fixed false -x 1659 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mcause_sw_wr_sel_3 -fixed false -x 1824 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_\[7\] -fixed false -x 1864 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31\[19\] -fixed false -x 2009 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_17_0_RNO -fixed false -x 1788 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_15 -fixed false -x 1679 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_set_wfi_waiting -fixed false -x 1779 -y 129
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un1_state_6 -fixed false -x 675 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_0\[4\] -fixed false -x 1726 -y 120
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c\[0\] -fixed false -x 1592 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9\[8\] -fixed false -x 1954 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[23\] -fixed false -x 1721 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7\[21\] -fixed false -x 1963 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_46\[3\] -fixed false -x 1975 -y 141
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_0_iv\[19\] -fixed false -x 1561 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_21_0_RNO -fixed false -x 1822 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO\[8\] -fixed false -x 1802 -y 87
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d_RNIQR4JH\[1\] -fixed false -x 1585 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[23\] -fixed false -x 1880 -y 130
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 -fixed false -x 1488 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_req_is_tcm0_5_RNIMJI1D -fixed false -x 1731 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95\[23\] -fixed false -x 1984 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[5\] -fixed false -x 1774 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0\[1\] -fixed false -x 1670 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[40\] -fixed false -x 1877 -y 165
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_UDRCAP -fixed false -x 587 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_rd_req_cmb23 -fixed false -x 1872 -y 102
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_778 -fixed false -x 1674 -y 144
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_279 -fixed false -x 1632 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_req_ready_1_RNO_2 -fixed false -x 1708 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[16\] -fixed false -x 1944 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv\[24\] -fixed false -x 1782 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_1_0\[0\] -fixed false -x 1844 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a2_9\[0\] -fixed false -x 1670 -y 117
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_512 -fixed false -x 1578 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_\[9\] -fixed false -x 1851 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_byte_en\[3\] -fixed false -x 1953 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv\[3\] -fixed false -x 1905 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/de_ex_pipe_shifter_unit_op_sel_ex_and -fixed false -x 1753 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[23\] -fixed false -x 1912 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[0\] -fixed false -x 1782 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv_0\[8\] -fixed false -x 1876 -y 99
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_byte\[4\] -fixed false -x 1483 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_iv_0\[1\] -fixed false -x 1893 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_2\[6\] -fixed false -x 1616 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex\[4\] -fixed false -x 1737 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dpc_debugger_rd_sel_7 -fixed false -x 1839 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_write -fixed false -x 1817 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg\[29\] -fixed false -x 1943 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[25\] -fixed false -x 1856 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[27\] -fixed false -x 1928 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_iv_RNO -fixed false -x 1694 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid_rd_2 -fixed false -x 1753 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_i_a2_3\[8\] -fixed false -x 1942 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_o2\[1\] -fixed false -x 1710 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7\[10\] -fixed false -x 1948 -y 135
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_286 -fixed false -x 1632 -y 180
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[11\] -fixed false -x 1772 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data\[22\] -fixed false -x 1666 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg\[13\] -fixed false -x 1949 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[28\] -fixed false -x 1881 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR\[30\] -fixed false -x 1796 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data\[15\] -fixed false -x 1703 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr\[1\] -fixed false -x 1775 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_valid_0 -fixed false -x 1766 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr_ff\[20\] -fixed false -x 1904 -y 103
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen\[31\].BUFD_BLK -fixed false -x 1474 -y 39
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/make_parity_err.parity_err_12_iv -fixed false -x 1472 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/un1_raddr1_3 -fixed false -x 1776 -y 111
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c\[15\] -fixed false -x 1645 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_addr_RNIKJ4HS\[29\] -fixed false -x 1784 -y 126
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/controlReg1\[7\] -fixed false -x 1498 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[14\] -fixed false -x 1775 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_ready_1 -fixed false -x 1767 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9_2\[27\] -fixed false -x 1937 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mcause_sw_rd_sel -fixed false -x 1829 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_capture_reg -fixed false -x 1807 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_mux_0 -fixed false -x 1793 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count_at_flush20 -fixed false -x 1641 -y 111
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_787 -fixed false -x 1613 -y 171
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_gpr_addr\[1\] -fixed false -x 1801 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[27\] -fixed false -x 1888 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop\[0\].buff_data.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram0__RNIH7DND\[3\] -fixed false -x 1705 -y 132
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA\[1\] -fixed false -x 1613 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_addr\[25\] -fixed false -x 1863 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_i_o2_2 -fixed false -x 1792 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff\[4\] -fixed false -x 1928 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[20\] -fixed false -x 1948 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNINLLJE\[26\] -fixed false -x 1714 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_0_iv\[30\] -fixed false -x 1930 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv\[4\] -fixed false -x 1816 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_rd_ptr\[0\] -fixed false -x 1707 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_gray_ptr\[1\] -fixed false -x 1830 -y 88
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_776 -fixed false -x 1636 -y 180
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[18\] -fixed false -x 1836 -y 94
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[25\] -fixed false -x 1677 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3\[31\] -fixed false -x 1912 -y 156
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\] -fixed false -x 1461 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg_4\[2\] -fixed false -x 1776 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_bcu_operand1_mux_sel_ex\[1\] -fixed false -x 1757 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/apb_prdata_net\[1\] -fixed false -x 1565 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[19\] -fixed false -x 1834 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0\[11\] -fixed false -x 1936 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_393 -fixed false -x 1679 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_8\[18\] -fixed false -x 1865 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[28\] -fixed false -x 1882 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux\[3\] -fixed false -x 1708 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[38\] -fixed false -x 1882 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_state\[0\] -fixed false -x 1811 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[31\] -fixed false -x 1668 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_csr_reg\[22\] -fixed false -x 1866 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[15\] -fixed false -x 1839 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_dbreak_ex -fixed false -x 1755 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_6_sqmuxa -fixed false -x 1926 -y 111
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK -fixed false -x 690 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hwdata\[4\] -fixed false -x 1693 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_emi_req_valid40 -fixed false -x 1756 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[27\] -fixed false -x 1747 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5\[19\] -fixed false -x 1882 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_lm_0\[5\] -fixed false -x 1770 -y 171
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[28\] -fixed false -x 1579 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_1_iv\[21\] -fixed false -x 1917 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/dmcontrol_resumereq -fixed false -x 1844 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_0_iv\[22\] -fixed false -x 1885 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[20\] -fixed false -x 1637 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[15\] -fixed false -x 1811 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0_\[2\] -fixed false -x 1691 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic853_3 -fixed false -x 1670 -y 111
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_224 -fixed false -x 1584 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv_RNO\[0\] -fixed false -x 1743 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_\[2\] -fixed false -x 1843 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/excpt_ebreak -fixed false -x 1815 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[25\] -fixed false -x 1897 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_str_amo_addr_misalign -fixed false -x 1759 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[23\] -fixed false -x 1757 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[10\] -fixed false -x 1916 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv\[26\] -fixed false -x 1904 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int\[13\] -fixed false -x 1920 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instr_completing_retr_c_c_0 -fixed false -x 1771 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_m\[27\] -fixed false -x 1859 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[1\].req_buff_resp_state\[1\]\[1\] -fixed false -x 1763 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1\[15\] -fixed false -x 1684 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_op_completing_retr -fixed false -x 1799 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2_i_m2\[11\] -fixed false -x 1789 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[20\] -fixed false -x 1747 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_byte_en_int_13_m2_2\[3\] -fixed false -x 1954 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_5\[7\] -fixed false -x 1942 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_at_flush_Z\[0\] -fixed false -x 1632 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4950_0 -fixed false -x 1671 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data\[4\] -fixed false -x 1924 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[0\] -fixed false -x 1815 -y 129
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA\[25\] -fixed false -x 1566 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR\[2\] -fixed false -x 1796 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[34\] -fixed false -x 1828 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0\[8\] -fixed false -x 1588 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6\[5\] -fixed false -x 1760 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[29\] -fixed false -x 1828 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic1725 -fixed false -x 1711 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_0_iv\[31\] -fixed false -x 1912 -y 105
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/p_CtrlReg1Seq.controlReg15_0_a2 -fixed false -x 1518 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_state\[0\] -fixed false -x 1763 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_lm_0\[0\] -fixed false -x 1772 -y 171
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[6\] -fixed false -x 1586 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[20\] -fixed false -x 1807 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr\[5\] -fixed false -x 1723 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_61\[2\] -fixed false -x 1985 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[12\] -fixed false -x 1724 -y 159
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_0_iv\[30\] -fixed false -x 1562 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid39 -fixed false -x 1758 -y 117
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Load\[14\] -fixed false -x 1555 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[30\] -fixed false -x 1866 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_ie_msie/gen_bit_no_reset.state_val\[0\] -fixed false -x 1801 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr\[24\] -fixed false -x 1903 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_is_subsys_hart_soft_reg -fixed false -x 1903 -y 120
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/NxtPrdata_5_2\[5\] -fixed false -x 1494 -y 138
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_a5_0_a2\[1\] -fixed false -x 1481 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr_ff\[31\] -fixed false -x 1915 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un1_sba_resp_error_2 -fixed false -x 1881 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[17\] -fixed false -x 1730 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_6 -fixed false -x 1719 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_63_RNIAPIP6 -fixed false -x 1718 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[26\] -fixed false -x 1795 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m\[8\] -fixed false -x 1718 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/alloc_ld_req_buff_addr_misalign_iv -fixed false -x 1810 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_78_2 -fixed false -x 1991 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv\[4\] -fixed false -x 1594 -y 159
set_location -inst_name CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_7\[0\] -fixed false -x 1519 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[59\] -fixed false -x 1644 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utime_sw_rd_sel_2 -fixed false -x 1839 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_retr -fixed false -x 1806 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54\[6\] -fixed false -x 1978 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[18\] -fixed false -x 1847 -y 94
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_0_iv_0\[3\] -fixed false -x 1532 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data\[4\] -fixed false -x 1872 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[2\] -fixed false -x 1847 -y 97
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_completing_ex_i_a0 -fixed false -x 1775 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[17\] -fixed false -x 1691 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2__RNI5QJ2T\[24\] -fixed false -x 1591 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg\[4\] -fixed false -x 1868 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_addr\[21\] -fixed false -x 1846 -y 129
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/TimerPre\[2\] -fixed false -x 1534 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0__RNIL1K3N\[6\] -fixed false -x 1609 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop\[0\].buff_valid\[0\] -fixed false -x 1787 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_RNO_0\[0\] -fixed false -x 1798 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[30\] -fixed false -x 1756 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_Z\[12\] -fixed false -x 1892 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35_1\[1\] -fixed false -x 1953 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_emi_req_accepted -fixed false -x 1748 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[3\] -fixed false -x 1591 -y 166
set_location -inst_name MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS\[7\].APB_32.GPOUT_reg\[7\] -fixed false -x 1549 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_\[29\] -fixed false -x 1845 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5_1\[30\] -fixed false -x 1864 -y 138
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples_2\[0\] -fixed false -x 1452 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_m\[29\] -fixed false -x 1846 -y 153
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_88 -fixed false -x 1633 -y 96
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2\[9\] -fixed false -x 1638 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_2\[10\] -fixed false -x 1917 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_operand1_valid_u -fixed false -x 1785 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data_0\[24\] -fixed false -x 1635 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_52\[8\] -fixed false -x 1975 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_resume_req_3 -fixed false -x 1809 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mie/wr_en_data_or_0 -fixed false -x 1716 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_addr_reg\[8\] -fixed false -x 1921 -y 133
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx_byte\[7\] -fixed false -x 1491 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35\[4\] -fixed false -x 1962 -y 138
set_location -inst_name sram_test_module_0/expected\[13\] -fixed false -x 1201 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[24\] -fixed false -x 1977 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_54\[3\] -fixed false -x 1979 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[15\] -fixed false -x 1705 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/genblk3.shift_active_high.shift_active_low.shiftIR_ne_0 -fixed false -x 1764 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.awe0 -fixed false -x 1686 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[6\] -fixed false -x 1728 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9_2\[24\] -fixed false -x 1941 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mie_sw_rd_sel_2_0 -fixed false -x 1845 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un28_valid_dmi -fixed false -x 1824 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0\[10\] -fixed false -x 1595 -y 111
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state133_0_RNIA7AN7 -fixed false -x 678 -y 6
set_location -inst_name sram_test_module_0/expected\[9\] -fixed false -x 1197 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/alloc_resp_qual -fixed false -x 1636 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0\[21\] -fixed false -x 1741 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/un16_next_quotient_1 -fixed false -x 1776 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un6_instr_is_lsu_op_retr_0 -fixed false -x 1797 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1_\[0\] -fixed false -x 1639 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_6\[20\] -fixed false -x 1846 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_0_iv\[8\] -fixed false -x 1931 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mtval_sw_wr_sel_1 -fixed false -x 1847 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3\[25\] -fixed false -x 1903 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux\[6\] -fixed false -x 1725 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_92\[3\] -fixed false -x 1996 -y 138
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/count\[5\] -fixed false -x 705 -y 10
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_iv_1\[6\] -fixed false -x 1942 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[7\] -fixed false -x 1831 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2_i_m2\[6\] -fixed false -x 1797 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[14\] -fixed false -x 1653 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[21\] -fixed false -x 1798 -y 112
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_551 -fixed false -x 1584 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_2\[3\] -fixed false -x 1900 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_0\[2\] -fixed false -x 1697 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata\[15\] -fixed false -x 1925 -y 105
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/NextCountPulse_0_sqmuxa_6_0 -fixed false -x 1536 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv\[28\] -fixed false -x 1861 -y 102
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/stop_strobe -fixed false -x 1475 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/fence_i_hold_2 -fixed false -x 1730 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns_i_i_a2\[1\] -fixed false -x 1704 -y 129
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock -fixed false -x 1495 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[8\] -fixed false -x 1924 -y 147
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state140 -fixed false -x 667 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/hipri_req_ptr_RNO\[0\] -fixed false -x 1702 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2_\[6\] -fixed false -x 1616 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/N_26_i -fixed false -x 1772 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[10\] -fixed false -x 1817 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_14_1 -fixed false -x 1653 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un4_cpu_d_resp_valid_rd_s -fixed false -x 1754 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[31\] -fixed false -x 1893 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[17\] -fixed false -x 1644 -y 108
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_406 -fixed false -x 1671 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[1\] -fixed false -x 1795 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_8_3 -fixed false -x 1737 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[25\] -fixed false -x 1791 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[20\] -fixed false -x 1620 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[7\] -fixed false -x 1548 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR\[10\] -fixed false -x 1791 -y 88
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_559 -fixed false -x 1575 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[12\] -fixed false -x 1752 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[19\] -fixed false -x 1764 -y 147
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/NextCountPulse_0_sqmuxa_7 -fixed false -x 1537 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1\[18\] -fixed false -x 1948 -y 144
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UIREG_4 -fixed false -x 597 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0__RNI9LJ3N\[2\] -fixed false -x 1684 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_6\[19\] -fixed false -x 1843 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[17\] -fixed false -x 1770 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat13_RNI65L9J -fixed false -x 1780 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0\[14\] -fixed false -x 1986 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mscratch_rd_data\[24\] -fixed false -x 1868 -y 159
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_0_22_i_0_0_o3 -fixed false -x 687 -y 9
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_v\[8\] -fixed false -x 1820 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_shifter_unit_op_sel_ex_RNIRGF1T1\[0\] -fixed false -x 1761 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_req_op_cZ\[2\] -fixed false -x 1803 -y 117
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_32 -fixed false -x 1637 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[16\] -fixed false -x 1732 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2_\[24\] -fixed false -x 1592 -y 115
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_295 -fixed false -x 1574 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3\[13\] -fixed false -x 1637 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a4\[2\] -fixed false -x 1662 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_30_1_0 -fixed false -x 1673 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_1_iv\[12\] -fixed false -x 1953 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg\[15\] -fixed false -x 1837 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/alloc_exception -fixed false -x 1763 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_1_iv_0\[13\] -fixed false -x 1923 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv_0\[3\] -fixed false -x 1722 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un20_emi_req_os_at_flush\[1\] -fixed false -x 1643 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_6\[9\] -fixed false -x 1832 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[6\] -fixed false -x 1741 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/shiftDMI_0_sqmuxa_3 -fixed false -x 1849 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_0\[0\] -fixed false -x 1676 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr_reg_5\[1\] -fixed false -x 1747 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_1_0\[24\] -fixed false -x 1920 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_div_divisor_5\[15\] -fixed false -x 1851 -y 168
set_location -inst_name sram_test_module_0/expected\[16\] -fixed false -x 1204 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un1_valid_dmi -fixed false -x 1833 -y 93
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_595 -fixed false -x 1616 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[11\] -fixed false -x 1784 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_autoincrement_ff_3 -fixed false -x 1888 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic849 -fixed false -x 1697 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux\[5\] -fixed false -x 1715 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_addr_sel\[10\] -fixed false -x 1921 -y 135
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_173 -fixed false -x 1628 -y 180
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs1_rd_hzd_4_1 -fixed false -x 1782 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_0\[1\] -fixed false -x 1640 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_operand1_0\[14\] -fixed false -x 1815 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[28\] -fixed false -x 1851 -y 121
set_location -inst_name MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS\[3\].APB_32.edge_pos\[3\] -fixed false -x 1528 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/wr_data_RNI2C789 -fixed false -x 1738 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv\[7\] -fixed false -x 1848 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_7\[30\] -fixed false -x 1761 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/req_addr_mux\[10\] -fixed false -x 1928 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1\[5\] -fixed false -x 1933 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/apb_prdata_net\[30\] -fixed false -x 1570 -y 141
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_413 -fixed false -x 1614 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_sel_ex\[4\] -fixed false -x 1729 -y 100
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_46 -fixed false -x 1643 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/shiftDR_2_sqmuxa_0_a2 -fixed false -x 1783 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[12\] -fixed false -x 1595 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1\[10\] -fixed false -x 1584 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns_a4_0_a2\[5\] -fixed false -x 1712 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[3\] -fixed false -x 1777 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[12\] -fixed false -x 1756 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[4\] -fixed false -x 1591 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[1\] -fixed false -x 1843 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv\[17\] -fixed false -x 1727 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[19\] -fixed false -x 1798 -y 162
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[2\] -fixed false -x 1453 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2\[2\] -fixed false -x 1772 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_6\[8\] -fixed false -x 1821 -y 141
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_436 -fixed false -x 1636 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hwdata\[0\] -fixed false -x 1692 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_1_0\[26\] -fixed false -x 1928 -y 135
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_bit_cnt_4\[0\] -fixed false -x 1461 -y 132
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA\[8\] -fixed false -x 1544 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_RNO\[29\] -fixed false -x 1611 -y 159
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/newreadtrans -fixed false -x 1743 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un1_sbcs_busy_ff13 -fixed false -x 1868 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_valid_m_0 -fixed false -x 1765 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1\[1\] -fixed false -x 1608 -y 117
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/N_2_inferred_clock_RNIMQNI2_1 -fixed false -x 721 -y 5
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1\[12\] -fixed false -x 1946 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff\[28\] -fixed false -x 1903 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[21\] -fixed false -x 1795 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/genblk3.shift_active_high.shift_active_low.shiftDMI_ne_0 -fixed false -x 1782 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_RNO\[13\] -fixed false -x 1620 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data_0\[27\] -fixed false -x 1639 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[16\] -fixed false -x 1729 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0\[2\] -fixed false -x 1690 -y 132
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/iPRDATA29_i_o4_RNI51NS9 -fixed false -x 1623 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/stage_ready_de_2_a2 -fixed false -x 1742 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5\[8\] -fixed false -x 1756 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/clr_wfi_waiting_0 -fixed false -x 1806 -y 120
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_644 -fixed false -x 1643 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[16\] -fixed false -x 1616 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data_0\[13\] -fixed false -x 1623 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0\[1\] -fixed false -x 1792 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex6 -fixed false -x 1755 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[18\] -fixed false -x 1585 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_609 -fixed false -x 1609 -y 156
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/iPRDATA29_i_o4_RNI2UMS9 -fixed false -x 1563 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[8\] -fixed false -x 1608 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[1\] -fixed false -x 1729 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6\[3\] -fixed false -x 1802 -y 162
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_627 -fixed false -x 1646 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/next_state_0_sqmuxa -fixed false -x 1927 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/u_TCM_req_arb/gnt_m6_RNI7OVAI -fixed false -x 1744 -y 132
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_621 -fixed false -x 1625 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv\[5\] -fixed false -x 1814 -y 87
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[0\] -fixed false -x 1472 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[22\] -fixed false -x 1842 -y 94
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg\[20\] -fixed false -x 1843 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/last_iab_rd_alignment_4_iv_i_1_RNO -fixed false -x 1676 -y 126
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_314 -fixed false -x 1627 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[15\] -fixed false -x 1851 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_sn_m4 -fixed false -x 1854 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1__RNIUJ8HG\[3\] -fixed false -x 1626 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[21\] -fixed false -x 1627 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m16_1_0 -fixed false -x 1692 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_branch_cond_ex\[1\] -fixed false -x 1786 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_busyerror_ff -fixed false -x 1878 -y 94
set_location -inst_name sram_test_module_0/addr_portA\[7\] -fixed false -x 1472 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_gpr_addr\[0\] -fixed false -x 1831 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[23\] -fixed false -x 1680 -y 138
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_0_sqmuxa_i -fixed false -x 1469 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[12\] -fixed false -x 1886 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff\[14\] -fixed false -x 1939 -y 103
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/tckgo_0_sqmuxa -fixed false -x 672 -y 9
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Count\[14\] -fixed false -x 1551 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2_\[9\] -fixed false -x 1592 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data\[3\] -fixed false -x 1898 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel\[1\] -fixed false -x 1896 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[29\] -fixed false -x 1849 -y 127
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/controlReg2\[0\] -fixed false -x 1481 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data_0\[23\] -fixed false -x 1672 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_read_gpr_rs1_ex.gen_rs1_exu_stall.un7_gpr_rs1_stall_exu_NE_2 -fixed false -x 1779 -y 108
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/LoadEnReg -fixed false -x 1528 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr\[1\] -fixed false -x 1775 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff\[6\] -fixed false -x 1943 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/sel_reg\[0\] -fixed false -x 1750 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/tcm0_i_req_valid_2_1 -fixed false -x 1707 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[8\] -fixed false -x 1923 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[1\] -fixed false -x 1879 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex\[10\] -fixed false -x 1730 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_ext_sys_irq\[2\].gen_ext_sys_irq_bit.u_csr_gpr_state_reg_ie_mextsysie/gen_bit_no_reset.state_val\[0\] -fixed false -x 1824 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_7\[7\] -fixed false -x 1807 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2_\[20\] -fixed false -x 1667 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram1_\[7\] -fixed false -x 1756 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff\[2\] -fixed false -x 1942 -y 106
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/un1_read_rx_byte_0_a2 -fixed false -x 1509 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[23\] -fixed false -x 1715 -y 157
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg\[1\] -fixed false -x 1786 -y 85
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_0_22_i_0_0_0 -fixed false -x 686 -y 9
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_2_2 -fixed false -x 1736 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mie_sw_rd_sel_5 -fixed false -x 1841 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[30\] -fixed false -x 1570 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_v\[26\] -fixed false -x 1893 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.gen_per_trig_tdata1\[0\].machine_sw_wr_tdata2_match_data_wr_en_1 -fixed false -x 1843 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[23\] -fixed false -x 1802 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/prescale_counter_4\[0\] -fixed false -x 1915 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[8\] -fixed false -x 1841 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr_0\[0\] -fixed false -x 1709 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[12\] -fixed false -x 1692 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2113.rv32c_dec_mnemonic2113 -fixed false -x 1679 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[18\] -fixed false -x 1719 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_0_RNO\[2\] -fixed false -x 1696 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv\[27\] -fixed false -x 1792 -y 90
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2\[0\].BUFD_TRST/bufd_gen\[12\].BUFD_BLK -fixed false -x 1037 -y 24
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_to_err_ff_0_sqmuxa -fixed false -x 1878 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_sn_m3 -fixed false -x 1770 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stepie/gen_bit_reset.state_val\[0\] -fixed false -x 1801 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_iv_0\[19\] -fixed false -x 1909 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIARCS8\[18\] -fixed false -x 1883 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_RNO\[9\] -fixed false -x 1584 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[22\] -fixed false -x 1822 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_csr_addr\[9\] -fixed false -x 1785 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95\[20\] -fixed false -x 1947 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_51\[9\] -fixed false -x 1937 -y 147
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_291 -fixed false -x 1653 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv\[29\] -fixed false -x 1784 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/hipri_req_ptr\[0\] -fixed false -x 1715 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_access_ff\[1\] -fixed false -x 1890 -y 94
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mcause_rd_data\[0\] -fixed false -x 1782 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_ifu_expipe_resp_next_vaddr -fixed false -x 1699 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_priv_soft_reset_taken_1 -fixed false -x 1767 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO\[9\] -fixed false -x 1852 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0\[6\] -fixed false -x 1638 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_2_sqmuxa_0_a2 -fixed false -x 1659 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[26\] -fixed false -x 1612 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_trap_ret_retr -fixed false -x 1734 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_Z\[10\] -fixed false -x 1898 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un5_alu_op_sel_ex_cZ\[0\] -fixed false -x 1791 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs1_rd_hzd_4_2 -fixed false -x 1781 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[16\] -fixed false -x 1907 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_10_0_RNO -fixed false -x 1811 -y 147
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_499 -fixed false -x 1538 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv_RNO\[17\] -fixed false -x 1879 -y 99
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_709 -fixed false -x 1503 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2112_2_3 -fixed false -x 1749 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_valid_3_0_1_1 -fixed false -x 1690 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[4\] -fixed false -x 1816 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/N_28_i -fixed false -x 1764 -y 105
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/UTDODriven\[0\] -fixed false -x 694 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[12\] -fixed false -x 1624 -y 160
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/interrupt_claim_complete_0/plic_irq_0 -fixed false -x 1530 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_0\[4\] -fixed false -x 1746 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/wr_gray_ptr_RNO\[1\] -fixed false -x 1876 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[28\] -fixed false -x 1628 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[22\] -fixed false -x 1984 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5\[1\] -fixed false -x 1879 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_32\[27\] -fixed false -x 1995 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata\[18\] -fixed false -x 1886 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hsize_int_2_sqmuxa_1_0_a2 -fixed false -x 1692 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_resp_ready_int -fixed false -x 1868 -y 118
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/TARGET_PRDATA\[1\] -fixed false -x 1546 -y 148
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/TARGET_PRDATA\[2\] -fixed false -x 1541 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[25\] -fixed false -x 1731 -y 148
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_639 -fixed false -x 1585 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[25\] -fixed false -x 1806 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_gpr_rs1_rd_sel_19_m_1\[4\] -fixed false -x 1756 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un4_exception_taken_RNIOKQCR2 -fixed false -x 1765 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2\[4\] -fixed false -x 1909 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_rd_byte_en_i_m3\[3\] -fixed false -x 1808 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_m\[21\] -fixed false -x 1881 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv_RNO\[11\] -fixed false -x 1883 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[23\] -fixed false -x 1811 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un2_cpu_d_resp_type\[6\] -fixed false -x 1717 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[2\] -fixed false -x 1687 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv\[3\] -fixed false -x 1898 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_0\[16\] -fixed false -x 1914 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[14\] -fixed false -x 1731 -y 153
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[0\] -fixed false -x 1494 -y 142
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_407 -fixed false -x 1636 -y 126
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2\[7\] -fixed false -x 1654 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[20\] -fixed false -x 1767 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[11\] -fixed false -x 1724 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_1_a2_10 -fixed false -x 1751 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr_1\[7\] -fixed false -x 1726 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_8\[4\] -fixed false -x 1793 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_read_gpr_rs1_ex.gen_rs1_exu_stall.un7_gpr_rs1_stall_exu_NE_1 -fixed false -x 1778 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_93\[1\] -fixed false -x 1982 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr_reg_5\[5\] -fixed false -x 1719 -y 141
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_fast\[6\] -fixed false -x 1464 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3\[28\] -fixed false -x 1916 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[1\] -fixed false -x 1875 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_csr_reg\[2\] -fixed false -x 1839 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO\[1\] -fixed false -x 1845 -y 87
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/count\[2\] -fixed false -x 701 -y 10
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv\[15\] -fixed false -x 1887 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[0\] -fixed false -x 1719 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[34\] -fixed false -x 1818 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[29\] -fixed false -x 1721 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[17\] -fixed false -x 1753 -y 118
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_56 -fixed false -x 1634 -y 132
set_location -inst_name CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_12\[0\] -fixed false -x 1518 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_6\[22\] -fixed false -x 1836 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7\[11\] -fixed false -x 1957 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[13\] -fixed false -x 1704 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[8\] -fixed false -x 1574 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9_2\[12\] -fixed false -x 1948 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data\[0\]\[9\] -fixed false -x 1776 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[24\] -fixed false -x 1869 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata1_mcontrol_hit/gen_bit_reset.state_val_12_iv_i\[0\] -fixed false -x 1769 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop\[0\].buff_data.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram1_\[0\] -fixed false -x 1741 -y 130
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_732 -fixed false -x 1637 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31\[16\] -fixed false -x 1967 -y 132
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_66 -fixed false -x 1631 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[57\] -fixed false -x 1904 -y 171
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_351 -fixed false -x 1664 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_5\[0\] -fixed false -x 1744 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr\[5\] -fixed false -x 1785 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv\[8\] -fixed false -x 1856 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/iab_ready -fixed false -x 1684 -y 126
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_648 -fixed false -x 1766 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5\[17\] -fixed false -x 1747 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_16_0_RNO -fixed false -x 1848 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2\[3\] -fixed false -x 1767 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv_RNO\[15\] -fixed false -x 1886 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[21\] -fixed false -x 1728 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[27\] -fixed false -x 1724 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/fence_0_1 -fixed false -x 1710 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[29\] -fixed false -x 1794 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un2_cpu_d_resp_type\[1\] -fixed false -x 1746 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_2\[2\] -fixed false -x 1902 -y 120
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/txrdy_int -fixed false -x 1511 -y 139
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_0\[2\] -fixed false -x 707 -y 9
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/case_dec_gpr_rs2_rd_sel_3_sqmuxa -fixed false -x 1721 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_0_sqmuxa_0 -fixed false -x 1873 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_req_op_cZ\[1\] -fixed false -x 1822 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_exu_result_reg_int_3_cZ\[14\] -fixed false -x 1877 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_0_RNO\[2\] -fixed false -x 1732 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_busy_ff_2_sqmuxa_i -fixed false -x 1877 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[11\] -fixed false -x 1735 -y 154
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_739 -fixed false -x 1675 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31\[22\] -fixed false -x 1964 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[47\] -fixed false -x 1888 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/gen_reg_macc.valid_result_0 -fixed false -x 1785 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[16\] -fixed false -x 1712 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_1\[8\] -fixed false -x 1972 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[4\] -fixed false -x 1728 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7\[15\] -fixed false -x 1967 -y 141
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_557 -fixed false -x 1583 -y 180
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg\[17\] -fixed false -x 1871 -y 118
set_location -inst_name CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2\[0\] -fixed false -x 1520 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_addr_sel\[6\] -fixed false -x 1927 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_uncompressed_half_RNI07VNB -fixed false -x 1669 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m19_1 -fixed false -x 1707 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_8\[16\] -fixed false -x 1855 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[24\] -fixed false -x 1715 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[19\] -fixed false -x 1918 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_1_iv\[14\] -fixed false -x 1942 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_RNO_1\[3\] -fixed false -x 1733 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[24\] -fixed false -x 1733 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[13\] -fixed false -x 1754 -y 118
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state138 -fixed false -x 671 -y 9
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[10\] -fixed false -x 1766 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_operand_3\[31\] -fixed false -x 1934 -y 141
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d\[5\] -fixed false -x 1632 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv_RNO\[2\] -fixed false -x 1765 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr_ff\[23\] -fixed false -x 1907 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5\[6\] -fixed false -x 1874 -y 105
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/iPRDATA\[3\] -fixed false -x 1505 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[17\] -fixed false -x 1717 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[9\] -fixed false -x 1609 -y 166
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_437 -fixed false -x 1620 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31_1\[23\] -fixed false -x 1937 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_wr_op\[1\] -fixed false -x 1710 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[4\] -fixed false -x 1780 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_places_valid_u_1_0 -fixed false -x 1770 -y 135
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_297 -fixed false -x 1582 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_operand_3\[3\] -fixed false -x 1801 -y 141
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst -fixed false -x 648 -y 5
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d\[14\] -fixed false -x 1643 -y 139
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_116 -fixed false -x 1636 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5\[19\] -fixed false -x 1796 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[61\] -fixed false -x 1902 -y 171
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[21\] -fixed false -x 1783 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/wr_ptr_RNI27BN7_0\[0\] -fixed false -x 1877 -y 87
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt.receive_count_3_i_a2\[3\] -fixed false -x 1453 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[41\] -fixed false -x 1878 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[2\] -fixed false -x 1679 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_0 -fixed false -x 1739 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data\[5\] -fixed false -x 1910 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_csr_reg\[3\] -fixed false -x 1856 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv\[4\] -fixed false -x 1860 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_trap_ret_ex_2 -fixed false -x 1713 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dtm_req_data_cZ\[1\] -fixed false -x 1844 -y 90
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/interrupt_claim_complete_0/plic_interrupt_complete_generation.genblk1\[2\].interrupt_complete_data\[2\] -fixed false -x 1530 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[28\] -fixed false -x 1802 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/fence_0_3 -fixed false -x 1712 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_byte_en\[3\] -fixed false -x 1819 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[1\] -fixed false -x 1773 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[56\] -fixed false -x 1907 -y 162
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2\[2\] -fixed false -x 1635 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_50\[6\] -fixed false -x 1926 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr_1_sqmuxa -fixed false -x 1874 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6\[25\] -fixed false -x 1821 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data\[0\]\[8\] -fixed false -x 1784 -y 121
set_location -inst_name MIV_ESS_C0_0/CoreGPIO_0/PRDATA_o_2\[2\] -fixed false -x 1526 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3\[1\] -fixed false -x 1880 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[5\] -fixed false -x 1734 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_o12 -fixed false -x 1719 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a2_1\[0\] -fixed false -x 1709 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[15\] -fixed false -x 1792 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_addr_reg\[11\] -fixed false -x 1926 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mie_sw_rd_sel_2 -fixed false -x 1847 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_i_o2\[2\] -fixed false -x 1810 -y 84
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/receive_count\[1\] -fixed false -x 1457 -y 139
set_location -inst_name MIV_ESS_C0_0/MIV_ESS_RESET_CTRL_0/ESS_SYS_RESETN -fixed false -x 1477 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv\[1\] -fixed false -x 1719 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_csr_reg\[27\] -fixed false -x 1852 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un5_instr_inhibit_ex_i_0 -fixed false -x 1800 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_wr_byte_en_1\[3\] -fixed false -x 1812 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_mtime.un3_apb_int_sel_i_0_i2_i_a2_1_0 -fixed false -x 1853 -y 126
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/plic_core_ip.genblk1\[2\].interrupt_pending_register/interrupt_pending_reg\[0\] -fixed false -x 1535 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/cmderr_cmb_3_sqmuxa_0_0 -fixed false -x 1854 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]_RNIHAFRF\[5\] -fixed false -x 1694 -y 159
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_0_iv\[28\] -fixed false -x 1566 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_sw_csr_rd_op_cnst_1 -fixed false -x 1679 -y 105
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_603 -fixed false -x 1658 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[56\] -fixed false -x 1907 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[15\] -fixed false -x 1810 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[6\] -fixed false -x 1842 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data\[0\] -fixed false -x 1907 -y 114
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_31 -fixed false -x 1675 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[30\] -fixed false -x 1991 -y 132
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_108 -fixed false -x 1664 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data\[0\]\[10\] -fixed false -x 1742 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7\[16\] -fixed false -x 1957 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO\[7\] -fixed false -x 1797 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_operand1_0\[17\] -fixed false -x 1837 -y 144
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_343 -fixed false -x 1572 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35\[8\] -fixed false -x 1949 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5_1\[28\] -fixed false -x 1883 -y 138
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/count\[0\] -fixed false -x 689 -y 7
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[3\] -fixed false -x 1750 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[31\] -fixed false -x 1845 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int\[16\] -fixed false -x 1902 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data\[18\] -fixed false -x 1643 -y 132
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_791 -fixed false -x 1541 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un25_cpu_d_req_is_apb_10 -fixed false -x 1908 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_a1 -fixed false -x 1728 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[29\] -fixed false -x 1865 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO\[2\] -fixed false -x 1822 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_state\[4\] -fixed false -x 1822 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_6\[13\] -fixed false -x 1813 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[24\] -fixed false -x 1833 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_addr_cZ\[4\] -fixed false -x 1912 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2\[10\] -fixed false -x 1728 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/apb_d_req_valid_3 -fixed false -x 1767 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO\[12\] -fixed false -x 1953 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result\[10\] -fixed false -x 1819 -y 147
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_674 -fixed false -x 1512 -y 129
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA\[11\] -fixed false -x 1545 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[22\] -fixed false -x 1821 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_v\[18\] -fixed false -x 1818 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv\[3\] -fixed false -x 1774 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr\[8\] -fixed false -x 1786 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[2\] -fixed false -x 1740 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[21\] -fixed false -x 1795 -y 171
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr\[3\] -fixed false -x 1670 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1__RNI2O8HG\[5\] -fixed false -x 1618 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9_2\[30\] -fixed false -x 1938 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_lm_0\[3\] -fixed false -x 1775 -y 171
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2\[15\] -fixed false -x 1911 -y 126
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA\[13\] -fixed false -x 1556 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_cause/gen_bit_reset.state_val_RNO_0\[2\] -fixed false -x 1809 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[9\] -fixed false -x 1739 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_req_accepted_1 -fixed false -x 1693 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un1_sbcs_readonaddr_ff7_7 -fixed false -x 1860 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg\[10\] -fixed false -x 1880 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un20_emi_req_os_at_flush_RNO\[1\] -fixed false -x 1642 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0__RNIO4K3N\[7\] -fixed false -x 1588 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv\[2\] -fixed false -x 1724 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv\[23\] -fixed false -x 1885 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_req_ready -fixed false -x 1864 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[44\] -fixed false -x 1651 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_cry_2_RNO -fixed false -x 1886 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_csr_reg\[14\] -fixed false -x 1865 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_1\[0\] -fixed false -x 1708 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_gray_ptr_in_write\[0\] -fixed false -x 1831 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2\[14\] -fixed false -x 1805 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[1\].req_buff_resp_drop\[1\] -fixed false -x 1755 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_req_accepted_2_0 -fixed false -x 1685 -y 135
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/interrupt_claim_complete_0/int_priority\[1\] -fixed false -x 1539 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_0\[0\] -fixed false -x 1934 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[2\] -fixed false -x 1655 -y 114
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_411 -fixed false -x 1658 -y 180
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9\[16\] -fixed false -x 1899 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_pipe_lsu_op_retr9 -fixed false -x 1795 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/tcm0_d_req_valid_4 -fixed false -x 1753 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO\[0\] -fixed false -x 1714 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[20\] -fixed false -x 1784 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4927 -fixed false -x 1652 -y 105
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/iPRDATA29_i_o4_RNI1VOS9 -fixed false -x 1568 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un9_req_wr_byte_en_mux\[2\] -fixed false -x 1700 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un2_cpu_i_req_ready -fixed false -x 1750 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_exu_result_mux_sel_cnst_i_a2_0\[0\] -fixed false -x 1730 -y 99
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx_byte\[3\] -fixed false -x 1492 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO\[20\] -fixed false -x 1886 -y 90
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d\[6\] -fixed false -x 1629 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/un1_next_exu_result_reg_int4\[0\] -fixed false -x 1785 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_325 -fixed false -x 1613 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_iv_RNO\[1\] -fixed false -x 1924 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un16_cpu_i_req_is_apb_14_1 -fixed false -x 1756 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[21\] -fixed false -x 1772 -y 156
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_262 -fixed false -x 1622 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_s_31_RNO -fixed false -x 1901 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_completing_retr_3_0_d -fixed false -x 1789 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[31\] -fixed false -x 1769 -y 154
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_633 -fixed false -x 1651 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[0\] -fixed false -x 1823 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[9\] -fixed false -x 1716 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_req_valid_0 -fixed false -x 1773 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmstatus_allany_halted_3_f0 -fixed false -x 1805 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un4_dmi_req_dmcontrol -fixed false -x 1830 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNIFBJJE\[13\] -fixed false -x 1710 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9\[20\] -fixed false -x 1846 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR\[26\] -fixed false -x 1789 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0\[4\] -fixed false -x 1926 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr\[2\] -fixed false -x 1773 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/lsu_op_ex_pipe_reg\[2\] -fixed false -x 1818 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR\[12\] -fixed false -x 1790 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[27\] -fixed false -x 1626 -y 163
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_138 -fixed false -x 1478 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d\[2\] -fixed false -x 1618 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO\[18\] -fixed false -x 1856 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_47\[31\] -fixed false -x 1991 -y 138
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[3\] -fixed false -x 1480 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[13\] -fixed false -x 1854 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[22\] -fixed false -x 1987 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un1_sbcs_busy_ff13_2_0 -fixed false -x 1877 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[23\] -fixed false -x 1869 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[38\] -fixed false -x 1817 -y 93
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/reg_write.tx_hold_reg4_i_i_a2 -fixed false -x 1513 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4915_1_2 -fixed false -x 1667 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO\[13\] -fixed false -x 1848 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_6\[28\] -fixed false -x 1852 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[22\] -fixed false -x 1710 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_next_iab_rd_alignment_1_sqmuxa_1 -fixed false -x 1674 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1\[2\] -fixed false -x 1951 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[19\] -fixed false -x 1721 -y 157
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_0\[26\] -fixed false -x 1664 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[18\] -fixed false -x 1807 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_92 -fixed false -x 1617 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_cry_22_RNO -fixed false -x 1910 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/apb_prdata_net\[4\] -fixed false -x 1557 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/p_APB_0_Read.prdata18_i_o2 -fixed false -x 1699 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1\[18\] -fixed false -x 1685 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1\[12\] -fixed false -x 1673 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_25_4 -fixed false -x 1702 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_or\[0\] -fixed false -x 1725 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0\[28\] -fixed false -x 1837 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data\[0\] -fixed false -x 1898 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[10\] -fixed false -x 1944 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_2\[19\] -fixed false -x 1893 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data_0\[26\] -fixed false -x 1630 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_operand1_0\[13\] -fixed false -x 1812 -y 135
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2\[15\] -fixed false -x 1624 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO\[6\] -fixed false -x 1860 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_62\[1\] -fixed false -x 1986 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[30\] -fixed false -x 1825 -y 174
set_location -inst_name sram_test_module_0/addr_portA\[6\] -fixed false -x 1471 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[5\] -fixed false -x 1835 -y 91
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_387 -fixed false -x 1643 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[14\] -fixed false -x 1748 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[0\].req_buff_resp_state\[0\]\[2\] -fixed false -x 1759 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[17\] -fixed false -x 1983 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31_1\[28\] -fixed false -x 1971 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_0\[3\] -fixed false -x 1643 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv\[16\] -fixed false -x 1594 -y 156
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_758 -fixed false -x 1589 -y 93
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2\[8\] -fixed false -x 1666 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_\[26\] -fixed false -x 1853 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/req_addr_mux\[11\] -fixed false -x 1858 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2119_1 -fixed false -x 1752 -y 105
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_0_iv\[3\] -fixed false -x 1531 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9_2\[26\] -fixed false -x 1941 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/lsu_op_ex_pipe_reg\[1\] -fixed false -x 1814 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[7\] -fixed false -x 1820 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un4_rs2_rd_hzd_5 -fixed false -x 1812 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmcontrol_ackhavereset_4_u -fixed false -x 1838 -y 102
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_423 -fixed false -x 1662 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0_\[16\] -fixed false -x 1666 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[17\] -fixed false -x 1704 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_state\[0\] -fixed false -x 1871 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_6\[1\] -fixed false -x 1872 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[30\] -fixed false -x 1720 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_rd_valid -fixed false -x 1809 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/un1_req_complete_reg11_3_0_0_a2 -fixed false -x 1706 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_590 -fixed false -x 1624 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_div_divisor_5\[8\] -fixed false -x 1841 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_wr_rd_state_s0_0_a2 -fixed false -x 1779 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[14\] -fixed false -x 1977 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2\[20\] -fixed false -x 1924 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0\[0\] -fixed false -x 1788 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_\[8\] -fixed false -x 1871 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[22\] -fixed false -x 1778 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_branch_reg_2 -fixed false -x 1708 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_i_a2\[11\] -fixed false -x 1809 -y 84
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/NextCountPulse_iv_5 -fixed false -x 1539 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_operand_3\[30\] -fixed false -x 1936 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux\[4\] -fixed false -x 1712 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate\[8\] -fixed false -x 1732 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result\[13\] -fixed false -x 1836 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[23\] -fixed false -x 1684 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/next_buff_valid_i_a2\[1\] -fixed false -x 1733 -y 120
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_678 -fixed false -x 1513 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv\[4\] -fixed false -x 1767 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_alu_op_sel_u\[0\] -fixed false -x 1747 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95\[22\] -fixed false -x 1983 -y 132
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_0_iv\[27\] -fixed false -x 1564 -y 132
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen\[14\].BUFD_BLK -fixed false -x 1210 -y 24
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a2_6 -fixed false -x 1725 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[15\] -fixed false -x 1810 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_places_cZ\[3\] -fixed false -x 1794 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_sn_m10_fast -fixed false -x 1788 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data\[19\] -fixed false -x 1887 -y 130
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_293 -fixed false -x 1574 -y 180
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_112 -fixed false -x 1632 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_csr_reg\[1\] -fixed false -x 1880 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[57\] -fixed false -x 1657 -y 166
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA\[3\] -fixed false -x 1670 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_gpr_reg\[30\] -fixed false -x 1864 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[8\] -fixed false -x 1703 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1\[5\] -fixed false -x 1645 -y 120
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_400 -fixed false -x 1653 -y 156
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_0_sqmuxa_1_0_a2 -fixed false -x 1468 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv\[0\] -fixed false -x 1760 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[16\] -fixed false -x 1780 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[15\] -fixed false -x 1789 -y 162
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/count\[1\] -fixed false -x 687 -y 7
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux\[11\] -fixed false -x 1772 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[11\] -fixed false -x 1761 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_\[27\] -fixed false -x 1848 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[26\] -fixed false -x 1800 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un4_exception_taken_RNIAK07D6 -fixed false -x 1764 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr_reg\[6\] -fixed false -x 1930 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_retr_2_i_a4 -fixed false -x 1786 -y 114
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator.fifo_write_9_0_m2_1_0 -fixed false -x 1474 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/un15_next_res_pos_neg_29 -fixed false -x 1869 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[18\] -fixed false -x 1887 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_0\[18\] -fixed false -x 1656 -y 159
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_324 -fixed false -x 1618 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_RNO\[0\] -fixed false -x 1745 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[0\].req_buff_resp_addr_align\[0\]\[0\] -fixed false -x 1735 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1_\[14\] -fixed false -x 1661 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[29\] -fixed false -x 1908 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/cause_excpt_code_irq_1_0\[2\] -fixed false -x 1820 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[27\] -fixed false -x 1808 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[30\] -fixed false -x 1778 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[49\] -fixed false -x 1889 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/fifo_reset_3 -fixed false -x 1791 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un5_shifter_unit_op_sel_ex_cZ\[0\] -fixed false -x 1783 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_completing_ex_3 -fixed false -x 1740 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/un9_empty_rd_1 -fixed false -x 1881 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_emi_resp_rd_data_1_3\[6\] -fixed false -x 1935 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_6\[11\] -fixed false -x 1817 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat13_RNIOHL3H -fixed false -x 1783 -y 87
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_245 -fixed false -x 1631 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_6\[7\] -fixed false -x 1837 -y 162
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/un2_CountIsZero_20 -fixed false -x 1534 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un41_trap_val -fixed false -x 1808 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un17_cpu_d_req_is_apb_0 -fixed false -x 1899 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[10\] -fixed false -x 1682 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata\[0\] -fixed false -x 1915 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_operand_3\[6\] -fixed false -x 1939 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_state_ns_0\[3\] -fixed false -x 1814 -y 102
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen\[1\].BUFD_BLK -fixed false -x 690 -y 12
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un6_lsu_op_complete_ex_RNI0S6CH2 -fixed false -x 1784 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram1_\[25\] -fixed false -x 1584 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_cry_12_RNO -fixed false -x 1873 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_exu_result_reg_int_3_cZ\[8\] -fixed false -x 1897 -y 141
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/NxtPrdata_5_0_a2_1\[2\] -fixed false -x 1508 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_instr_decoded_iv_0 -fixed false -x 1743 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_rd_byte_en_int\[1\] -fixed false -x 1954 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[7\] -fixed false -x 1785 -y 147
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_545 -fixed false -x 1669 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_rd_byte_en_iv_0_cZ\[2\] -fixed false -x 1805 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIUIGS8\[30\] -fixed false -x 1848 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[28\] -fixed false -x 1848 -y 93
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_197 -fixed false -x 1649 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[28\] -fixed false -x 1655 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[4\] -fixed false -x 1823 -y 94
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_466 -fixed false -x 1639 -y 180
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr_ff\[18\] -fixed false -x 1902 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[27\] -fixed false -x 1894 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_0_iv\[16\] -fixed false -x 1895 -y 105
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_1 -fixed false -x 1634 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instr_completing_retr_d_RNI9FF9J -fixed false -x 1770 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data_0\[21\] -fixed false -x 1684 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic850 -fixed false -x 1658 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[45\] -fixed false -x 1886 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data\[19\] -fixed false -x 1897 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[3\] -fixed false -x 1840 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_a5 -fixed false -x 1718 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_43\[9\] -fixed false -x 1948 -y 147
set_location -inst_name sram_test_module_0/state_s0_0_a2_0_a2 -fixed false -x 1511 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_sel_reg\[1\] -fixed false -x 1789 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg\[4\] -fixed false -x 1810 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[16\] -fixed false -x 1845 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[27\] -fixed false -x 1864 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_1_sqmuxa_2 -fixed false -x 1874 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5\[25\] -fixed false -x 1878 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[31\] -fixed false -x 1749 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_iv_0\[18\] -fixed false -x 1908 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un9_bcu_op_completing_ex_0 -fixed false -x 1771 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2__RNIK9K2T\[29\] -fixed false -x 1587 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[1\] -fixed false -x 1754 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[27\] -fixed false -x 1707 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr\[1\] -fixed false -x 1681 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[16\] -fixed false -x 1623 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_places58 -fixed false -x 1795 -y 144
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen\[11\].BUFD_BLK -fixed false -x 1202 -y 24
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0\[28\] -fixed false -x 1832 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[28\] -fixed false -x 1805 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/rd_data -fixed false -x 1827 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].un1_buff_req_wr_ptr_0_1 -fixed false -x 1709 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count\[13\] -fixed false -x 1697 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[6\] -fixed false -x 1815 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_operand1_0\[19\] -fixed false -x 1844 -y 144
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state_RNO_2\[1\] -fixed false -x 665 -y 9
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un16_cpu_i_req_is_apb_25 -fixed false -x 1741 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_rd_byte_en_int_13_m2\[2\] -fixed false -x 1938 -y 108
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t_cZ\[8\] -fixed false -x 1664 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_1_0\[5\] -fixed false -x 1875 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3\[0\] -fixed false -x 1650 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[31\] -fixed false -x 1856 -y 162
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_714 -fixed false -x 1615 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[61\] -fixed false -x 1665 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[21\] -fixed false -x 1700 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv\[2\] -fixed false -x 1896 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data_0\[12\] -fixed false -x 1660 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1\[24\] -fixed false -x 1940 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[34\] -fixed false -x 1883 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[20\] -fixed false -x 1767 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data\[5\] -fixed false -x 1882 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1\[0\] -fixed false -x 1695 -y 138
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un1_state_0_sqmuxa_1_i_0_0 -fixed false -x 652 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_iv_RNO_1 -fixed false -x 1762 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result\[7\] -fixed false -x 1817 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_addr_reg4_RNIOM1KF -fixed false -x 1782 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_0\[1\] -fixed false -x 1678 -y 162
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_373 -fixed false -x 1556 -y 147
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PRDATA_0_iv_0\[25\] -fixed false -x 1561 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[3\] -fixed false -x 1779 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[21\] -fixed false -x 1854 -y 169
set_location -inst_name MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_32.INTR_reg\[2\] -fixed false -x 1534 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data\[23\] -fixed false -x 1909 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_8 -fixed false -x 1703 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata34 -fixed false -x 1870 -y 93
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2\[0\].BUFD_TRST/bufd_gen\[26\].BUFD_BLK -fixed false -x 1773 -y 81
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[18\] -fixed false -x 1890 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[17\] -fixed false -x 1850 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop.req_addr_mux_3\[14\] -fixed false -x 1793 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr\[11\] -fixed false -x 1859 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un10_access_valid_0_a3 -fixed false -x 1944 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/req_os_d_src\[6\] -fixed false -x 1784 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[6\] -fixed false -x 1669 -y 142
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[8\] -fixed false -x 1470 -y 139
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[2\] -fixed false -x 1490 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[30\] -fixed false -x 1727 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[20\] -fixed false -x 1768 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data\[31\] -fixed false -x 1941 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i -fixed false -x 1726 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_15_0_RNO -fixed false -x 1798 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[13\] -fixed false -x 1682 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr\[10\] -fixed false -x 1717 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_instr_decoded_iv_2_0 -fixed false -x 1748 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_operand_3\[9\] -fixed false -x 1803 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9\[30\] -fixed false -x 1940 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0_\[20\] -fixed false -x 1653 -y 115
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_486 -fixed false -x 1611 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/abs_cmd_regtype_cmb\[1\] -fixed false -x 1836 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv\[14\] -fixed false -x 1891 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/u_TCM_req_arb/gnt_m3_i_a3_0 -fixed false -x 1738 -y 138
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA\[12\] -fixed false -x 1549 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5\[21\] -fixed false -x 1742 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[16\] -fixed false -x 1779 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_csr_reg\[0\] -fixed false -x 1861 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[30\] -fixed false -x 1708 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[11\] -fixed false -x 1791 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/de_ex_pipe_branch_cond_ex_1_cZ\[1\] -fixed false -x 1786 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_addr\[1\] -fixed false -x 1826 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[26\] -fixed false -x 1926 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0__RNIFRJ3N\[4\] -fixed false -x 1660 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[15\] -fixed false -x 1933 -y 132
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HSIZE_d\[1\] -fixed false -x 1611 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_at_flush_Z\[1\] -fixed false -x 1643 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_operand_3\[25\] -fixed false -x 1925 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/wr_gray_ptr_2\[0\] -fixed false -x 1834 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/dealloc_resp_buff_11_0 -fixed false -x 1752 -y 126
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_0_iv\[4\] -fixed false -x 1524 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_27_2 -fixed false -x 1671 -y 108
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d\[8\] -fixed false -x 1660 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[23\] -fixed false -x 1765 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO\[25\] -fixed false -x 1836 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_div_divisor_5\[11\] -fixed false -x 1840 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[6\] -fixed false -x 1844 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[4\] -fixed false -x 1759 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg\[2\] -fixed false -x 1816 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv\[15\] -fixed false -x 1871 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[31\] -fixed false -x 1844 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[23\] -fixed false -x 1738 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_30_0_RNO -fixed false -x 1825 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[19\] -fixed false -x 1790 -y 138
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/un1_baud_clock -fixed false -x 1492 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_1_0\[8\] -fixed false -x 1857 -y 144
set_location -inst_name MIV_ESS_C0_0/CoreGPIO_0/PRDATA_o_sn_m2_0_o2 -fixed false -x 1556 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_2\[0\] -fixed false -x 1657 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3\[12\] -fixed false -x 1900 -y 156
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_241 -fixed false -x 1561 -y 180
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_rd_byte_en_i_m3\[1\] -fixed false -x 1855 -y 117
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_669 -fixed false -x 1656 -y 180
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/NxtRawTimInt -fixed false -x 1531 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mtvec_rd_data\[2\] -fixed false -x 1756 -y 156
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/un1_NxtPrdataEn_i_o2_0 -fixed false -x 1537 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/tdo_u -fixed false -x 1787 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[11\] -fixed false -x 1840 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_1\[7\] -fixed false -x 1590 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_operand1_0\[11\] -fixed false -x 1812 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4954 -fixed false -x 1677 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_req_valid -fixed false -x 1753 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_alu_op_sel_ex7_1_tz_0 -fixed false -x 1759 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un11lto31_11 -fixed false -x 1907 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0_\[7\] -fixed false -x 1590 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[10\] -fixed false -x 1813 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_0_iv_1\[29\] -fixed false -x 1921 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9_2\[11\] -fixed false -x 1951 -y 126
set_location -inst_name MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS\[3\].APB_32.edge_pos_24_0\[3\] -fixed false -x 1528 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m27 -fixed false -x 1687 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNINJJJE\[17\] -fixed false -x 1709 -y 144
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_600 -fixed false -x 1630 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_8\[29\] -fixed false -x 1892 -y 147
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Load\[26\] -fixed false -x 1568 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[25\] -fixed false -x 1849 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_1\[8\] -fixed false -x 1592 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[28\] -fixed false -x 1609 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4914_1_0 -fixed false -x 1663 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/counter\[4\] -fixed false -x 1924 -y 94
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[33\] -fixed false -x 1846 -y 94
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_126 -fixed false -x 1652 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI4NES8\[24\] -fixed false -x 1895 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_op_sel_0_.m9 -fixed false -x 1693 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[24\] -fixed false -x 1815 -y 94
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pstrb\[3\] -fixed false -x 1703 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3\[11\] -fixed false -x 1658 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[4\] -fixed false -x 1833 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[5\] -fixed false -x 1670 -y 142
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_762 -fixed false -x 1568 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m6 -fixed false -x 1710 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs2_rd_hzd -fixed false -x 1774 -y 120
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state93_0_a2_0_a2_a0 -fixed false -x 696 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_op_completing_ex_0 -fixed false -x 1726 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[21\] -fixed false -x 1787 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/abs_cmd_regtype_cmb\[3\] -fixed false -x 1838 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[25\] -fixed false -x 1810 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/i_access_mem_error_retr_i -fixed false -x 1812 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr\[0\] -fixed false -x 1721 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/rd_gray_ptr\[1\] -fixed false -x 1879 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un5_instr_inhibit_ex_i_0_RNIMB83B6 -fixed false -x 1804 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[2\] -fixed false -x 1678 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[28\] -fixed false -x 1705 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[4\] -fixed false -x 1594 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/wfi_waiting_reg -fixed false -x 1787 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2\[19\] -fixed false -x 1909 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/gen_tcm0_d_decode.un8_cpu_d_req_is_tcm0lto17_6 -fixed false -x 1879 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[10\] -fixed false -x 1580 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.set_step_debug_enter_pending_0 -fixed false -x 1807 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hsize_int_2_sqmuxa_1_0_a2_0 -fixed false -x 1696 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m23_2_0 -fixed false -x 1682 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_ie_mtie/gen_bit_no_reset.state_val\[0\] -fixed false -x 1807 -y 118
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un1_state_1_sqmuxa_1_RNIHK2G5 -fixed false -x 661 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un4_exception_taken -fixed false -x 1766 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_valid_i_0 -fixed false -x 1768 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_gray_ptr_synch\[0\] -fixed false -x 1826 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0_\[21\] -fixed false -x 1609 -y 103
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/NxtPrdata_5_1_1\[0\] -fixed false -x 1476 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_rd_ptr\[0\] -fixed false -x 1717 -y 133
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_769 -fixed false -x 1638 -y 126
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen\[5\].BUFD_BLK -fixed false -x 705 -y 15
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[19\] -fixed false -x 1700 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1_\[2\] -fixed false -x 1685 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_m\[7\] -fixed false -x 1832 -y 144
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d\[0\] -fixed false -x 1616 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[55\] -fixed false -x 1906 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_sel_reg\[5\] -fixed false -x 1798 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[31\] -fixed false -x 1724 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[36\] -fixed false -x 1816 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_error -fixed false -x 1721 -y 132
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_153 -fixed false -x 1587 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_50\[9\] -fixed false -x 1971 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int\[23\] -fixed false -x 1913 -y 112
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Count\[18\] -fixed false -x 1555 -y 136
set_location -inst_name sram_test_module_0/state_ns_i_a2_0_0_a4\[0\] -fixed false -x 1503 -y 144
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_0_a2 -fixed false -x 1536 -y 141
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_689 -fixed false -x 1573 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_32\[25\] -fixed false -x 1962 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_37\[9\] -fixed false -x 1955 -y 144
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA\[30\] -fixed false -x 1588 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_sn_m10 -fixed false -x 1798 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m21_1 -fixed false -x 1712 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[1\] -fixed false -x 1844 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[3\] -fixed false -x 1717 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_o2_0\[7\] -fixed false -x 1933 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[10\] -fixed false -x 1752 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[17\] -fixed false -x 1735 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_tcm0 -fixed false -x 1873 -y 126
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG3_8 -fixed false -x 1651 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_valid -fixed false -x 1850 -y 105
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_91 -fixed false -x 1626 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns_0\[4\] -fixed false -x 1709 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_csr_reg\[18\] -fixed false -x 1883 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_\[25\] -fixed false -x 1863 -y 88
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG3_4 -fixed false -x 1655 -y 138
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_467 -fixed false -x 1663 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_14_0_RNO -fixed false -x 1817 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_28_0_RNO -fixed false -x 1843 -y 153
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_82 -fixed false -x 1513 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2\[7\] -fixed false -x 1939 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_exu_result_mux_sel_ex\[1\] -fixed false -x 1694 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[6\] -fixed false -x 1746 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_busy_ff_1_sqmuxa -fixed false -x 1865 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[13\] -fixed false -x 1712 -y 145
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_630 -fixed false -x 1632 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv\[4\] -fixed false -x 1897 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[10\] -fixed false -x 1812 -y 129
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UIREG_7 -fixed false -x 583 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/rd_gray_ptr_in_write\[0\] -fixed false -x 1875 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33\[6\] -fixed false -x 1938 -y 141
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/interrupt_claim_complete_0/interrupt_complete_data_1_sqmuxa_i_0 -fixed false -x 1529 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_valid_de_2_1 -fixed false -x 1723 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_uncompressed_half -fixed false -x 1621 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[4\] -fixed false -x 1685 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[12\] -fixed false -x 1950 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[21\] -fixed false -x 1847 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_shifter_unit_op_sel_ex\[0\] -fixed false -x 1758 -y 103
set_location -inst_name CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9\[0\] -fixed false -x 1520 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_32_0\[12\] -fixed false -x 1950 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_782 -fixed false -x 1628 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_sn_m12 -fixed false -x 1796 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1\[9\] -fixed false -x 1972 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata1_sw_rd_sel_2 -fixed false -x 1838 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[26\] -fixed false -x 1584 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[23\] -fixed false -x 1738 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0\[13\] -fixed false -x 1834 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data_0\[26\] -fixed false -x 1626 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[11\] -fixed false -x 1801 -y 145
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_247 -fixed false -x 1488 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[22\] -fixed false -x 1588 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_exu_result_reg_int_3_cZ\[19\] -fixed false -x 1884 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg\[17\] -fixed false -x 1908 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_o4_1\[0\] -fixed false -x 1701 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/stage_ready_de_2_RNIE0HUK -fixed false -x 1729 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_rd_ptr_0\[0\] -fixed false -x 1764 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0_\[29\] -fixed false -x 1584 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_cry_20_RNO -fixed false -x 1899 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux\[2\] -fixed false -x 1712 -y 135
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc -fixed false -x 1467 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_v\[13\] -fixed false -x 1869 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex\[2\] -fixed false -x 1730 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[31\] -fixed false -x 1784 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr\[4\] -fixed false -x 1896 -y 114
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_state_s1_0_a3 -fixed false -x 1465 -y 135
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/NxtPrdata_5\[5\] -fixed false -x 1496 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[19\] -fixed false -x 1795 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff\[5\] -fixed false -x 1918 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_0_iv\[4\] -fixed false -x 1861 -y 105
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_789 -fixed false -x 1616 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_1_iv_0\[10\] -fixed false -x 1946 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[30\] -fixed false -x 1852 -y 94
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state_RNO\[3\] -fixed false -x 663 -y 6
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen\[15\].BUFD_BLK -fixed false -x 1472 -y 27
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_275 -fixed false -x 1669 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/case_dec_gpr_rs2_rd_sel_1_sqmuxa -fixed false -x 1675 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[7\] -fixed false -x 1697 -y 159
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_iv_0_1\[0\] -fixed false -x 1517 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.debug_mode6 -fixed false -x 1800 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[24\] -fixed false -x 1821 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_2\[31\] -fixed false -x 1884 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_gpr_addr\[5\] -fixed false -x 1806 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[24\] -fixed false -x 1853 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_1\[1\] -fixed false -x 1711 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv_0\[11\] -fixed false -x 1859 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/T_l_En_0_a2_0 -fixed false -x 1690 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_operand_3\[8\] -fixed false -x 1809 -y 141
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_191 -fixed false -x 1621 -y 129
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_0_iv\[24\] -fixed false -x 1560 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed\[1\] -fixed false -x 1616 -y 114
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_575 -fixed false -x 1630 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_iv\[22\] -fixed false -x 1880 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[11\] -fixed false -x 1735 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data_0\[19\] -fixed false -x 1670 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/wr_ptr_RNIB0TG7_0\[0\] -fixed false -x 1833 -y 87
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/mem_byteen_m_i_a2_0_1\[3\] -fixed false -x 1609 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m31_1 -fixed false -x 1649 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un1_req_count_2_1 -fixed false -x 1639 -y 111
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/tckgo12_0_0_a2_0 -fixed false -x 691 -y 9
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[11\] -fixed false -x 1785 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[29\] -fixed false -x 1878 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[3\] -fixed false -x 1590 -y 163
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_487 -fixed false -x 1624 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_resp_ready_int_RNO -fixed false -x 1868 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[7\] -fixed false -x 1956 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_addr_reg\[5\] -fixed false -x 1918 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_5\[14\] -fixed false -x 1941 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI2LES8\[23\] -fixed false -x 1892 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[25\] -fixed false -x 1624 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_gpr_reg\[19\] -fixed false -x 1876 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[30\] -fixed false -x 1834 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_uncompressed_full -fixed false -x 1610 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[12\] -fixed false -x 1769 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_0_iv_RNO\[10\] -fixed false -x 1931 -y 105
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_606 -fixed false -x 1593 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNIJFJJE\[15\] -fixed false -x 1707 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/toggle_hart_soft_reset -fixed false -x 1677 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_addr\[24\] -fixed false -x 1897 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_\[31\] -fixed false -x 1839 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_6\[26\] -fixed false -x 1867 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/irq_taken_2_5_a1_0_3_2 -fixed false -x 1799 -y 111
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[5\] -fixed false -x 1482 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[21\] -fixed false -x 1792 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_capture_reg4 -fixed false -x 1805 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_busyerror_0_sqmuxa_1 -fixed false -x 1883 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_req_is_subsys_cfg_4_0 -fixed false -x 1871 -y 126
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/mem_byteen_m_i_a2_xx\[3\] -fixed false -x 1587 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un5_alu_op_sel_ex_cZ\[4\] -fixed false -x 1795 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958_6 -fixed false -x 1689 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data\[7\] -fixed false -x 1942 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_1_sqmuxa -fixed false -x 1953 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[29\] -fixed false -x 1753 -y 138
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_741 -fixed false -x 1571 -y 180
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[36\] -fixed false -x 1875 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.debug_mode -fixed false -x 1800 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[8\] -fixed false -x 1697 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_lm_0\[1\] -fixed false -x 1771 -y 171
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg\[23\] -fixed false -x 1883 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_exu_result_mux_sel_ex\[0\] -fixed false -x 1751 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7\[0\] -fixed false -x 1801 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/apb_prdata_net\[22\] -fixed false -x 1581 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr_ff\[4\] -fixed false -x 1888 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2126 -fixed false -x 1699 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/command_reg_state_4_fast_cZ\[0\] -fixed false -x 1922 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int\[31\] -fixed false -x 1938 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_0\[0\] -fixed false -x 1676 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4927_RNIDNHIF -fixed false -x 1758 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg\[28\] -fixed false -x 1876 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[9\] -fixed false -x 1585 -y 157
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un15_buff_resp_head_compressed -fixed false -x 1617 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/is_locked_2 -fixed false -x 1720 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[28\] -fixed false -x 1772 -y 163
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 -fixed false -x 1484 -y 132
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/interrupt_claim_complete_0/plic_irq_id_1\[0\] -fixed false -x 1538 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31_1\[19\] -fixed false -x 1998 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_m\[16\] -fixed false -x 1851 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv_RNO_0\[0\] -fixed false -x 1825 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4920_1 -fixed false -x 1665 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_mtime.un3_apb_int_sel_i_0_i2_i_a2_1 -fixed false -x 1696 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR\[21\] -fixed false -x 1798 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[0\].req_buff_resp_state\[0\]\[0\] -fixed false -x 1759 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv\[17\] -fixed false -x 1877 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic847_4 -fixed false -x 1675 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_10\[22\] -fixed false -x 1841 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[25\] -fixed false -x 1865 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[60\] -fixed false -x 1907 -y 171
set_location -inst_name CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_3\[0\] -fixed false -x 1522 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2__RNIS1TJL\[11\] -fixed false -x 1623 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_rd_byte_en_i_m3\[0\] -fixed false -x 1838 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv\[17\] -fixed false -x 1851 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[8\] -fixed false -x 1955 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[12\] -fixed false -x 1697 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_33\[9\] -fixed false -x 1950 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/u_TCM_req_arb/gnt_m6 -fixed false -x 1748 -y 132
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/interrupt_claim_complete_wr_valid\[0\] -fixed false -x 1542 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[9\] -fixed false -x 1752 -y 156
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_663 -fixed false -x 1656 -y 147
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_0_iv_0\[2\] -fixed false -x 1534 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg\[0\] -fixed false -x 1894 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg\[13\] -fixed false -x 1837 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr_reg_5\[9\] -fixed false -x 1924 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a4\[1\] -fixed false -x 1700 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO_2\[1\] -fixed false -x 1681 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_6 -fixed false -x 1734 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_cry_10_RNO -fixed false -x 1876 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs2_rd_valid.m3 -fixed false -x 1692 -y 102
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_168 -fixed false -x 1537 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/un1_next_dividend_0_sqmuxa -fixed false -x 1833 -y 168
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/NextCountPulse_0_sqmuxa_1 -fixed false -x 1531 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[0\].req_buff_resp_drop\[0\] -fixed false -x 1752 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0\[4\] -fixed false -x 1791 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff\[27\] -fixed false -x 1922 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_iv_RNO_1 -fixed false -x 1746 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[24\] -fixed false -x 1722 -y 135
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rcv_sm.rx_byte_2\[7\] -fixed false -x 1466 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data\[26\] -fixed false -x 1922 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2122_2 -fixed false -x 1719 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/wr_ptr\[0\] -fixed false -x 1833 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[29\] -fixed false -x 1911 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_34 -fixed false -x 1611 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic850_3_0 -fixed false -x 1654 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic849_0 -fixed false -x 1676 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[56\] -fixed false -x 1652 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hwdata\[15\] -fixed false -x 1916 -y 133
set_location -inst_name MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_0\[6\] -fixed false -x 1506 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv\[1\] -fixed false -x 1737 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[19\] -fixed false -x 1684 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[7\] -fixed false -x 1706 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[28\] -fixed false -x 1593 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_2_iv\[16\] -fixed false -x 1712 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[8\] -fixed false -x 1653 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_valid_i_a2_0_6 -fixed false -x 1831 -y 111
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_122 -fixed false -x 1562 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0__RNIR7K3N\[8\] -fixed false -x 1587 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5\[27\] -fixed false -x 1855 -y 114
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_iv\[0\] -fixed false -x 1532 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_busyerror_0_sqmuxa -fixed false -x 1867 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_mtime.un3_apb_int_sel_i_0_i2_i_a2_2_8 -fixed false -x 1683 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata\[4\] -fixed false -x 1917 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux\[14\] -fixed false -x 1725 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr_reg_5\[13\] -fixed false -x 1724 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[12\] -fixed false -x 1698 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_6_0_0_a2_0\[1\] -fixed false -x 1804 -y 147
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_636 -fixed false -x 1611 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[11\] -fixed false -x 1722 -y 153
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_715 -fixed false -x 1575 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9\[11\] -fixed false -x 1950 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[13\] -fixed false -x 1833 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[28\] -fixed false -x 1734 -y 148
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_271 -fixed false -x 1595 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data\[2\] -fixed false -x 1650 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[27\] -fixed false -x 1742 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/genblk3.shift_active_high.shift_active_low.shiftBP_ne_0 -fixed false -x 1771 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_1_0\[11\] -fixed false -x 1858 -y 138
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2\[0\].BUFD_TRST/bufd_gen\[0\].BUFD_BLK -fixed false -x 679 -y 12
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_exu_result_reg_int_3_cZ\[28\] -fixed false -x 1919 -y 147
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_0_iv\[23\] -fixed false -x 1561 -y 132
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/NextCountPulse_0_sqmuxa_5_3 -fixed false -x 1527 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[25\] -fixed false -x 1625 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4917_3 -fixed false -x 1674 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_sn_m6 -fixed false -x 1809 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[15\] -fixed false -x 1851 -y 169
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_514 -fixed false -x 1595 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg\[0\] -fixed false -x 1817 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2123_1_0_0 -fixed false -x 1683 -y 102
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_329 -fixed false -x 1672 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[7\] -fixed false -x 1795 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utimeh_sw_rd_sel_3 -fixed false -x 1844 -y 111
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[1\] -fixed false -x 1480 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_m_2\[4\] -fixed false -x 1657 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mie_sw_wr_sel_2 -fixed false -x 1829 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1\[4\] -fixed false -x 1652 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m5 -fixed false -x 1681 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv\[13\] -fixed false -x 1917 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_v\[17\] -fixed false -x 1842 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_csr_reg\[29\] -fixed false -x 1874 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_op_sel_0_.m8_e_1 -fixed false -x 1756 -y 114
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_501 -fixed false -x 1608 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data_0\[23\] -fixed false -x 1679 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1\[7\] -fixed false -x 1635 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv\[20\] -fixed false -x 1867 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr_reg_5\[15\] -fixed false -x 1854 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_o12_4 -fixed false -x 1716 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un10_buff_resp_head_compressed -fixed false -x 1618 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_34\[8\] -fixed false -x 1948 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hsize_2_i_a2_1\[1\] -fixed false -x 1705 -y 135
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_790 -fixed false -x 1631 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[8\] -fixed false -x 1746 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_0_iv_1\[0\] -fixed false -x 1698 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[15\] -fixed false -x 1787 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat12 -fixed false -x 1765 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0\[29\] -fixed false -x 1840 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr_ff\[30\] -fixed false -x 1914 -y 103
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_683 -fixed false -x 1561 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data_0\[5\] -fixed false -x 1656 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftIR\[4\] -fixed false -x 1773 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mip_sw_rd_sel_2_1 -fixed false -x 1829 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[25\] -fixed false -x 1677 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_stall_csr_2_0 -fixed false -x 1785 -y 108
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA\[25\] -fixed false -x 1650 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_509 -fixed false -x 1661 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_RNO\[17\] -fixed false -x 1627 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9_2\[13\] -fixed false -x 1946 -y 126
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA\[7\] -fixed false -x 1525 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2129 -fixed false -x 1761 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[21\] -fixed false -x 1702 -y 154
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/interrupt_enable_wr_valid16_0_a2_6 -fixed false -x 1696 -y 141
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_188 -fixed false -x 1621 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[27\] -fixed false -x 1704 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_pipe_lsu_op_retr_1_cZ\[3\] -fixed false -x 1788 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv\[10\] -fixed false -x 1579 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv\[28\] -fixed false -x 1900 -y 108
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2\[0\].BUFD_TRST/bufd_gen\[24\].BUFD_BLK -fixed false -x 1105 -y 42
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_2\[16\] -fixed false -x 1899 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/un1_irq_stall_lsu_req -fixed false -x 1804 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_42\[6\] -fixed false -x 1944 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_priv_soft_reset_taken_1_RNO -fixed false -x 1765 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_sel_reg\[0\] -fixed false -x 1799 -y 109
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_540 -fixed false -x 1619 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_4_.m8_e_2 -fixed false -x 1684 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data\[14\] -fixed false -x 1632 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO\[31\] -fixed false -x 1846 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/resp_dest\[1\] -fixed false -x 1795 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[26\] -fixed false -x 1578 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_1_0_a2_0 -fixed false -x 1868 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_rd_req_cmb_1_sqmuxa -fixed false -x 1874 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO\[9\] -fixed false -x 1799 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed\[2\] -fixed false -x 1689 -y 132
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_25 -fixed false -x 1646 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_3_1_0 -fixed false -x 1739 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/genblk1.rst_synch_reg\[0\] -fixed false -x 1878 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/shiftDMI_1_sqmuxa_0_a2 -fixed false -x 1778 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_1\[12\] -fixed false -x 1615 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmstatus_allany_resumeack_3_f0 -fixed false -x 1803 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_alu_op_sel_cnst_i_a2_0\[2\] -fixed false -x 1718 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[1\] -fixed false -x 1727 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[11\] -fixed false -x 1575 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2\[15\] -fixed false -x 1645 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un1_sbcs_uar_err_ff_0_sqmuxa -fixed false -x 1862 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_0_iv\[5\] -fixed false -x 1849 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2112_2_1 -fixed false -x 1746 -y 99
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c\[10\] -fixed false -x 1615 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0__RNISECES\[12\] -fixed false -x 1613 -y 114
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/count_RNO\[1\] -fixed false -x 687 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0_\[13\] -fixed false -x 1585 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9_2\[18\] -fixed false -x 1922 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_req_accepted -fixed false -x 1695 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_0\[4\] -fixed false -x 1716 -y 102
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_218 -fixed false -x 1617 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_v\[19\] -fixed false -x 1840 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/genblk1.rst_synch_reg\[0\] -fixed false -x 1815 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/m_env_call -fixed false -x 1802 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNIHFLJE\[23\] -fixed false -x 1713 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_\[10\] -fixed false -x 1873 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[9\] -fixed false -x 1675 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_m\[22\] -fixed false -x 1837 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[28\] -fixed false -x 1810 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[20\] -fixed false -x 1953 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/un5_lsu_emi_req_rd_byte_en -fixed false -x 1847 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/counter_1_sqmuxa -fixed false -x 1919 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_8\[23\] -fixed false -x 1831 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.fifo_reset -fixed false -x 1817 -y 88
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_531 -fixed false -x 1612 -y 141
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/iPRDATA29_i_o4_RNI3VMS9 -fixed false -x 1626 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_2_1\[1\] -fixed false -x 1628 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data\[10\] -fixed false -x 1951 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv\[8\] -fixed false -x 1845 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr_reg\[8\] -fixed false -x 1922 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[15\] -fixed false -x 1803 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un11lto31_13 -fixed false -x 1900 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0\[27\] -fixed false -x 1847 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_busy_ff13_i_1 -fixed false -x 1879 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_iv_1\[7\] -fixed false -x 1938 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6\[27\] -fixed false -x 1851 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.misa_sw_rd_sel_8 -fixed false -x 1828 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5\[24\] -fixed false -x 1801 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg\[5\] -fixed false -x 1865 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_i_access_misalign_error_retr -fixed false -x 1812 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_Z\[18\] -fixed false -x 1891 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_addr_sel\[8\] -fixed false -x 1920 -y 132
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_654 -fixed false -x 1612 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/abs_cmd_transfer_ff_3_u -fixed false -x 1917 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[24\] -fixed false -x 1586 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m16 -fixed false -x 1683 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_gpr_reg\[1\] -fixed false -x 1873 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utimeh_sw_rd_sel -fixed false -x 1843 -y 108
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/xmit_sel.tx_4_u_1_0 -fixed false -x 1487 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram0_\[4\] -fixed false -x 1745 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m_1\[4\] -fixed false -x 1723 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[9\] -fixed false -x 1725 -y 147
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_277 -fixed false -x 1588 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rd_rs3_completing_ex_i_a2_3 -fixed false -x 1767 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/req_masked\[0\] -fixed false -x 1659 -y 135
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA\[15\] -fixed false -x 1639 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata\[3\] -fixed false -x 1911 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[26\] -fixed false -x 1811 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[47\] -fixed false -x 1647 -y 166
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_147 -fixed false -x 1660 -y 156
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2\[0\].BUFD_TRST/bufd_gen\[30\].BUFD_BLK -fixed false -x 1766 -y 81
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr_reg\[11\] -fixed false -x 1867 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_operand_3\[21\] -fixed false -x 1896 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2\[10\] -fixed false -x 1943 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/gnt_0_tz\[0\] -fixed false -x 1751 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_7_3 -fixed false -x 1718 -y 105
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/NxtPrdata_5\[6\] -fixed false -x 1478 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0__RNIAKOCJ\[28\] -fixed false -x 1614 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/counter\[7\] -fixed false -x 1927 -y 94
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/tckgo_10_iv -fixed false -x 688 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utimeh_sw_rd_sel_4 -fixed false -x 1842 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un3_cpu_d_req_ready_sig_a0_3 -fixed false -x 1741 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result\[31\] -fixed false -x 1887 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[18\] -fixed false -x 1662 -y 117
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_81 -fixed false -x 1640 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[26\] -fixed false -x 1810 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2__RNI2NJ2T\[23\] -fixed false -x 1585 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_4\[0\] -fixed false -x 1802 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_\[4\] -fixed false -x 1867 -y 88
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA\[5\] -fixed false -x 1530 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[10\] -fixed false -x 1581 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_state\[1\] -fixed false -x 1860 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[1\] -fixed false -x 1578 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data\[27\] -fixed false -x 1931 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[3\] -fixed false -x 1680 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_0\[8\] -fixed false -x 1922 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_0_iv_0\[28\] -fixed false -x 1925 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO_0\[2\] -fixed false -x 1749 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[12\] -fixed false -x 1587 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[20\] -fixed false -x 1829 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg\[6\] -fixed false -x 1777 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[3\] -fixed false -x 1779 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_8\[3\] -fixed false -x 1776 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2\[1\] -fixed false -x 1807 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/cmderr_ff\[2\] -fixed false -x 1851 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[1\] -fixed false -x 1817 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_div_divisor_5\[17\] -fixed false -x 1850 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_1_iv\[15\] -fixed false -x 1943 -y 111
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_9_u_2\[7\] -fixed false -x 1468 -y 138
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_71 -fixed false -x 1627 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_3_sqmuxa_0 -fixed false -x 1931 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[29\] -fixed false -x 1710 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[39\] -fixed false -x 1822 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[27\] -fixed false -x 1744 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_0\[0\] -fixed false -x 1660 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data\[19\] -fixed false -x 1926 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata\[24\] -fixed false -x 1925 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_ack -fixed false -x 1778 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data_0\[2\] -fixed false -x 1671 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_access\[2\] -fixed false -x 1886 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[18\] -fixed false -x 1976 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[11\] -fixed false -x 1786 -y 159
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/un1_baud_clock_1_1 -fixed false -x 1462 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_1_iv_0\[15\] -fixed false -x 1941 -y 111
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PRDATA_0_iv\[2\] -fixed false -x 1552 -y 132
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/CountIsZeroReg -fixed false -x 1527 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg\[11\] -fixed false -x 1784 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR\[25\] -fixed false -x 1797 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[4\] -fixed false -x 1949 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5\[21\] -fixed false -x 1860 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/interrupt_lsu_stall_sw_0 -fixed false -x 1803 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_v\[20\] -fixed false -x 1830 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[25\] -fixed false -x 1989 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/de_ex_pipe_shifter_unit_op_sel_ex_1_cZ\[1\] -fixed false -x 1755 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result\[2\] -fixed false -x 1789 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv\[22\] -fixed false -x 1881 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[16\] -fixed false -x 1794 -y 162
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_771 -fixed false -x 1623 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_req_is_apb -fixed false -x 1732 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[1\] -fixed false -x 1716 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1\[17\] -fixed false -x 1651 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[5\] -fixed false -x 1840 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_addr_reg\[9\] -fixed false -x 1931 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2131 -fixed false -x 1750 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/apb_prdata_net\[12\] -fixed false -x 1585 -y 132
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI -fixed false -x 687 -y 12
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[13\] -fixed false -x 1909 -y 129
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Load\[3\] -fixed false -x 1534 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv\[2\] -fixed false -x 1796 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_data_valid_ex -fixed false -x 1775 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mip_sw_rd_sel_5 -fixed false -x 1836 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv\[2\] -fixed false -x 1768 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_0\[12\] -fixed false -x 1631 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr\[4\] -fixed false -x 1710 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/apb_prdata_net\[27\] -fixed false -x 1577 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un28_valid_dmi_2_0 -fixed false -x 1829 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_byte_en_int_13_m2_1\[2\] -fixed false -x 1944 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[14\] -fixed false -x 1704 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_m2\[5\] -fixed false -x 1935 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[9\] -fixed false -x 1673 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/gnt_0\[1\] -fixed false -x 1740 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_480 -fixed false -x 1623 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12 -fixed false -x 1734 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI67LM8\[7\] -fixed false -x 1863 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/is_locked_2 -fixed false -x 1721 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9\[23\] -fixed false -x 1882 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_3_0 -fixed false -x 1764 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_a0_1 -fixed false -x 1713 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[40\] -fixed false -x 1827 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4915_1_0 -fixed false -x 1666 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/u_TCM_req_arb/hipri_req_ptr_RNO\[0\] -fixed false -x 1730 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_csr_addr_6_fast_cZ\[11\] -fixed false -x 1783 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[26\] -fixed false -x 1811 -y 160
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_0_iv\[8\] -fixed false -x 1544 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[6\] -fixed false -x 1830 -y 91
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI -fixed false -x 688 -y 12
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int\[10\] -fixed false -x 1950 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hwdata\[25\] -fixed false -x 1915 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mimpid_sw_rd_sel_2_0 -fixed false -x 1840 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[26\] -fixed false -x 1714 -y 157
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[13\] -fixed false -x 1856 -y 97
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram1_\[2\] -fixed false -x 1757 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/machine_m1_e_a0_0 -fixed false -x 1787 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_exu_result_reg_int_3_cZ\[11\] -fixed false -x 1900 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[33\] -fixed false -x 1876 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid33_RNIED879 -fixed false -x 1934 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_i_a2\[9\] -fixed false -x 1931 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[20\] -fixed false -x 1716 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_lsu_op_ex\[3\] -fixed false -x 1819 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux\[31\] -fixed false -x 1852 -y 126
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Count\[6\] -fixed false -x 1543 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[28\] -fixed false -x 1714 -y 163
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_658 -fixed false -x 1573 -y 138
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Load\[31\] -fixed false -x 1569 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed\[9\] -fixed false -x 1586 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2__RNIQVSJL\[10\] -fixed false -x 1590 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[4\] -fixed false -x 1725 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg\[0\] -fixed false -x 1780 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_\[27\] -fixed false -x 1856 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_RNO\[20\] -fixed false -x 1645 -y 159
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/controlReg2\[4\] -fixed false -x 1480 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_mux_sel_0_iv\[0\] -fixed false -x 1728 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/fence_i_iv -fixed false -x 1764 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/gen_reg_macc.un10_in_reg0_1 -fixed false -x 1800 -y 138
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/tckgo -fixed false -x 688 -y 7
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2\[21\] -fixed false -x 1667 -y 114
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_301 -fixed false -x 1648 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[5\] -fixed false -x 1697 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[14\] -fixed false -x 1725 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2\[6\] -fixed false -x 1786 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hwdata\[9\] -fixed false -x 1916 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[2\] -fixed false -x 1712 -y 147
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.TGT_TCK_GLB -fixed false -x 1165 -y 0
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[25\] -fixed false -x 1959 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg\[2\] -fixed false -x 1931 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_rd_byte_en_iv_0_cZ\[3\] -fixed false -x 1809 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_gpr_rd_en -fixed false -x 1849 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_\[31\] -fixed false -x 1838 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_error_resp.gen_buff_loop\[0\].buff_entry_error_resp_ram1_\[0\] -fixed false -x 1659 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_0_iv_RNO\[24\] -fixed false -x 1940 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_0\[1\] -fixed false -x 1686 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[17\] -fixed false -x 1706 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[7\] -fixed false -x 1741 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr_ff\[8\] -fixed false -x 1892 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_8\[21\] -fixed false -x 1820 -y 144
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen\[0\].BUFD_BLK -fixed false -x 706 -y 15
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data\[6\] -fixed false -x 1895 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_places_cZ\[2\] -fixed false -x 1776 -y 144
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen\[26\].BUFD_BLK -fixed false -x 1467 -y 39
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un4_exception_taken_2 -fixed false -x 1813 -y 111
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/iPSELS_0_a2\[3\] -fixed false -x 1544 -y 144
set_location -inst_name MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_2\[7\] -fixed false -x 1550 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1\[12\] -fixed false -x 1671 -y 120
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Count\[17\] -fixed false -x 1554 -y 136
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator.fifo_write8 -fixed false -x 1475 -y 132
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_414 -fixed false -x 1612 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_csr_reg\[16\] -fixed false -x 1862 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat\[0\] -fixed false -x 1812 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[29\] -fixed false -x 1854 -y 94
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[28\] -fixed false -x 1838 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[16\] -fixed false -x 1594 -y 157
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_data_valid_7_RNO -fixed false -x 1766 -y 120
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen\[30\].BUFD_BLK -fixed false -x 1466 -y 39
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[5\] -fixed false -x 1771 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv\[3\] -fixed false -x 1741 -y 99
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un1_state134_2 -fixed false -x 664 -y 9
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int\[26\] -fixed false -x 1948 -y 112
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_507 -fixed false -x 1585 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m\[16\] -fixed false -x 1720 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_error\[0\] -fixed false -x 1666 -y 114
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc.rx_parity_calc_4_u -fixed false -x 1467 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7\[5\] -fixed false -x 1961 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/apb_prdata_net\[23\] -fixed false -x 1572 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr\[28\] -fixed false -x 1884 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_Z\[25\] -fixed false -x 1880 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_fence_i_ex -fixed false -x 1764 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[3\] -fixed false -x 1731 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[12\] -fixed false -x 1905 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[29\] -fixed false -x 1854 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux\[19\] -fixed false -x 1764 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mscratch_sw_wr_sel -fixed false -x 1837 -y 120
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PSELSBUS_0\[1\] -fixed false -x 1543 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2\[25\] -fixed false -x 1902 -y 156
set_location -inst_name MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_32.INTR_reg61_0_a2 -fixed false -x 1552 -y 144
set_location -inst_name sram_test_module_0/state_RNIQSUS8\[0\] -fixed false -x 1461 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr\[6\] -fixed false -x 1871 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[14\] -fixed false -x 1740 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_2\[19\] -fixed false -x 1925 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_data_valid_6 -fixed false -x 1790 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_addr_align\[1\] -fixed false -x 1820 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0\[12\] -fixed false -x 1945 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[28\] -fixed false -x 1793 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[1\] -fixed false -x 1743 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[10\] -fixed false -x 1997 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3\[22\] -fixed false -x 1921 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/de_ex_pipe_bcu_op_sel_ex7 -fixed false -x 1781 -y 102
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_fast\[8\] -fixed false -x 1470 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/apb_d_req_valid_3_0 -fixed false -x 1780 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[29\] -fixed false -x 1622 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex\[3\] -fixed false -x 1767 -y 112
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_660 -fixed false -x 1610 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_valid_1 -fixed false -x 1758 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5\[28\] -fixed false -x 1831 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIUECS8\[12\] -fixed false -x 1854 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/abs_busy_cmb_mux.abstractcs_busy_cmb7 -fixed false -x 1849 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[10\] -fixed false -x 1748 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[24\] -fixed false -x 1714 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_operand1_0\[18\] -fixed false -x 1862 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[2\] -fixed false -x 1804 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_49_cZ\[9\] -fixed false -x 1970 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_csr_valid13 -fixed false -x 1916 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_10\[28\] -fixed false -x 1855 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_195 -fixed false -x 1639 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_\[33\] -fixed false -x 1868 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_operand0_valid_u -fixed false -x 1771 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un28_valid_dmi_2_0_0 -fixed false -x 1832 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_completing_ex_i_a0_RNIIQOP7 -fixed false -x 1734 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_6\[15\] -fixed false -x 1852 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[24\] -fixed false -x 1741 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_interrupt/gen_bit_reset.state_val_769_fast -fixed false -x 1822 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result\[29\] -fixed false -x 1896 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[1\] -fixed false -x 1753 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[24\] -fixed false -x 1796 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_resp_ready_int_1_sqmuxa_1 -fixed false -x 1867 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr\[4\] -fixed false -x 1872 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1\[13\] -fixed false -x 1954 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv\[1\] -fixed false -x 1856 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[17\] -fixed false -x 1710 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[2\] -fixed false -x 1950 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/htrans_int_0_sqmuxa_i_0 -fixed false -x 1674 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_halt_req -fixed false -x 1823 -y 103
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_331 -fixed false -x 1623 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_v\[11\] -fixed false -x 1814 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46\[5\] -fixed false -x 1989 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_byte_en_int\[2\] -fixed false -x 1945 -y 115
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_498 -fixed false -x 1670 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[2\] -fixed false -x 1768 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5_1\[22\] -fixed false -x 1869 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2__RNI06TJL\[13\] -fixed false -x 1593 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_operand_3\[20\] -fixed false -x 1901 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un1_mem_rd_resp19_0 -fixed false -x 1875 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_req_valid -fixed false -x 1758 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[10\] -fixed false -x 1771 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[18\] -fixed false -x 1836 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_complete_qual_0_1_RNIVE63A -fixed false -x 1688 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[7\] -fixed false -x 1796 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_error_resp.gen_buff_loop\[0\].buff_entry_error_resp_ram3_\[0\] -fixed false -x 1657 -y 133
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/un1_xmit_state_2_0_a2 -fixed false -x 1477 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr\[5\] -fixed false -x 1776 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un46_mtvec_warl_wr_enlto17_7 -fixed false -x 1732 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_branch_reg -fixed false -x 1708 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1\[29\] -fixed false -x 1656 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un4_dmi_req_abst_data0 -fixed false -x 1828 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/utime_rd_data\[3\] -fixed false -x 1758 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data\[9\] -fixed false -x 1915 -y 142
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2\[6\] -fixed false -x 1633 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_2\[27\] -fixed false -x 1886 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_a2_0_0\[2\] -fixed false -x 1823 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[2\] -fixed false -x 1884 -y 120
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_537 -fixed false -x 1622 -y 144
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_0\[3\] -fixed false -x 704 -y 9
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mscratch_rd_data\[31\] -fixed false -x 1867 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dtm_req_data_cZ\[37\] -fixed false -x 1833 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff\[29\] -fixed false -x 1884 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv_0\[31\] -fixed false -x 1852 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35_3 -fixed false -x 1954 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_\[30\] -fixed false -x 1849 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[17\] -fixed false -x 1839 -y 94
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[28\] -fixed false -x 1734 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_operand_3\[12\] -fixed false -x 1919 -y 138
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples_1\[0\] -fixed false -x 1461 -y 139
set_location -inst_name sram_test_module_0/addr_portA\[5\] -fixed false -x 1470 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2\[17\] -fixed false -x 1912 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/un1_penable_0_sqmuxa_0_0 -fixed false -x 1715 -y 129
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[1\] -fixed false -x 1491 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_2\[8\] -fixed false -x 1589 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[25\] -fixed false -x 1821 -y 162
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_141 -fixed false -x 1490 -y 126
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_680 -fixed false -x 1617 -y 132
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[3\] -fixed false -x 1460 -y 133
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_94 -fixed false -x 1621 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[23\] -fixed false -x 1808 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[0\] -fixed false -x 1960 -y 129
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Load\[15\] -fixed false -x 1558 -y 139
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_177 -fixed false -x 1608 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[1\] -fixed false -x 1725 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_operand1_mux_sel_1_0_iv\[0\] -fixed false -x 1790 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0__RNI3FJ3N\[0\] -fixed false -x 1632 -y 114
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG3_11 -fixed false -x 1632 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux\[26\] -fixed false -x 1739 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[3\] -fixed false -x 1840 -y 97
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_45\[7\] -fixed false -x 1947 -y 147
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_725 -fixed false -x 1612 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff\[30\] -fixed false -x 1934 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_1 -fixed false -x 1720 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_exu_result_reg_int_3_cZ\[22\] -fixed false -x 1888 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1\[31\] -fixed false -x 1696 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2114_1_RNIBNNSA -fixed false -x 1712 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO\[13\] -fixed false -x 1793 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex\[0\] -fixed false -x 1760 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_29_0_RNO -fixed false -x 1834 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_inhibit_ex_i_0_o3_RNIPOL5E -fixed false -x 1766 -y 126
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2\[0\].BUFD_TRST/bufd_gen\[25\].BUFD_BLK -fixed false -x 1772 -y 81
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_524 -fixed false -x 1652 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_1_0\[22\] -fixed false -x 1843 -y 129
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Load\[30\] -fixed false -x 1568 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]2 -fixed false -x 1714 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_35\[7\] -fixed false -x 1969 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_cause/gen_bit_reset.state_val\[0\] -fixed false -x 1810 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5\[1\] -fixed false -x 1792 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_operand_3\[14\] -fixed false -x 1935 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_iv_RNO\[6\] -fixed false -x 1936 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[29\] -fixed false -x 1743 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[6\] -fixed false -x 1755 -y 157
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO\[36\] -fixed false -x 1816 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_7_0_RNO -fixed false -x 1784 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un1_debug_state_1_sqmuxa_1 -fixed false -x 1918 -y 105
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen\[28\].BUFD_BLK -fixed false -x 1464 -y 39
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[44\] -fixed false -x 1895 -y 166
set_location -inst_name sram_test_module_0/expected\[8\] -fixed false -x 1196 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat_RNO\[0\] -fixed false -x 1812 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[10\] -fixed false -x 1846 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_rd_op_retr_2_iv -fixed false -x 1771 -y 105
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_310 -fixed false -x 1589 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[1\].buff_data\[1\]\[9\] -fixed false -x 1777 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un24_cpu_i_req_is_apb_8 -fixed false -x 1732 -y 141
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2\[1\] -fixed false -x 1544 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[17\] -fixed false -x 1774 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_95_2_0\[13\] -fixed false -x 1980 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_39\[8\] -fixed false -x 1949 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt_m5s4 -fixed false -x 1803 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg\[8\] -fixed false -x 1947 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[23\] -fixed false -x 1721 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_1\[4\] -fixed false -x 1684 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_ready_reg_RNO -fixed false -x 1713 -y 132
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen\[2\].BUFD_BLK -fixed false -x 702 -y 15
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[30\] -fixed false -x 1722 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux\[18\] -fixed false -x 1713 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[27\] -fixed false -x 1573 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_iv_0\[21\] -fixed false -x 1911 -y 105
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c\[8\] -fixed false -x 1636 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54\[9\] -fixed false -x 1985 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5_1\[17\] -fixed false -x 1870 -y 138
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/count_19_iv\[2\] -fixed false -x 701 -y 9
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2\[16\] -fixed false -x 1780 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2132_2 -fixed false -x 1709 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data\[9\] -fixed false -x 1932 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31\[21\] -fixed false -x 1998 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_0_iv\[24\] -fixed false -x 1862 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr\[29\] -fixed false -x 1889 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv\[7\] -fixed false -x 1722 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0_5 -fixed false -x 1789 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv\[18\] -fixed false -x 1664 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data_0\[18\] -fixed false -x 1641 -y 135
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_0_iv\[26\] -fixed false -x 1565 -y 132
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_485 -fixed false -x 1548 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/raddr_mux_loop_l1.un9_req_wr_byte_en_mux\[2\] -fixed false -x 1665 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[22\] -fixed false -x 1744 -y 112
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_666 -fixed false -x 1759 -y 135
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/iPRDATA29_i_o4_RNI2VNS9 -fixed false -x 1573 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[19\] -fixed false -x 1728 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/un3_empty_rd_1 -fixed false -x 1824 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2__RNIH3H2T\[19\] -fixed false -x 1628 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg\[12\] -fixed false -x 1866 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_62\[2\] -fixed false -x 1971 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv\[9\] -fixed false -x 1851 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_state\[3\] -fixed false -x 1763 -y 117
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[6\] -fixed false -x 1464 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand1_mux_sel_1_iv_RNO\[1\] -fixed false -x 1745 -y 105
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[3\] -fixed false -x 1483 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv\[11\] -fixed false -x 1855 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_stall_csr_2 -fixed false -x 1778 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_div_divisor_5\[0\] -fixed false -x 1839 -y 168
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/controlReg1\[5\] -fixed false -x 1494 -y 139
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Count\[29\] -fixed false -x 1566 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[11\] -fixed false -x 1758 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/apb_prdata_net\[17\] -fixed false -x 1624 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2__RNIH6K2T\[28\] -fixed false -x 1610 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[29\] -fixed false -x 1590 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[15\] -fixed false -x 1730 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv\[24\] -fixed false -x 1655 -y 159
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Count\[16\] -fixed false -x 1553 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr10 -fixed false -x 1798 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un3_mtvec_warl_wr_en_0\[0\] -fixed false -x 1833 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr\[5\] -fixed false -x 1720 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_soft_irq_reg/gen_bit_reset.state_val\[0\] -fixed false -x 1691 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_1_iv\[17\] -fixed false -x 1908 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[4\] -fixed false -x 1759 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_iv_RNO\[29\] -fixed false -x 1873 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/next_state28 -fixed false -x 1873 -y 108
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_228 -fixed false -x 1631 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_addr_cZ\[14\] -fixed false -x 1864 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/tdo_u_1 -fixed false -x 1786 -y 87
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_708 -fixed false -x 1647 -y 156
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_209 -fixed false -x 1478 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[5\] -fixed false -x 1723 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35\[1\] -fixed false -x 1952 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pstrb\[2\] -fixed false -x 1700 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[16\] -fixed false -x 1780 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[21\] -fixed false -x 1962 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel\[3\] -fixed false -x 1899 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[19\] -fixed false -x 1966 -y 144
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2_1\[1\] -fixed false -x 1543 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data\[16\] -fixed false -x 1648 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram0__RNIQT9PH\[4\] -fixed false -x 1744 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_0_iv_RNO_0\[14\] -fixed false -x 1938 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_csr_reg\[30\] -fixed false -x 1840 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[19\] -fixed false -x 1745 -y 157
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2\[26\] -fixed false -x 1669 -y 111
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_528 -fixed false -x 1673 -y 132
set_location -inst_name CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_5\[0\] -fixed false -x 1523 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_i_a2_RNIPM95F\[12\] -fixed false -x 1923 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_2 -fixed false -x 1737 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[29\] -fixed false -x 1739 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[8\] -fixed false -x 1595 -y 163
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_695 -fixed false -x 1576 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result\[1\] -fixed false -x 1882 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[3\] -fixed false -x 1846 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[18\] -fixed false -x 1734 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/apb_prdata_net\[29\] -fixed false -x 1582 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_4_0_RNO -fixed false -x 1797 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data\[3\] -fixed false -x 1899 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_42\[8\] -fixed false -x 1952 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[26\] -fixed false -x 1587 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dpc_debugger_rd_sel_1 -fixed false -x 1839 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mip_sw_rd_sel_3 -fixed false -x 1828 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO_1\[1\] -fixed false -x 1685 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/req_addr_mux\[14\] -fixed false -x 1922 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_2_iv\[13\] -fixed false -x 1705 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data_0\[22\] -fixed false -x 1677 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_62\[6\] -fixed false -x 1988 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[11\] -fixed false -x 1610 -y 163
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state_RNO_0\[1\] -fixed false -x 662 -y 9
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_612 -fixed false -x 1622 -y 105
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG3_5 -fixed false -x 1641 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_i_1_1_RNI4JUFQ2 -fixed false -x 1776 -y 114
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d\[15\] -fixed false -x 1666 -y 139
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1\[4\] -fixed false -x 1555 -y 141
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Load\[27\] -fixed false -x 1569 -y 133
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_740 -fixed false -x 1632 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a3_1_1 -fixed false -x 1667 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_\[15\] -fixed false -x 1885 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[54\] -fixed false -x 1654 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9_2\[22\] -fixed false -x 1905 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/abstractcs_busy_cmb_iv -fixed false -x 1836 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_RNO\[25\] -fixed false -x 1618 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0_\[6\] -fixed false -x 1610 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[25\] -fixed false -x 1961 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_error_sig_a2_0 -fixed false -x 1747 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[8\] -fixed false -x 1747 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[34\] -fixed false -x 1639 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0\[3\] -fixed false -x 1916 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_ext/interrupt_capture_reg -fixed false -x 1813 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg\[9\] -fixed false -x 1952 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic846_0 -fixed false -x 1655 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un4_dmi_req_abst_data0_2 -fixed false -x 1827 -y 96
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_706 -fixed false -x 1557 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5_1\[2\] -fixed false -x 1839 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4911_5 -fixed false -x 1717 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[11\] -fixed false -x 1788 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un6_lsu_op_complete_ex -fixed false -x 1754 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_Z\[8\] -fixed false -x 1856 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un13_lsu_op_str_ex -fixed false -x 1808 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_div_divisor_5\[7\] -fixed false -x 1838 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_63\[31\] -fixed false -x 1974 -y 129
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un10_countnext_c2 -fixed false -x 703 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_trig_pipe_reg_de_ex.de_ex_pipe_trigger_ex\[1\] -fixed false -x 1817 -y 112
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_255 -fixed false -x 1611 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0__RNI8GMCJ\[18\] -fixed false -x 1682 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0__RNIM8CES\[10\] -fixed false -x 1584 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/trigger_op_addr_valid_de -fixed false -x 1761 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex\[6\] -fixed false -x 1731 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1\[14\] -fixed false -x 1678 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]_RNILEFRF\[7\] -fixed false -x 1692 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2_\[5\] -fixed false -x 1619 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/apb_prdata_net\[13\] -fixed false -x 1574 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instr_completing_retr_d -fixed false -x 1830 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_resp_ready_0 -fixed false -x 1790 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_csr_addr_6_fast_cZ\[1\] -fixed false -x 1802 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_\[22\] -fixed false -x 1860 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_exu_result_reg_int4 -fixed false -x 1787 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex\[2\] -fixed false -x 1734 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[10\] -fixed false -x 1718 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_completing_ex_i_a2_1 -fixed false -x 1752 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un1_sbcs_ba_err_ff_0_sqmuxa -fixed false -x 1876 -y 111
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_555 -fixed false -x 1590 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[11\] -fixed false -x 1849 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI6NCS8\[16\] -fixed false -x 1868 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_2\[1\] -fixed false -x 1646 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_30_4 -fixed false -x 1687 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_8\[3\] -fixed false -x 1834 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_operand1_0\[24\] -fixed false -x 1881 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[0\] -fixed false -x 1781 -y 159
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d\[10\] -fixed false -x 1642 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff\[18\] -fixed false -x 1893 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_sel_reg\[4\] -fixed false -x 1780 -y 109
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_738 -fixed false -x 1479 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_239 -fixed false -x 1594 -y 180
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_561 -fixed false -x 1457 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr_reg\[9\] -fixed false -x 1924 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[26\] -fixed false -x 1720 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_req_branch_excpt_req_ready_0_RNO_1 -fixed false -x 1749 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2\[31\] -fixed false -x 1692 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_1_0\[28\] -fixed false -x 1860 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv\[5\] -fixed false -x 1898 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_completing_ex_i_1_0 -fixed false -x 1770 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_read_RNIR0NT8 -fixed false -x 1757 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_rd_req_cmb_f0 -fixed false -x 1878 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_alu_op_sel_ex_2\[3\] -fixed false -x 1732 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[29\] -fixed false -x 1794 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_93\[3\] -fixed false -x 1997 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr\[0\] -fixed false -x 1774 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_11_RNIBJJ47 -fixed false -x 1788 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNIFFNJE\[31\] -fixed false -x 1709 -y 162
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_569 -fixed false -x 1610 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwrite_5_0_0_127_i_a2_i_a2 -fixed false -x 1702 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_fence_i_retr -fixed false -x 1732 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9\[15\] -fixed false -x 1952 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[9\] -fixed false -x 1717 -y 144
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state_RNO\[0\] -fixed false -x 666 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0\[15\] -fixed false -x 1884 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[24\] -fixed false -x 1589 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmcontrol_dmactive4 -fixed false -x 1839 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0\[11\] -fixed false -x 2001 -y 138
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_17 -fixed false -x 1611 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[11\] -fixed false -x 1726 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5\[15\] -fixed false -x 1837 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[19\] -fixed false -x 1619 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/valid_out -fixed false -x 1719 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_read_gpr_rs1_ex.gen_rs1_lsu_stall.un14_gpr_rs1_stall_lsu -fixed false -x 1783 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1_\[7\] -fixed false -x 1591 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState\[6\] -fixed false -x 1808 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop.req_addr_mux_3\[3\] -fixed false -x 1897 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_sn_m5_0_m2 -fixed false -x 1943 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/fence_i_hold -fixed false -x 1730 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_sel_ex\[0\] -fixed false -x 1743 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un19_sba_req_rd_byte_en_int_0_a3 -fixed false -x 1946 -y 117
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un1_state_1_sqmuxa -fixed false -x 651 -y 6
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Count\[5\] -fixed false -x 1542 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a17 -fixed false -x 1691 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_mtime.un3_apb_int_sel_i_0_i2_i_a2_2_6 -fixed false -x 1682 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val\[0\] -fixed false -x 1788 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_iv_0\[10\] -fixed false -x 1868 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr_reg\[15\] -fixed false -x 1865 -y 163
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_736 -fixed false -x 1588 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[51\] -fixed false -x 1651 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[22\] -fixed false -x 1725 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[26\] -fixed false -x 1964 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instr_completing_retr_c_c_0_RNIQV1O6 -fixed false -x 1772 -y 108
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state_RNO_1\[4\] -fixed false -x 667 -y 9
set_location -inst_name sram_test_module_0/expected\[11\] -fixed false -x 1199 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2\[29\] -fixed false -x 1918 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_i_a2_0 -fixed false -x 1745 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux\[15\] -fixed false -x 1774 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_1_iv_0\[11\] -fixed false -x 1920 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[10\] -fixed false -x 1729 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv\[10\] -fixed false -x 1898 -y 108
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO\[2\] -fixed false -x 1529 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data\[13\] -fixed false -x 1918 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_35 -fixed false -x 1627 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[26\] -fixed false -x 1863 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_ready_0_2_0 -fixed false -x 1745 -y 132
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_23 -fixed false -x 1630 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic851 -fixed false -x 1690 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg\[10\] -fixed false -x 1945 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un8_valid_sba_2_0 -fixed false -x 1828 -y 93
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_581 -fixed false -x 1651 -y 153
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/NextCountPulse_iv -fixed false -x 1541 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata\[23\] -fixed false -x 1919 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/rd_ptr_RNITIGIE\[0\] -fixed false -x 1883 -y 87
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_171 -fixed false -x 1567 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[30\] -fixed false -x 1744 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int\[1\] -fixed false -x 1940 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0\[7\] -fixed false -x 1938 -y 126
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\] -fixed false -x 1484 -y 141
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_216 -fixed false -x 1646 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m4 -fixed false -x 1698 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr_reg_5\[10\] -fixed false -x 1927 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[35\] -fixed false -x 1841 -y 94
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR\[8\] -fixed false -x 1792 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1\[6\] -fixed false -x 1936 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_6\[3\] -fixed false -x 1938 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[28\] -fixed false -x 1859 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0_\[9\] -fixed false -x 1587 -y 118
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/OneShotClr_1 -fixed false -x 1526 -y 135
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_3_9\[3\] -fixed false -x 1688 -y 144
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_251 -fixed false -x 1614 -y 141
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_589 -fixed false -x 1643 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[10\] -fixed false -x 1752 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_state_ns_cZ\[3\] -fixed false -x 1813 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr_reg\[13\] -fixed false -x 1724 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv\[22\] -fixed false -x 1791 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data\[17\] -fixed false -x 1655 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0\[10\] -fixed false -x 1818 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_gpr_rs2_rd_data_valid_5 -fixed false -x 1822 -y 120
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2\[0\].BUFD_TRST/bufd_gen\[20\].BUFD_BLK -fixed false -x 1106 -y 42
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_717 -fixed false -x 1611 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un16_cpu_i_req_is_apb_14 -fixed false -x 1750 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5\[6\] -fixed false -x 1773 -y 156
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA\[32\] -fixed false -x 1643 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[37\] -fixed false -x 1637 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_addr\[17\] -fixed false -x 1895 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[20\] -fixed false -x 1744 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[29\] -fixed false -x 1590 -y 133
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_459 -fixed false -x 1640 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[30\] -fixed false -x 1849 -y 94
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/apb_penable_0_a2 -fixed false -x 1579 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un3_dmi_wr -fixed false -x 1882 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/un7_full_wr_NE -fixed false -x 1828 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[17\] -fixed false -x 1774 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/gen_ext_sys_irq\[2\].gen_ext_sys_irq_bit.u_miv_rv32_irq_reg_ext_sys/interrupt_capture_reg -fixed false -x 1821 -y 118
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_424 -fixed false -x 1623 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2116_9 -fixed false -x 1702 -y 99
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA\[3\] -fixed false -x 1531 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate\[31\] -fixed false -x 1691 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux\[7\] -fixed false -x 1706 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb -fixed false -x 1862 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv\[10\] -fixed false -x 1791 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[19\] -fixed false -x 1809 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr\[9\] -fixed false -x 1725 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO\[21\] -fixed false -x 1879 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4960 -fixed false -x 1703 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_6_2_RNO\[0\] -fixed false -x 1731 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[12\] -fixed false -x 1889 -y 160
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un1_tckgo_2_sqmuxa -fixed false -x 681 -y 9
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_1_0\[31\] -fixed false -x 1892 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[30\] -fixed false -x 1745 -y 144
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_543 -fixed false -x 1670 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_axb_31_1 -fixed false -x 1881 -y 165
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA\[2\] -fixed false -x 1670 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[0\] -fixed false -x 1757 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_ba_err_ff -fixed false -x 1865 -y 112
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_84 -fixed false -x 1668 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[28\] -fixed false -x 1873 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs2_rd_hzd_4_0 -fixed false -x 1786 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/un3\[6\] -fixed false -x 1938 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_8\[30\] -fixed false -x 1852 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un4_exu_res_req_retr -fixed false -x 1782 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_mode_enter_fast_RNIDSDHK -fixed false -x 1797 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/exu_csr_op_wr_data14 -fixed false -x 1768 -y 105
set_location -inst_name CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_6\[0\] -fixed false -x 1516 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count\[0\] -fixed false -x 1688 -y 121
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_396 -fixed false -x 1639 -y 81
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_lm_0\[4\] -fixed false -x 1774 -y 171
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_access_mem_error_u_1_0 -fixed false -x 1659 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/counter\[5\] -fixed false -x 1925 -y 94
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2123_1 -fixed false -x 1725 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_csr_addr_6_fast_cZ\[5\] -fixed false -x 1808 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[1\] -fixed false -x 1697 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_gpr_ded_reset_reg/gen_bit_reset.state_val\[0\] -fixed false -x 1650 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[29\] -fixed false -x 1940 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2\[11\] -fixed false -x 1822 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_exu_res_accept_retr_3 -fixed false -x 1766 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[17\] -fixed false -x 1958 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_2\[28\] -fixed false -x 1918 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_41\[9\] -fixed false -x 1946 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/csr_trigger_wr_hzd_de_i_i_a2_7 -fixed false -x 1784 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[0\] -fixed false -x 1819 -y 88
set_location -inst_name sram_test_module_0/st1 -fixed false -x 1509 -y 145
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2\[0\].BUFD_TRST/bufd_gen\[32\].BUFD_BLK -fixed false -x 1770 -y 81
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state\[1\] -fixed false -x 662 -y 7
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4959_5 -fixed false -x 1657 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_8\[17\] -fixed false -x 1901 -y 156
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_74 -fixed false -x 1669 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hsize_2_i_a2_1\[0\] -fixed false -x 1689 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_soft_reset_reg/gen_bit_reset.state_val_1\[0\] -fixed false -x 1679 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_\[22\] -fixed false -x 1865 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_ex_retr_pipe_lsu_op_retr -fixed false -x 1791 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data_0\[29\] -fixed false -x 1671 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[18\] -fixed false -x 1856 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[58\] -fixed false -x 1664 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff\[21\] -fixed false -x 1914 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_stall_exu_1 -fixed false -x 1787 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[14\] -fixed false -x 1805 -y 138
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Count\[11\] -fixed false -x 1548 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[20\] -fixed false -x 1719 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_2 -fixed false -x 1706 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[31\] -fixed false -x 1762 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO\[32\] -fixed false -x 1862 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un4_cpu_d_req_is_subsys_cfglto19_3_0_5 -fixed false -x 1863 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_gpr_reg\[24\] -fixed false -x 1879 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/sw_csr_wr_valid_qual_RNIKPI4M -fixed false -x 1801 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_0_iv\[28\] -fixed false -x 1903 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_92_2\[2\] -fixed false -x 1984 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_0\[17\] -fixed false -x 1625 -y 159
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_124 -fixed false -x 1585 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[24\] -fixed false -x 1860 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[16\] -fixed false -x 1759 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_rd_ptr_0\[0\] -fixed false -x 1760 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[6\] -fixed false -x 1752 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[15\] -fixed false -x 1727 -y 160
set_location -inst_name sram_test_module_0/state\[1\] -fixed false -x 1503 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_a2_0\[2\] -fixed false -x 1818 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_Z\[14\] -fixed false -x 1891 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[28\] -fixed false -x 1744 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]_RNID6FRF\[3\] -fixed false -x 1691 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_1\[2\] -fixed false -x 1929 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_mtime.un3_apb_int_sel_i_0_i2_i_a2_1_11 -fixed false -x 1712 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_\[0\] -fixed false -x 1837 -y 88
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_103 -fixed false -x 1637 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.un1_instruction_2 -fixed false -x 1703 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un4_exception_taken_4 -fixed false -x 1760 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[10\] -fixed false -x 1728 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg\[3\] -fixed false -x 1883 -y 121
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/iPRDATA29_i_o4_RNILCRA8 -fixed false -x 1576 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_exu_result_mux_sel_5 -fixed false -x 1729 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2\[12\] -fixed false -x 1899 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_78_1 -fixed false -x 1984 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt_m5\[3\] -fixed false -x 1778 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3\[1\] -fixed false -x 1619 -y 117
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_240 -fixed false -x 1517 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mscratch_rd_data\[5\] -fixed false -x 1764 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/ahb_st_RNO\[0\] -fixed false -x 1740 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_1_0\[29\] -fixed false -x 1917 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1\[15\] -fixed false -x 1703 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[28\] -fixed false -x 1772 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr_reg_5\[3\] -fixed false -x 1711 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un3_cpu_d_req_ready_sig_1_1 -fixed false -x 1750 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_c_c_d -fixed false -x 1786 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[4\] -fixed false -x 1675 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/apb_prdata_net\[19\] -fixed false -x 1621 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_completing_retr_3 -fixed false -x 1790 -y 117
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI -fixed false -x 689 -y 12
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un25_cpu_d_req_is_apb_17 -fixed false -x 1896 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[15\] -fixed false -x 1810 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR21_0_a2 -fixed false -x 1784 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[9\] -fixed false -x 1761 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[9\] -fixed false -x 1975 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic1881 -fixed false -x 1740 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_d -fixed false -x 1812 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[27\] -fixed false -x 1766 -y 162
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/interrupt_enable_wr_valid17_0_a2_7 -fixed false -x 1694 -y 141
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state_RNO\[4\] -fixed false -x 669 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/command_logic.next_state50 -fixed false -x 1840 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_rd_op -fixed false -x 1740 -y 108
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/xmit_state\[0\] -fixed false -x 1480 -y 142
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_2 -fixed false -x 1640 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[24\] -fixed false -x 1711 -y 159
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_257 -fixed false -x 1624 -y 132
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/IntClr -fixed false -x 1533 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2_i_m2\[8\] -fixed false -x 1786 -y 99
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_770 -fixed false -x 1612 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[25\] -fixed false -x 1812 -y 94
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/illegal_instr_retr_i_i_a2 -fixed false -x 1820 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2__RNI28TJL\[14\] -fixed false -x 1661 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_addr_reg\[13\] -fixed false -x 1914 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hsize_int_3_sqmuxa_0_a2_0 -fixed false -x 1681 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[14\] -fixed false -x 1855 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[1\] -fixed false -x 1579 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[16\] -fixed false -x 1766 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/rd_gray_ptr\[0\] -fixed false -x 1882 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/prescale_counter\[3\] -fixed false -x 1912 -y 94
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[0\].un1_lsu_flush -fixed false -x 1758 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[9\] -fixed false -x 1655 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[18\] -fixed false -x 1664 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_93\[5\] -fixed false -x 1984 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_1_RNO -fixed false -x 1803 -y 153
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/txrdy_int_0_sqmuxa_i_o5_i_a2 -fixed false -x 1492 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_2\[15\] -fixed false -x 1909 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata1_mcontrol_hit/gen_bit_reset.state_val_RNO\[0\] -fixed false -x 1775 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_62\[7\] -fixed false -x 1983 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[4\] -fixed false -x 1868 -y 120
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_145 -fixed false -x 1648 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m11_e -fixed false -x 1691 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[9\] -fixed false -x 1786 -y 135
set_location -inst_name sram_test_module_0/expected\[12\] -fixed false -x 1200 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[17\] -fixed false -x 1619 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_gpr_reg\[8\] -fixed false -x 1857 -y 127
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/plic_core_plic_gateway.genblk1\[2\].plic_gateway/interrupt_in_flight_RNO -fixed false -x 1532 -y 147
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/NxtPrdata_5_0_a2\[1\] -fixed false -x 1504 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_inhibit_ex_i_0_o2_0 -fixed false -x 1819 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[24\] -fixed false -x 1859 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex\[0\] -fixed false -x 1742 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[7\] -fixed false -x 1663 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_m2_e_1 -fixed false -x 1806 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_47\[29\] -fixed false -x 1989 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[31\] -fixed false -x 1841 -y 97
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_en_retr -fixed false -x 1784 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_valid_reg -fixed false -x 1764 -y 109
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_448 -fixed false -x 1580 -y 174
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_133 -fixed false -x 1608 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[28\] -fixed false -x 1704 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_RNO\[12\] -fixed false -x 1630 -y 159
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/controlReg2\[1\] -fixed false -x 1498 -y 142
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_320 -fixed false -x 1667 -y 156
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen\[23\].BUFD_BLK -fixed false -x 1470 -y 27
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO\[19\] -fixed false -x 1795 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[25\] -fixed false -x 1762 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/prescale_counter\[1\] -fixed false -x 1913 -y 94
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2\[20\] -fixed false -x 1658 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_valid_i_o4_0 -fixed false -x 1805 -y 144
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/framing_error -fixed false -x 1498 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata1_mcontrol_execute/gen_bit_reset.state_val_RNO\[0\] -fixed false -x 1818 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_1_0\[29\] -fixed false -x 1897 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[0\].req_buff_resp_fault\[0\]\[0\] -fixed false -x 1704 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[16\] -fixed false -x 1712 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_csr_reg\[9\] -fixed false -x 1860 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_0_a1_1 -fixed false -x 1737 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat14 -fixed false -x 1767 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed\[0\] -fixed false -x 1616 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_operand1_0\[27\] -fixed false -x 1876 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2\[22\] -fixed false -x 1647 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0\[2\] -fixed false -x 1808 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/un3_next_buff_ready_i_0 -fixed false -x 1732 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un1_mem_rdata35_1 -fixed false -x 1861 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr_ff\[6\] -fixed false -x 1890 -y 103
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t_cZ\[16\] -fixed false -x 1633 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/wfi -fixed false -x 1734 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un9_req_wr_byte_en_mux\[3\] -fixed false -x 1703 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[18\] -fixed false -x 1694 -y 154
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_140 -fixed false -x 1619 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[5\] -fixed false -x 1991 -y 144
set_location -inst_name PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1 -fixed false -x 1598 -y 215
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/genblk1.rst_synch_reg\[1\] -fixed false -x 1874 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[21\] -fixed false -x 1847 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[16\] -fixed false -x 1786 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2_\[22\] -fixed false -x 1635 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[7\] -fixed false -x 1843 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2123_2_1 -fixed false -x 1716 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_valid_int_1_sqmuxa_1 -fixed false -x 1884 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[13\] -fixed false -x 1613 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv\[16\] -fixed false -x 1878 -y 90
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/p_CtrlReg2Seq.controlReg25_0_a2_0 -fixed false -x 1477 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_places_cnst_i\[4\] -fixed false -x 1786 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_95_2\[13\] -fixed false -x 1983 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[22\] -fixed false -x 1749 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNIRNJJE\[19\] -fixed false -x 1701 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[2\] -fixed false -x 1807 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0\[13\] -fixed false -x 1938 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_1_iv\[5\] -fixed false -x 1916 -y 114
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/mem_byteen_m_i_a1_0_RNI0I0AD\[3\] -fixed false -x 1586 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_div_divisor_5\[5\] -fixed false -x 1837 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_o6_1\[1\] -fixed false -x 1710 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/un1_raddr1 -fixed false -x 1777 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/prescale_counter_4\[3\] -fixed false -x 1912 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data\[22\] -fixed false -x 1697 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[18\] -fixed false -x 1800 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_381 -fixed false -x 1630 -y 180
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[9\] -fixed false -x 1810 -y 141
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/DataOut_0_sqmuxa -fixed false -x 1529 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_req_accepted_2 -fixed false -x 1694 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO\[16\] -fixed false -x 1798 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_i_RNIPHOGL -fixed false -x 1737 -y 129
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/iPSELS_0_a2_8\[15\] -fixed false -x 1695 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr_reg_5\[7\] -fixed false -x 1896 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_wr_op\[0\] -fixed false -x 1712 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_valid_int_9 -fixed false -x 1894 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2\[7\] -fixed false -x 1876 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/next_buff_valid\[1\] -fixed false -x 1715 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState\[14\] -fixed false -x 1805 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m19 -fixed false -x 1709 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_is_lsu_ldstr_ex_0 -fixed false -x 1825 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata\[7\] -fixed false -x 1939 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/shiftIR_0_sqmuxa_i -fixed false -x 1772 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_0_iv\[17\] -fixed false -x 1905 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_exu_result_reg_int_3_cZ\[3\] -fixed false -x 1901 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[6\] -fixed false -x 1771 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs1_rd_hzd_4 -fixed false -x 1798 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_6 -fixed false -x 1735 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_6_0\[0\] -fixed false -x 1800 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_10\[25\] -fixed false -x 1902 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_v\[0\] -fixed false -x 1824 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv\[27\] -fixed false -x 1874 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_18 -fixed false -x 1687 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[31\] -fixed false -x 1783 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[24\] -fixed false -x 1868 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2__RNIU3TJL\[12\] -fixed false -x 1612 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[2\] -fixed false -x 1846 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr\[6\] -fixed false -x 1900 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int\[0\] -fixed false -x 1896 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_1_0 -fixed false -x 1875 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_req_op_cZ\[3\] -fixed false -x 1807 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0\[14\] -fixed false -x 1667 -y 132
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c\[3\] -fixed false -x 1614 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[1\].req_buff_resp_state_valid\[1\] -fixed false -x 1708 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[17\] -fixed false -x 1785 -y 157
set_location -inst_name MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS\[3\].APB_32.INTR_reg_72_0\[3\] -fixed false -x 1535 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_m\[10\] -fixed false -x 1865 -y 144
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/NextCountPulse_0_sqmuxa_2_1 -fixed false -x 1528 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[13\] -fixed false -x 1873 -y 160
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_3 -fixed false -x 1637 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_req_branch_excpt_req_ready_0 -fixed false -x 1743 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[41\] -fixed false -x 1633 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_operand_valid_3 -fixed false -x 1771 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2118 -fixed false -x 1710 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_ba_err_0_sqmuxa_2 -fixed false -x 1889 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs2_rd_valid_m_2 -fixed false -x 1647 -y 102
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_0_iv\[15\] -fixed false -x 1548 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un5_alu_op_sel_ex_cZ\[3\] -fixed false -x 1794 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_addr\[18\] -fixed false -x 1883 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2\[10\] -fixed false -x 1802 -y 84
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2\[0\].BUFD_TRST/bufd_gen\[11\].BUFD_BLK -fixed false -x 1036 -y 24
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_byte_en_int_13_m2_2\[0\] -fixed false -x 1951 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un4_cpu_d_req_is_apb -fixed false -x 1880 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instr_completing_retr_d_RNIA32C31 -fixed false -x 1811 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr_1\[8\] -fixed false -x 1733 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data\[16\] -fixed false -x 1900 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[22\] -fixed false -x 1709 -y 142
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_596 -fixed false -x 1779 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[13\] -fixed false -x 1842 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/counter\[1\] -fixed false -x 1921 -y 94
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[28\] -fixed false -x 1592 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff\[23\] -fixed false -x 1891 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg\[14\] -fixed false -x 1843 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[5\] -fixed false -x 1835 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_iv\[29\] -fixed false -x 1883 -y 99
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG3_9 -fixed false -x 1637 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_resp_ready_int_0_sqmuxa_1_i_0 -fixed false -x 1862 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[15\] -fixed false -x 1894 -y 157
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[22\] -fixed false -x 1858 -y 166
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_bit_cnt_4\[1\] -fixed false -x 1458 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_soft_irq_reg/wr_en_data_or -fixed false -x 1668 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/genblk3.shift_active_high.shift_active_low.shiftDR_ne_0_3 -fixed false -x 1777 -y 84
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen\[17\].BUFD_BLK -fixed false -x 1474 -y 27
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_129 -fixed false -x 1619 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0\[15\] -fixed false -x 1908 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[22\] -fixed false -x 1742 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5\[17\] -fixed false -x 1871 -y 117
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2\[0\].BUFD_TRST/bufd_gen\[3\].BUFD_BLK -fixed false -x 678 -y 12
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[24\] -fixed false -x 1933 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_1_sqmuxa_2 -fixed false -x 1890 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2122.rv32c_dec_mnemonic2122 -fixed false -x 1722 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[23\] -fixed false -x 1753 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/data_0_reg_5_ss0 -fixed false -x 1874 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_0\[0\] -fixed false -x 1730 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO\[1\] -fixed false -x 1680 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/T_l_En_0_a2_0_8 -fixed false -x 1689 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_1\[3\] -fixed false -x 1625 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_0_iv\[8\] -fixed false -x 1881 -y 102
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/receive_full_int -fixed false -x 1494 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNIFDLJE\[22\] -fixed false -x 1710 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[5\] -fixed false -x 1741 -y 162
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_3_5\[3\] -fixed false -x 1721 -y 138
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c\[13\] -fixed false -x 1649 -y 139
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/tx_hold_reg\[0\] -fixed false -x 1490 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_operand1_0\[23\] -fixed false -x 1829 -y 135
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\] -fixed false -x 1485 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958_11 -fixed false -x 1682 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_byte_en_reg\[3\] -fixed false -x 1866 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug_csr_ctrl_pipeline.un3_ex_retr_pipe_sw_csr_wr_op_retr -fixed false -x 1852 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un1_debug_csr_valid24_3 -fixed false -x 1854 -y 111
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_573 -fixed false -x 1572 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1\[5\] -fixed false -x 1698 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/next_state_0_sqmuxa_4 -fixed false -x 1914 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_gpr_reg\[28\] -fixed false -x 1874 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_data_valid_7_6 -fixed false -x 1815 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9_2\[0\] -fixed false -x 1895 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[36\] -fixed false -x 1824 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[15\] -fixed false -x 1717 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[17\] -fixed false -x 1705 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rd_rs2_completing_ex_i_a2 -fixed false -x 1778 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un1_sbcs_busy_ff13_3_RNIJKLT6 -fixed false -x 1906 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[12\] -fixed false -x 1612 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop.req_addr_mux_3\[9\] -fixed false -x 1905 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_m\[25\] -fixed false -x 1864 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[8\] -fixed false -x 1676 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[8\] -fixed false -x 1913 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2130_2 -fixed false -x 1714 -y 99
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_0_iv\[29\] -fixed false -x 1565 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data\[15\] -fixed false -x 1917 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_i -fixed false -x 1732 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_0\[8\] -fixed false -x 1641 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr_ff\[9\] -fixed false -x 1893 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9_2\[5\] -fixed false -x 1866 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/counter\[3\] -fixed false -x 1923 -y 94
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4914_2 -fixed false -x 1673 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_10\[31\] -fixed false -x 1895 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg_state\[2\] -fixed false -x 1915 -y 100
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/un1_baud_clock_tz -fixed false -x 1498 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_v\[1\] -fixed false -x 1796 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[26\] -fixed false -x 1999 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[23\] -fixed false -x 1890 -y 156
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Count\[31\] -fixed false -x 1568 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_8\[25\] -fixed false -x 1906 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4952_1 -fixed false -x 1696 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1\[6\] -fixed false -x 1973 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un1_sbcs_busyerror -fixed false -x 1873 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg\[14\] -fixed false -x 1954 -y 121
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_550 -fixed false -x 1613 -y 120
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0\[1\] -fixed false -x 1545 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv\[18\] -fixed false -x 1910 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop.req_addr_mux_3\[5\] -fixed false -x 1919 -y 132
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un1_count_0_sqmuxa -fixed false -x 674 -y 9
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_47\[13\] -fixed false -x 1981 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO\[7\] -fixed false -x 1862 -y 87
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state_RNI449T1\[4\] -fixed false -x 693 -y 9
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data\[27\] -fixed false -x 1638 -y 129
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[3\] -fixed false -x 1489 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr\[4\] -fixed false -x 1808 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1\[30\] -fixed false -x 1656 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2124_2 -fixed false -x 1717 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[9\] -fixed false -x 1587 -y 157
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/iPRDATA29_i_o4_RNI0UOS9 -fixed false -x 1569 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIUGES8\[21\] -fixed false -x 1880 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/req_flush -fixed false -x 1651 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_rd_byte_en_int_13_m0\[0\] -fixed false -x 1935 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_csr_addr\[6\] -fixed false -x 1776 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un10_next_buff_resp_wr_ptr -fixed false -x 1687 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_25 -fixed false -x 1661 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.un83_rv32i_dec_gpr_wr_valid -fixed false -x 1686 -y 108
set_location -inst_name MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_32.edge_neg_18_0\[2\] -fixed false -x 1524 -y 144
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen\[21\].BUFD_BLK -fixed false -x 792 -y 39
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[30\] -fixed false -x 1679 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg\[8\] -fixed false -x 1861 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr\[0\] -fixed false -x 1768 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[7\] -fixed false -x 1616 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[21\] -fixed false -x 1728 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[19\] -fixed false -x 1850 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data\[24\] -fixed false -x 1914 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr_ff\[25\] -fixed false -x 1909 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_ready_sig_3 -fixed false -x 1743 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[17\] -fixed false -x 1762 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_10\[1\] -fixed false -x 1879 -y 156
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m2_0_a2 -fixed false -x 705 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[26\] -fixed false -x 1710 -y 159
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt.rx_filtered_2.i1_mux_i -fixed false -x 1460 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_wr_req_ff -fixed false -x 1864 -y 118
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt.receive_count_3_i_a2_1\[0\] -fixed false -x 1456 -y 135
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_UIREG_2 -fixed false -x 594 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[24\] -fixed false -x 1928 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[28\] -fixed false -x 1758 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[19\] -fixed false -x 1784 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[13\] -fixed false -x 1876 -y 154
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2\[11\] -fixed false -x 1648 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[13\] -fixed false -x 1925 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_47\[30\] -fixed false -x 1980 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[10\] -fixed false -x 1791 -y 171
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/receive_count\[2\] -fixed false -x 1459 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un17_cpu_d_req_is_apb_19 -fixed false -x 1898 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un7_access_valid_0_a3 -fixed false -x 1955 -y 105
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/IntClrEn -fixed false -x 1533 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1\[4\] -fixed false -x 1948 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[2\] -fixed false -x 1553 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO_1\[1\] -fixed false -x 1751 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[30\] -fixed false -x 1742 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match\[1\] -fixed false -x 1750 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO\[8\] -fixed false -x 1869 -y 87
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Count\[15\] -fixed false -x 1552 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[23\] -fixed false -x 1859 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_div_divisor_5\[62\] -fixed false -x 1900 -y 171
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data_0\[10\] -fixed false -x 1626 -y 117
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_270 -fixed false -x 1635 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_2_RNO\[0\] -fixed false -x 1609 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg\[1\] -fixed false -x 1821 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data\[24\] -fixed false -x 1941 -y 114
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen\[10\].BUFD_BLK -fixed false -x 1201 -y 24
set_location -inst_name sram_test_module_0/wait_cnt_5_0\[1\] -fixed false -x 1510 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1\[25\] -fixed false -x 1635 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_2\[2\] -fixed false -x 1686 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/rd_ptr\[0\] -fixed false -x 1880 -y 88
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx_byte\[4\] -fixed false -x 1499 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1\[3\] -fixed false -x 1672 -y 114
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_95 -fixed false -x 1618 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_45\[6\] -fixed false -x 1953 -y 135
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/stop_strobe_1_sqmuxa_0_a3 -fixed false -x 1475 -y 135
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_768 -fixed false -x 1581 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv\[23\] -fixed false -x 1577 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_rd_byte_en_int\[0\] -fixed false -x 1951 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/case_dec_gpr_rs2_rd_sel_0_sqmuxa_RNIIKR311 -fixed false -x 1759 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[30\] -fixed false -x 1986 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/irq_taken_2_2 -fixed false -x 1777 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7\[19\] -fixed false -x 1965 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/command_logic.un2_valid_read -fixed false -x 1913 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO\[15\] -fixed false -x 1795 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv_RNO\[12\] -fixed false -x 1901 -y 99
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/un2_CountIsZero_21 -fixed false -x 1526 -y 138
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/NextCountPulse_0_sqmuxa_3_4 -fixed false -x 1535 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux\[27\] -fixed false -x 1724 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2_\[10\] -fixed false -x 1590 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_2\[3\] -fixed false -x 1919 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_exu_result_mux_sel_ex\[2\] -fixed false -x 1768 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/wr_gray_ptr_RNO\[1\] -fixed false -x 1832 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_addr\[26\] -fixed false -x 1862 -y 129
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Count\[1\] -fixed false -x 1538 -y 136
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d\[13\] -fixed false -x 1639 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/stall_retr_i_i_o2 -fixed false -x 1786 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_157 -fixed false -x 1637 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st\[4\] -fixed false -x 1709 -y 130
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_226 -fixed false -x 1641 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_completing_ex_1 -fixed false -x 1748 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un17_cpu_d_req_is_apb_17 -fixed false -x 1883 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[8\] -fixed false -x 1717 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[11\] -fixed false -x 1574 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_604 -fixed false -x 1584 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[52\] -fixed false -x 1648 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_96_1\[13\] -fixed false -x 1986 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv\[25\] -fixed false -x 1617 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/irq_taken_2_3_RNIIV5QH3 -fixed false -x 1785 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[44\] -fixed false -x 1644 -y 166
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[7\] -fixed false -x 1484 -y 136
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_1\[7\] -fixed false -x 1548 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data\[17\] -fixed false -x 1652 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_lsu_op_ex7 -fixed false -x 1817 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/gen_ext_sys_irq\[2\].gen_ext_sys_irq_bit.irq_ext_sys_enable_0 -fixed false -x 1802 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[7\] -fixed false -x 1820 -y 94
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs2_rd_hzd_2 -fixed false -x 1827 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg\[21\] -fixed false -x 1836 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_1\[13\] -fixed false -x 1592 -y 102
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_727 -fixed false -x 1620 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un25_cpu_d_req_is_apb_12 -fixed false -x 1875 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.dtm_resp_ready -fixed false -x 1849 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_state_ns_i_o3\[4\] -fixed false -x 1804 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr4 -fixed false -x 1696 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int\[20\] -fixed false -x 1911 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0\[14\] -fixed false -x 1893 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr -fixed false -x 1827 -y 108
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/un2_CountIsZero_16 -fixed false -x 1569 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[26\] -fixed false -x 1817 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed\[7\] -fixed false -x 1634 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_operand1_0\[29\] -fixed false -x 1870 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNIRPLJE\[28\] -fixed false -x 1714 -y 162
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0_.m13_1_1 -fixed false -x 1458 -y 138
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_766 -fixed false -x 1653 -y 171
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_wfi_retr -fixed false -x 1786 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_ba_err_ff_0_sqmuxa_1_0 -fixed false -x 1863 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un8_req_addr_mux\[1\] -fixed false -x 1716 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv\[0\] -fixed false -x 1751 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[16\] -fixed false -x 1751 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data\[17\] -fixed false -x 1907 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[9\] -fixed false -x 1723 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_2_iv\[18\] -fixed false -x 1685 -y 120
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_478 -fixed false -x 1563 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[27\] -fixed false -x 1850 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_state\[1\] -fixed false -x 1821 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data_0\[9\] -fixed false -x 1635 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_sn_m6_fast -fixed false -x 1799 -y 138
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Load\[23\] -fixed false -x 1562 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_ex_retr.un3_branch_cond_ex\[0\] -fixed false -x 1778 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[2\] -fixed false -x 1789 -y 153
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/interrupt_enable_wr_valid16_0_a2_0 -fixed false -x 1558 -y 144
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA\[21\] -fixed false -x 1654 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr\[12\] -fixed false -x 1926 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex\[4\] -fixed false -x 1768 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mcause_sw_rd_sel_1_1 -fixed false -x 1826 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_busy_ff15_0 -fixed false -x 1883 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid49 -fixed false -x 1840 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_gpr_reg\[23\] -fixed false -x 1863 -y 115
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/tx_hold_reg\[6\] -fixed false -x 1492 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/raddr_mux_loop_l1.un8_req_addr_mux\[0\] -fixed false -x 1720 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_0_iv\[26\] -fixed false -x 1948 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv\[1\] -fixed false -x 1885 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_csr_reg\[5\] -fixed false -x 1876 -y 118
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state7 -fixed false -x 656 -y 6
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_788 -fixed false -x 1623 -y 93
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_289 -fixed false -x 1575 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_rd_byte_en_int_13_m2\[0\] -fixed false -x 1950 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stopcount/gen_bit_reset.state_val\[0\] -fixed false -x 1818 -y 127
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_170 -fixed false -x 1516 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_state\[3\] -fixed false -x 1813 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_to_err -fixed false -x 1864 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[26\] -fixed false -x 1728 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1\[23\] -fixed false -x 1656 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_access_mem_error -fixed false -x 1773 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4954_0 -fixed false -x 1677 -y 114
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0_.m6 -fixed false -x 1455 -y 138
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_bit_cnt_4_i_o2\[2\] -fixed false -x 1454 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3\[3\] -fixed false -x 1845 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_42 -fixed false -x 1679 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_40 -fixed false -x 1658 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[63\] -fixed false -x 1663 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5\[11\] -fixed false -x 1882 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr\[2\] -fixed false -x 1779 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0\[7\] -fixed false -x 1640 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_instr_decoded_iv -fixed false -x 1749 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result\[20\] -fixed false -x 1835 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mip_rd_data\[3\] -fixed false -x 1832 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_23_0_RNO -fixed false -x 1819 -y 153
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_634 -fixed false -x 1563 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata\[1\] -fixed false -x 1902 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_i_a2_1 -fixed false -x 1791 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5_1\[29\] -fixed false -x 1871 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[30\] -fixed false -x 1746 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_6\[2\] -fixed false -x 1776 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.trigger_debug_enter_pending6 -fixed false -x 1822 -y 111
set_location -inst_name CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_0\[0\] -fixed false -x 1518 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_valid -fixed false -x 1716 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[30\] -fixed false -x 1843 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv\[0\] -fixed false -x 1743 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_iv_1\[4\] -fixed false -x 1930 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_v\[12\] -fixed false -x 1854 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[29\] -fixed false -x 1875 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[47\] -fixed false -x 1888 -y 165
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_26 -fixed false -x 1623 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/apb_i_req_valid_2_0_1_0 -fixed false -x 1722 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data\[21\] -fixed false -x 1911 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[20\] -fixed false -x 1886 -y 130
set_location -inst_name sram_test_module_0/wait_cnt\[1\] -fixed false -x 1510 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_0_iv\[13\] -fixed false -x 1919 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[24\] -fixed false -x 1870 -y 159
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_state_s0_0_a2 -fixed false -x 1461 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg\[15\] -fixed false -x 1952 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex\[3\] -fixed false -x 1732 -y 115
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/tmsenb_RNO -fixed false -x 695 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2\[1\] -fixed false -x 1669 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[41\] -fixed false -x 1641 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count\[1\] -fixed false -x 1680 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_1_iv\[8\] -fixed false -x 1925 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2\[30\] -fixed false -x 1663 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_5 -fixed false -x 1826 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_busyerror_ff_RNO -fixed false -x 1874 -y 99
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_786 -fixed false -x 1640 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mepc_sw_rd_sel_3 -fixed false -x 1833 -y 117
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_fast\[7\] -fixed false -x 1471 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_93\[4\] -fixed false -x 1947 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[15\] -fixed false -x 1671 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_2\[11\] -fixed false -x 1906 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_operand1_0\[21\] -fixed false -x 1817 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_23_i_m_1_0 -fixed false -x 1691 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO\[23\] -fixed false -x 1790 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_iv_RNO_0 -fixed false -x 1754 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_csr_addr\[0\] -fixed false -x 1866 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4914_1_1 -fixed false -x 1695 -y 99
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2\[0\] -fixed false -x 1625 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.misa_sw_rd_sel -fixed false -x 1846 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram1_\[24\] -fixed false -x 1588 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_21 -fixed false -x 1690 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2\[30\] -fixed false -x 1928 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[15\] -fixed false -x 1811 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0\[1\] -fixed false -x 1922 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_10 -fixed false -x 1673 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat_ns_0\[1\] -fixed false -x 1821 -y 87
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA\[11\] -fixed false -x 1639 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[7\] -fixed false -x 1698 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_exu_result_reg_int_3_cZ\[30\] -fixed false -x 1912 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_0\[28\] -fixed false -x 1666 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2_\[27\] -fixed false -x 1628 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m19_4 -fixed false -x 1681 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/dmcontrol_ndmreset -fixed false -x 1842 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1\[3\] -fixed false -x 1638 -y 117
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_0_iv\[6\] -fixed false -x 1533 -y 138
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen\[31\].BUFD_BLK -fixed false -x 1754 -y 81
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[0\].un6_req_buff_load_os -fixed false -x 1794 -y 120
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_57 -fixed false -x 1634 -y 180
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_RNO_1\[0\] -fixed false -x 1801 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/apb_prdata_net\[31\] -fixed false -x 1560 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[25\] -fixed false -x 1880 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr_ff\[0\] -fixed false -x 1884 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmcontrol_dmactive4_RNI6AGJJ -fixed false -x 1855 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[28\] -fixed false -x 1733 -y 163
set_location -inst_name PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0 -fixed false -x 2028 -y 215
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[43\] -fixed false -x 1894 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_to_err_ff_0_sqmuxa_2 -fixed false -x 1870 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_0_iv\[31\] -fixed false -x 1938 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/fetch_ptr_sel_1\[0\] -fixed false -x 1702 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2\[5\] -fixed false -x 1811 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5_1\[25\] -fixed false -x 1879 -y 120
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_67 -fixed false -x 1587 -y 153
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA\[9\] -fixed false -x 1536 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1\[28\] -fixed false -x 1652 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram1_\[5\] -fixed false -x 1742 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr_1\[4\] -fixed false -x 1722 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7\[4\] -fixed false -x 1963 -y 132
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_346 -fixed false -x 1649 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_RNO\[0\] -fixed false -x 1788 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_RNO\[31\] -fixed false -x 1589 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_8\[2\] -fixed false -x 1785 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_resp_ready_int_1_sqmuxa_i_1 -fixed false -x 1862 -y 108
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2\[1\] -fixed false -x 1539 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_rd_byte_en_3_m\[2\] -fixed false -x 1818 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_mux -fixed false -x 1791 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex\[5\] -fixed false -x 1735 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid_rd -fixed false -x 1762 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/counter\[6\] -fixed false -x 1926 -y 94
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_valid -fixed false -x 1768 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c\[6\] -fixed false -x 1626 -y 139
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2\[0\].BUFD_TRST/bufd_gen\[18\].BUFD_BLK -fixed false -x 1110 -y 42
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[47\] -fixed false -x 1655 -y 163
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_33 -fixed false -x 1584 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1_iv_2_RNITNEQM\[0\] -fixed false -x 1771 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2\[27\] -fixed false -x 1920 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[25\] -fixed false -x 1711 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/stage_ready_de_2 -fixed false -x 1734 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[12\] -fixed false -x 1774 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram1_\[29\] -fixed false -x 1589 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO\[3\] -fixed false -x 1847 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_2\[10\] -fixed false -x 1595 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex_RNO -fixed false -x 1760 -y 108
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0\[7\] -fixed false -x 1552 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_byte_en_reg\[0\] -fixed false -x 1859 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_interrupt/gen_bit_reset.state_val_12_0\[0\] -fixed false -x 1820 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[15\] -fixed false -x 1614 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv\[20\] -fixed false -x 1727 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_12_2 -fixed false -x 1672 -y 108
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un10_countnext_axbxc5 -fixed false -x 699 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_m_0\[0\] -fixed false -x 1783 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/genblk3.shift_active_high.shift_active_low.shiftDMI_ne_0_3 -fixed false -x 1782 -y 84
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_UDRSH -fixed false -x 659 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[0\] -fixed false -x 1718 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[38\] -fixed false -x 1817 -y 94
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m4 -fixed false -x 1682 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_data_valid_7_RNO_0 -fixed false -x 1788 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_valid_reg -fixed false -x 1822 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_gpr_addr_6_fast_cZ\[3\] -fixed false -x 1845 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO_3\[1\] -fixed false -x 1682 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_RNO\[14\] -fixed false -x 1653 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg\[26\] -fixed false -x 1839 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/apb_prdata_net\[7\] -fixed false -x 1548 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[62\] -fixed false -x 1662 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_7\[3\] -fixed false -x 1933 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[46\] -fixed false -x 1887 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_\[3\] -fixed false -x 1840 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[22\] -fixed false -x 1788 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr_reg\[1\] -fixed false -x 1747 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data_0\[9\] -fixed false -x 1634 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[29\] -fixed false -x 1803 -y 163
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen\[0\].BUFD_BLK -fixed false -x 695 -y 12
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[27\] -fixed false -x 1843 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[50\] -fixed false -x 1649 -y 163
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/iPSELS_0_a2_7\[15\] -fixed false -x 1714 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[31\] -fixed false -x 1763 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_2\[12\] -fixed false -x 1898 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr_ff\[1\] -fixed false -x 1885 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_38\[6\] -fixed false -x 1944 -y 141
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2\[7\] -fixed false -x 1628 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[8\] -fixed false -x 1703 -y 160
set_location -inst_name MIV_ESS_C0_0/CoreGPIO_0/GPOUT_reg_0_sqmuxa -fixed false -x 1527 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram1_\[6\] -fixed false -x 1780 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2\[15\] -fixed false -x 1929 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_6_2_1 -fixed false -x 1733 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a12_7_1 -fixed false -x 1739 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/gen_tcm0_d_decode.un8_cpu_d_req_is_tcm0lto17_7 -fixed false -x 1876 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.awe1 -fixed false -x 1691 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_uar_err_ff_6_iv_i -fixed false -x 1860 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata\[14\] -fixed false -x 1941 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_cry_3_RNO -fixed false -x 1867 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[24\] -fixed false -x 1762 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[23\] -fixed false -x 1736 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hsize_2_i_a2_RNI5PO1G\[1\] -fixed false -x 1659 -y 138
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PreScale\[3\] -fixed false -x 1528 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un24_cpu_i_req_is_apb_14_RNIKSJ6C -fixed false -x 1729 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0\[4\] -fixed false -x 1679 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_addr_reg4 -fixed false -x 1781 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[16\] -fixed false -x 1797 -y 159
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_675 -fixed false -x 1639 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_c_c_c -fixed false -x 1790 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg\[31\] -fixed false -x 1859 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid46 -fixed false -x 1835 -y 114
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t_cZ\[5\] -fixed false -x 1627 -y 138
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG3_13 -fixed false -x 1625 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[6\] -fixed false -x 1871 -y 120
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/un2_CountIsZero_27 -fixed false -x 1538 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_resp_ready_RNI6FTBQ -fixed false -x 1774 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result\[23\] -fixed false -x 1846 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i\[16\] -fixed false -x 1922 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/req_addr_mux\[13\] -fixed false -x 1716 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7\[17\] -fixed false -x 1957 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_22_0_RNO -fixed false -x 1820 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg\[26\] -fixed false -x 1942 -y 136
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2\[0\].BUFD_TRST/bufd_gen\[22\].BUFD_BLK -fixed false -x 1108 -y 42
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0_\[27\] -fixed false -x 1624 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/htrans_1_iv_0_a2\[1\] -fixed false -x 1662 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un9_lsu_req_valid -fixed false -x 1754 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[14\] -fixed false -x 1858 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9_2\[23\] -fixed false -x 1883 -y 135
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/NxtPrdata_5_2\[7\] -fixed false -x 1497 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data_0\[15\] -fixed false -x 1676 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr_ff\[14\] -fixed false -x 1898 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1_\[15\] -fixed false -x 1609 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff\[0\] -fixed false -x 1908 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_addr_cZ\[12\] -fixed false -x 1894 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3\[8\] -fixed false -x 1648 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_10\[2\] -fixed false -x 1779 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop.req_addr_mux_3\[6\] -fixed false -x 1910 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_state_ns_1_0_.m13_1_0 -fixed false -x 1870 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv\[6\] -fixed false -x 1815 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO\[2\] -fixed false -x 1804 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_40\[9\] -fixed false -x 1947 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[19\] -fixed false -x 1779 -y 139
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/xmit_cnt.xmit_bit_sel_3_a5\[0\] -fixed false -x 1485 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_gpr_addr_6_fast_cZ\[1\] -fixed false -x 1801 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[26\] -fixed false -x 1862 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stoptime/gen_bit_reset.state_val\[0\] -fixed false -x 1786 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_ext/interrupt_pending -fixed false -x 1821 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[53\] -fixed false -x 1650 -y 160
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_317 -fixed false -x 1627 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[26\] -fixed false -x 1620 -y 163
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Count\[3\] -fixed false -x 1540 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2__RNISJM2T\[30\] -fixed false -x 1663 -y 132
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/NextCountPulse_0_sqmuxa_2 -fixed false -x 1529 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data_0\[28\] -fixed false -x 1663 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1\[14\] -fixed false -x 1932 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_8\[12\] -fixed false -x 1753 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_exu_result_reg_int_3_cZ\[23\] -fixed false -x 1877 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_1_0\[28\] -fixed false -x 1914 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0\[9\] -fixed false -x 1593 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[19\] -fixed false -x 1696 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv\[7\] -fixed false -x 1852 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[27\] -fixed false -x 1808 -y 154
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/NxtPrdata_5_0_a2_2\[2\] -fixed false -x 1501 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1\[1\] -fixed false -x 1697 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_6\[27\] -fixed false -x 1874 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.debug_active_retr -fixed false -x 1802 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_Z\[21\] -fixed false -x 1888 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[38\] -fixed false -x 1813 -y 94
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_163 -fixed false -x 1627 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]2 -fixed false -x 1710 -y 135
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_0 -fixed false -x 1503 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int\[19\] -fixed false -x 1904 -y 112
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA\[21\] -fixed false -x 1566 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_byte_en_int_13\[2\] -fixed false -x 1945 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_wr_byte_en_2\[1\] -fixed false -x 1817 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9_2\[28\] -fixed false -x 1934 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[19\] -fixed false -x 1855 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15\[31\] -fixed false -x 1936 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_1\[1\] -fixed false -x 1642 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2\[9\] -fixed false -x 1922 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr_reg_5\[0\] -fixed false -x 1721 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv\[22\] -fixed false -x 1662 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9_2\[19\] -fixed false -x 1904 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_addr_align\[0\] -fixed false -x 1762 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_instr_decoded_iv_2 -fixed false -x 1756 -y 102
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_212 -fixed false -x 1573 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/no_flush_req_os -fixed false -x 1646 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_sel_reg\[2\] -fixed false -x 1819 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata1_mcontrol_hit/gen_bit_reset.state_val\[0\] -fixed false -x 1769 -y 157
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA\[23\] -fixed false -x 1561 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int\[1\] -fixed false -x 1885 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/dmcontrol_ackhavereset -fixed false -x 1838 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_exu_result_reg_int_3_cZ\[15\] -fixed false -x 1908 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[31\] -fixed false -x 1763 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2__RNIVJJ2T\[22\] -fixed false -x 1642 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[18\] -fixed false -x 1699 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[6\] -fixed false -x 1881 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_0_iv_0\[31\] -fixed false -x 1936 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[7\] -fixed false -x 1576 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0\[14\] -fixed false -x 1932 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[26\] -fixed false -x 1841 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[29\] -fixed false -x 1856 -y 94
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_i_1_1 -fixed false -x 1774 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_state_ns_cZ\[2\] -fixed false -x 1818 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un1_debug_csr_valid24_2 -fixed false -x 1847 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_10\[12\] -fixed false -x 1846 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid33 -fixed false -x 1836 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[20\] -fixed false -x 1828 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_req_is_tcm0_RNIAPLPMB1 -fixed false -x 1741 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[6\] -fixed false -x 1772 -y 159
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNO\[0\] -fixed false -x 1459 -y 132
set_location -inst_name MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS\[5\].APB_32.GPOUT_reg\[5\] -fixed false -x 1508 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr_reg\[12\] -fixed false -x 1931 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_busy_ff -fixed false -x 1865 -y 109
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/UTDO_2_i_m3 -fixed false -x 692 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO\[6\] -fixed false -x 1808 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[0\] -fixed false -x 1631 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_places_1\[3\] -fixed false -x 1796 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[27\] -fixed false -x 1848 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[22\] -fixed false -x 1907 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_rd_ptr\[0\] -fixed false -x 1752 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5\[28\] -fixed false -x 1876 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_1_0\[9\] -fixed false -x 1875 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/is_locked -fixed false -x 1711 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/next_states2_2 -fixed false -x 1928 -y 99
set_location -inst_name sram_test_module_0/expected\[17\] -fixed false -x 1205 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[7\] -fixed false -x 1780 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_1_0\[20\] -fixed false -x 1885 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_\[11\] -fixed false -x 1876 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un24_cpu_i_req_is_apb_9 -fixed false -x 1733 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_1_iv\[2\] -fixed false -x 1949 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data\[4\] -fixed false -x 1944 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_1\[15\] -fixed false -x 1617 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv\[21\] -fixed false -x 1855 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff\[17\] -fixed false -x 1905 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO\[22\] -fixed false -x 1863 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff\[1\] -fixed false -x 1927 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.un1_dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.dtmcs_dmihardreset_0 -fixed false -x 1781 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m17_1_1 -fixed false -x 1683 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_byte_en_1 -fixed false -x 1945 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_ext_sys_irq\[0\].gen_ext_sys_irq_bit.u_csr_gpr_state_reg_ie_mextsysie/gen_bit_no_reset.state_val\[0\] -fixed false -x 1780 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_2\[8\] -fixed false -x 1898 -y 141
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/xmit_state\[2\] -fixed false -x 1497 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_m\[8\] -fixed false -x 1823 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg\[12\] -fixed false -x 1947 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg\[24\] -fixed false -x 1875 -y 121
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_75 -fixed false -x 1620 -y 102
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_183 -fixed false -x 1587 -y 147
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_0_sqmuxa_0_a3 -fixed false -x 1459 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31_1\[17\] -fixed false -x 1964 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_1\[9\] -fixed false -x 1586 -y 117
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_333 -fixed false -x 1617 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1_\[6\] -fixed false -x 1611 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata\[29\] -fixed false -x 1893 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[12\] -fixed false -x 1756 -y 142
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un1_state_0_sqmuxa_i_0_a2 -fixed false -x 680 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data\[6\] -fixed false -x 1670 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr_4_RNO\[1\] -fixed false -x 1689 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[9\] -fixed false -x 1798 -y 171
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un1_dmi_valid_RNISV8JJ -fixed false -x 1875 -y 102
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c\[2\] -fixed false -x 1608 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_o5_0\[0\] -fixed false -x 1687 -y 117
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Load\[28\] -fixed false -x 1567 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_26_1 -fixed false -x 1667 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[19\] -fixed false -x 1885 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[9\] -fixed false -x 1712 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[8\] -fixed false -x 1754 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5_1\[20\] -fixed false -x 1838 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un6_lsu_op_complete_ex_RNITULU7 -fixed false -x 1746 -y 114
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/un1_NxtPrdataEn_i_o2 -fixed false -x 1536 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI0HCS8\[13\] -fixed false -x 1856 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hwdata\[3\] -fixed false -x 1699 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mie_sw_wr_sel_1_1 -fixed false -x 1826 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[24\] -fixed false -x 1796 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr_ff\[27\] -fixed false -x 1911 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data\[16\] -fixed false -x 1905 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result\[12\] -fixed false -x 1832 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_trig_pipe_reg_ex_retr.ex_retr_pipe_trigger_retr\[0\] -fixed false -x 1803 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 -fixed false -x 1767 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[23\] -fixed false -x 1809 -y 162
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/N_2_inferred_clock_RNIMQNI2 -fixed false -x 1153 -y 0
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv_RNO\[18\] -fixed false -x 1909 -y 105
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state_RNI559T1\[4\] -fixed false -x 695 -y 9
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs3_rd_valid_ex9 -fixed false -x 1756 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/gen_tcm0_i_decode.un8_cpu_i_req_is_tcm0lto17_9 -fixed false -x 1735 -y 135
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbcurr_state\[1\] -fixed false -x 1616 -y 139
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/un1_WEn_1_i_o2_i_a2 -fixed false -x 1514 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]2 -fixed false -x 1748 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv\[8\] -fixed false -x 1716 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rd_rs3_completing_ex_i_a2_0 -fixed false -x 1779 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[5\] -fixed false -x 1765 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff\[26\] -fixed false -x 1926 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[29\] -fixed false -x 1835 -y 174
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state_RNO\[1\] -fixed false -x 662 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_2\[31\] -fixed false -x 1973 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_1_RNO\[2\] -fixed false -x 1722 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[20\] -fixed false -x 1768 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr\[0\] -fixed false -x 1870 -y 99
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_0_iv_RNO\[2\] -fixed false -x 1529 -y 135
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_546 -fixed false -x 1580 -y 180
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_places_cZ\[0\] -fixed false -x 1782 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[5\] -fixed false -x 1733 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop.req_addr_mux_3\[4\] -fixed false -x 1877 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_m1_e_0 -fixed false -x 1768 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/wr_en_data -fixed false -x 1836 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un8_valid_sba_2 -fixed false -x 1827 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data\[0\] -fixed false -x 1610 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[1\] -fixed false -x 1878 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr\[6\] -fixed false -x 1931 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1\[24\] -fixed false -x 1978 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_8\[9\] -fixed false -x 1855 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_2\[9\] -fixed false -x 1592 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_1_a2_9 -fixed false -x 1744 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[2\] -fixed false -x 1722 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0_\[19\] -fixed false -x 1631 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_1_iv\[6\] -fixed false -x 1888 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data_0\[12\] -fixed false -x 1663 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff\[9\] -fixed false -x 1924 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data\[11\] -fixed false -x 1658 -y 144
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[3\] -fixed false -x 1469 -y 139
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/iPRDATA\[6\] -fixed false -x 1478 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count\[1\] -fixed false -x 1681 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[13\] -fixed false -x 1873 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[15\] -fixed false -x 1732 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2\[19\] -fixed false -x 1702 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[8\] -fixed false -x 1754 -y 157
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[13\] -fixed false -x 1714 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[29\] -fixed false -x 1610 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[23\] -fixed false -x 1689 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[26\] -fixed false -x 1914 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[57\] -fixed false -x 1904 -y 172
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[13\] -fixed false -x 1578 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m29 -fixed false -x 1690 -y 117
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples_0\[0\] -fixed false -x 1460 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mvendorid_sw_rd_sel_0 -fixed false -x 1838 -y 108
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_0_iv\[2\] -fixed false -x 1530 -y 135
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_state_0_sqmuxa_0_a3 -fixed false -x 1452 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.dtmcs_dmihardreset_3 -fixed false -x 1799 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[3\] -fixed false -x 1729 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[26\] -fixed false -x 1738 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/m21 -fixed false -x 1806 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2_\[31\] -fixed false -x 1619 -y 115
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_416 -fixed false -x 1767 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[16\] -fixed false -x 1711 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data\[2\] -fixed false -x 1945 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_resp_ready_int_2_sqmuxa_i -fixed false -x 1861 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_5 -fixed false -x 1704 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[2\] -fixed false -x 1971 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_376 -fixed false -x 1620 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count\[8\] -fixed false -x 1692 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_csr_addr\[4\] -fixed false -x 1809 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_28_0_RNIPK5RJ -fixed false -x 1713 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_mode_enter_fast -fixed false -x 1796 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_alu_op_sel_u_1\[0\] -fixed false -x 1741 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count\[11\] -fixed false -x 1695 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_1_iv\[18\] -fixed false -x 1919 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[9\] -fixed false -x 1949 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3\[9\] -fixed false -x 1639 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_o3\[1\] -fixed false -x 1689 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[1\] -fixed false -x 1590 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[50\] -fixed false -x 1650 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/wfi_waiting_reg6 -fixed false -x 1781 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[17\] -fixed false -x 1626 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/timeout_4 -fixed false -x 1908 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3\[10\] -fixed false -x 1615 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_1\[14\] -fixed false -x 1937 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_92\[5\] -fixed false -x 1985 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hwrite_iv_0 -fixed false -x 1638 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[6\] -fixed false -x 1669 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[17\] -fixed false -x 1762 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_quotient_0_sqmuxa -fixed false -x 1787 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1_\[11\] -fixed false -x 1620 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_mux_sel_iv_RNO_0\[1\] -fixed false -x 1757 -y 102
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_205 -fixed false -x 1585 -y 153
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/pauselow_RNO -fixed false -x 684 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[51\] -fixed false -x 1893 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_div_divisor_5\[30\] -fixed false -x 1863 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_gpr_reg\[10\] -fixed false -x 1865 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/emi_resp_head_uncompressed_full -fixed false -x 1652 -y 114
set_location -inst_name sram_test_module_0/un1_state_4_i_0_68_0_a2_6 -fixed false -x 1475 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[19\] -fixed false -x 1696 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[7\] -fixed false -x 1788 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54\[2\] -fixed false -x 1972 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_validsel_3 -fixed false -x 1772 -y 135
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un1_pauselow8 -fixed false -x 682 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result\[18\] -fixed false -x 1903 -y 135
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen\[25\].BUFD_BLK -fixed false -x 1752 -y 81
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[3\] -fixed false -x 1777 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[4\] -fixed false -x 1731 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[14\] -fixed false -x 1877 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2125.rv32c_dec_mnemonic2125_2 -fixed false -x 1741 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/is_locked -fixed false -x 1720 -y 133
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKY2\[8\] -fixed false -x 1620 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[24\] -fixed false -x 1860 -y 166
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[6\] -fixed false -x 1483 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4956_6 -fixed false -x 1686 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[23\] -fixed false -x 1866 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr_ff\[29\] -fixed false -x 1913 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr\[31\] -fixed false -x 1890 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv\[0\] -fixed false -x 1888 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState\[2\] -fixed false -x 1804 -y 88
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen\[11\].BUFD_BLK -fixed false -x 700 -y 15
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t_cZ\[12\] -fixed false -x 1622 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[22\] -fixed false -x 1709 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_addr\[30\] -fixed false -x 1849 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[29\] -fixed false -x 1874 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4915_3_0 -fixed false -x 1676 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1_\[9\] -fixed false -x 1586 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv\[1\] -fixed false -x 1590 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_i_a2\[8\] -fixed false -x 1930 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI4PGS8\[33\] -fixed false -x 1867 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_mux_sel_iv_RNO\[1\] -fixed false -x 1769 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs2_rd_hzd_4 -fixed false -x 1785 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hwdata\[5\] -fixed false -x 1697 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hsize_int_0_sqmuxa_1_0_a2 -fixed false -x 1686 -y 135
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_0_iv\[12\] -fixed false -x 1549 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv\[30\] -fixed false -x 1725 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/ahb_st\[1\] -fixed false -x 1665 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_6\[10\] -fixed false -x 1818 -y 147
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/TimerPre\[3\] -fixed false -x 1532 -y 142
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2\[0\].BUFD_TRST/bufd_gen\[7\].BUFD_BLK -fixed false -x 1040 -y 24
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex5 -fixed false -x 1762 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt\[2\] -fixed false -x 1773 -y 172
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/un15_next_res_pos_neg_22 -fixed false -x 1869 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0_\[23\] -fixed false -x 1587 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un17_cpu_d_req_is_apb_11 -fixed false -x 1886 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4955 -fixed false -x 1670 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI0JES8\[22\] -fixed false -x 1864 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data\[13\] -fixed false -x 1919 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[18\] -fixed false -x 1772 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[13\] -fixed false -x 1931 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data_0\[21\] -fixed false -x 1691 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr\[10\] -fixed false -x 1929 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv\[16\] -fixed false -x 1850 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[9\] -fixed false -x 1765 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_tcm0_0 -fixed false -x 1848 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[3\] -fixed false -x 1880 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_0\[6\] -fixed false -x 1638 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_a4\[1\] -fixed false -x 1812 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[10\] -fixed false -x 1724 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[20\] -fixed false -x 1768 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_autoincrement -fixed false -x 1887 -y 93
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PSELSBUS_0\[3\] -fixed false -x 1563 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_addr_reg\[4\] -fixed false -x 1909 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv\[0\] -fixed false -x 1819 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3\[4\] -fixed false -x 1645 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv_i\[6\] -fixed false -x 1789 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2\[21\] -fixed false -x 1872 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/fast_mul.un5_start_mul_0 -fixed false -x 1796 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.dtmcs_dmireset_3 -fixed false -x 1789 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[3\] -fixed false -x 1581 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[25\] -fixed false -x 1655 -y 111
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG3_1 -fixed false -x 1632 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_0_iv\[25\] -fixed false -x 1921 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_4\[1\] -fixed false -x 1901 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[15\] -fixed false -x 1724 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_1\[1\] -fixed false -x 1664 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[13\] -fixed false -x 1852 -y 169
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/TimerPre\[0\] -fixed false -x 1533 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs2_rd_valid.m1 -fixed false -x 1645 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram1_\[1\] -fixed false -x 1762 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hsize_reg\[0\] -fixed false -x 1658 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un7_trap_val -fixed false -x 1807 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hwdata\[18\] -fixed false -x 1719 -y 130
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_619 -fixed false -x 1611 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_div_divisor_5\[22\] -fixed false -x 1849 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_30_8 -fixed false -x 1648 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/m21_1 -fixed false -x 1821 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[13\] -fixed false -x 1745 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata\[30\] -fixed false -x 1935 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[30\] -fixed false -x 1727 -y 127
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA\[22\] -fixed false -x 1560 -y 139
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_235 -fixed false -x 1557 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_cry_1_RNO -fixed false -x 1889 -y 156
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_iv_1\[0\] -fixed false -x 1533 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv_RNO_0\[1\] -fixed false -x 1748 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4959 -fixed false -x 1715 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_0\[9\] -fixed false -x 1633 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[26\] -fixed false -x 1795 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2_i_m2\[10\] -fixed false -x 1792 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[2\] -fixed false -x 1836 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[39\] -fixed false -x 1820 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/irq_m7_e -fixed false -x 1799 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid_rd_0 -fixed false -x 1778 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[5\] -fixed false -x 1826 -y 91
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_398 -fixed false -x 1620 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33\[7\] -fixed false -x 1942 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_mux_sel_iv\[1\] -fixed false -x 1770 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[26\] -fixed false -x 1721 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[20\] -fixed false -x 1695 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_mode_exit_i -fixed false -x 1823 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_\[28\] -fixed false -x 1841 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un24_cpu_i_req_is_apb_15 -fixed false -x 1734 -y 141
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/iPSELS_0_a2\[15\] -fixed false -x 1560 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv\[26\] -fixed false -x 1789 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dtm_req_data_cZ\[27\] -fixed false -x 1843 -y 90
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/NextCountPulse_0_sqmuxa_4 -fixed false -x 1524 -y 132
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/interrupt_enable_wr_data_Z\[2\] -fixed false -x 1547 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_RNO -fixed false -x 1800 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_3 -fixed false -x 1730 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data_0\[18\] -fixed false -x 1643 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2\[22\] -fixed false -x 1920 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_2_iv\[17\] -fixed false -x 1704 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO\[29\] -fixed false -x 1788 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_m\[0\] -fixed false -x 1799 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg\[13\] -fixed false -x 1845 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_1_0\[25\] -fixed false -x 1887 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9\[17\] -fixed false -x 1863 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_addr_sel\[11\] -fixed false -x 1925 -y 135
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Count\[12\] -fixed false -x 1549 -y 136
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_712 -fixed false -x 1621 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/irq_taken_2_1 -fixed false -x 1789 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_0\[1\] -fixed false -x 1738 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg\[18\] -fixed false -x 1878 -y 118
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_664 -fixed false -x 1615 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/genblk1.rst_synch_reg\[1\] -fixed false -x 1818 -y 88
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_201 -fixed false -x 1628 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_2_sqmuxa -fixed false -x 1866 -y 93
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_93 -fixed false -x 1572 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m\[9\] -fixed false -x 1727 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[34\] -fixed false -x 1634 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[2\] -fixed false -x 1720 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[45\] -fixed false -x 1654 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un6_instr_is_lsu_op_retr -fixed false -x 1794 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_req_valid_2 -fixed false -x 1790 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_completing_ex_i_a2_0_0 -fixed false -x 1773 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid48_RNI5GGKO -fixed false -x 1804 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[19\] -fixed false -x 1612 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_0_0\[4\] -fixed false -x 1719 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1\[1\] -fixed false -x 1988 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_32\[26\] -fixed false -x 1994 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utime_sw_rd_sel_4 -fixed false -x 1838 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dtm_req_data_cZ\[33\] -fixed false -x 1846 -y 93
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_409 -fixed false -x 1583 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[22\] -fixed false -x 1845 -y 94
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PRDATA_0_iv_0\[6\] -fixed false -x 1549 -y 141
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_553 -fixed false -x 1583 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_csr_reg\[13\] -fixed false -x 1844 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_2\[4\] -fixed false -x 1640 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_1\[1\] -fixed false -x 1743 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[21\] -fixed false -x 1780 -y 138
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_719 -fixed false -x 1634 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/valid_read_1 -fixed false -x 1919 -y 99
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/iPRDATA27_2_0_a2 -fixed false -x 1537 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_1_a2_0 -fixed false -x 1750 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2114_1 -fixed false -x 1702 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data\[8\] -fixed false -x 1896 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv\[11\] -fixed false -x 1699 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[14\] -fixed false -x 1790 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_operand_3\[28\] -fixed false -x 1918 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result\[14\] -fixed false -x 1862 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed\[13\] -fixed false -x 1586 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[28\] -fixed false -x 1869 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5\[20\] -fixed false -x 1850 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIATES8\[27\] -fixed false -x 1855 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr\[16\] -fixed false -x 1704 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_bcu_op_sel_iv_1_a8_0 -fixed false -x 1692 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[17\] -fixed false -x 1734 -y 157
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/counter\[0\] -fixed false -x 1929 -y 94
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.un1_haltreq_debug_enter_taken_0 -fixed false -x 1802 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_access_RNID2FB1\[1\] -fixed false -x 1949 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_50\[8\] -fixed false -x 1946 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_req_ready_1_RNO_1 -fixed false -x 1705 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_0_iv_1\[28\] -fixed false -x 1912 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[30\] -fixed false -x 1713 -y 160
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/read_rx_byte_i_0 -fixed false -x 1497 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0\[20\] -fixed false -x 1827 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[58\] -fixed false -x 1658 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_csr_reg\[20\] -fixed false -x 1838 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/valid_sba -fixed false -x 1863 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mip_sw_rd_sel_2_0 -fixed false -x 1837 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5\[13\] -fixed false -x 1841 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_\[5\] -fixed false -x 1869 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[45\] -fixed false -x 1886 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2130 -fixed false -x 1715 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mcause_sw_wr_sel -fixed false -x 1825 -y 117
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_417 -fixed false -x 1633 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[5\] -fixed false -x 1710 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState\[9\] -fixed false -x 1806 -y 85
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/iPRDATA29_i_o4_RNI0SMS9 -fixed false -x 1553 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/apb_prdata_net\[9\] -fixed false -x 1587 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO\[0\] -fixed false -x 1837 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI8RES8\[26\] -fixed false -x 1849 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1_\[13\] -fixed false -x 1592 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[29\] -fixed false -x 1748 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[2\] -fixed false -x 1959 -y 138
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/xmit_sel.tx_4_u -fixed false -x 1486 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[29\] -fixed false -x 1591 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_emi_req_valid_0 -fixed false -x 1724 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2125_4 -fixed false -x 1744 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_valid -fixed false -x 1727 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[25\] -fixed false -x 1898 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr\[8\] -fixed false -x 1724 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_47\[27\] -fixed false -x 1993 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_bcu_op_sel_iv_1_2_0 -fixed false -x 1707 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data\[22\] -fixed false -x 1897 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg\[2\] -fixed false -x 1776 -y 85
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/make_parity_err.parity_err15_0_a2_0 -fixed false -x 1456 -y 132
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_576 -fixed false -x 1559 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[4\] -fixed false -x 1814 -y 94
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[21\] -fixed false -x 1703 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_operand1_mux_sel_0_a2_3\[0\] -fixed false -x 1657 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]_RNIJCFRF\[6\] -fixed false -x 1693 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[16\] -fixed false -x 1718 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[15\] -fixed false -x 1815 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_req_op_2 -fixed false -x 1811 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_10 -fixed false -x 1694 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[19\] -fixed false -x 1903 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_231 -fixed false -x 1612 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/command_reg_state_4_fast_cZ\[3\] -fixed false -x 1929 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_4_.m13 -fixed false -x 1663 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNILJLJE\[25\] -fixed false -x 1715 -y 156
set_location -inst_name CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_8\[0\] -fixed false -x 1515 -y 142
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen\[22\].BUFD_BLK -fixed false -x 793 -y 39
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram0_\[0\] -fixed false -x 1761 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_0\[2\] -fixed false -x 1680 -y 162
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_250 -fixed false -x 1628 -y 90
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_327 -fixed false -x 1632 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data_0\[19\] -fixed false -x 1631 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_req_branch_excpt_req_ready_0_RNO -fixed false -x 1744 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[61\] -fixed false -x 1902 -y 172
set_location -inst_name MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_1\[7\] -fixed false -x 1487 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_csr_addr_6_fast_cZ\[4\] -fixed false -x 1809 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un3_fence_i_hold -fixed false -x 1713 -y 135
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/un2_CountIsZero_17 -fixed false -x 1567 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_10\[18\] -fixed false -x 1868 -y 147
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_439 -fixed false -x 1626 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_sel_reg\[3\] -fixed false -x 1801 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_iv\[21\] -fixed false -x 1913 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_rd_ptr5 -fixed false -x 1692 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[30\] -fixed false -x 1763 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/abs_cmd_cmb\[3\] -fixed false -x 1845 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[31\] -fixed false -x 1631 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr_reg\[7\] -fixed false -x 1879 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[26\] -fixed false -x 1626 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_\[11\] -fixed false -x 1882 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hsize_int_3_sqmuxa_0_a2 -fixed false -x 1682 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[22\] -fixed false -x 1721 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_iv\[5\] -fixed false -x 1918 -y 114
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx_byte\[5\] -fixed false -x 1497 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_1\[28\] -fixed false -x 1969 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[12\] -fixed false -x 1852 -y 97
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_1\[6\] -fixed false -x 1580 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dtm_req_data_cZ\[31\] -fixed false -x 1841 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[0\] -fixed false -x 1701 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[1\].req_buff_resp_addr_align\[1\]\[1\] -fixed false -x 1805 -y 121
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/iPRDATA\[0\] -fixed false -x 1484 -y 139
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA\[26\] -fixed false -x 1588 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_i_access_misalign_error_ex -fixed false -x 1775 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata\[13\] -fixed false -x 1916 -y 108
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA\[16\] -fixed false -x 1541 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5\[8\] -fixed false -x 1873 -y 117
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_36 -fixed false -x 1592 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2_RNO\[0\] -fixed false -x 1742 -y 105
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/iPRDATA29_i_o4_RNI52OS9 -fixed false -x 1582 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[3\] -fixed false -x 1780 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[29\] -fixed false -x 1595 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[0\] -fixed false -x 1700 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2\[1\] -fixed false -x 1766 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO\[33\] -fixed false -x 1866 -y 90
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/plic_core_ie.genblk1\[1\].interrupt_enable_register_0/interrupt_enable_reg -fixed false -x 1537 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_0_iv\[0\] -fixed false -x 1693 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un24_cpu_i_req_is_apb_14 -fixed false -x 1727 -y 135
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_207 -fixed false -x 1643 -y 144
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/iPRDATA\[4\] -fixed false -x 1479 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_operand1_0\[28\] -fixed false -x 1853 -y 129
set_location -inst_name MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS\[3\].APB_32.INTR_reg\[3\] -fixed false -x 1535 -y 145
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Count\[24\] -fixed false -x 1561 -y 136
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_668 -fixed false -x 1561 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_0_iv\[6\] -fixed false -x 1862 -y 105
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_byte_1_sqmuxa -fixed false -x 1464 -y 135
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/tx_hold_reg\[3\] -fixed false -x 1488 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/shiftDMI_2_sqmuxa -fixed false -x 1794 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv\[11\] -fixed false -x 1872 -y 114
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_793 -fixed false -x 1616 -y 84
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_155 -fixed false -x 1621 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0\[25\] -fixed false -x 1793 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[15\] -fixed false -x 1908 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2\[13\] -fixed false -x 1939 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[22\] -fixed false -x 1709 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data\[15\] -fixed false -x 1933 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv_RNO\[19\] -fixed false -x 1876 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_valid_reg -fixed false -x 1812 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data\[31\] -fixed false -x 1913 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[22\] -fixed false -x 1751 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_8_3_2 -fixed false -x 1736 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr\[10\] -fixed false -x 1904 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[7\] -fixed false -x 1696 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg\[3\] -fixed false -x 1785 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[15\] -fixed false -x 1758 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_1_iv\[0\] -fixed false -x 1896 -y 111
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_state_s2_0_a2 -fixed false -x 1457 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[55\] -fixed false -x 1906 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff\[19\] -fixed false -x 1892 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[27\] -fixed false -x 1913 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i -fixed false -x 1731 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[8\] -fixed false -x 1742 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[29\] -fixed false -x 1704 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/tcm0_i_req_valid_2 -fixed false -x 1715 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utime_sw_rd_sel -fixed false -x 1837 -y 111
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_458 -fixed false -x 1582 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_\[13\] -fixed false -x 1857 -y 85
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c\[16\] -fixed false -x 1655 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_27_0_RNO -fixed false -x 1824 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_hword_high_only_req\[2\] -fixed false -x 1692 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_6\[12\] -fixed false -x 1829 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5_1\[26\] -fixed false -x 1848 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNISCCS8\[11\] -fixed false -x 1875 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2_RNO\[2\] -fixed false -x 1742 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_\[23\] -fixed false -x 1892 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/htrans_1_iv_0_a2_RNICEGRT\[1\] -fixed false -x 1661 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un24_cpu_i_req_is_apb_7 -fixed false -x 1747 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/prescale_counter6 -fixed false -x 1930 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[26\] -fixed false -x 1845 -y 97
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[14\] -fixed false -x 1726 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[7\] -fixed false -x 1885 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[16\] -fixed false -x 1850 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_byte_en_int\[1\] -fixed false -x 1955 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data\[2\] -fixed false -x 1672 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_0_iv_RNO\[15\] -fixed false -x 1927 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.init_wr_dcsr_step_en -fixed false -x 1835 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_en_ex -fixed false -x 1741 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_0\[22\] -fixed false -x 1661 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[24\] -fixed false -x 1733 -y 147
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_150 -fixed false -x 1573 -y 180
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[19\] -fixed false -x 1765 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[4\] -fixed false -x 1557 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1\[8\] -fixed false -x 1932 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs2_rd_valid.m15 -fixed false -x 1678 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/un18_next_quotient_2 -fixed false -x 1778 -y 171
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1\[0\] -fixed false -x 1615 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_2\[1\] -fixed false -x 1735 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_req_is_tcm0 -fixed false -x 1728 -y 132
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PRDATA_0_iv_0\[5\] -fixed false -x 1547 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[16\] -fixed false -x 1845 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[28\] -fixed false -x 1935 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_0\[2\] -fixed false -x 1687 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data\[0\] -fixed false -x 1906 -y 133
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA\[16\] -fixed false -x 1641 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[13\] -fixed false -x 1736 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_reset -fixed false -x 1817 -y 87
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_118 -fixed false -x 1645 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[20\] -fixed false -x 1813 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[30\] -fixed false -x 1778 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_op_sel_0_.m3 -fixed false -x 1760 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[25\] -fixed false -x 1798 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[3\] -fixed false -x 1839 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_exu_result_reg_int_3_cZ\[17\] -fixed false -x 1914 -y 141
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen\[27\].BUFD_BLK -fixed false -x 1760 -y 81
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_Z\[30\] -fixed false -x 1858 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/dealloc_resp_buff_11 -fixed false -x 1753 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[15\] -fixed false -x 1895 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0__RNI6EMCJ\[17\] -fixed false -x 1681 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dpc_debugger_rd_sel -fixed false -x 1838 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[12\] -fixed false -x 1693 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[4\] -fixed false -x 1782 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hwdata\[28\] -fixed false -x 1908 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_1\[2\] -fixed false -x 1575 -y 159
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_688 -fixed false -x 1561 -y 153
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/tx_hold_reg\[2\] -fixed false -x 1493 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_de -fixed false -x 1739 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[3\] -fixed false -x 1709 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[20\] -fixed false -x 1743 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data\[31\] -fixed false -x 1614 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/stage_ready_de_2_a2_0 -fixed false -x 1748 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_\[10\] -fixed false -x 1875 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_iv_RNO_3 -fixed false -x 1681 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_div_divisor_5\[20\] -fixed false -x 1848 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr\[13\] -fixed false -x 1717 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[10\] -fixed false -x 1778 -y 157
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9\[22\] -fixed false -x 1902 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_1_iv\[22\] -fixed false -x 1900 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[6\] -fixed false -x 1576 -y 160
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d\[3\] -fixed false -x 1609 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_RNIHLJ9Q -fixed false -x 1668 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[5\] -fixed false -x 1770 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv\[9\] -fixed false -x 1585 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_valid_mux_1 -fixed false -x 1741 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_6\[6\] -fixed false -x 1828 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data\[12\] -fixed false -x 1897 -y 133
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/count_19_iv\[3\] -fixed false -x 703 -y 9
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0__RNI2COCJ\[24\] -fixed false -x 1588 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_v\[3\] -fixed false -x 1826 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rd_rs2_completing_ex_i_o2 -fixed false -x 1799 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata\[31\] -fixed false -x 1903 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a2 -fixed false -x 1718 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_ext_sys_irq\[1\].gen_ext_sys_irq_bit.u_csr_gpr_state_reg_ie_mextsysie/gen_bit_no_reset.state_val\[0\] -fixed false -x 1802 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_RNO_0\[3\] -fixed false -x 1738 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2_\[30\] -fixed false -x 1664 -y 133
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2\[0\].BUFD_TRST/bufd_gen\[1\].BUFD_BLK -fixed false -x 680 -y 12
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_cause/gen_bit_reset.state_val\[1\] -fixed false -x 1793 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[3\] -fixed false -x 1874 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[30\] -fixed false -x 1760 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[48\] -fixed false -x 1885 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_sn_m14 -fixed false -x 1793 -y 138
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/overflow_int -fixed false -x 1466 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIUUKM8\[3\] -fixed false -x 1839 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[25\] -fixed false -x 1915 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic847_1 -fixed false -x 1654 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_addr\[15\] -fixed false -x 1887 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[13\] -fixed false -x 1742 -y 157
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data\[9\] -fixed false -x 1636 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[0\] -fixed false -x 1700 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg_state_4_1\[5\] -fixed false -x 1925 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[26\] -fixed false -x 1709 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un12_valid_sba_2_0 -fixed false -x 1829 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1\[4\] -fixed false -x 1946 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr\[3\] -fixed false -x 1769 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_0_iv\[20\] -fixed false -x 1911 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2132 -fixed false -x 1749 -y 99
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/iPRDATA29_i_o4_RNI0TNS9 -fixed false -x 1567 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNISEES8\[20\] -fixed false -x 1887 -y 90
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_363 -fixed false -x 1628 -y 93
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbcurr_state_RNO\[1\] -fixed false -x 1616 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv\[2\] -fixed false -x 1868 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_gpr_reg\[22\] -fixed false -x 1869 -y 115
set_location -inst_name sram_test_module_0/addr_portA\[3\] -fixed false -x 1468 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr_ff\[16\] -fixed false -x 1900 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr\[0\] -fixed false -x 1718 -y 141
set_location -inst_name MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_0\[7\] -fixed false -x 1481 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv\[9\] -fixed false -x 1877 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux\[20\] -fixed false -x 1708 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_data_valid_6_1 -fixed false -x 1780 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_1_RNO\[3\] -fixed false -x 1695 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_v\[24\] -fixed false -x 1883 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a17_1_0 -fixed false -x 1678 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dtm_req_data_cZ\[9\] -fixed false -x 1839 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_lsu_req_valid -fixed false -x 1772 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mie_sw_wr_sel -fixed false -x 1830 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0__RNICMOCJ\[29\] -fixed false -x 1589 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/abs_cmd_regsize_cmb\[1\] -fixed false -x 1836 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg\[10\] -fixed false -x 1871 -y 100
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_426 -fixed false -x 1612 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[0\] -fixed false -x 1794 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hwdata\[30\] -fixed false -x 1746 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1\[27\] -fixed false -x 1664 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv\[12\] -fixed false -x 1892 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/csr_trigger_wr_hzd_de_i_i_a2_0_0_o4 -fixed false -x 1787 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/gen_tcm0_d_decode.un8_cpu_d_req_is_tcm0lto17 -fixed false -x 1872 -y 126
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen\[7\].BUFD_BLK -fixed false -x 1206 -y 24
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PRDATA_0_iv_1\[0\] -fixed false -x 1557 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_95_1\[28\] -fixed false -x 1968 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_2\[5\] -fixed false -x 1881 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp\[14\] -fixed false -x 1667 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_exu_result_reg_int_3_cZ\[24\] -fixed false -x 1910 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_wr_op_ex\[0\] -fixed false -x 1765 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[5\] -fixed false -x 1731 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33\[3\] -fixed false -x 1917 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0\[8\] -fixed false -x 1762 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_48\[8\] -fixed false -x 1938 -y 147
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen\[32\].BUFD_BLK -fixed false -x 1755 -y 81
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/genblk1.RXRDY5 -fixed false -x 1494 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data\[5\] -fixed false -x 1906 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_731 -fixed false -x 1481 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data_0\[4\] -fixed false -x 1630 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un2_next_stage_state_de -fixed false -x 1739 -y 129
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Count\[2\] -fixed false -x 1539 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_gpr_reg\[21\] -fixed false -x 1847 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[18\] -fixed false -x 1803 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[16\] -fixed false -x 1718 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[28\] -fixed false -x 1919 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_csr_valid19_2 -fixed false -x 1842 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_valid_Z -fixed false -x 1791 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/Tc0_h_En_0_a2_1 -fixed false -x 1698 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[7\] -fixed false -x 1823 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[2\] -fixed false -x 1724 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid43 -fixed false -x 1813 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_1_a2_12 -fixed false -x 1705 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv\[31\] -fixed false -x 1851 -y 102
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA\[19\] -fixed false -x 1561 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[26\] -fixed false -x 1860 -y 160
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/iPRDATA29_i_o4_RNI1UNS9 -fixed false -x 1580 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_Z\[26\] -fixed false -x 1895 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/counter_1_sqmuxa_i_0 -fixed false -x 1917 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_8\[1\] -fixed false -x 1880 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[19\] -fixed false -x 1798 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/req_addr_mux\[3\] -fixed false -x 1707 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[12\] -fixed false -x 1865 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[28\] -fixed false -x 1734 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3\[8\] -fixed false -x 1926 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hsize_int_1_sqmuxa_0_a2 -fixed false -x 1680 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5\[24\] -fixed false -x 1875 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[8\] -fixed false -x 1746 -y 147
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/RawTimInt -fixed false -x 1531 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[14\] -fixed false -x 1950 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_wr_req_cmb_2_sqmuxa_1 -fixed false -x 1885 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_gray_ptr_RNIS05U9\[1\] -fixed false -x 1830 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv\[1\] -fixed false -x 1772 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_0_iv_RNO\[13\] -fixed false -x 1918 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[7\] -fixed false -x 1757 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv\[1\] -fixed false -x 1694 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux\[23\] -fixed false -x 1710 -y 141
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_655 -fixed false -x 1629 -y 135
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen\[26\].BUFD_BLK -fixed false -x 1758 -y 81
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_0\[7\] -fixed false -x 1716 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr\[8\] -fixed false -x 1929 -y 132
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_83 -fixed false -x 1571 -y 156
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_383 -fixed false -x 1589 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_44\[9\] -fixed false -x 1934 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_94 -fixed false -x 1995 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr\[30\] -fixed false -x 1851 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[18\] -fixed false -x 1586 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_19 -fixed false -x 1452 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_byte_en_1\[2\] -fixed false -x 1814 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg\[25\] -fixed false -x 1841 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_2\[13\] -fixed false -x 1917 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_705_fast -fixed false -x 1721 -y 156
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_500 -fixed false -x 1634 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_0_iv_0\[30\] -fixed false -x 1928 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m5 -fixed false -x 1714 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[15\] -fixed false -x 1809 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[22\] -fixed false -x 1764 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data\[3\] -fixed false -x 1902 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_RNO\[1\] -fixed false -x 1757 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg\[9\] -fixed false -x 1780 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr\[1\] -fixed false -x 1766 -y 141
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[2\] -fixed false -x 1476 -y 144
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_294 -fixed false -x 1645 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic846 -fixed false -x 1677 -y 102
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG3_12 -fixed false -x 1628 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_2 -fixed false -x 1702 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1\[14\] -fixed false -x 1659 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/wr_ptr\[0\] -fixed false -x 1877 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un16_valid_sba_1 -fixed false -x 1835 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv\[10\] -fixed false -x 1849 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNID9JJE\[12\] -fixed false -x 1693 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[30\] -fixed false -x 1748 -y 148
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/interrupt_enable_wr_valid17_0_a2_10 -fixed false -x 1693 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data\[14\] -fixed false -x 1934 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_\[19\] -fixed false -x 1883 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[36\] -fixed false -x 1834 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[29\] -fixed false -x 1720 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data\[11\] -fixed false -x 1657 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2114_1_1_0 -fixed false -x 1698 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_0 -fixed false -x 1825 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[29\] -fixed false -x 1664 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/branch_req_fence_i -fixed false -x 1707 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO\[15\] -fixed false -x 1807 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31\[23\] -fixed false -x 1938 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_places_1\[4\] -fixed false -x 1797 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[11\] -fixed false -x 1783 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg\[4\] -fixed false -x 1812 -y 121
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_203 -fixed false -x 1650 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mepc_sw_rd_sel_4 -fixed false -x 1827 -y 111
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t_cZ\[13\] -fixed false -x 1636 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[21\] -fixed false -x 1842 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0\[18\] -fixed false -x 1882 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[18\] -fixed false -x 1949 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[37\] -fixed false -x 1879 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_div_divisor_5\[28\] -fixed false -x 1862 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_2_iv\[15\] -fixed false -x 1703 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_addr_cZ\[3\] -fixed false -x 1907 -y 117
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_410 -fixed false -x 1502 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_1_0\[27\] -fixed false -x 1924 -y 135
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/interrupt_enable_wr_valid17_0_a2_RNI0T8VB -fixed false -x 1543 -y 147
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_629 -fixed false -x 1633 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_v\[2\] -fixed false -x 1834 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data\[14\] -fixed false -x 1643 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[31\] -fixed false -x 1623 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4915_1_4 -fixed false -x 1715 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_cry_4_RNO -fixed false -x 1884 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIE1FS8\[29\] -fixed false -x 1844 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_valid_i_2 -fixed false -x 1775 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/cmderr_ff_4_cZ\[0\] -fixed false -x 1848 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[20\] -fixed false -x 1711 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_6\[18\] -fixed false -x 1861 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/wr_gray_ptr\[1\] -fixed false -x 1832 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_31_1\[29\] -fixed false -x 1992 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0_14_1 -fixed false -x 1800 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m\[14\] -fixed false -x 1708 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[1\] -fixed false -x 1725 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3_1\[30\] -fixed false -x 1970 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[9\] -fixed false -x 1721 -y 160
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/tckgo12_0_0_1 -fixed false -x 686 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[8\] -fixed false -x 1965 -y 129
set_location -inst_name CORERESET_PF_C0_0/CORERESET_PF_C0_0/un1_EXT_RST_N_2 -fixed false -x 1515 -y 141
set_location -inst_name sram_test_module_0/state_RNO\[0\] -fixed false -x 1501 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_53\[6\] -fixed false -x 1968 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/cmderr_cmb_3_sqmuxa -fixed false -x 1852 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_1\[2\] -fixed false -x 1691 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count\[10\] -fixed false -x 1694 -y 163
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_452 -fixed false -x 1586 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr_reg_5\[16\] -fixed false -x 1709 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_csr_addr_6_fast_cZ\[10\] -fixed false -x 1869 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_byte_en_int_13\[1\] -fixed false -x 1955 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_0\[5\] -fixed false -x 1642 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.un1_shiftDR20_0_a2 -fixed false -x 1777 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un1_dmi_req_command_2 -fixed false -x 1825 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_RNO\[0\] -fixed false -x 1744 -y 111
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/iPRDATA29_i_o4_RNI63OS9 -fixed false -x 1580 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg_state\[1\] -fixed false -x 1916 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_branch_cond_1_RNIBEPHH\[0\] -fixed false -x 1745 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_completing_ex_i_1_2 -fixed false -x 1760 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0_\[5\] -fixed false -x 1613 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram1_\[3\] -fixed false -x 1782 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_1_0\[12\] -fixed false -x 1858 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_107 -fixed false -x 1625 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/interrupt_lsu_stall_sw_0_RNICETR6 -fixed false -x 1801 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1\[24\] -fixed false -x 1660 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv_1\[0\] -fixed false -x 1831 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState\[12\] -fixed false -x 1811 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[31\] -fixed false -x 1880 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[4\] -fixed false -x 1835 -y 162
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_722 -fixed false -x 1620 -y 99
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_530 -fixed false -x 1587 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/clr_wfi_waiting -fixed false -x 1792 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_62\[9\] -fixed false -x 1988 -y 147
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen\[15\].BUFD_BLK -fixed false -x 797 -y 39
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[17\] -fixed false -x 1764 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_m2_0_a2 -fixed false -x 1788 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2_i_m2\[9\] -fixed false -x 1780 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr\[0\] -fixed false -x 1795 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1\[20\] -fixed false -x 1954 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hwdata\[16\] -fixed false -x 1700 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mscratch_rd_data\[26\] -fixed false -x 1860 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5_1\[13\] -fixed false -x 1844 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[49\] -fixed false -x 1648 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[40\] -fixed false -x 1640 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[18\] -fixed false -x 1584 -y 130
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/controlReg1\[2\] -fixed false -x 1488 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_6\[0\] -fixed false -x 1715 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_rd_byte_en_int\[2\] -fixed false -x 1946 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_0_iv_0\[25\] -fixed false -x 1933 -y 111
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/un1_xmit_state_2_0 -fixed false -x 1476 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_v\[5\] -fixed false -x 1822 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_37\[8\] -fixed false -x 1934 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[0\] -fixed false -x 1840 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_v\[15\] -fixed false -x 1860 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[14\] -fixed false -x 1740 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mpie/state_val_14\[0\] -fixed false -x 1722 -y 126
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG3_2 -fixed false -x 1648 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a17_3_1 -fixed false -x 1705 -y 111
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen\[24\].BUFD_BLK -fixed false -x 1753 -y 81
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_729 -fixed false -x 1610 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[12\] -fixed false -x 1944 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_div_divisor_5\[29\] -fixed false -x 1861 -y 168
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_233 -fixed false -x 1571 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[13\] -fixed false -x 1713 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/sel_early\[0\] -fixed false -x 1656 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[10\] -fixed false -x 1764 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[31\] -fixed false -x 1938 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[28\] -fixed false -x 1628 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv_RNO\[1\] -fixed false -x 1855 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[5\] -fixed false -x 1763 -y 157
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_265 -fixed false -x 1768 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2\[2\] -fixed false -x 1668 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[25\] -fixed false -x 1706 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result\[5\] -fixed false -x 1849 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5_1\[6\] -fixed false -x 1872 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftBP_ldmx -fixed false -x 1770 -y 84
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_565 -fixed false -x 1638 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_gpr_reg\[26\] -fixed false -x 1849 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1\[25\] -fixed false -x 1958 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[15\] -fixed false -x 1692 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_hword_high_only_req\[1\] -fixed false -x 1698 -y 139
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1\[7\] -fixed false -x 1549 -y 144
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_427 -fixed false -x 1627 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[16\] -fixed false -x 1750 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un1_sba_req_valid_int35_1 -fixed false -x 1877 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[54\] -fixed false -x 1905 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15\[9\] -fixed false -x 1961 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_0\[2\] -fixed false -x 1728 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data\[19\] -fixed false -x 1669 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_cause/gen_bit_reset.state_val_RNO\[1\] -fixed false -x 1811 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[6\] -fixed false -x 1767 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[20\] -fixed false -x 1766 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[1\] -fixed false -x 1578 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m15 -fixed false -x 1715 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7\[28\] -fixed false -x 1958 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[19\] -fixed false -x 1764 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[15\] -fixed false -x 1671 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[5\] -fixed false -x 1788 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[4\] -fixed false -x 1823 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_inhibit_ex_i_0_a3_0_RNIPOALC -fixed false -x 1808 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_36\[9\] -fixed false -x 1938 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/apb_pslverr_net -fixed false -x 1645 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/sel_reg\[1\] -fixed false -x 1728 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dtm_req_data_cZ\[5\] -fixed false -x 1826 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data\[30\] -fixed false -x 1911 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[20\] -fixed false -x 1744 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[15\] -fixed false -x 1672 -y 138
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx_byte\[1\] -fixed false -x 1496 -y 145
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_348 -fixed false -x 1623 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg_4\[3\] -fixed false -x 1785 -y 84
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_137 -fixed false -x 1643 -y 102
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_BLKX2\[5\] -fixed false -x 1639 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_exu_result_reg_int_3_cZ\[4\] -fixed false -x 1879 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[18\] -fixed false -x 1695 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNIPNLJE\[27\] -fixed false -x 1707 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_o2\[3\] -fixed false -x 1934 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[13\] -fixed false -x 1714 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data\[11\] -fixed false -x 1915 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_0\[6\] -fixed false -x 1674 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_7 -fixed false -x 1725 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.per_trigger_debug\[0\] -fixed false -x 1803 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_rd_byte_en\[1\] -fixed false -x 1953 -y 108
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[1\] -fixed false -x 1458 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[21\] -fixed false -x 1739 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data_0\[5\] -fixed false -x 1673 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv\[12\] -fixed false -x 1908 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1_RNI7VU001\[0\] -fixed false -x 1694 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_8\[11\] -fixed false -x 1759 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[4\] -fixed false -x 1717 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46\[6\] -fixed false -x 1976 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_0\[0\] -fixed false -x 1635 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv\[14\] -fixed false -x 1646 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[27\] -fixed false -x 1994 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_operand1_0\[16\] -fixed false -x 1868 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[4\] -fixed false -x 1947 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/wr_en_data_or -fixed false -x 1720 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/abs_busy_cmb_mux.un1_debug_csr_rd_en -fixed false -x 1851 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_sel_ex\[3\] -fixed false -x 1741 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2112_2_5 -fixed false -x 1761 -y 102
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_285 -fixed false -x 1613 -y 90
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/interrupt_claim_complete_0/interrupt_complete_data_1_sqmuxa_1_i_0 -fixed false -x 1537 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_o4\[0\] -fixed false -x 1754 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_8\[14\] -fixed false -x 1850 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr\[20\] -fixed false -x 1893 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mscratch_sw_rd_sel_8 -fixed false -x 1844 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_1\[13\] -fixed false -x 1776 -y 171
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[2\] -fixed false -x 1729 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[13\] -fixed false -x 1784 -y 157
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_392 -fixed false -x 1634 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_0_sqmuxa_a0 -fixed false -x 1872 -y 111
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un1_state_1_sqmuxa_2 -fixed false -x 682 -y 9
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_statece\[1\] -fixed false -x 1452 -y 135
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/countnext_1_i_0_m3_2\[2\] -fixed false -x 706 -y 9
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff\[11\] -fixed false -x 1922 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout\[0\] -fixed false -x 1635 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[8\] -fixed false -x 1729 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[8\] -fixed false -x 1729 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[18\] -fixed false -x 1848 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[0\] -fixed false -x 1757 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[12\] -fixed false -x 1692 -y 154
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_585 -fixed false -x 1620 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0\[1\] -fixed false -x 1921 -y 120
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state134 -fixed false -x 673 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_RNO\[23\] -fixed false -x 1581 -y 159
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1 -fixed false -x 1605 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_resume_ack -fixed false -x 1807 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hsize_2_i_a2_RNI4OO1G\[0\] -fixed false -x 1662 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5_1\[11\] -fixed false -x 1881 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hsize_reg_RNO\[1\] -fixed false -x 1657 -y 138
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_356 -fixed false -x 1621 -y 102
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UDRCAP -fixed false -x 581 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[19\] -fixed false -x 1886 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_1\[4\] -fixed false -x 1630 -y 120
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen\[20\].BUFD_BLK -fixed false -x 799 -y 39
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/un15_next_quotient_1 -fixed false -x 1777 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un5_instr_inhibit_ex_i_0_RNI5CBQ12 -fixed false -x 1775 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/u_TCM_req_arb/hipri_req_ptr\[0\] -fixed false -x 1728 -y 133
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_610 -fixed false -x 1633 -y 99
set_location -inst_name sram_test_module_0/addr_portA\[8\] -fixed false -x 1473 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg\[31\] -fixed false -x 1935 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instr_completing_retr_c_d_0 -fixed false -x 1769 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNISSKM8\[2\] -fixed false -x 1842 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un1_req_count_2_1_i_0 -fixed false -x 1640 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO\[38\] -fixed false -x 1814 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data\[14\] -fixed false -x 1875 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7\[22\] -fixed false -x 1965 -y 135
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PRDATA_0_iv_0\[1\] -fixed false -x 1542 -y 141
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator.fifo_write_9_0_m2_2_0 -fixed false -x 1470 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex -fixed false -x 1756 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1\[14\] -fixed false -x 1982 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_1\[2\] -fixed false -x 1731 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_dummy_target_0 -fixed false -x 1861 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat_ns_0_a3_0_0\[1\] -fixed false -x 1815 -y 87
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/mem_byteen_m_i_o2_xx\[2\] -fixed false -x 1591 -y 138
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a4_0_0\[6\] -fixed false -x 1555 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int\[29\] -fixed false -x 1922 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_6\[4\] -fixed false -x 1795 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1\[4\] -fixed false -x 1655 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_20_0_RNO -fixed false -x 1816 -y 147
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_261 -fixed false -x 1623 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_valid_3_0_1 -fixed false -x 1660 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5_1\[3\] -fixed false -x 1856 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count\[15\] -fixed false -x 1699 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data\[28\] -fixed false -x 1917 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5\[9\] -fixed false -x 1873 -y 120
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_7 -fixed false -x 1656 -y 153
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/countnext_1_i_0_i\[5\] -fixed false -x 698 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[30\] -fixed false -x 1912 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop\[0\].buff_data.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram0__RNID3DND\[1\] -fixed false -x 1711 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33\[8\] -fixed false -x 1947 -y 141
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_63_i_0_0_0 -fixed false -x 684 -y 9
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs2_rd_hzd_4_2 -fixed false -x 1782 -y 108
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA\[6\] -fixed false -x 1658 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[17\] -fixed false -x 1747 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_1_0\[18\] -fixed false -x 1889 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_to_err_ff -fixed false -x 1867 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR\[16\] -fixed false -x 1798 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[17\] -fixed false -x 1705 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[1\].req_buff_resp_state\[1\]\[2\] -fixed false -x 1755 -y 118
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_469 -fixed false -x 1631 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[0\] -fixed false -x 1730 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/un1_raddr0_0 -fixed false -x 1824 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/prescale_counter_4\[2\] -fixed false -x 1910 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR\[24\] -fixed false -x 1799 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_c_c_0 -fixed false -x 1775 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/ahb_st\[0\] -fixed false -x 1740 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_addr_cZ\[7\] -fixed false -x 1865 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftIR\[1\] -fixed false -x 1774 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int\[17\] -fixed false -x 1908 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54\[8\] -fixed false -x 1945 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[23\] -fixed false -x 1781 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[18\] -fixed false -x 1694 -y 153
set_location -inst_name CFG0_GND_INST -fixed false -x 1806 -y 111
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_697 -fixed false -x 1500 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_8\[20\] -fixed false -x 1843 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[2\] -fixed false -x 1694 -y 132
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_691 -fixed false -x 1539 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_\[24\] -fixed false -x 1895 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[5\] -fixed false -x 1590 -y 157
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_ahb -fixed false -x 1785 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_mnemonic4925.rv32i_dec_mnemonic4925_1 -fixed false -x 1694 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_gpr_reg\[27\] -fixed false -x 1853 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[48\] -fixed false -x 1648 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[14\] -fixed false -x 1723 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1\[9\] -fixed false -x 1660 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/dbreakpoint_iv -fixed false -x 1755 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_trx_os -fixed false -x 1749 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp\[1\] -fixed false -x 1636 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg\[1\] -fixed false -x 1879 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR\[9\] -fixed false -x 1799 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[2\] -fixed false -x 1590 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0__RNIU9QCJ\[31\] -fixed false -x 1621 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp\[9\] -fixed false -x 1587 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_csr_addr_6_fast_cZ\[3\] -fixed false -x 1868 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[31\] -fixed false -x 1880 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_valid_1 -fixed false -x 1726 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_iv_RNO_1 -fixed false -x 1755 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[18\] -fixed false -x 1978 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int\[2\] -fixed false -x 1896 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[21\] -fixed false -x 1783 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/stage_ready_de_2_a0_2 -fixed false -x 1692 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_Z\[7\] -fixed false -x 1848 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_operand_3\[15\] -fixed false -x 1930 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5_1\[8\] -fixed false -x 1872 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[31\] -fixed false -x 1784 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[8\] -fixed false -x 1748 -y 145
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen\[22\].BUFD_BLK -fixed false -x 1469 -y 27
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_128 -fixed false -x 1652 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_branch_cond_1\[0\] -fixed false -x 1689 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[27\] -fixed false -x 1736 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_state_1_sqmuxa_i -fixed false -x 1847 -y 102
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen\[12\].BUFD_BLK -fixed false -x 800 -y 39
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[15\] -fixed false -x 1815 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR\[0\] -fixed false -x 1794 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.implicit_wr_dpc_pc_en -fixed false -x 1841 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr -fixed false -x 1791 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data\[0\]\[3\] -fixed false -x 1751 -y 127
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/interrupt_enable_wr_valid16_0_a2 -fixed false -x 1591 -y 144
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m6 -fixed false -x 701 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[25\] -fixed false -x 1880 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_m\[31\] -fixed false -x 1871 -y 147
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_415 -fixed false -x 1572 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr\[7\] -fixed false -x 1849 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[30\] -fixed false -x 1756 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/alloc_str_req_buff_addr_misalign_u -fixed false -x 1822 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1__RNIOD8HG\[0\] -fixed false -x 1633 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_0\[7\] -fixed false -x 1632 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/wr_data -fixed false -x 1737 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m6_1 -fixed false -x 1676 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[26\] -fixed false -x 1709 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[24\] -fixed false -x 1800 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata\[8\] -fixed false -x 1929 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/dmcontrol_dmactive -fixed false -x 1864 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_26_0_RNO -fixed false -x 1832 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[30\] -fixed false -x 1731 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex\[0\] -fixed false -x 1738 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int\[8\] -fixed false -x 1925 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_shifter_unit_op_sel_ex\[1\] -fixed false -x 1755 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[2\] -fixed false -x 1740 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/last_iab_rd_alignment -fixed false -x 1652 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/un15_next_res_pos_neg_18 -fixed false -x 1816 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv\[25\] -fixed false -x 1721 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[2\] -fixed false -x 1712 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_mode_enter_fast_RNI1MBFU1 -fixed false -x 1774 -y 117
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_281 -fixed false -x 1608 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un12_valid_sba -fixed false -x 1830 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_iv\[20\] -fixed false -x 1872 -y 99
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA\[6\] -fixed false -x 1533 -y 139
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_743 -fixed false -x 1560 -y 174
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_UIREG_5 -fixed false -x 577 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[27\] -fixed false -x 1863 -y 166
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2\[0\].BUFD_TRST/bufd_gen\[17\].BUFD_BLK -fixed false -x 1109 -y 42
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_places_1_.m8_e -fixed false -x 1762 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_rd_req_ff -fixed false -x 1889 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg\[1\] -fixed false -x 1888 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_1_iv_0\[18\] -fixed false -x 1918 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_0_iv\[12\] -fixed false -x 1923 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv\[22\] -fixed false -x 1853 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_46\[7\] -fixed false -x 1972 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_wr_ptr\[0\] -fixed false -x 1710 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_5_sqmuxa -fixed false -x 1921 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[25\] -fixed false -x 1731 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_readonaddr_ff_3 -fixed false -x 1901 -y 105
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/tx_hold_reg\[4\] -fixed false -x 1499 -y 142
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/TARGET_PRDATA_RNO\[0\] -fixed false -x 1536 -y 147
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG3_14 -fixed false -x 1635 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_rd_byte_en_int_13_m2\[1\] -fixed false -x 1940 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_operand_3\[1\] -fixed false -x 1873 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[4\] -fixed false -x 1718 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[10\] -fixed false -x 1762 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[24\] -fixed false -x 1655 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958 -fixed false -x 1720 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hwdata\[26\] -fixed false -x 1912 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_op_complete_retr_d -fixed false -x 1766 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[20\] -fixed false -x 1592 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data_0\[3\] -fixed false -x 1632 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/un1_next_exu_result_reg_int4_228 -fixed false -x 1780 -y 129
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/NxtPrdata_5_1\[3\] -fixed false -x 1504 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_iv_1\[3\] -fixed false -x 1917 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_a6\[1\] -fixed false -x 1666 -y 102
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/interrupt_enable_wr_valid16_0_a2_10 -fixed false -x 1682 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftIR\[3\] -fixed false -x 1775 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/un1_hwrite_reg_i_0_o3_0 -fixed false -x 1667 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data\[21\] -fixed false -x 1666 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_inhibit_ex_i_0_a2_0_2 -fixed false -x 1823 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[35\] -fixed false -x 1873 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_read_1_0_a4\[1\] -fixed false -x 1803 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un25_cpu_d_req_is_apb_9 -fixed false -x 1897 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/un3_next_buff_ready_i_a2 -fixed false -x 1731 -y 120
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_592 -fixed false -x 1615 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[31\] -fixed false -x 1727 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[37\] -fixed false -x 1642 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[6\] -fixed false -x 1829 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_10\[15\] -fixed false -x 1829 -y 144
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Load\[16\] -fixed false -x 1538 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNI60PP4\[15\] -fixed false -x 1804 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[7\] -fixed false -x 1986 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO\[26\] -fixed false -x 1841 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr\[5\] -fixed false -x 1876 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3\[9\] -fixed false -x 1920 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dcsr_debugger_rd_sel_8 -fixed false -x 1837 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_38\[9\] -fixed false -x 1954 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_3_0_RNO -fixed false -x 1807 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[26\] -fixed false -x 1802 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[14\] -fixed false -x 1857 -y 97
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[12\] -fixed false -x 1740 -y 148
set_location -inst_name MIV_ESS_C0_0/CoreGPIO_0/RDATA_32.un14_PRDATA_o_0_a2_0 -fixed false -x 1722 -y 138
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_616 -fixed false -x 1635 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/write_subsys_hart_gpr_ded_reset -fixed false -x 1731 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data\[24\] -fixed false -x 1641 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2\[18\] -fixed false -x 1667 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[24\] -fixed false -x 1819 -y 94
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[11\] -fixed false -x 1707 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[28\] -fixed false -x 1786 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI89LM8\[8\] -fixed false -x 1870 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[14\] -fixed false -x 1981 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_1_0\[7\] -fixed false -x 1872 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[9\] -fixed false -x 1822 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_operand_3\[4\] -fixed false -x 1875 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5\[18\] -fixed false -x 1878 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[1\].buff_data\[1\]\[8\] -fixed false -x 1783 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_ready_reg -fixed false -x 1732 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[5\] -fixed false -x 1769 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[11\] -fixed false -x 1792 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[6\] -fixed false -x 1772 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_ba_err_ff_0_sqmuxa -fixed false -x 1869 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_1_sqmuxa -fixed false -x 1883 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_tz\[1\] -fixed false -x 1708 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/write_en_1 -fixed false -x 1827 -y 87
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen\[3\].BUFD_BLK -fixed false -x 692 -y 12
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_0\[27\] -fixed false -x 1665 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff\[13\] -fixed false -x 1919 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/un3_i_0_o2\[7\] -fixed false -x 1940 -y 126
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen\[17\].BUFD_BLK -fixed false -x 801 -y 39
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen\[29\].BUFD_BLK -fixed false -x 1465 -y 39
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0_\[30\] -fixed false -x 1663 -y 133
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen\[30\].BUFD_BLK -fixed false -x 1763 -y 81
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2\[0\] -fixed false -x 1813 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_state_ns_a3_1\[1\] -fixed false -x 1820 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[11\] -fixed false -x 1783 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[12\] -fixed false -x 1755 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shifter_unit_places_0\[2\] -fixed false -x 1716 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[12\] -fixed false -x 1953 -y 120
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UDRCAP -fixed false -x 580 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[12\] -fixed false -x 1885 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[1\] -fixed false -x 1773 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[29\] -fixed false -x 1735 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/un15_next_res_pos_neg_23 -fixed false -x 1857 -y 147
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Count\[28\] -fixed false -x 1565 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_gray_ptr\[0\] -fixed false -x 1829 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_gpr_addr\[4\] -fixed false -x 1807 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2\[5\] -fixed false -x 1734 -y 144
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_131 -fixed false -x 1642 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un46_mtvec_warl_wr_enlto17_8 -fixed false -x 1771 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hsize_2_i_a2_2\[0\] -fixed false -x 1690 -y 135
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_3_7\[3\] -fixed false -x 1695 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.dtmcs_dmihardreset -fixed false -x 1799 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un3_access_reg_valid_1 -fixed false -x 1838 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[25\] -fixed false -x 1811 -y 153
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_378 -fixed false -x 1655 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/req_buff_fence_os_1\[1\] -fixed false -x 1710 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_addr_cZ\[2\] -fixed false -x 1907 -y 120
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state136 -fixed false -x 660 -y 9
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen\[4\].BUFD_BLK -fixed false -x 684 -y 12
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_3 -fixed false -x 1728 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_div_divisor_5\[24\] -fixed false -x 1860 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[9\] -fixed false -x 1738 -y 144
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_556 -fixed false -x 1477 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_valid_3_0 -fixed false -x 1653 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/m4_0 -fixed false -x 1792 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[1\].buff_data\[1\]\[10\] -fixed false -x 1749 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_8\[6\] -fixed false -x 1834 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_761 -fixed false -x 1666 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result\[15\] -fixed false -x 1850 -y 144
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/NxtPrdata_5_1_1\[4\] -fixed false -x 1499 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/Tc0_l_En_0_a2_RNIU7AKB -fixed false -x 1652 -y 153
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_287 -fixed false -x 1630 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO\[23\] -fixed false -x 1891 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_op_sel_0_.m9x -fixed false -x 1670 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_11_RNIHPJSG -fixed false -x 1780 -y 102
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA\[23\] -fixed false -x 1628 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_rd_req_cmb_f1_0 -fixed false -x 1876 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_4_sqmuxa -fixed false -x 1924 -y 111
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2\[3\] -fixed false -x 1533 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int\[11\] -fixed false -x 1931 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv\[23\] -fixed false -x 1722 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv\[5\] -fixed false -x 1793 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv\[7\] -fixed false -x 1813 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[19\] -fixed false -x 1696 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[22\] -fixed false -x 1621 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_\[7\] -fixed false -x 1862 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_req_write_mux -fixed false -x 1813 -y 114
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_49 -fixed false -x 1581 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_resp_ready_int_0_sqmuxa_1_i_0_o3 -fixed false -x 1946 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[30\] -fixed false -x 1679 -y 138
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_1_sqmuxa_1_0_a2_i -fixed false -x 1457 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_uar_err_ff -fixed false -x 1860 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[21\] -fixed false -x 1702 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[15\] -fixed false -x 1713 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2__RNI4ATJL\[15\] -fixed false -x 1609 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_illegal_instr_ex -fixed false -x 1730 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un1_prescale_counter_1.CO1 -fixed false -x 1909 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count\[2\] -fixed false -x 1680 -y 163
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[10\] -fixed false -x 1487 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[4\] -fixed false -x 1693 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[6\] -fixed false -x 1752 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_10\[27\] -fixed false -x 1879 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1\[7\] -fixed false -x 1941 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_6\[16\] -fixed false -x 1886 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[55\] -fixed false -x 1655 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m\[15\] -fixed false -x 1746 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_mode_enter_fast_RNICNFHG -fixed false -x 1792 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data\[5\] -fixed false -x 1694 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_rd_req_cmb_2_sqmuxa_1 -fixed false -x 1877 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m19_0 -fixed false -x 1691 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO\[40\] -fixed false -x 1812 -y 90
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_511 -fixed false -x 1660 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[8\] -fixed false -x 1830 -y 162
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/UTDO -fixed false -x 692 -y 7
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/p_APB_0_Read.prdata18_i_o2_tz -fixed false -x 1691 -y 144
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/NxtPrdata_5_0_0\[1\] -fixed false -x 1503 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram1_\[21\] -fixed false -x 1608 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_9_0_RNO -fixed false -x 1790 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_\[9\] -fixed false -x 1858 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hwdata\[19\] -fixed false -x 1696 -y 133
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/xmit_state\[3\] -fixed false -x 1484 -y 142
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/CtrlReg\[0\] -fixed false -x 1527 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_1 -fixed false -x 1724 -y 111
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_700 -fixed false -x 1645 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_req_fenci_proceed -fixed false -x 1728 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex\[4\] -fixed false -x 1774 -y 112
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop\[0\].buff_data\[0\]\[4\] -fixed false -x 1722 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_instr_decoded_3 -fixed false -x 1746 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO\[19\] -fixed false -x 1848 -y 90
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2\[0\].BUFD_TRST/bufd_gen\[31\].BUFD_BLK -fixed false -x 1767 -y 81
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_exu_result_reg_int_3_cZ\[29\] -fixed false -x 1908 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/irq_taken_2_3 -fixed false -x 1811 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/gen_tcm0_d_decode.un8_cpu_d_req_is_tcm0lto17_8 -fixed false -x 1884 -y 126
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/NextCountPulse_iv_3 -fixed false -x 1525 -y 132
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_2 -fixed false -x 1572 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_iv_RNO_2 -fixed false -x 1763 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data\[17\] -fixed false -x 1909 -y 142
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\] -fixed false -x 1485 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0_\[31\] -fixed false -x 1638 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result\[8\] -fixed false -x 1862 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_42\[7\] -fixed false -x 1946 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv\[1\] -fixed false -x 1813 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO\[12\] -fixed false -x 1856 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1\[21\] -fixed false -x 1955 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[17\] -fixed false -x 1763 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un8_req_addr_mux\[0\] -fixed false -x 1718 -y 138
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA\[30\] -fixed false -x 1562 -y 142
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_519 -fixed false -x 1671 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/lsu_op_ex_pipe_reg\[3\] -fixed false -x 1796 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949 -fixed false -x 1714 -y 111
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/iPRDATA29_i_o4_RNI40NS9 -fixed false -x 1546 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_8\[22\] -fixed false -x 1901 -y 159
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_0_22_i_0_0_o2_1 -fixed false -x 685 -y 9
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[17\] -fixed false -x 1798 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux\[16\] -fixed false -x 1706 -y 138
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_781 -fixed false -x 1609 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[6\] -fixed false -x 1818 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_bcu_op_sel_iv_1_0 -fixed false -x 1682 -y 102
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_244 -fixed false -x 1585 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_28_0 -fixed false -x 1700 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_2\[14\] -fixed false -x 1890 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_10\[21\] -fixed false -x 1821 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_1_0\[19\] -fixed false -x 1868 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR\[31\] -fixed false -x 1793 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid47 -fixed false -x 1817 -y 126
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen\[16\].BUFD_BLK -fixed false -x 798 -y 39
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_86 -fixed false -x 1476 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO\[17\] -fixed false -x 1798 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_addr_reg\[12\] -fixed false -x 1929 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count\[1\] -fixed false -x 1621 -y 118
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA\[13\] -fixed false -x 1616 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[6\] -fixed false -x 1673 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/iab_resp_complete_1_0 -fixed false -x 1669 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[21\] -fixed false -x 1790 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[4\] -fixed false -x 1672 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO\[2\] -fixed false -x 1731 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO\[5\] -fixed false -x 1809 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_7\[29\] -fixed false -x 1968 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[11\] -fixed false -x 1835 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_\[3\] -fixed false -x 1837 -y 97
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1\[11\] -fixed false -x 1992 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_cry_29_RNO -fixed false -x 1910 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_10\[23\] -fixed false -x 1836 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1\[25\] -fixed false -x 1933 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_1_iv_0\[14\] -fixed false -x 1923 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp\[2\] -fixed false -x 1687 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0\[18\] -fixed false -x 1802 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[19\] -fixed false -x 1697 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data\[0\]\[2\] -fixed false -x 1714 -y 127
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[15\] -fixed false -x 1792 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/sel_reg\[1\] -fixed false -x 1739 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_error_resp.gen_buff_loop\[0\].buff_entry_error_resp_ram0_\[0\] -fixed false -x 1656 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[0\] -fixed false -x 1588 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[27\] -fixed false -x 1967 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/un7_next_res_pos_neg_0 -fixed false -x 1840 -y 135
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/newreadtrans_RNITLEA1 -fixed false -x 1743 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/un28_next_quotient_2 -fixed false -x 1786 -y 171
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[13\] -fixed false -x 1761 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[20\] -fixed false -x 1765 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_access_RNIP4HFF\[2\] -fixed false -x 1932 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata\[19\] -fixed false -x 1890 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5\[10\] -fixed false -x 1791 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data\[0\] -fixed false -x 1644 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[19\] -fixed false -x 1701 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_o4\[0\] -fixed false -x 1817 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0\[19\] -fixed false -x 1854 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[4\] -fixed false -x 1778 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dtm_req_data_cZ\[32\] -fixed false -x 1855 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_\[2\] -fixed false -x 1844 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m25 -fixed false -x 1680 -y 117
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state\[3\] -fixed false -x 663 -y 7
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[1\] -fixed false -x 1491 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/extract_os_i_loop_l1.un12_req_os_i_src\[2\] -fixed false -x 1709 -y 132
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_395 -fixed false -x 1647 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[11\] -fixed false -x 1999 -y 138
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_UDRUPD -fixed false -x 564 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[14\] -fixed false -x 1731 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[6\] -fixed false -x 1722 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[7\] -fixed false -x 1725 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/csr_trigger_wr_hzd_de_i_i_a2_5 -fixed false -x 1781 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[19\] -fixed false -x 1623 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt\[0\] -fixed false -x 1772 -y 172
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_560 -fixed false -x 1555 -y 147
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_730 -fixed false -x 1453 -y 126
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c\[4\] -fixed false -x 1614 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr18 -fixed false -x 1772 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0\[14\] -fixed false -x 1749 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_\[26\] -fixed false -x 1850 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46\[4\] -fixed false -x 1951 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[31\] -fixed false -x 1723 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[6\] -fixed false -x 1741 -y 141
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA\[17\] -fixed false -x 1550 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9\[26\] -fixed false -x 1942 -y 135
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/mem_byteen_m_i_o2_yy\[2\] -fixed false -x 1593 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[14\] -fixed false -x 1742 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/next_state21_a1_0 -fixed false -x 1824 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[1\].un30_req_buff_load_os -fixed false -x 1713 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff\[7\] -fixed false -x 1943 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un8_emi_resp_head_compressed -fixed false -x 1646 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[1\] -fixed false -x 1902 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un9_req_wr_byte_en_mux\[0\] -fixed false -x 1695 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_rd_byte_en\[3\] -fixed false -x 1944 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_s\[6\] -fixed false -x 1576 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/case_dec_gpr_rs2_rd_sel_2_sqmuxa -fixed false -x 1750 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[4\] -fixed false -x 1675 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_a0 -fixed false -x 1729 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7_1\[28\] -fixed false -x 1957 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt\[3\] -fixed false -x 1775 -y 172
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[3\] -fixed false -x 1780 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR\[27\] -fixed false -x 1792 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_0_iv_RNO\[25\] -fixed false -x 1937 -y 114
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_263 -fixed false -x 1637 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4956_2 -fixed false -x 1677 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7\[18\] -fixed false -x 1957 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data_0\[17\] -fixed false -x 1653 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.un291_rv32i_dec_sw_csr_wr_op -fixed false -x 1683 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata\[20\] -fixed false -x 1910 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR\[29\] -fixed false -x 1788 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_result_2\[7\] -fixed false -x 1874 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[16\] -fixed false -x 1682 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_lsu_op_ex_1_cZ\[2\] -fixed false -x 1820 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/lsu_op_ex_pipe_reg\[0\] -fixed false -x 1815 -y 106
set_location -inst_name MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS\[3\].gpin2\[3\] -fixed false -x 1477 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[4\] -fixed false -x 1725 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_empty -fixed false -x 1622 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/mnemonic536 -fixed false -x 1715 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/cmderr_cmb_1_sqmuxa_1 -fixed false -x 1894 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_N_3L3 -fixed false -x 1725 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata\[22\] -fixed false -x 1887 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop\[1\].buff_valid\[1\] -fixed false -x 1766 -y 112
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_0_22_i_0_0_o2_0 -fixed false -x 690 -y 9
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[30\] -fixed false -x 1971 -y 138
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_59 -fixed false -x 1595 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_places_cZ\[1\] -fixed false -x 1794 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_95_1_0\[13\] -fixed false -x 1981 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs2_rd_hzd_3 -fixed false -x 1813 -y 120
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/mem_byteen_m_i_a2_xx_RNICDONG\[1\] -fixed false -x 1584 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[7\] -fixed false -x 1808 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[33\] -fixed false -x 1844 -y 94
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[6\] -fixed false -x 1769 -y 159
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_69 -fixed false -x 1643 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/abstractcs_busy -fixed false -x 1837 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed\[12\] -fixed false -x 1689 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3\[16\] -fixed false -x 1924 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv\[29\] -fixed false -x 1610 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv\[31\] -fixed false -x 1595 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2_\[4\] -fixed false -x 1637 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[3\] -fixed false -x 1729 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_2\[12\] -fixed false -x 1659 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[5\] -fixed false -x 1769 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[16\] -fixed false -x 1681 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1\[26\] -fixed false -x 1977 -y 144
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_493 -fixed false -x 1656 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9_2\[29\] -fixed false -x 1943 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid32 -fixed false -x 1843 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[0\].req_buff_resp_state_valid_3\[0\] -fixed false -x 1707 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[54\] -fixed false -x 1905 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0\[14\] -fixed false -x 1987 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_0\[10\] -fixed false -x 1636 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_0\[5\] -fixed false -x 1681 -y 162
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen\[14\].BUFD_BLK -fixed false -x 796 -y 39
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt\[0\] -fixed false -x 1808 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[20\] -fixed false -x 1645 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv_RNO_1\[0\] -fixed false -x 1824 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_addr_reg\[7\] -fixed false -x 1929 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int\[12\] -fixed false -x 1953 -y 112
set_location -inst_name sram_test_module_0/un1_state_4_i_0_68_0_a2_5 -fixed false -x 1487 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNIDDNJE\[30\] -fixed false -x 1713 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[22\] -fixed false -x 1589 -y 130
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_580 -fixed false -x 1628 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_cry_19_RNO -fixed false -x 1872 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[3\] -fixed false -x 1760 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[9\] -fixed false -x 1720 -y 147
set_location -inst_name sram_test_module_0/wait_cnt\[0\] -fixed false -x 1504 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un17_cpu_d_req_is_apb_21 -fixed false -x 1888 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[28\] -fixed false -x 1787 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9\[14\] -fixed false -x 1954 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[30\] -fixed false -x 1630 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr\[3\] -fixed false -x 1798 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_9 -fixed false -x 1725 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff\[25\] -fixed false -x 1921 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_1_iv_0\[23\] -fixed false -x 1912 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data\[15\] -fixed false -x 1677 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[4\] -fixed false -x 1773 -y 145
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_503 -fixed false -x 1647 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[21\] -fixed false -x 1697 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv\[19\] -fixed false -x 1877 -y 114
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UDRUPD -fixed false -x 650 -y 6
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA\[18\] -fixed false -x 1562 -y 139
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/NxtPrdata_5_1\[4\] -fixed false -x 1483 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0\[0\] -fixed false -x 1697 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data\[6\] -fixed false -x 1657 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/mem_rdata_0_iv\[3\] -fixed false -x 1897 -y 99
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_283 -fixed false -x 1511 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr_ff\[28\] -fixed false -x 1912 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid34 -fixed false -x 1842 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/wr_gray_ptr\[0\] -fixed false -x 1872 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/wr_gray_ptr_5\[0\] -fixed false -x 1872 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr_reg\[2\] -fixed false -x 1727 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7\[12\] -fixed false -x 1964 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv\[3\] -fixed false -x 1792 -y 84
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_0_iv\[11\] -fixed false -x 1545 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_m\[14\] -fixed false -x 1858 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data\[29\] -fixed false -x 1911 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_7\[3\] -fixed false -x 1823 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5\[10\] -fixed false -x 1880 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_4_3 -fixed false -x 1738 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[14\] -fixed false -x 1797 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[12\] -fixed false -x 1777 -y 168
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_394 -fixed false -x 1574 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_2\[1\] -fixed false -x 1621 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[23\] -fixed false -x 1631 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[17\] -fixed false -x 1688 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid40 -fixed false -x 1753 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[12\] -fixed false -x 1761 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg_5_1\[24\] -fixed false -x 1879 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_iv_RNO\[4\] -fixed false -x 1925 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_ready -fixed false -x 1766 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/apb_prdata_net\[8\] -fixed false -x 1574 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_csr_addr\[1\] -fixed false -x 1802 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[11\] -fixed false -x 1992 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[16\] -fixed false -x 1615 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram0_\[7\] -fixed false -x 1744 -y 121
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr\[2\] -fixed false -x 1722 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/resp_dest\[0\] -fixed false -x 1725 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO\[14\] -fixed false -x 1797 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_gpr_reg\[25\] -fixed false -x 1869 -y 127
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/iPSELS_0_a2_11\[15\] -fixed false -x 1700 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[14\] -fixed false -x 1704 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_csr_reg\[24\] -fixed false -x 1877 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/wr_en_data_or -fixed false -x 1726 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_342 -fixed false -x 1479 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[1\] -fixed false -x 1565 -y 148
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_operand_3\[11\] -fixed false -x 1921 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_25_0_RNO -fixed false -x 1835 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed\[14\] -fixed false -x 1664 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st\[3\] -fixed false -x 1713 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/abstractcs_cmderr\[0\] -fixed false -x 1857 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_lsu_op_retr\[1\] -fixed false -x 1792 -y 106
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_425 -fixed false -x 1594 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/csr_trigger_wr_hzd_de_i_i_a2_0_0_a2_1 -fixed false -x 1841 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[53\] -fixed false -x 1884 -y 165
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_UIREG_3 -fixed false -x 570 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR\[11\] -fixed false -x 1790 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_0_iv\[21\] -fixed false -x 1914 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState\[3\] -fixed false -x 1803 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[14\] -fixed false -x 1576 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI2JCS8\[14\] -fixed false -x 1888 -y 90
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_187 -fixed false -x 1640 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958_10 -fixed false -x 1681 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[7\] -fixed false -x 1813 -y 91
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un10_countnext_c3 -fixed false -x 704 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_v\[6\] -fixed false -x 1808 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_32_0\[15\] -fixed false -x 1934 -y 132
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/interrupt_enable_wr_valid17_0_a2_RNIFPK83 -fixed false -x 1540 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un46_mtvec_warl_wr_enlto17_12 -fixed false -x 1775 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex\[3\] -fixed false -x 1774 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/req_addr_mux\[6\] -fixed false -x 1921 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un17_cpu_d_req_is_apb_1 -fixed false -x 1902 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_8\[28\] -fixed false -x 1851 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dtm_req_data_cZ\[35\] -fixed false -x 1841 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[27\] -fixed false -x 1738 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_0\[11\] -fixed false -x 1665 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/gen_reg_macc.valid_result -fixed false -x 1785 -y 136
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_200 -fixed false -x 1620 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbcs_access_RNIL5H5C\[2\] -fixed false -x 1952 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15\[25\] -fixed false -x 1963 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_sn_m2 -fixed false -x 1908 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_rd_byte_en_int\[3\] -fixed false -x 1945 -y 109
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/hwdata\[29\] -fixed false -x 1911 -y 130
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen\[10\].BUFD_BLK -fixed false -x 699 -y 15
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4911_4 -fixed false -x 1706 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/apb_d_req_valid_2 -fixed false -x 1751 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_inhibit_ex_i_0_o3_RNIV8UNA -fixed false -x 1754 -y 108
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UIREG_2 -fixed false -x 595 -y 6
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_533 -fixed false -x 1608 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data\[31\] -fixed false -x 1932 -y 114
set_location -inst_name MIV_ESS_C0_0/CoreGPIO_0/INTR_reg_0_sqmuxa -fixed false -x 1531 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_data_valid_6_4 -fixed false -x 1789 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.awe2 -fixed false -x 1688 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[2\] -fixed false -x 1750 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[6\] -fixed false -x 1751 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_0_iv_0\[24\] -fixed false -x 1927 -y 114
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA\[35\] -fixed false -x 1676 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_rd_req_ff_4 -fixed false -x 1889 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr_1\[11\] -fixed false -x 1717 -y 102
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_517 -fixed false -x 1591 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_sn_m9 -fixed false -x 1790 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_i_o2\[4\] -fixed false -x 1801 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[16\] -fixed false -x 1711 -y 118
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_a2_2\[31\] -fixed false -x 1928 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[37\] -fixed false -x 1832 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[9\] -fixed false -x 1758 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0_10_1 -fixed false -x 1793 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_csr_addr\[11\] -fixed false -x 1783 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv\[13\] -fixed false -x 1621 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_1\[6\] -fixed false -x 1610 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/req_addr_mux\[8\] -fixed false -x 1923 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[8\] -fixed false -x 1801 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2_i_m2\[7\] -fixed false -x 1796 -y 99
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen\[7\].BUFD_BLK -fixed false -x 696 -y 15
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_0_iv\[4\] -fixed false -x 1737 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[20\] -fixed false -x 1857 -y 91
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/CtrlReg\[1\] -fixed false -x 1526 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[13\] -fixed false -x 1711 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2_\[1\] -fixed false -x 1641 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[37\] -fixed false -x 1832 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[25\] -fixed false -x 1860 -y 162
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_647 -fixed false -x 1611 -y 96
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_state\[1\] -fixed false -x 1762 -y 117
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_641 -fixed false -x 1636 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_state_ns_i_o3_RNIGGODB\[4\] -fixed false -x 1822 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958_8 -fixed false -x 1690 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[22\] -fixed false -x 1734 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[5\] -fixed false -x 1677 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[6\] -fixed false -x 1733 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg\[18\] -fixed false -x 1923 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[35\] -fixed false -x 1643 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg\[23\] -fixed false -x 1882 -y 136
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/count_19_0_iv_0_0\[4\] -fixed false -x 699 -y 9
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[22\] -fixed false -x 1759 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un4_gpr_wr_valid_int_3 -fixed false -x 1789 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[26\] -fixed false -x 1739 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[0\] -fixed false -x 1692 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata\[5\] -fixed false -x 1902 -y 114
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state_0_1_iv_i_RNO\[2\] -fixed false -x 649 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_1_iv\[13\] -fixed false -x 1920 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[19\] -fixed false -x 1748 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_data_valid_7_4 -fixed false -x 1816 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[19\] -fixed false -x 1776 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/req_valid_mux_i_a2 -fixed false -x 1658 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid41 -fixed false -x 1845 -y 117
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_105 -fixed false -x 1619 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0\[18\] -fixed false -x 1728 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv\[15\] -fixed false -x 1658 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/wr_en_data_or -fixed false -x 1816 -y 162
set_location -inst_name MIV_ESS_C0_0/MIV_APB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1\[5\] -fixed false -x 1546 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_6\[24\] -fixed false -x 1904 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mie/gen_bit_reset.state_val_781 -fixed false -x 1803 -y 108
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/last_bit\[3\] -fixed false -x 1457 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_alu_op_sel_u_2 -fixed false -x 1742 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dcsr_debugger_rd_sel -fixed false -x 1836 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[7\] -fixed false -x 1575 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[5\] -fixed false -x 1716 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_7\[6\] -fixed false -x 1774 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv\[31\] -fixed false -x 1845 -y 84
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_1_iv_0\[0\] -fixed false -x 1756 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex\[1\] -fixed false -x 1781 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[7\] -fixed false -x 1780 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv\[27\] -fixed false -x 1779 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[19\] -fixed false -x 1683 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/un3_cpu_d_req_ready_sig_a0_1 -fixed false -x 1751 -y 132
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_408 -fixed false -x 1500 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3 -fixed false -x 1972 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[7\] -fixed false -x 1780 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4960_4 -fixed false -x 1653 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv\[11\] -fixed false -x 1790 -y 87
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex\[1\] -fixed false -x 1728 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr\[7\] -fixed false -x 1796 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0\[8\] -fixed false -x 1832 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_rd_req_cmb_1_sqmuxa_2 -fixed false -x 1873 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_8\[7\] -fixed false -x 1839 -y 162
set_location -inst_name sram_test_module_0/done_irq_RNO -fixed false -x 1507 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_byte_en\[2\] -fixed false -x 1815 -y 114
set_location -inst_name MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS\[3\].APB_32.un1_INTR_reg_0_sqmuxa_0 -fixed false -x 1525 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_4\[3\] -fixed false -x 1920 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[19\] -fixed false -x 1683 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_1_iv_0\[12\] -fixed false -x 1952 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[0\] -fixed false -x 1760 -y 157
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_51\[8\] -fixed false -x 1977 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st\[5\] -fixed false -x 1712 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[40\] -fixed false -x 1827 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[32\] -fixed false -x 1822 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_\[14\] -fixed false -x 1889 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9\[19\] -fixed false -x 1896 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_m\[26\] -fixed false -x 1865 -y 147
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state137 -fixed false -x 661 -y 9
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[8\] -fixed false -x 1735 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_mtime.un3_apb_int_sel_i_0_i2_i_a2_1_9 -fixed false -x 1697 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un5_alu_op_sel_ex_cZ\[2\] -fixed false -x 1788 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI\[35\] -fixed false -x 1819 -y 91
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0__RNIS7QCJ\[30\] -fixed false -x 1662 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mip_sw_rd_sel_2 -fixed false -x 1832 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[15\] -fixed false -x 1809 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3\[2\] -fixed false -x 1649 -y 114
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA\[5\] -fixed false -x 1658 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_100 -fixed false -x 1536 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/u_TCM_req_arb/hipri_req_ptr_RNO\[3\] -fixed false -x 1732 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_addr_reg\[14\] -fixed false -x 1919 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[38\] -fixed false -x 1638 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_soft_reset_reg/gen_bit_reset.state_val_RNI0IGV7\[0\] -fixed false -x 1677 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_div_divisor_5\[2\] -fixed false -x 1836 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop\[0\].buff_data.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram0_\[3\] -fixed false -x 1706 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[7\] -fixed false -x 1752 -y 157
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_16_iv\[16\] -fixed false -x 1894 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[11\] -fixed false -x 1573 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/debug_csr_addr_6_fast_cZ\[0\] -fixed false -x 1866 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[11\] -fixed false -x 1721 -y 118
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PreScale\[6\] -fixed false -x 1531 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[29\] -fixed false -x 1743 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_24_0_RNO -fixed false -x 1826 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[7\] -fixed false -x 1873 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[22\] -fixed false -x 1734 -y 154
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/CFG2_0 -fixed false -x 1636 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_Z\[29\] -fixed false -x 1851 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[1\] -fixed false -x 1846 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr\[1\] -fixed false -x 1726 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_operand_3\[27\] -fixed false -x 1913 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic853 -fixed false -x 1682 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31_1\[18\] -fixed false -x 1956 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[12\] -fixed false -x 1777 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/gnt_0\[1\] -fixed false -x 1660 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2_\[17\] -fixed false -x 1683 -y 133
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[25\] -fixed false -x 1859 -y 120
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_UIREG_7 -fixed false -x 582 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2112_1 -fixed false -x 1701 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_places_valid_u -fixed false -x 1769 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[16\] -fixed false -x 1958 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_196 -fixed false -x 1612 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[3\] -fixed false -x 1582 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0__RNIU7OCJ\[22\] -fixed false -x 1641 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[6\] -fixed false -x 1699 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_iv_RNO_2 -fixed false -x 1754 -y 102
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Load\[9\] -fixed false -x 1539 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_48\[9\] -fixed false -x 1972 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/un12_sba_req_rd_byte_en_int_0_a3 -fixed false -x 1954 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg_state_4_fast\[5\] -fixed false -x 1924 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[22\] -fixed false -x 1726 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_9_0_iv_RNO_0\[12\] -fixed false -x 1915 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.psel -fixed false -x 1701 -y 130
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/NxtPrdata_5_1\[0\] -fixed false -x 1485 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed\[5\] -fixed false -x 1637 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dtm_req_data_cZ\[34\] -fixed false -x 1825 -y 90
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_542 -fixed false -x 1635 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result\[0\] -fixed false -x 1736 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dtm_req_data_cZ\[36\] -fixed false -x 1834 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex\[9\] -fixed false -x 1738 -y 103
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_135 -fixed false -x 1639 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_valid_1_1 -fixed false -x 1752 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_10\[30\] -fixed false -x 1863 -y 144
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/LoadEn -fixed false -x 1528 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1\[8\] -fixed false -x 1649 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[7\] -fixed false -x 1806 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata\[21\] -fixed false -x 1913 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_47\[26\] -fixed false -x 1968 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[18\] -fixed false -x 1925 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/in_reg1_3\[32\] -fixed false -x 1811 -y 135
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c\[7\] -fixed false -x 1631 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_a2_1\[0\] -fixed false -x 1665 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1\[1\] -fixed false -x 1651 -y 114
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[30\] -fixed false -x 1826 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[15\] -fixed false -x 1815 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_wr_data_int_10_0_iv_0\[26\] -fixed false -x 1955 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr\[9\] -fixed false -x 1780 -y 100
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_wr_data_reg_9\[2\] -fixed false -x 1931 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex\[0\] -fixed false -x 1731 -y 103
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg\[29\] -fixed false -x 1867 -y 115
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram1_\[19\] -fixed false -x 1645 -y 115
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[4\] -fixed false -x 1481 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/next_exu_result_reg_int_3_cZ\[21\] -fixed false -x 1891 -y 129
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_438 -fixed false -x 1645 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data\[11\] -fixed false -x 1898 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/data_rd\[27\] -fixed false -x 1841 -y 90
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un1_state_1_sqmuxa_3_0_tz -fixed false -x 658 -y 6
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/irq_taken_2 -fixed false -x 1795 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_operand1_0\[10\] -fixed false -x 1823 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[4\] -fixed false -x 1844 -y 169
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[32\] -fixed false -x 1874 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_mtime.un3_apb_int_sel_i_0_i2_i_a2_1_4 -fixed false -x 1859 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[22\] -fixed false -x 1740 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_valid_int_0_sqmuxa -fixed false -x 1884 -y 111
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_fence_op_os -fixed false -x 1791 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[14\] -fixed false -x 1824 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_\[19\] -fixed false -x 1850 -y 94
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[27\] -fixed false -x 1693 -y 130
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[18\] -fixed false -x 1748 -y 157
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_6\[31\] -fixed false -x 1839 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR\[6\] -fixed false -x 1789 -y 88
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[7\] -fixed false -x 1471 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sba_req_addr_int_Z\[15\] -fixed false -x 1887 -y 115
set_location -inst_name MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS\[2\].APB_32.edge_neg\[2\] -fixed false -x 1524 -y 145
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/Count\[27\] -fixed false -x 1564 -y 136
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_521 -fixed false -x 1563 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[2\] -fixed false -x 1711 -y 147
set_location -inst_name MIV_ESS_C0_0/MIV_PLIC_0/plic_core_ip.genblk1\[1\].interrupt_pending_register/interrupt_pending_reg_3_0\[0\] -fixed false -x 1533 -y 147
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PrdataNext_0_iv\[7\] -fixed false -x 1525 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mepc_sw_rd_sel -fixed false -x 1834 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv\[23\] -fixed false -x 1858 -y 90
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[12\] -fixed false -x 1848 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff\[16\] -fixed false -x 1895 -y 106
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2128 -fixed false -x 1703 -y 105
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_161 -fixed false -x 1675 -y 153
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d\[9\] -fixed false -x 1620 -y 139
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_130 -fixed false -x 1634 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[26\] -fixed false -x 1858 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/dmi_rdata_0_iv\[24\] -fixed false -x 1863 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[21\] -fixed false -x 1790 -y 160
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_RNO\[4\] -fixed false -x 1584 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[17\] -fixed false -x 1617 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[14\] -fixed false -x 1742 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[3\] -fixed false -x 1592 -y 160
set_location -inst_name MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS\[0\].APB_32.GPOUT_reg\[0\] -fixed false -x 1552 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_wr_strb\[1\] -fixed false -x 1714 -y 117
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_6_0_RNO -fixed false -x 1799 -y 153
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_529 -fixed false -x 1661 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/wr_gray_ptr_synch\[0\] -fixed false -x 1827 -y 88
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[1\] -fixed false -x 1722 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[7\] -fixed false -x 1847 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv_1_RNO_0\[7\] -fixed false -x 1728 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_operand_3\[10\] -fixed false -x 1817 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[22\] -fixed false -x 1778 -y 154
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2122_2 -fixed false -x 1692 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr_1\[1\] -fixed false -x 1738 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[27\] -fixed false -x 1801 -y 174
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_RNO_2\[0\] -fixed false -x 1797 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0_\[17\] -fixed false -x 1682 -y 133
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA\[1\] -fixed false -x 1531 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1__RNIQF8HG\[1\] -fixed false -x 1623 -y 114
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt.receive_count_3_i_o3\[0\] -fixed false -x 1456 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/u_TCM_req_arb/gnt_0\[0\] -fixed false -x 1736 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_18 -fixed false -x 1760 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[8\] -fixed false -x 1897 -y 142
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_1\[1\] -fixed false -x 1694 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_Z\[7\] -fixed false -x 1595 -y 166
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[21\] -fixed false -x 1785 -y 139
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[3\] -fixed false -x 1454 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_v\[7\] -fixed false -x 1822 -y 147
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_byte\[6\] -fixed false -x 1476 -y 139
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[21\] -fixed false -x 1724 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dtm_req_data_cZ\[4\] -fixed false -x 1814 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState\[8\] -fixed false -x 1802 -y 88
set_location -inst_name CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/state_1_sqmuxa_3 -fixed false -x 677 -y 9
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_iv_RNO\[30\] -fixed false -x 1586 -y 159
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[2\] -fixed false -x 1476 -y 145
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.dpc_debugger_wr_sel_1 -fixed false -x 1845 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[31\] -fixed false -x 1782 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[62\] -fixed false -x 1647 -y 163
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_cry_28_RNO -fixed false -x 1907 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR\[15\] -fixed false -x 1795 -y 85
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2123 -fixed false -x 1727 -y 99
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_shifter_places_cZ\[4\] -fixed false -x 1798 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dtm_req_data_cZ\[23\] -fixed false -x 1837 -y 93
set_location -inst_name PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d\[4\] -fixed false -x 1615 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data\[31\] -fixed false -x 1891 -y 136
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_57\[6\] -fixed false -x 1974 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/cpu_d_req_ready_1 -fixed false -x 1796 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1_\[5\] -fixed false -x 1618 -y 103
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R59C0 -fixed false -x 1488 -y 98
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0 -fixed false -x 1560 -y 206
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0 -fixed false -x 1488 -y 152
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R54C0 -fixed false -x 1716 -y 71
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R40C0 -fixed false -x 1308 -y 152
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/tcm_ram.u_ram_0/mem_mem_0_12 -fixed false -x 2004 -y 152
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0 -fixed false -x 1884 -y 143
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0 -fixed false -x 1452 -y 179
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R35C0 -fixed false -x 1752 -y 125
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0 -fixed false -x 1380 -y 152
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0 -fixed false -x 1716 -y 179
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R61C0 -fixed false -x 1608 -y 125
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R51C0 -fixed false -x 1608 -y 71
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R62C0 -fixed false -x 1788 -y 98
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0 -fixed false -x 1608 -y 179
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R52C0 -fixed false -x 1680 -y 71
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/tcm_ram.u_ram_0/mem_mem_0_5 -fixed false -x 1932 -y 125
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R58C0 -fixed false -x 1644 -y 98
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/tcm_ram.u_ram_0/mem_mem_0_10 -fixed false -x 1860 -y 179
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0 -fixed false -x 1524 -y 179
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0 -fixed false -x 1416 -y 152
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R37C0 -fixed false -x 1236 -y 152
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/tcm_ram.u_ram_0/mem_mem_0_14 -fixed false -x 1932 -y 179
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R43C0 -fixed false -x 1272 -y 152
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R56C0 -fixed false -x 1524 -y 98
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0 -fixed false -x 1524 -y 206
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0 -fixed false -x 1452 -y 152
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/tcm_ram.u_ram_0/mem_mem_0_4 -fixed false -x 1968 -y 98
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R39C0 -fixed false -x 1644 -y 206
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0 -fixed false -x 1524 -y 125
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0 -fixed false -x 1380 -y 125
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0 -fixed false -x 1716 -y 125
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R34C0 -fixed false -x 1788 -y 125
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0 -fixed false -x 1680 -y 179
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0 -fixed false -x 1524 -y 152
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0 -fixed false -x 1608 -y 152
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R60C0 -fixed false -x 1416 -y 98
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R50C0 -fixed false -x 1560 -y 98
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0 -fixed false -x 1560 -y 152
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0 -fixed false -x 1644 -y 179
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0 -fixed false -x 1560 -y 179
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R32C0 -fixed false -x 1752 -y 152
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0 -fixed false -x 1608 -y 206
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0 -fixed false -x 1848 -y 143
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R38C0 -fixed false -x 1896 -y 152
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0 -fixed false -x 1824 -y 143
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0 -fixed false -x 1788 -y 143
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R36C0 -fixed false -x 1824 -y 152
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0 -fixed false -x 1452 -y 125
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0 -fixed false -x 1872 -y 143
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R63C0 -fixed false -x 1752 -y 98
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R53C0 -fixed false -x 1452 -y 98
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0 -fixed false -x 1416 -y 179
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/tcm_ram.u_ram_0/mem_mem_0_8 -fixed false -x 1896 -y 179
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R45C0 -fixed false -x 1680 -y 152
set_location -inst_name PF_DPSRAM_C0_0/PF_DPSRAM_C0_0/PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM_R0C0 -fixed false -x 1164 -y 152
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/tcm_ram.u_ram_0/mem_mem_0_6 -fixed false -x 2004 -y 125
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0 -fixed false -x 1488 -y 179
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R47C0 -fixed false -x 1644 -y 152
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop\[0\].buff_data_gen_buff_loop\[0\].buff_data_0_0/RAM64x12_PHYS_0 -fixed false -x 1764 -y 116
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0 -fixed false -x 1344 -y 152
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/tcm_ram.u_ram_0/mem_mem_0_2 -fixed false -x 1860 -y 98
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0 -fixed false -x 1308 -y 125
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0 -fixed false -x 1344 -y 125
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/tcm_ram.u_ram_0/mem_mem_0_0 -fixed false -x 1824 -y 125
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0 -fixed false -x 1380 -y 179
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R49C0 -fixed false -x 1680 -y 98
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/WideMult_0_0/MACC_PHYS_INST -fixed false -x 1752 -y 134
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0 -fixed false -x 1416 -y 125
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R44C0 -fixed false -x 1788 -y 152
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/tcm_ram.u_ram_0/mem_mem_0_7 -fixed false -x 1968 -y 125
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R33C0 -fixed false -x 1860 -y 152
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0 -fixed false -x 1680 -y 125
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0 -fixed false -x 1836 -y 143
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/tcm_ram.u_ram_0/mem_mem_0_15 -fixed false -x 1968 -y 152
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R41C0 -fixed false -x 1716 -y 152
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0 -fixed false -x 1488 -y 125
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/tcm_ram.u_ram_0/mem_mem_0_13 -fixed false -x 1932 -y 152
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R55C0 -fixed false -x 1644 -y 71
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R42C0 -fixed false -x 1788 -y 179
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R48C0 -fixed false -x 1560 -y 71
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/tcm_ram.u_ram_0/mem_mem_0_11 -fixed false -x 1896 -y 125
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/tcm_ram.u_ram_0/mem_mem_0_9 -fixed false -x 1932 -y 98
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/tcm_ram.u_ram_0/mem_mem_0_1 -fixed false -x 1860 -y 125
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R46C0 -fixed false -x 1752 -y 179
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/tcm_ram.u_ram_0/mem_mem_0_3 -fixed false -x 1896 -y 98
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R57C0 -fixed false -x 1716 -y 98
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0 -fixed false -x 1560 -y 125
set_location -inst_name PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0 -fixed false -x 1644 -y 125
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0 -fixed false -x 1587 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/p_APB_0_Read.prdata18_i_o2_RNI1T8HH -fixed false -x 1587 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_s_687 -fixed false -x 1764 -y 171
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy -fixed false -x 1835 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0 -fixed false -x 1836 -y 171
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNINEP8Q -fixed false -x 1476 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0 -fixed false -x 1800 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy -fixed false -x 1683 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14\[1\] -fixed false -x 1719 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_cry_0 -fixed false -x 1887 -y 144
set_location -inst_name sram_test_module_0/un1_expected_cry_0_cy -fixed false -x 1188 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14\[0\] -fixed false -x 1743 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_cry_0_0 -fixed false -x 1884 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_26_2_0_cry_0 -fixed false -x 1776 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]_RNIKLF3S\[2\] -fixed false -x 1683 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_0_I_1 -fixed false -x 1852 -y 153
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PreScale_cry_cy\[0\] -fixed false -x 1524 -y 129
set_location -inst_name sram_test_module_0/addr_portA_cry_cy\[0\] -fixed false -x 1464 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_v_RNI7R9I61\[28\] -fixed false -x 1872 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0 -fixed false -x 1837 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0 -fixed false -x 1824 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/counter_s_425 -fixed false -x 1920 -y 93
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_26_1_0_cry_0 -fixed false -x 1799 -y 171
set_location -inst_name sram_test_module_0/un1_data_read_portA_0_I_1 -fixed false -x 1170 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr_ff_6_cry_0_0 -fixed false -x 1884 -y 102
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/LoadEnReg_RNIEBN88 -fixed false -x 1536 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/un3_2_1_0_wmux\[7\] -fixed false -x 1935 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_26_3_1_0_wmux\[12\] -fixed false -x 1821 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_1_0_wmux\[2\] -fixed false -x 1759 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_1_wmux\[25\] -fixed false -x 1893 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_26_3_1_0_wmux\[31\] -fixed false -x 1834 -y 171
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0_0_wmux\[9\] -fixed false -x 1968 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_3_3_1_0_wmux\[6\] -fixed false -x 1932 -y 102
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_5_1_0_wmux\[18\] -fixed false -x 1866 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_3_3_1_0_wmux\[4\] -fixed false -x 1922 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_1_wmux\[19\] -fixed false -x 1843 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_0_0_wmux\[2\] -fixed false -x 1781 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_26_3_1_0_wmux\[3\] -fixed false -x 1815 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_0_0_wmux\[29\] -fixed false -x 1877 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_1_0_wmux\[13\] -fixed false -x 1800 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_0_0_wmux\[12\] -fixed false -x 1843 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_1_0_wmux\[14\] -fixed false -x 1743 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_26_3_1_0_wmux\[23\] -fixed false -x 1818 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_1_wmux\[10\] -fixed false -x 1812 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_0_0_wmux\[27\] -fixed false -x 1875 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_26_3_1_0_wmux\[30\] -fixed false -x 1833 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_1_wmux\[4\] -fixed false -x 1791 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0_wmux\[6\] -fixed false -x 1980 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_1_0_wmux\[5\] -fixed false -x 1753 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_1_0_wmux\[21\] -fixed false -x 1793 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_1_0_wmux\[22\] -fixed false -x 1803 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_0_0_wmux\[21\] -fixed false -x 1819 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_0_0_wmux\[7\] -fixed false -x 1805 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_0_0_wmux\[26\] -fixed false -x 1832 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_0_0_wmux\[5\] -fixed false -x 1826 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_1_wmux\[7\] -fixed false -x 1825 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_0_0_wmux\[1\] -fixed false -x 1873 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_0_0_wmux\[20\] -fixed false -x 1834 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_1_0_wmux\[6\] -fixed false -x 1767 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_1_0_wmux\[27\] -fixed false -x 1796 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_26_3_1_0_wmux\[13\] -fixed false -x 1808 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_1_wmux\[14\] -fixed false -x 1853 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_1_0_wmux\[7\] -fixed false -x 1762 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_1_0_wmux\[3\] -fixed false -x 1794 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_3_3_1_0_wmux\[5\] -fixed false -x 1908 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_1_wmux\[29\] -fixed false -x 1884 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_0_0_wmux\[6\] -fixed false -x 1827 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_26_3_1_0_wmux\[27\] -fixed false -x 1810 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_1_wmux\[30\] -fixed false -x 1829 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_1_wmux\[13\] -fixed false -x 1803 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_1_wmux\[20\] -fixed false -x 1827 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_1_0_wmux\[11\] -fixed false -x 1757 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_3_3_1_0_wmux\[1\] -fixed false -x 1920 -y 108
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_1_0_wmux\[12\] -fixed false -x 1786 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_5_1_0_wmux\[0\] -fixed false -x 1806 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_0_0_wmux\[15\] -fixed false -x 1865 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_26_3_1_0_wmux\[28\] -fixed false -x 1830 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_1_wmux\[28\] -fixed false -x 1850 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_0_0_wmux\[23\] -fixed false -x 1839 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_1_wmux\[16\] -fixed false -x 1883 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_6_0_1_0_wmux\[18\] -fixed false -x 1862 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_1_0_wmux\[17\] -fixed false -x 1741 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_1_0_wmux\[30\] -fixed false -x 1743 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_1_wmux\[1\] -fixed false -x 1882 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_1_wmux\[11\] -fixed false -x 1809 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_26_3_1_0_wmux\[17\] -fixed false -x 1805 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_0_0_wmux\[24\] -fixed false -x 1887 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_26_3_1_0_wmux\[25\] -fixed false -x 1832 -y 171
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_1_wmux\[24\] -fixed false -x 1894 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_1_wmux\[3\] -fixed false -x 1820 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_1_wmux\[23\] -fixed false -x 1826 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0_wmux\[3\] -fixed false -x 2005 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_26_3_1_0_wmux\[6\] -fixed false -x 1809 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_26_3_1_0_wmux\[7\] -fixed false -x 1812 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_1_0_wmux\[28\] -fixed false -x 1827 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_26_3_1_0_wmux\[9\] -fixed false -x 1806 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_26_3_1_0_wmux\[18\] -fixed false -x 1815 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_1_wmux\[12\] -fixed false -x 1824 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/un3_2_1_0_wmux\[5\] -fixed false -x 1932 -y 126
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_26_3_1_0_wmux\[5\] -fixed false -x 1796 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_1_0_wmux\[8\] -fixed false -x 1740 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0_wmux\[5\] -fixed false -x 1993 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_0_0_wmux\[19\] -fixed false -x 1867 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_1_wmux\[26\] -fixed false -x 1860 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_3_3_1_0_wmux\[7\] -fixed false -x 1935 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_0_0_wmux\[17\] -fixed false -x 1863 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_26_3_1_0_wmux\[15\] -fixed false -x 1820 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_1_wmux\[31\] -fixed false -x 1891 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_error_resp.ramout_3_1_0_wmux\[0\] -fixed false -x 1656 -y 132
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/lsu_align_result_95_1_0_wmux\[1\] -fixed false -x 1980 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_26_3_1_0_wmux\[29\] -fixed false -x 1824 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_1_0_wmux\[29\] -fixed false -x 1829 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_1_0_wmux\[25\] -fixed false -x 1801 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_1_wmux\[21\] -fixed false -x 1812 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_0_0_wmux\[9\] -fixed false -x 1827 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_1_0_wmux\[4\] -fixed false -x 1791 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_0_0_wmux\[3\] -fixed false -x 1845 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_0_0_wmux\[8\] -fixed false -x 1864 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_1_0_wmux\[18\] -fixed false -x 1731 -y 156
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_0_wmux -fixed false -x 1488 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_26_3_1_0_wmux\[21\] -fixed false -x 1812 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_0_0_wmux\[22\] -fixed false -x 1839 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_0_0_wmux\[11\] -fixed false -x 1813 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_26_3_1_0_wmux\[26\] -fixed false -x 1828 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_26_3_1_0_wmux\[2\] -fixed false -x 1803 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_0_0_wmux\[16\] -fixed false -x 1822 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_1_wmux\[5\] -fixed false -x 1824 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_1_0_wmux\[9\] -fixed false -x 1755 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0_wmux\[4\] -fixed false -x 1944 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_1_0_wmux\[20\] -fixed false -x 1764 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_0_0_wmux\[10\] -fixed false -x 1814 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_1_wmux\[22\] -fixed false -x 1837 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_3_3_1_0_wmux\[2\] -fixed false -x 1932 -y 105
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_1_0_wmux\[19\] -fixed false -x 1783 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_26_3_1_0_wmux\[20\] -fixed false -x 1818 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_1_0_wmux\[15\] -fixed false -x 1814 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_26_3_1_0_wmux\[19\] -fixed false -x 1819 -y 162
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_26_3_1_0_wmux\[24\] -fixed false -x 1808 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_0_0_wmux\[4\] -fixed false -x 1786 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0_wmux\[15\] -fixed false -x 1980 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_1_wmux\[17\] -fixed false -x 1860 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0_0_wmux\[10\] -fixed false -x 1992 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_26_3_1_0_wmux\[11\] -fixed false -x 1794 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_26_3_1_0_wmux\[16\] -fixed false -x 1815 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_1_wmux\[6\] -fixed false -x 1831 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_1_0_wmux\[26\] -fixed false -x 1813 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_26_3_1_0_wmux\[1\] -fixed false -x 1792 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_1_0_wmux\[10\] -fixed false -x 1760 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_0_0_wmux\[13\] -fixed false -x 1837 -y 135
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_1_wmux\[15\] -fixed false -x 1848 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_26_3_1_0_wmux\[22\] -fixed false -x 1812 -y 165
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_0_0_wmux\[28\] -fixed false -x 1847 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_26_3_1_0_wmux\[8\] -fixed false -x 1800 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_26_3_1_0_wmux\[10\] -fixed false -x 1790 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_3_3_1_0_wmux\[3\] -fixed false -x 1911 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_1_0_wmux\[31\] -fixed false -x 1788 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_0_0_wmux\[25\] -fixed false -x 1888 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_0_0_wmux\[14\] -fixed false -x 1848 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_26_3_1_0_wmux\[14\] -fixed false -x 1800 -y 159
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_0_0_wmux\[31\] -fixed false -x 1889 -y 147
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0_wmux\[2\] -fixed false -x 1968 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_0_0_wmux\[30\] -fixed false -x 1860 -y 144
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0_0_wmux\[8\] -fixed false -x 1956 -y 129
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_1_0_wmux\[16\] -fixed false -x 1776 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_1_wmux\[9\] -fixed false -x 1855 -y 138
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbdata_ff_3_3_1_0_wmux\[0\] -fixed false -x 1908 -y 120
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_1_wmux\[27\] -fixed false -x 1877 -y 156
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_26_3_1_0_wmux\[4\] -fixed false -x 1788 -y 168
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_1_0_wmux\[23\] -fixed false -x 1785 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_1_0_wmux\[24\] -fixed false -x 1795 -y 153
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_1_wmux\[8\] -fixed false -x 1815 -y 141
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_7_1_1_wmux\[2\] -fixed false -x 1777 -y 141
set_location -inst_name PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0 -fixed false -x 1603 -y 206
set_location -inst_name PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1 -fixed false -x 1597 -y 179
set_location -inst_name PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB10 -fixed false -x 1603 -y 71
set_location -inst_name PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB2 -fixed false -x 1603 -y 179
set_location -inst_name PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3 -fixed false -x 1597 -y 152
set_location -inst_name PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4 -fixed false -x 1603 -y 152
set_location -inst_name PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB5 -fixed false -x 1597 -y 125
set_location -inst_name PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB6 -fixed false -x 1603 -y 125
set_location -inst_name PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB7 -fixed false -x 1597 -y 98
set_location -inst_name PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB8 -fixed false -x 1603 -y 98
set_location -inst_name PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB9 -fixed false -x 1597 -y 71
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/LoadEnReg_RNIEBN88_CC_0 -fixed false -x 1536 -y 137
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/LoadEnReg_RNIEBN88_CC_1 -fixed false -x 1548 -y 137
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/LoadEnReg_RNIEBN88_CC_2 -fixed false -x 1560 -y 137
set_location -inst_name CoreTimer_C0_0/CoreTimer_C0_0/PreScale_cry_cy\[0\]_CC_0 -fixed false -x 1524 -y 131
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNINEP8Q_CC_0 -fixed false -x 1476 -y 137
set_location -inst_name MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNINEP8Q_CC_1 -fixed false -x 1488 -y 137
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/p_APB_0_Read.prdata18_i_o2_RNI1T8HH_CC_0 -fixed false -x 1587 -y 167
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/p_APB_0_Read.prdata18_i_o2_RNI1T8HH_CC_1 -fixed false -x 1608 -y 167
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/p_APB_0_Read.prdata18_i_o2_RNI1T8HH_CC_2 -fixed false -x 1620 -y 167
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/p_APB_0_Read.prdata18_i_o2_RNI1T8HH_CC_3 -fixed false -x 1632 -y 167
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/p_APB_0_Read.prdata18_i_o2_RNI1T8HH_CC_4 -fixed false -x 1644 -y 167
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/p_APB_0_Read.prdata18_i_o2_RNI1T8HH_CC_5 -fixed false -x 1656 -y 167
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0 -fixed false -x 1683 -y 164
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_1 -fixed false -x 1692 -y 164
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0 -fixed false -x 1587 -y 164
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1 -fixed false -x 1608 -y 164
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2 -fixed false -x 1620 -y 164
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3 -fixed false -x 1632 -y 164
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4 -fixed false -x 1644 -y 164
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_5 -fixed false -x 1656 -y 164
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/counter_s_425_CC_0 -fixed false -x 1920 -y 95
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr_ff_6_cry_0_0_CC_0 -fixed false -x 1884 -y 104
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr_ff_6_cry_0_0_CC_1 -fixed false -x 1896 -y 104
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/sbaddr_ff_6_cry_0_0_CC_2 -fixed false -x 1908 -y 104
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0 -fixed false -x 1800 -y 158
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1 -fixed false -x 1812 -y 158
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_2 -fixed false -x 1824 -y 158
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14\[0\]_CC_0 -fixed false -x 1743 -y 164
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14\[0\]_CC_1 -fixed false -x 1752 -y 164
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14\[1\]_CC_0 -fixed false -x 1719 -y 164
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14\[1\]_CC_1 -fixed false -x 1728 -y 164
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_26_1_0_cry_0_CC_0 -fixed false -x 1799 -y 173
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_26_1_0_cry_0_CC_1 -fixed false -x 1800 -y 173
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_26_1_0_cry_0_CC_2 -fixed false -x 1812 -y 173
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_26_1_0_cry_0_CC_3 -fixed false -x 1824 -y 173
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_26_2_0_cry_0_CC_0 -fixed false -x 1776 -y 167
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_26_2_0_cry_0_CC_1 -fixed false -x 1788 -y 167
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/fast_mul.miv_rv32_mul_0/exu_alu_result_26_2_0_cry_0_CC_2 -fixed false -x 1800 -y 167
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_s_687_CC_0 -fixed false -x 1764 -y 173
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0 -fixed false -x 1835 -y 167
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1 -fixed false -x 1836 -y 167
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_2 -fixed false -x 1848 -y 167
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_3 -fixed false -x 1860 -y 167
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0 -fixed false -x 1824 -y 149
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1 -fixed false -x 1836 -y 149
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_2 -fixed false -x 1848 -y 149
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0 -fixed false -x 1837 -y 158
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1 -fixed false -x 1848 -y 158
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_2 -fixed false -x 1860 -y 158
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_0_I_1_CC_0 -fixed false -x 1852 -y 155
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_0_I_1_CC_1 -fixed false -x 1860 -y 155
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0 -fixed false -x 1836 -y 173
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1 -fixed false -x 1848 -y 173
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2 -fixed false -x 1860 -y 173
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3 -fixed false -x 1872 -y 173
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4 -fixed false -x 1884 -y 173
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_5 -fixed false -x 1896 -y 173
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_cry_0_0_CC_0 -fixed false -x 1884 -y 140
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_cry_0_0_CC_1 -fixed false -x 1896 -y 140
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_cry_0_0_CC_2 -fixed false -x 1908 -y 140
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_v_RNI7R9I61\[28\]_CC_0 -fixed false -x 1872 -y 164
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_v_RNI7R9I61\[28\]_CC_1 -fixed false -x 1884 -y 164
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_1_v_RNI7R9I61\[28\]_CC_2 -fixed false -x 1896 -y 164
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_cry_0_CC_0 -fixed false -x 1887 -y 146
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_cry_0_CC_1 -fixed false -x 1896 -y 146
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_cry_0_CC_2 -fixed false -x 1908 -y 146
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]_RNIKLF3S\[2\]_CC_0 -fixed false -x 1683 -y 158
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]_RNIKLF3S\[2\]_CC_1 -fixed false -x 1692 -y 158
set_location -inst_name MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]_RNIKLF3S\[2\]_CC_2 -fixed false -x 1704 -y 158
set_location -inst_name sram_test_module_0/addr_portA_cry_cy\[0\]_CC_0 -fixed false -x 1464 -y 146
set_location -inst_name sram_test_module_0/un1_data_read_portA_0_I_1_CC_0 -fixed false -x 1170 -y 155
set_location -inst_name sram_test_module_0/un1_data_read_portA_0_I_1_CC_1 -fixed false -x 1176 -y 155
set_location -inst_name sram_test_module_0/un1_expected_cry_0_cy_CC_0 -fixed false -x 1188 -y 155
set_location -inst_name sram_test_module_0/un1_expected_cry_0_cy_CC_1 -fixed false -x 1200 -y 155
