{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1669191729131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1669191729131 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 23 16:22:08 2022 " "Processing started: Wed Nov 23 16:22:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1669191729131 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1669191729131 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_seg_595 -c top_seg_595 " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_seg_595 -c top_seg_595" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1669191729131 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1669191729580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/top_seg_595/1sim/tb_top_seg_595.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/top_seg_595/1sim/tb_top_seg_595.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_top_seg_595 " "Found entity 1: tb_top_seg_595" {  } { { "../1sim/tb_top_seg_595.v" "" { Text "E:/code/workspace_FPGA/top_seg_595/1sim/tb_top_seg_595.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669191729643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669191729643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/top_seg_595/1sim/tb_seg_dynamic.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/top_seg_595/1sim/tb_seg_dynamic.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_seg_dynamic " "Found entity 1: tb_seg_dynamic" {  } { { "../1sim/tb_seg_dynamic.v" "" { Text "E:/code/workspace_FPGA/top_seg_595/1sim/tb_seg_dynamic.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669191729647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669191729647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/top_seg_595/1sim/tb_bcd_8421.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/top_seg_595/1sim/tb_bcd_8421.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_bcd_8421 " "Found entity 1: tb_bcd_8421" {  } { { "../1sim/tb_bcd_8421.v" "" { Text "E:/code/workspace_FPGA/top_seg_595/1sim/tb_bcd_8421.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669191729650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669191729650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/top_seg_595/1sim/tb_data_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/top_seg_595/1sim/tb_data_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_data_gen " "Found entity 1: tb_data_gen" {  } { { "../1sim/tb_data_gen.v" "" { Text "E:/code/workspace_FPGA/top_seg_595/1sim/tb_data_gen.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669191729653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669191729653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/top_seg_595/1rtl/top_seg_595.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/top_seg_595/1rtl/top_seg_595.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_seg_595 " "Found entity 1: top_seg_595" {  } { { "../1rtl/top_seg_595.v" "" { Text "E:/code/workspace_FPGA/top_seg_595/1rtl/top_seg_595.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669191729656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669191729656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/top_seg_595/1rtl/seg_dynamic.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/top_seg_595/1rtl/seg_dynamic.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_dynamic " "Found entity 1: seg_dynamic" {  } { { "../1rtl/seg_dynamic.v" "" { Text "E:/code/workspace_FPGA/top_seg_595/1rtl/seg_dynamic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669191729660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669191729660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/top_seg_595/1rtl/seg_595_dynamic.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/top_seg_595/1rtl/seg_595_dynamic.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_595_dynamic " "Found entity 1: seg_595_dynamic" {  } { { "../1rtl/seg_595_dynamic.v" "" { Text "E:/code/workspace_FPGA/top_seg_595/1rtl/seg_595_dynamic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669191729665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669191729665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/top_seg_595/1rtl/hc595_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/top_seg_595/1rtl/hc595_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 hc595_ctrl " "Found entity 1: hc595_ctrl" {  } { { "../1rtl/hc595_ctrl.v" "" { Text "E:/code/workspace_FPGA/top_seg_595/1rtl/hc595_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669191729668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669191729668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/top_seg_595/1rtl/data_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/top_seg_595/1rtl/data_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_gen " "Found entity 1: data_gen" {  } { { "../1rtl/data_gen.v" "" { Text "E:/code/workspace_FPGA/top_seg_595/1rtl/data_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669191729671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669191729671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/top_seg_595/1rtl/bcd_8421.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/top_seg_595/1rtl/bcd_8421.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_8421 " "Found entity 1: bcd_8421" {  } { { "../1rtl/bcd_8421.v" "" { Text "E:/code/workspace_FPGA/top_seg_595/1rtl/bcd_8421.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669191729674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669191729674 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_seg_595 " "Elaborating entity \"top_seg_595\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1669191729730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_gen data_gen:data_gen_inst " "Elaborating entity \"data_gen\" for hierarchy \"data_gen:data_gen_inst\"" {  } { { "../1rtl/top_seg_595.v" "data_gen_inst" { Text "E:/code/workspace_FPGA/top_seg_595/1rtl/top_seg_595.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669191729733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_595_dynamic seg_595_dynamic:seg_595_dynamic_inst " "Elaborating entity \"seg_595_dynamic\" for hierarchy \"seg_595_dynamic:seg_595_dynamic_inst\"" {  } { { "../1rtl/top_seg_595.v" "seg_595_dynamic_inst" { Text "E:/code/workspace_FPGA/top_seg_595/1rtl/top_seg_595.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669191729735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_dynamic seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst " "Elaborating entity \"seg_dynamic\" for hierarchy \"seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst\"" {  } { { "../1rtl/seg_595_dynamic.v" "seg_dynamic_inst" { Text "E:/code/workspace_FPGA/top_seg_595/1rtl/seg_595_dynamic.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669191729738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_8421 seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst\|bcd_8421:bcd_8421_inst " "Elaborating entity \"bcd_8421\" for hierarchy \"seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst\|bcd_8421:bcd_8421_inst\"" {  } { { "../1rtl/seg_dynamic.v" "bcd_8421_inst" { Text "E:/code/workspace_FPGA/top_seg_595/1rtl/seg_dynamic.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669191729742 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_8421.v(41) " "Verilog HDL assignment warning at bcd_8421.v(41): truncated value with size 32 to match size of target (4)" {  } { { "../1rtl/bcd_8421.v" "" { Text "E:/code/workspace_FPGA/top_seg_595/1rtl/bcd_8421.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669191729744 "|top_seg_595|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_8421.v(42) " "Verilog HDL assignment warning at bcd_8421.v(42): truncated value with size 32 to match size of target (4)" {  } { { "../1rtl/bcd_8421.v" "" { Text "E:/code/workspace_FPGA/top_seg_595/1rtl/bcd_8421.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669191729744 "|top_seg_595|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_8421.v(43) " "Verilog HDL assignment warning at bcd_8421.v(43): truncated value with size 32 to match size of target (4)" {  } { { "../1rtl/bcd_8421.v" "" { Text "E:/code/workspace_FPGA/top_seg_595/1rtl/bcd_8421.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669191729744 "|top_seg_595|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_8421.v(44) " "Verilog HDL assignment warning at bcd_8421.v(44): truncated value with size 32 to match size of target (4)" {  } { { "../1rtl/bcd_8421.v" "" { Text "E:/code/workspace_FPGA/top_seg_595/1rtl/bcd_8421.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669191729744 "|top_seg_595|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_8421.v(45) " "Verilog HDL assignment warning at bcd_8421.v(45): truncated value with size 32 to match size of target (4)" {  } { { "../1rtl/bcd_8421.v" "" { Text "E:/code/workspace_FPGA/top_seg_595/1rtl/bcd_8421.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669191729744 "|top_seg_595|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_8421.v(46) " "Verilog HDL assignment warning at bcd_8421.v(46): truncated value with size 32 to match size of target (4)" {  } { { "../1rtl/bcd_8421.v" "" { Text "E:/code/workspace_FPGA/top_seg_595/1rtl/bcd_8421.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669191729744 "|top_seg_595|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hc595_ctrl seg_595_dynamic:seg_595_dynamic_inst\|hc595_ctrl:hc595_ctrl_inst " "Elaborating entity \"hc595_ctrl\" for hierarchy \"seg_595_dynamic:seg_595_dynamic_inst\|hc595_ctrl:hc595_ctrl_inst\"" {  } { { "../1rtl/seg_595_dynamic.v" "hc595_ctrl_inst" { Text "E:/code/workspace_FPGA/top_seg_595/1rtl/seg_595_dynamic.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669191729746 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../1rtl/seg_dynamic.v" "" { Text "E:/code/workspace_FPGA/top_seg_595/1rtl/seg_dynamic.v" 134 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1669191730269 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1669191730270 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1669191730549 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1669191730912 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669191730912 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "307 " "Implemented 307 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1669191730991 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1669191730991 ""} { "Info" "ICUT_CUT_TM_LCELLS" "301 " "Implemented 301 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1669191730991 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1669191730991 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669191731026 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 23 16:22:11 2022 " "Processing ended: Wed Nov 23 16:22:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669191731026 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669191731026 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669191731026 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1669191731026 ""}
