{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "ecological-apollo",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2021-11-14 21:40:59.513520: I tensorflow/stream_executor/platform/default/dso_loader.cc:48] Successfully opened dynamic library libcudart.so.10.1\n",
      "/home/nexuscore/anaconda3/envs/hls4ml-pynq-tutorial/lib/python3.7/site-packages/hls4ml/converters/__init__.py:16: UserWarning: WARNING: Pytorch converter is not enabled!\n",
      "  warnings.warn(\"WARNING: Pytorch converter is not enabled!\")\n"
     ]
    }
   ],
   "source": [
    "import subprocess\n",
    "from time import sleep\n",
    "from datetime import date, datetime\n",
    "import random\n",
    "import logging\n",
    "\n",
    "import argparse\n",
    "import time\n",
    "import numpy as np\n",
    "import pandas as pd\n",
    "import matplotlib.pyplot as plt\n",
    "\n",
    "from qkeras import QActivation\n",
    "from qkeras import QDense, QConv2DBatchnorm\n",
    "\n",
    "from tensorflow.keras.datasets import cifar10\n",
    "from tensorflow.keras.preprocessing.image import ImageDataGenerator\n",
    "from tensorflow.keras.models import Sequential\n",
    "from tensorflow.keras.layers import Dense, Dropout, Activation, Flatten, Input\n",
    "from tensorflow.keras.layers import Conv2D, MaxPooling2D, BatchNormalization\n",
    "from tensorflow.keras.regularizers import l1\n",
    "\n",
    "from tensorflow.keras.models import Model\n",
    "from tensorflow_model_optimization.sparsity.keras import strip_pruning\n",
    "from tensorflow_model_optimization.python.core.sparsity.keras import pruning_wrapper\n",
    "\n",
    "import visualkeras\n",
    "import hls4ml\n",
    "\n",
    "import brainflow\n",
    "from brainflow.board_shim import BoardShim, BrainFlowInputParams, LogLevels, BoardIds\n",
    "from brainflow.data_filter import DataFilter, FilterTypes, AggOperations, WindowFunctions, DetrendOperations, NoiseTypes\n",
    "from collections import Counter\n",
    "from sklearn.preprocessing import RobustScaler"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "amazing-skirt",
   "metadata": {},
   "outputs": [],
   "source": [
    "import hls4ml"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ef15f96f",
   "metadata": {},
   "source": [
    "## Classes: \n",
    "\n",
    "#### Zene: 0\n",
    "\n",
    "#### Meditáció: 1\n",
    "\n",
    "#### Figyelem: 2\n",
    "\n",
    "###### Az osztályinformáció szokásos módon a -4. oszlopban található a .txt reprezentációban, és -4. sor itt"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 43,
   "id": "bd92cffa",
   "metadata": {},
   "outputs": [],
   "source": [
    "tudatallapot_full = DataFilter.read_file('./your_filename.txt')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 44,
   "id": "solid-workshop",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "(32, 1687552)"
      ]
     },
     "execution_count": 44,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "tudatallapot_full.shape"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 45,
   "id": "e282453a",
   "metadata": {},
   "outputs": [],
   "source": [
    "y_all = tudatallapot_full[-4, :]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 46,
   "id": "b217b8f6",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "(1687552,)"
      ]
     },
     "execution_count": 46,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "y_all.shape"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "18ebce31",
   "metadata": {},
   "outputs": [],
   "source": [
    "Ezen cellával lehetséges ellenőrizni az adatok eloszlását"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 47,
   "id": "8e9f330d",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "arányok különböző esetekben:\n",
      " music: 33.34344660194174 \n",
      " meditation: 33.34344660194174 \n",
      " attention: 33.31310679611651 \n",
      "\n"
     ]
    }
   ],
   "source": [
    "music = 0\n",
    "meditation = 0\n",
    "attention = 0\n",
    "\n",
    "for i in range(y_all.shape[0]):\n",
    "    if(y_all[i] == 0.0):\n",
    "        music += 1\n",
    "    if(y_all[i] == 1.0):\n",
    "        meditation += 1\n",
    "    if(y_all[i] == 2.0):\n",
    "        attention += 1\n",
    "\n",
    "print(f\"arányok különböző esetekben:\\n music: {music / y_all.shape[0] * 100} \\n meditation: {meditation / y_all.shape[0] * 100} \\n attention: {attention / y_all.shape[0] * 100} \\n\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6f9bcf65",
   "metadata": {},
   "source": [
    "Az alábbi cellával lehetséges az adatok előfeldolgozását elvégezni. A feldolgozatlan adatokat a tudatallapot_full változó tárolja"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 48,
   "id": "7c86f721",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "X_train.shape : (3296, 512, 16, 1)\n",
      "512\n",
      "1024\n",
      "1536\n",
      "2048\n",
      "2560\n",
      "3072\n",
      "3584\n",
      "4096\n",
      "4608\n",
      "5120\n",
      "5632\n",
      "6144\n",
      "6656\n",
      "7168\n",
      "7680\n",
      "8192\n",
      "8704\n",
      "9216\n",
      "9728\n",
      "10240\n",
      "10752\n",
      "11264\n",
      "11776\n",
      "12288\n",
      "12800\n",
      "13312\n",
      "13824\n",
      "14336\n",
      "14848\n",
      "15360\n",
      "15872\n",
      "16384\n",
      "16896\n",
      "17408\n",
      "17920\n",
      "18432\n",
      "18944\n",
      "19456\n",
      "19968\n",
      "20480\n",
      "20992\n",
      "21504\n",
      "22016\n",
      "22528\n",
      "23040\n",
      "23552\n",
      "24064\n",
      "24576\n",
      "25088\n",
      "25600\n",
      "26112\n",
      "26624\n",
      "27136\n",
      "27648\n",
      "28160\n",
      "28672\n",
      "29184\n",
      "29696\n",
      "30208\n",
      "30720\n",
      "31232\n",
      "31744\n",
      "32256\n",
      "32768\n",
      "33280\n",
      "33792\n",
      "34304\n",
      "34816\n",
      "35328\n",
      "35840\n",
      "36352\n",
      "36864\n",
      "37376\n",
      "37888\n",
      "38400\n",
      "38912\n",
      "39424\n",
      "39936\n",
      "40448\n",
      "40960\n",
      "41472\n",
      "41984\n",
      "42496\n",
      "43008\n",
      "43520\n",
      "44032\n",
      "44544\n",
      "45056\n",
      "45568\n",
      "46080\n",
      "46592\n",
      "47104\n",
      "47616\n",
      "48128\n",
      "48640\n",
      "49152\n",
      "49664\n",
      "50176\n",
      "50688\n",
      "51200\n",
      "51712\n",
      "52224\n",
      "52736\n",
      "53248\n",
      "53760\n",
      "54272\n",
      "54784\n",
      "55296\n",
      "55808\n",
      "56320\n",
      "56832\n",
      "57344\n",
      "57856\n",
      "58368\n",
      "58880\n",
      "59392\n",
      "59904\n",
      "60416\n",
      "60928\n",
      "61440\n",
      "61952\n",
      "62464\n",
      "62976\n",
      "63488\n",
      "64000\n",
      "64512\n",
      "65024\n",
      "65536\n",
      "66048\n",
      "66560\n",
      "67072\n",
      "67584\n",
      "68096\n",
      "68608\n",
      "69120\n",
      "69632\n",
      "70144\n",
      "70656\n",
      "71168\n",
      "71680\n",
      "72192\n",
      "72704\n",
      "73216\n",
      "73728\n",
      "74240\n",
      "74752\n",
      "75264\n",
      "75776\n",
      "76288\n",
      "76800\n",
      "77312\n",
      "77824\n",
      "78336\n",
      "78848\n",
      "79360\n",
      "79872\n",
      "80384\n",
      "80896\n",
      "81408\n",
      "81920\n",
      "82432\n",
      "82944\n",
      "83456\n",
      "83968\n",
      "84480\n",
      "84992\n",
      "85504\n",
      "86016\n",
      "86528\n",
      "87040\n",
      "87552\n",
      "88064\n",
      "88576\n",
      "89088\n",
      "89600\n",
      "90112\n",
      "90624\n",
      "91136\n",
      "91648\n",
      "92160\n",
      "92672\n",
      "93184\n",
      "93696\n",
      "94208\n",
      "94720\n",
      "95232\n",
      "95744\n",
      "96256\n",
      "96768\n",
      "97280\n",
      "97792\n",
      "98304\n",
      "98816\n",
      "99328\n",
      "99840\n",
      "100352\n",
      "100864\n",
      "101376\n",
      "101888\n",
      "102400\n",
      "102912\n",
      "103424\n",
      "103936\n",
      "104448\n",
      "104960\n",
      "105472\n",
      "105984\n",
      "106496\n",
      "107008\n",
      "107520\n",
      "108032\n",
      "108544\n",
      "109056\n",
      "109568\n",
      "110080\n",
      "110592\n",
      "111104\n",
      "111616\n",
      "112128\n",
      "112640\n",
      "113152\n",
      "113664\n",
      "114176\n",
      "114688\n",
      "115200\n",
      "115712\n",
      "116224\n",
      "116736\n",
      "117248\n",
      "117760\n",
      "118272\n",
      "118784\n",
      "119296\n",
      "119808\n",
      "120320\n",
      "120832\n",
      "121344\n",
      "121856\n",
      "122368\n",
      "122880\n",
      "123392\n",
      "123904\n",
      "124416\n",
      "124928\n",
      "125440\n",
      "125952\n",
      "126464\n",
      "126976\n",
      "127488\n",
      "128000\n",
      "128512\n",
      "129024\n",
      "129536\n",
      "130048\n",
      "130560\n",
      "131072\n",
      "131584\n",
      "132096\n",
      "132608\n",
      "133120\n",
      "133632\n",
      "134144\n",
      "134656\n",
      "135168\n",
      "135680\n",
      "136192\n",
      "136704\n",
      "137216\n",
      "137728\n",
      "138240\n",
      "138752\n",
      "139264\n",
      "139776\n",
      "140288\n",
      "140800\n",
      "141312\n",
      "141824\n",
      "142336\n",
      "142848\n",
      "143360\n",
      "143872\n",
      "144384\n",
      "144896\n",
      "145408\n",
      "145920\n",
      "146432\n",
      "146944\n",
      "147456\n",
      "147968\n",
      "148480\n",
      "148992\n",
      "149504\n",
      "150016\n",
      "150528\n",
      "151040\n",
      "151552\n",
      "152064\n",
      "152576\n",
      "153088\n",
      "153600\n",
      "154112\n",
      "154624\n",
      "155136\n",
      "155648\n",
      "156160\n",
      "156672\n",
      "157184\n",
      "157696\n",
      "158208\n",
      "158720\n",
      "159232\n",
      "159744\n",
      "160256\n",
      "160768\n",
      "161280\n",
      "161792\n",
      "162304\n",
      "162816\n",
      "163328\n",
      "163840\n",
      "164352\n",
      "164864\n",
      "165376\n",
      "165888\n",
      "166400\n",
      "166912\n",
      "167424\n",
      "167936\n",
      "168448\n",
      "168960\n",
      "169472\n",
      "169984\n",
      "170496\n",
      "171008\n",
      "171520\n",
      "172032\n",
      "172544\n",
      "173056\n",
      "173568\n",
      "174080\n",
      "174592\n",
      "175104\n",
      "175616\n",
      "176128\n",
      "176640\n",
      "177152\n",
      "177664\n",
      "178176\n",
      "178688\n",
      "179200\n",
      "179712\n",
      "180224\n",
      "180736\n",
      "181248\n",
      "181760\n",
      "182272\n",
      "182784\n",
      "183296\n",
      "183808\n",
      "184320\n",
      "184832\n",
      "185344\n",
      "185856\n",
      "186368\n",
      "186880\n",
      "187392\n",
      "187904\n",
      "188416\n",
      "188928\n",
      "189440\n",
      "189952\n",
      "190464\n",
      "190976\n",
      "191488\n",
      "192000\n",
      "192512\n",
      "193024\n",
      "193536\n",
      "194048\n",
      "194560\n",
      "195072\n",
      "195584\n",
      "196096\n",
      "196608\n",
      "197120\n",
      "197632\n",
      "198144\n",
      "198656\n",
      "199168\n",
      "199680\n",
      "200192\n",
      "200704\n",
      "201216\n",
      "201728\n",
      "202240\n",
      "202752\n",
      "203264\n",
      "203776\n",
      "204288\n",
      "204800\n",
      "205312\n",
      "205824\n",
      "206336\n",
      "206848\n",
      "207360\n",
      "207872\n",
      "208384\n",
      "208896\n",
      "209408\n",
      "209920\n",
      "210432\n",
      "210944\n",
      "211456\n",
      "211968\n",
      "212480\n",
      "212992\n",
      "213504\n",
      "214016\n",
      "214528\n",
      "215040\n",
      "215552\n",
      "216064\n",
      "216576\n",
      "217088\n",
      "217600\n",
      "218112\n",
      "218624\n",
      "219136\n",
      "219648\n",
      "220160\n",
      "220672\n",
      "221184\n",
      "221696\n",
      "222208\n",
      "222720\n",
      "223232\n",
      "223744\n",
      "224256\n",
      "224768\n",
      "225280\n",
      "225792\n",
      "226304\n",
      "226816\n",
      "227328\n",
      "227840\n",
      "228352\n",
      "228864\n",
      "229376\n",
      "229888\n",
      "230400\n",
      "230912\n",
      "231424\n",
      "231936\n",
      "232448\n",
      "232960\n",
      "233472\n",
      "233984\n",
      "234496\n",
      "235008\n",
      "235520\n",
      "236032\n",
      "236544\n",
      "237056\n",
      "237568\n",
      "238080\n",
      "238592\n",
      "239104\n",
      "239616\n",
      "240128\n",
      "240640\n",
      "241152\n",
      "241664\n",
      "242176\n",
      "242688\n",
      "243200\n",
      "243712\n",
      "244224\n",
      "244736\n",
      "245248\n",
      "245760\n",
      "246272\n",
      "246784\n",
      "247296\n",
      "247808\n",
      "248320\n",
      "248832\n",
      "249344\n",
      "249856\n",
      "250368\n",
      "250880\n",
      "251392\n",
      "251904\n",
      "252416\n",
      "252928\n",
      "253440\n",
      "253952\n",
      "254464\n",
      "254976\n",
      "255488\n",
      "256000\n",
      "256512\n",
      "257024\n",
      "257536\n",
      "258048\n",
      "258560\n",
      "259072\n",
      "259584\n",
      "260096\n",
      "260608\n",
      "261120\n",
      "261632\n",
      "262144\n",
      "262656\n",
      "263168\n",
      "263680\n",
      "264192\n",
      "264704\n",
      "265216\n",
      "265728\n",
      "266240\n",
      "266752\n",
      "267264\n",
      "267776\n",
      "268288\n",
      "268800\n",
      "269312\n",
      "269824\n",
      "270336\n",
      "270848\n",
      "271360\n",
      "271872\n",
      "272384\n",
      "272896\n",
      "273408\n",
      "273920\n",
      "274432\n",
      "274944\n",
      "275456\n",
      "275968\n",
      "276480\n",
      "276992\n",
      "277504\n",
      "278016\n",
      "278528\n",
      "279040\n",
      "279552\n",
      "280064\n",
      "280576\n",
      "281088\n",
      "281600\n",
      "282112\n",
      "282624\n",
      "283136\n",
      "283648\n",
      "284160\n",
      "284672\n",
      "285184\n",
      "285696\n",
      "286208\n",
      "286720\n",
      "287232\n",
      "287744\n",
      "288256\n",
      "288768\n",
      "289280\n",
      "289792\n",
      "290304\n",
      "290816\n",
      "291328\n",
      "291840\n",
      "292352\n",
      "292864\n",
      "293376\n",
      "293888\n",
      "294400\n",
      "294912\n",
      "295424\n",
      "295936\n",
      "296448\n",
      "296960\n",
      "297472\n",
      "297984\n",
      "298496\n",
      "299008\n",
      "299520\n",
      "300032\n",
      "300544\n",
      "301056\n",
      "301568\n",
      "302080\n",
      "302592\n",
      "303104\n",
      "303616\n",
      "304128\n",
      "304640\n",
      "305152\n",
      "305664\n",
      "306176\n",
      "306688\n",
      "307200\n",
      "307712\n",
      "308224\n",
      "308736\n",
      "309248\n",
      "309760\n",
      "310272\n",
      "310784\n",
      "311296\n",
      "311808\n",
      "312320\n",
      "312832\n",
      "313344\n",
      "313856\n",
      "314368\n",
      "314880\n",
      "315392\n",
      "315904\n",
      "316416\n",
      "316928\n",
      "317440\n",
      "317952\n",
      "318464\n",
      "318976\n",
      "319488\n",
      "320000\n",
      "320512\n",
      "321024\n",
      "321536\n",
      "322048\n",
      "322560\n",
      "323072\n",
      "323584\n",
      "324096\n",
      "324608\n",
      "325120\n",
      "325632\n",
      "326144\n",
      "326656\n",
      "327168\n",
      "327680\n",
      "328192\n",
      "328704\n",
      "329216\n",
      "329728\n",
      "330240\n",
      "330752\n",
      "331264\n",
      "331776\n",
      "332288\n",
      "332800\n",
      "333312\n",
      "333824\n",
      "334336\n",
      "334848\n",
      "335360\n",
      "335872\n",
      "336384\n",
      "336896\n",
      "337408\n",
      "337920\n",
      "338432\n",
      "338944\n",
      "339456\n",
      "339968\n",
      "340480\n",
      "340992\n",
      "341504\n",
      "342016\n",
      "342528\n",
      "343040\n",
      "343552\n",
      "344064\n",
      "344576\n",
      "345088\n",
      "345600\n",
      "346112\n",
      "346624\n",
      "347136\n",
      "347648\n",
      "348160\n",
      "348672\n",
      "349184\n",
      "349696\n",
      "350208\n",
      "350720\n",
      "351232\n",
      "351744\n",
      "352256\n",
      "352768\n",
      "353280\n",
      "353792\n",
      "354304\n",
      "354816\n",
      "355328\n",
      "355840\n",
      "356352\n",
      "356864\n",
      "357376\n",
      "357888\n",
      "358400\n",
      "358912\n",
      "359424\n",
      "359936\n",
      "360448\n",
      "360960\n",
      "361472\n",
      "361984\n",
      "362496\n",
      "363008\n",
      "363520\n",
      "364032\n",
      "364544\n",
      "365056\n",
      "365568\n",
      "366080\n",
      "366592\n",
      "367104\n",
      "367616\n",
      "368128\n",
      "368640\n",
      "369152\n",
      "369664\n",
      "370176\n",
      "370688\n",
      "371200\n",
      "371712\n",
      "372224\n",
      "372736\n",
      "373248\n",
      "373760\n",
      "374272\n",
      "374784\n",
      "375296\n",
      "375808\n",
      "376320\n",
      "376832\n",
      "377344\n",
      "377856\n",
      "378368\n",
      "378880\n",
      "379392\n",
      "379904\n",
      "380416\n",
      "380928\n",
      "381440\n",
      "381952\n",
      "382464\n",
      "382976\n",
      "383488\n",
      "384000\n",
      "384512\n",
      "385024\n",
      "385536\n",
      "386048\n",
      "386560\n",
      "387072\n",
      "387584\n",
      "388096\n",
      "388608\n",
      "389120\n",
      "389632\n",
      "390144\n",
      "390656\n",
      "391168\n",
      "391680\n",
      "392192\n",
      "392704\n",
      "393216\n",
      "393728\n",
      "394240\n",
      "394752\n",
      "395264\n",
      "395776\n",
      "396288\n",
      "396800\n",
      "397312\n",
      "397824\n",
      "398336\n",
      "398848\n",
      "399360\n",
      "399872\n",
      "400384\n",
      "400896\n",
      "401408\n",
      "401920\n",
      "402432\n",
      "402944\n",
      "403456\n",
      "403968\n",
      "404480\n",
      "404992\n",
      "405504\n",
      "406016\n",
      "406528\n",
      "407040\n",
      "407552\n",
      "408064\n",
      "408576\n",
      "409088\n",
      "409600\n",
      "410112\n",
      "410624\n",
      "411136\n",
      "411648\n",
      "412160\n",
      "412672\n",
      "413184\n",
      "413696\n",
      "414208\n",
      "414720\n",
      "415232\n",
      "415744\n",
      "416256\n",
      "416768\n",
      "417280\n",
      "417792\n",
      "418304\n",
      "418816\n",
      "419328\n",
      "419840\n",
      "420352\n",
      "420864\n",
      "421376\n",
      "421888\n",
      "422400\n",
      "422912\n",
      "423424\n",
      "423936\n",
      "424448\n",
      "424960\n",
      "425472\n",
      "425984\n",
      "426496\n",
      "427008\n",
      "427520\n",
      "428032\n",
      "428544\n",
      "429056\n",
      "429568\n",
      "430080\n",
      "430592\n",
      "431104\n",
      "431616\n",
      "432128\n",
      "432640\n",
      "433152\n",
      "433664\n",
      "434176\n",
      "434688\n",
      "435200\n",
      "435712\n",
      "436224\n",
      "436736\n",
      "437248\n",
      "437760\n",
      "438272\n",
      "438784\n",
      "439296\n",
      "439808\n",
      "440320\n",
      "440832\n",
      "441344\n",
      "441856\n",
      "442368\n",
      "442880\n",
      "443392\n",
      "443904\n",
      "444416\n",
      "444928\n",
      "445440\n",
      "445952\n",
      "446464\n",
      "446976\n",
      "447488\n",
      "448000\n",
      "448512\n",
      "449024\n",
      "449536\n",
      "450048\n",
      "450560\n",
      "451072\n",
      "451584\n",
      "452096\n",
      "452608\n",
      "453120\n",
      "453632\n",
      "454144\n",
      "454656\n",
      "455168\n",
      "455680\n",
      "456192\n",
      "456704\n",
      "457216\n",
      "457728\n",
      "458240\n",
      "458752\n",
      "459264\n",
      "459776\n",
      "460288\n",
      "460800\n",
      "461312\n",
      "461824\n",
      "462336\n",
      "462848\n",
      "463360\n",
      "463872\n",
      "464384\n",
      "464896\n",
      "465408\n",
      "465920\n",
      "466432\n",
      "466944\n",
      "467456\n",
      "467968\n",
      "468480\n",
      "468992\n",
      "469504\n",
      "470016\n",
      "470528\n",
      "471040\n",
      "471552\n",
      "472064\n",
      "472576\n",
      "473088\n",
      "473600\n",
      "474112\n",
      "474624\n",
      "475136\n",
      "475648\n",
      "476160\n",
      "476672\n",
      "477184\n",
      "477696\n",
      "478208\n",
      "478720\n",
      "479232\n",
      "479744\n",
      "480256\n",
      "480768\n",
      "481280\n",
      "481792\n",
      "482304\n",
      "482816\n",
      "483328\n",
      "483840\n",
      "484352\n",
      "484864\n",
      "485376\n",
      "485888\n",
      "486400\n",
      "486912\n",
      "487424\n",
      "487936\n",
      "488448\n",
      "488960\n",
      "489472\n",
      "489984\n",
      "490496\n",
      "491008\n",
      "491520\n",
      "492032\n",
      "492544\n",
      "493056\n",
      "493568\n",
      "494080\n",
      "494592\n",
      "495104\n",
      "495616\n",
      "496128\n",
      "496640\n",
      "497152\n",
      "497664\n",
      "498176\n",
      "498688\n",
      "499200\n",
      "499712\n",
      "500224\n",
      "500736\n",
      "501248\n",
      "501760\n",
      "502272\n",
      "502784\n",
      "503296\n",
      "503808\n",
      "504320\n",
      "504832\n",
      "505344\n",
      "505856\n",
      "506368\n",
      "506880\n",
      "507392\n",
      "507904\n",
      "508416\n",
      "508928\n",
      "509440\n",
      "509952\n",
      "510464\n",
      "510976\n",
      "511488\n",
      "512000\n",
      "512512\n",
      "513024\n",
      "513536\n",
      "514048\n",
      "514560\n",
      "515072\n",
      "515584\n",
      "516096\n",
      "516608\n",
      "517120\n",
      "517632\n",
      "518144\n",
      "518656\n",
      "519168\n",
      "519680\n",
      "520192\n",
      "520704\n",
      "521216\n",
      "521728\n",
      "522240\n",
      "522752\n",
      "523264\n",
      "523776\n",
      "524288\n",
      "524800\n",
      "525312\n",
      "525824\n",
      "526336\n",
      "526848\n",
      "527360\n",
      "527872\n",
      "528384\n",
      "528896\n",
      "529408\n",
      "529920\n",
      "530432\n",
      "530944\n",
      "531456\n",
      "531968\n",
      "532480\n",
      "532992\n",
      "533504\n",
      "534016\n",
      "534528\n",
      "535040\n",
      "535552\n",
      "536064\n",
      "536576\n",
      "537088\n",
      "537600\n",
      "538112\n",
      "538624\n",
      "539136\n",
      "539648\n",
      "540160\n",
      "540672\n",
      "541184\n",
      "541696\n",
      "542208\n",
      "542720\n",
      "543232\n",
      "543744\n",
      "544256\n",
      "544768\n",
      "545280\n",
      "545792\n",
      "546304\n",
      "546816\n",
      "547328\n",
      "547840\n",
      "548352\n",
      "548864\n",
      "549376\n",
      "549888\n",
      "550400\n",
      "550912\n",
      "551424\n",
      "551936\n",
      "552448\n",
      "552960\n",
      "553472\n",
      "553984\n",
      "554496\n",
      "555008\n",
      "555520\n",
      "556032\n",
      "556544\n",
      "557056\n",
      "557568\n",
      "558080\n",
      "558592\n",
      "559104\n",
      "559616\n",
      "560128\n",
      "560640\n",
      "561152\n",
      "561664\n",
      "562176\n",
      "562688\n",
      "563200\n",
      "563712\n",
      "564224\n",
      "564736\n",
      "565248\n",
      "565760\n",
      "566272\n",
      "566784\n",
      "567296\n",
      "567808\n",
      "568320\n",
      "568832\n",
      "569344\n",
      "569856\n",
      "570368\n",
      "570880\n",
      "571392\n",
      "571904\n",
      "572416\n",
      "572928\n",
      "573440\n",
      "573952\n",
      "574464\n",
      "574976\n",
      "575488\n",
      "576000\n",
      "576512\n",
      "577024\n",
      "577536\n",
      "578048\n",
      "578560\n",
      "579072\n",
      "579584\n",
      "580096\n",
      "580608\n",
      "581120\n",
      "581632\n",
      "582144\n",
      "582656\n",
      "583168\n",
      "583680\n",
      "584192\n",
      "584704\n",
      "585216\n",
      "585728\n",
      "586240\n",
      "586752\n",
      "587264\n",
      "587776\n",
      "588288\n",
      "588800\n",
      "589312\n",
      "589824\n",
      "590336\n",
      "590848\n",
      "591360\n",
      "591872\n",
      "592384\n",
      "592896\n",
      "593408\n",
      "593920\n",
      "594432\n",
      "594944\n",
      "595456\n",
      "595968\n",
      "596480\n",
      "596992\n",
      "597504\n",
      "598016\n",
      "598528\n",
      "599040\n",
      "599552\n",
      "600064\n",
      "600576\n",
      "601088\n",
      "601600\n",
      "602112\n",
      "602624\n",
      "603136\n",
      "603648\n",
      "604160\n",
      "604672\n",
      "605184\n",
      "605696\n",
      "606208\n",
      "606720\n",
      "607232\n",
      "607744\n",
      "608256\n",
      "608768\n",
      "609280\n",
      "609792\n",
      "610304\n",
      "610816\n",
      "611328\n",
      "611840\n",
      "612352\n",
      "612864\n",
      "613376\n",
      "613888\n",
      "614400\n",
      "614912\n",
      "615424\n",
      "615936\n",
      "616448\n",
      "616960\n",
      "617472\n",
      "617984\n",
      "618496\n",
      "619008\n",
      "619520\n",
      "620032\n",
      "620544\n",
      "621056\n",
      "621568\n",
      "622080\n",
      "622592\n",
      "623104\n",
      "623616\n",
      "624128\n",
      "624640\n",
      "625152\n",
      "625664\n",
      "626176\n",
      "626688\n",
      "627200\n",
      "627712\n",
      "628224\n",
      "628736\n",
      "629248\n",
      "629760\n",
      "630272\n",
      "630784\n",
      "631296\n",
      "631808\n",
      "632320\n",
      "632832\n",
      "633344\n",
      "633856\n",
      "634368\n",
      "634880\n",
      "635392\n",
      "635904\n",
      "636416\n",
      "636928\n",
      "637440\n",
      "637952\n",
      "638464\n",
      "638976\n",
      "639488\n",
      "640000\n",
      "640512\n",
      "641024\n",
      "641536\n",
      "642048\n",
      "642560\n",
      "643072\n",
      "643584\n",
      "644096\n",
      "644608\n",
      "645120\n",
      "645632\n",
      "646144\n",
      "646656\n",
      "647168\n",
      "647680\n",
      "648192\n",
      "648704\n",
      "649216\n",
      "649728\n",
      "650240\n",
      "650752\n",
      "651264\n",
      "651776\n",
      "652288\n",
      "652800\n",
      "653312\n",
      "653824\n",
      "654336\n",
      "654848\n",
      "655360\n",
      "655872\n",
      "656384\n",
      "656896\n",
      "657408\n",
      "657920\n",
      "658432\n",
      "658944\n",
      "659456\n",
      "659968\n",
      "660480\n",
      "660992\n",
      "661504\n",
      "662016\n",
      "662528\n",
      "663040\n",
      "663552\n",
      "664064\n",
      "664576\n",
      "665088\n",
      "665600\n",
      "666112\n",
      "666624\n",
      "667136\n",
      "667648\n",
      "668160\n",
      "668672\n",
      "669184\n",
      "669696\n",
      "670208\n",
      "670720\n",
      "671232\n",
      "671744\n",
      "672256\n",
      "672768\n",
      "673280\n",
      "673792\n",
      "674304\n",
      "674816\n",
      "675328\n",
      "675840\n",
      "676352\n",
      "676864\n",
      "677376\n",
      "677888\n",
      "678400\n",
      "678912\n",
      "679424\n",
      "679936\n",
      "680448\n",
      "680960\n",
      "681472\n",
      "681984\n",
      "682496\n",
      "683008\n",
      "683520\n",
      "684032\n",
      "684544\n",
      "685056\n",
      "685568\n",
      "686080\n",
      "686592\n",
      "687104\n",
      "687616\n",
      "688128\n",
      "688640\n",
      "689152\n",
      "689664\n",
      "690176\n",
      "690688\n",
      "691200\n",
      "691712\n",
      "692224\n",
      "692736\n",
      "693248\n",
      "693760\n",
      "694272\n",
      "694784\n",
      "695296\n",
      "695808\n",
      "696320\n",
      "696832\n",
      "697344\n",
      "697856\n",
      "698368\n",
      "698880\n",
      "699392\n",
      "699904\n",
      "700416\n",
      "700928\n",
      "701440\n",
      "701952\n",
      "702464\n",
      "702976\n",
      "703488\n",
      "704000\n",
      "704512\n",
      "705024\n",
      "705536\n",
      "706048\n",
      "706560\n",
      "707072\n",
      "707584\n",
      "708096\n",
      "708608\n",
      "709120\n",
      "709632\n",
      "710144\n",
      "710656\n",
      "711168\n",
      "711680\n",
      "712192\n",
      "712704\n",
      "713216\n",
      "713728\n",
      "714240\n",
      "714752\n",
      "715264\n",
      "715776\n",
      "716288\n",
      "716800\n",
      "717312\n",
      "717824\n",
      "718336\n",
      "718848\n",
      "719360\n",
      "719872\n",
      "720384\n",
      "720896\n",
      "721408\n",
      "721920\n",
      "722432\n",
      "722944\n",
      "723456\n",
      "723968\n",
      "724480\n",
      "724992\n",
      "725504\n",
      "726016\n",
      "726528\n",
      "727040\n",
      "727552\n",
      "728064\n",
      "728576\n",
      "729088\n",
      "729600\n",
      "730112\n",
      "730624\n",
      "731136\n",
      "731648\n",
      "732160\n",
      "732672\n",
      "733184\n",
      "733696\n",
      "734208\n",
      "734720\n",
      "735232\n",
      "735744\n",
      "736256\n",
      "736768\n",
      "737280\n",
      "737792\n",
      "738304\n",
      "738816\n",
      "739328\n",
      "739840\n",
      "740352\n",
      "740864\n",
      "741376\n",
      "741888\n",
      "742400\n",
      "742912\n",
      "743424\n",
      "743936\n",
      "744448\n",
      "744960\n",
      "745472\n",
      "745984\n",
      "746496\n",
      "747008\n",
      "747520\n",
      "748032\n",
      "748544\n",
      "749056\n",
      "749568\n",
      "750080\n",
      "750592\n",
      "751104\n",
      "751616\n",
      "752128\n",
      "752640\n",
      "753152\n",
      "753664\n",
      "754176\n",
      "754688\n",
      "755200\n",
      "755712\n",
      "756224\n",
      "756736\n",
      "757248\n",
      "757760\n",
      "758272\n",
      "758784\n",
      "759296\n",
      "759808\n",
      "760320\n",
      "760832\n",
      "761344\n",
      "761856\n",
      "762368\n",
      "762880\n",
      "763392\n",
      "763904\n",
      "764416\n",
      "764928\n",
      "765440\n",
      "765952\n",
      "766464\n",
      "766976\n",
      "767488\n",
      "768000\n",
      "768512\n",
      "769024\n",
      "769536\n",
      "770048\n",
      "770560\n",
      "771072\n",
      "771584\n",
      "772096\n",
      "772608\n",
      "773120\n",
      "773632\n",
      "774144\n",
      "774656\n",
      "775168\n",
      "775680\n",
      "776192\n",
      "776704\n",
      "777216\n",
      "777728\n",
      "778240\n",
      "778752\n",
      "779264\n",
      "779776\n",
      "780288\n",
      "780800\n",
      "781312\n",
      "781824\n",
      "782336\n",
      "782848\n",
      "783360\n",
      "783872\n",
      "784384\n",
      "784896\n",
      "785408\n",
      "785920\n",
      "786432\n",
      "786944\n",
      "787456\n",
      "787968\n",
      "788480\n",
      "788992\n",
      "789504\n",
      "790016\n",
      "790528\n",
      "791040\n",
      "791552\n",
      "792064\n",
      "792576\n",
      "793088\n",
      "793600\n",
      "794112\n",
      "794624\n",
      "795136\n",
      "795648\n",
      "796160\n",
      "796672\n",
      "797184\n",
      "797696\n",
      "798208\n",
      "798720\n",
      "799232\n",
      "799744\n",
      "800256\n",
      "800768\n",
      "801280\n",
      "801792\n",
      "802304\n",
      "802816\n",
      "803328\n",
      "803840\n",
      "804352\n",
      "804864\n",
      "805376\n",
      "805888\n",
      "806400\n",
      "806912\n",
      "807424\n",
      "807936\n",
      "808448\n",
      "808960\n",
      "809472\n",
      "809984\n",
      "810496\n",
      "811008\n",
      "811520\n",
      "812032\n",
      "812544\n",
      "813056\n",
      "813568\n",
      "814080\n",
      "814592\n",
      "815104\n",
      "815616\n",
      "816128\n",
      "816640\n",
      "817152\n",
      "817664\n",
      "818176\n",
      "818688\n",
      "819200\n",
      "819712\n",
      "820224\n",
      "820736\n",
      "821248\n",
      "821760\n",
      "822272\n",
      "822784\n",
      "823296\n",
      "823808\n",
      "824320\n",
      "824832\n",
      "825344\n",
      "825856\n",
      "826368\n",
      "826880\n",
      "827392\n",
      "827904\n",
      "828416\n",
      "828928\n",
      "829440\n",
      "829952\n",
      "830464\n",
      "830976\n",
      "831488\n",
      "832000\n",
      "832512\n",
      "833024\n",
      "833536\n",
      "834048\n",
      "834560\n",
      "835072\n",
      "835584\n",
      "836096\n",
      "836608\n",
      "837120\n",
      "837632\n",
      "838144\n",
      "838656\n",
      "839168\n",
      "839680\n",
      "840192\n",
      "840704\n",
      "841216\n",
      "841728\n",
      "842240\n",
      "842752\n",
      "843264\n",
      "843776\n",
      "844288\n",
      "844800\n",
      "845312\n",
      "845824\n",
      "846336\n",
      "846848\n",
      "847360\n",
      "847872\n",
      "848384\n",
      "848896\n",
      "849408\n",
      "849920\n",
      "850432\n",
      "850944\n",
      "851456\n",
      "851968\n",
      "852480\n",
      "852992\n",
      "853504\n",
      "854016\n",
      "854528\n",
      "855040\n",
      "855552\n",
      "856064\n",
      "856576\n",
      "857088\n",
      "857600\n",
      "858112\n",
      "858624\n",
      "859136\n",
      "859648\n",
      "860160\n",
      "860672\n",
      "861184\n",
      "861696\n",
      "862208\n",
      "862720\n",
      "863232\n",
      "863744\n",
      "864256\n",
      "864768\n",
      "865280\n",
      "865792\n",
      "866304\n",
      "866816\n",
      "867328\n",
      "867840\n",
      "868352\n",
      "868864\n",
      "869376\n",
      "869888\n",
      "870400\n",
      "870912\n",
      "871424\n",
      "871936\n",
      "872448\n",
      "872960\n",
      "873472\n",
      "873984\n",
      "874496\n",
      "875008\n",
      "875520\n",
      "876032\n",
      "876544\n",
      "877056\n",
      "877568\n",
      "878080\n",
      "878592\n",
      "879104\n",
      "879616\n",
      "880128\n",
      "880640\n",
      "881152\n",
      "881664\n",
      "882176\n",
      "882688\n",
      "883200\n",
      "883712\n",
      "884224\n",
      "884736\n",
      "885248\n",
      "885760\n",
      "886272\n",
      "886784\n",
      "887296\n",
      "887808\n",
      "888320\n",
      "888832\n",
      "889344\n",
      "889856\n",
      "890368\n",
      "890880\n",
      "891392\n",
      "891904\n",
      "892416\n",
      "892928\n",
      "893440\n",
      "893952\n",
      "894464\n",
      "894976\n",
      "895488\n",
      "896000\n",
      "896512\n",
      "897024\n",
      "897536\n",
      "898048\n",
      "898560\n",
      "899072\n",
      "899584\n",
      "900096\n",
      "900608\n",
      "901120\n",
      "901632\n",
      "902144\n",
      "902656\n",
      "903168\n",
      "903680\n",
      "904192\n",
      "904704\n",
      "905216\n",
      "905728\n",
      "906240\n",
      "906752\n",
      "907264\n",
      "907776\n",
      "908288\n",
      "908800\n",
      "909312\n",
      "909824\n",
      "910336\n",
      "910848\n",
      "911360\n",
      "911872\n",
      "912384\n",
      "912896\n",
      "913408\n",
      "913920\n",
      "914432\n",
      "914944\n",
      "915456\n",
      "915968\n",
      "916480\n",
      "916992\n",
      "917504\n",
      "918016\n",
      "918528\n",
      "919040\n",
      "919552\n",
      "920064\n",
      "920576\n",
      "921088\n",
      "921600\n",
      "922112\n",
      "922624\n",
      "923136\n",
      "923648\n",
      "924160\n",
      "924672\n",
      "925184\n",
      "925696\n",
      "926208\n",
      "926720\n",
      "927232\n",
      "927744\n",
      "928256\n",
      "928768\n",
      "929280\n",
      "929792\n",
      "930304\n",
      "930816\n",
      "931328\n",
      "931840\n",
      "932352\n",
      "932864\n",
      "933376\n",
      "933888\n",
      "934400\n",
      "934912\n",
      "935424\n",
      "935936\n",
      "936448\n",
      "936960\n",
      "937472\n",
      "937984\n",
      "938496\n",
      "939008\n",
      "939520\n",
      "940032\n",
      "940544\n",
      "941056\n",
      "941568\n",
      "942080\n",
      "942592\n",
      "943104\n",
      "943616\n",
      "944128\n",
      "944640\n",
      "945152\n",
      "945664\n",
      "946176\n",
      "946688\n",
      "947200\n",
      "947712\n",
      "948224\n",
      "948736\n",
      "949248\n",
      "949760\n",
      "950272\n",
      "950784\n",
      "951296\n",
      "951808\n",
      "952320\n",
      "952832\n",
      "953344\n",
      "953856\n",
      "954368\n",
      "954880\n",
      "955392\n",
      "955904\n",
      "956416\n",
      "956928\n",
      "957440\n",
      "957952\n",
      "958464\n",
      "958976\n",
      "959488\n",
      "960000\n",
      "960512\n",
      "961024\n",
      "961536\n",
      "962048\n",
      "962560\n",
      "963072\n",
      "963584\n",
      "964096\n",
      "964608\n",
      "965120\n",
      "965632\n",
      "966144\n",
      "966656\n",
      "967168\n",
      "967680\n",
      "968192\n",
      "968704\n",
      "969216\n",
      "969728\n",
      "970240\n",
      "970752\n",
      "971264\n",
      "971776\n",
      "972288\n",
      "972800\n",
      "973312\n",
      "973824\n",
      "974336\n",
      "974848\n",
      "975360\n",
      "975872\n",
      "976384\n",
      "976896\n",
      "977408\n",
      "977920\n",
      "978432\n",
      "978944\n",
      "979456\n",
      "979968\n",
      "980480\n",
      "980992\n",
      "981504\n",
      "982016\n",
      "982528\n",
      "983040\n",
      "983552\n",
      "984064\n",
      "984576\n",
      "985088\n",
      "985600\n",
      "986112\n",
      "986624\n",
      "987136\n",
      "987648\n",
      "988160\n",
      "988672\n",
      "989184\n",
      "989696\n",
      "990208\n",
      "990720\n",
      "991232\n",
      "991744\n",
      "992256\n",
      "992768\n",
      "993280\n",
      "993792\n",
      "994304\n",
      "994816\n",
      "995328\n",
      "995840\n",
      "996352\n",
      "996864\n",
      "997376\n",
      "997888\n",
      "998400\n",
      "998912\n",
      "999424\n",
      "999936\n",
      "1000448\n",
      "1000960\n",
      "1001472\n",
      "1001984\n",
      "1002496\n",
      "1003008\n",
      "1003520\n",
      "1004032\n",
      "1004544\n",
      "1005056\n",
      "1005568\n",
      "1006080\n",
      "1006592\n",
      "1007104\n",
      "1007616\n",
      "1008128\n",
      "1008640\n",
      "1009152\n",
      "1009664\n",
      "1010176\n",
      "1010688\n",
      "1011200\n",
      "1011712\n",
      "1012224\n",
      "1012736\n",
      "1013248\n",
      "1013760\n",
      "1014272\n",
      "1014784\n",
      "1015296\n",
      "1015808\n",
      "1016320\n",
      "1016832\n",
      "1017344\n",
      "1017856\n",
      "1018368\n",
      "1018880\n",
      "1019392\n",
      "1019904\n",
      "1020416\n",
      "1020928\n",
      "1021440\n",
      "1021952\n",
      "1022464\n",
      "1022976\n",
      "1023488\n",
      "1024000\n",
      "1024512\n",
      "1025024\n",
      "1025536\n",
      "1026048\n",
      "1026560\n",
      "1027072\n",
      "1027584\n",
      "1028096\n",
      "1028608\n",
      "1029120\n",
      "1029632\n",
      "1030144\n",
      "1030656\n",
      "1031168\n",
      "1031680\n",
      "1032192\n",
      "1032704\n",
      "1033216\n",
      "1033728\n",
      "1034240\n",
      "1034752\n",
      "1035264\n",
      "1035776\n",
      "1036288\n",
      "1036800\n",
      "1037312\n",
      "1037824\n",
      "1038336\n",
      "1038848\n",
      "1039360\n",
      "1039872\n",
      "1040384\n",
      "1040896\n",
      "1041408\n",
      "1041920\n",
      "1042432\n",
      "1042944\n",
      "1043456\n",
      "1043968\n",
      "1044480\n",
      "1044992\n",
      "1045504\n",
      "1046016\n",
      "1046528\n",
      "1047040\n",
      "1047552\n",
      "1048064\n",
      "1048576\n",
      "1049088\n",
      "1049600\n",
      "1050112\n",
      "1050624\n",
      "1051136\n",
      "1051648\n",
      "1052160\n",
      "1052672\n",
      "1053184\n",
      "1053696\n",
      "1054208\n",
      "1054720\n",
      "1055232\n",
      "1055744\n",
      "1056256\n",
      "1056768\n",
      "1057280\n",
      "1057792\n",
      "1058304\n",
      "1058816\n",
      "1059328\n",
      "1059840\n",
      "1060352\n",
      "1060864\n",
      "1061376\n",
      "1061888\n",
      "1062400\n",
      "1062912\n",
      "1063424\n",
      "1063936\n",
      "1064448\n",
      "1064960\n",
      "1065472\n",
      "1065984\n",
      "1066496\n",
      "1067008\n",
      "1067520\n",
      "1068032\n",
      "1068544\n",
      "1069056\n",
      "1069568\n",
      "1070080\n",
      "1070592\n",
      "1071104\n",
      "1071616\n",
      "1072128\n",
      "1072640\n",
      "1073152\n",
      "1073664\n",
      "1074176\n",
      "1074688\n",
      "1075200\n",
      "1075712\n",
      "1076224\n",
      "1076736\n",
      "1077248\n",
      "1077760\n",
      "1078272\n",
      "1078784\n",
      "1079296\n",
      "1079808\n",
      "1080320\n",
      "1080832\n",
      "1081344\n",
      "1081856\n",
      "1082368\n",
      "1082880\n",
      "1083392\n",
      "1083904\n",
      "1084416\n",
      "1084928\n",
      "1085440\n",
      "1085952\n",
      "1086464\n",
      "1086976\n",
      "1087488\n",
      "1088000\n",
      "1088512\n",
      "1089024\n",
      "1089536\n",
      "1090048\n",
      "1090560\n",
      "1091072\n",
      "1091584\n",
      "1092096\n",
      "1092608\n",
      "1093120\n",
      "1093632\n",
      "1094144\n",
      "1094656\n",
      "1095168\n",
      "1095680\n",
      "1096192\n",
      "1096704\n",
      "1097216\n",
      "1097728\n",
      "1098240\n",
      "1098752\n",
      "1099264\n",
      "1099776\n",
      "1100288\n",
      "1100800\n",
      "1101312\n",
      "1101824\n",
      "1102336\n",
      "1102848\n",
      "1103360\n",
      "1103872\n",
      "1104384\n",
      "1104896\n",
      "1105408\n",
      "1105920\n",
      "1106432\n",
      "1106944\n",
      "1107456\n",
      "1107968\n",
      "1108480\n",
      "1108992\n",
      "1109504\n",
      "1110016\n",
      "1110528\n",
      "1111040\n",
      "1111552\n",
      "1112064\n",
      "1112576\n",
      "1113088\n",
      "1113600\n",
      "1114112\n",
      "1114624\n",
      "1115136\n",
      "1115648\n",
      "1116160\n",
      "1116672\n",
      "1117184\n",
      "1117696\n",
      "1118208\n",
      "1118720\n",
      "1119232\n",
      "1119744\n",
      "1120256\n",
      "1120768\n",
      "1121280\n",
      "1121792\n",
      "1122304\n",
      "1122816\n",
      "1123328\n",
      "1123840\n",
      "1124352\n",
      "1124864\n",
      "1125376\n",
      "1125888\n",
      "1126400\n",
      "1126912\n",
      "1127424\n",
      "1127936\n",
      "1128448\n",
      "1128960\n",
      "1129472\n",
      "1129984\n",
      "1130496\n",
      "1131008\n",
      "1131520\n",
      "1132032\n",
      "1132544\n",
      "1133056\n",
      "1133568\n",
      "1134080\n",
      "1134592\n",
      "1135104\n",
      "1135616\n",
      "1136128\n",
      "1136640\n",
      "1137152\n",
      "1137664\n",
      "1138176\n",
      "1138688\n",
      "1139200\n",
      "1139712\n",
      "1140224\n",
      "1140736\n",
      "1141248\n",
      "1141760\n",
      "1142272\n",
      "1142784\n",
      "1143296\n",
      "1143808\n",
      "1144320\n",
      "1144832\n",
      "1145344\n",
      "1145856\n",
      "1146368\n",
      "1146880\n",
      "1147392\n",
      "1147904\n",
      "1148416\n",
      "1148928\n",
      "1149440\n",
      "1149952\n",
      "1150464\n",
      "1150976\n",
      "1151488\n",
      "1152000\n",
      "1152512\n",
      "1153024\n",
      "1153536\n",
      "1154048\n",
      "1154560\n",
      "1155072\n",
      "1155584\n",
      "1156096\n",
      "1156608\n",
      "1157120\n",
      "1157632\n",
      "1158144\n",
      "1158656\n",
      "1159168\n",
      "1159680\n",
      "1160192\n",
      "1160704\n",
      "1161216\n",
      "1161728\n",
      "1162240\n",
      "1162752\n",
      "1163264\n",
      "1163776\n",
      "1164288\n",
      "1164800\n",
      "1165312\n",
      "1165824\n",
      "1166336\n",
      "1166848\n",
      "1167360\n",
      "1167872\n",
      "1168384\n",
      "1168896\n",
      "1169408\n",
      "1169920\n",
      "1170432\n",
      "1170944\n",
      "1171456\n",
      "1171968\n",
      "1172480\n",
      "1172992\n",
      "1173504\n",
      "1174016\n",
      "1174528\n",
      "1175040\n",
      "1175552\n",
      "1176064\n",
      "1176576\n",
      "1177088\n",
      "1177600\n",
      "1178112\n",
      "1178624\n",
      "1179136\n",
      "1179648\n",
      "1180160\n",
      "1180672\n",
      "1181184\n",
      "1181696\n",
      "1182208\n",
      "1182720\n",
      "1183232\n",
      "1183744\n",
      "1184256\n",
      "1184768\n",
      "1185280\n",
      "1185792\n",
      "1186304\n",
      "1186816\n",
      "1187328\n",
      "1187840\n",
      "1188352\n",
      "1188864\n",
      "1189376\n",
      "1189888\n",
      "1190400\n",
      "1190912\n",
      "1191424\n",
      "1191936\n",
      "1192448\n",
      "1192960\n",
      "1193472\n",
      "1193984\n",
      "1194496\n",
      "1195008\n",
      "1195520\n",
      "1196032\n",
      "1196544\n",
      "1197056\n",
      "1197568\n",
      "1198080\n",
      "1198592\n",
      "1199104\n",
      "1199616\n",
      "1200128\n",
      "1200640\n",
      "1201152\n",
      "1201664\n",
      "1202176\n",
      "1202688\n",
      "1203200\n",
      "1203712\n",
      "1204224\n",
      "1204736\n",
      "1205248\n",
      "1205760\n",
      "1206272\n",
      "1206784\n",
      "1207296\n",
      "1207808\n",
      "1208320\n",
      "1208832\n",
      "1209344\n",
      "1209856\n",
      "1210368\n",
      "1210880\n",
      "1211392\n",
      "1211904\n",
      "1212416\n",
      "1212928\n",
      "1213440\n",
      "1213952\n",
      "1214464\n",
      "1214976\n",
      "1215488\n",
      "1216000\n",
      "1216512\n",
      "1217024\n",
      "1217536\n",
      "1218048\n",
      "1218560\n",
      "1219072\n",
      "1219584\n",
      "1220096\n",
      "1220608\n",
      "1221120\n",
      "1221632\n",
      "1222144\n",
      "1222656\n",
      "1223168\n",
      "1223680\n",
      "1224192\n",
      "1224704\n",
      "1225216\n",
      "1225728\n",
      "1226240\n",
      "1226752\n",
      "1227264\n",
      "1227776\n",
      "1228288\n",
      "1228800\n",
      "1229312\n",
      "1229824\n",
      "1230336\n",
      "1230848\n",
      "1231360\n",
      "1231872\n",
      "1232384\n",
      "1232896\n",
      "1233408\n",
      "1233920\n",
      "1234432\n",
      "1234944\n",
      "1235456\n",
      "1235968\n",
      "1236480\n",
      "1236992\n",
      "1237504\n",
      "1238016\n",
      "1238528\n",
      "1239040\n",
      "1239552\n",
      "1240064\n",
      "1240576\n",
      "1241088\n",
      "1241600\n",
      "1242112\n",
      "1242624\n",
      "1243136\n",
      "1243648\n",
      "1244160\n",
      "1244672\n",
      "1245184\n",
      "1245696\n",
      "1246208\n",
      "1246720\n",
      "1247232\n",
      "1247744\n",
      "1248256\n",
      "1248768\n",
      "1249280\n",
      "1249792\n",
      "1250304\n",
      "1250816\n",
      "1251328\n",
      "1251840\n",
      "1252352\n",
      "1252864\n",
      "1253376\n",
      "1253888\n",
      "1254400\n",
      "1254912\n",
      "1255424\n",
      "1255936\n",
      "1256448\n",
      "1256960\n",
      "1257472\n",
      "1257984\n",
      "1258496\n",
      "1259008\n",
      "1259520\n",
      "1260032\n",
      "1260544\n",
      "1261056\n",
      "1261568\n",
      "1262080\n",
      "1262592\n",
      "1263104\n",
      "1263616\n",
      "1264128\n",
      "1264640\n",
      "1265152\n",
      "1265664\n",
      "1266176\n",
      "1266688\n",
      "1267200\n",
      "1267712\n",
      "1268224\n",
      "1268736\n",
      "1269248\n",
      "1269760\n",
      "1270272\n",
      "1270784\n",
      "1271296\n",
      "1271808\n",
      "1272320\n",
      "1272832\n",
      "1273344\n",
      "1273856\n",
      "1274368\n",
      "1274880\n",
      "1275392\n",
      "1275904\n",
      "1276416\n",
      "1276928\n",
      "1277440\n",
      "1277952\n",
      "1278464\n",
      "1278976\n",
      "1279488\n",
      "1280000\n",
      "1280512\n",
      "1281024\n",
      "1281536\n",
      "1282048\n",
      "1282560\n",
      "1283072\n",
      "1283584\n",
      "1284096\n",
      "1284608\n",
      "1285120\n",
      "1285632\n",
      "1286144\n",
      "1286656\n",
      "1287168\n",
      "1287680\n",
      "1288192\n",
      "1288704\n",
      "1289216\n",
      "1289728\n",
      "1290240\n",
      "1290752\n",
      "1291264\n",
      "1291776\n",
      "1292288\n",
      "1292800\n",
      "1293312\n",
      "1293824\n",
      "1294336\n",
      "1294848\n",
      "1295360\n",
      "1295872\n",
      "1296384\n",
      "1296896\n",
      "1297408\n",
      "1297920\n",
      "1298432\n",
      "1298944\n",
      "1299456\n",
      "1299968\n",
      "1300480\n",
      "1300992\n",
      "1301504\n",
      "1302016\n",
      "1302528\n",
      "1303040\n",
      "1303552\n",
      "1304064\n",
      "1304576\n",
      "1305088\n",
      "1305600\n",
      "1306112\n",
      "1306624\n",
      "1307136\n",
      "1307648\n",
      "1308160\n",
      "1308672\n",
      "1309184\n",
      "1309696\n",
      "1310208\n",
      "1310720\n",
      "1311232\n",
      "1311744\n",
      "1312256\n",
      "1312768\n",
      "1313280\n",
      "1313792\n",
      "1314304\n",
      "1314816\n",
      "1315328\n",
      "1315840\n",
      "1316352\n",
      "1316864\n",
      "1317376\n",
      "1317888\n",
      "1318400\n",
      "1318912\n",
      "1319424\n",
      "1319936\n",
      "1320448\n",
      "1320960\n",
      "1321472\n",
      "1321984\n",
      "1322496\n",
      "1323008\n",
      "1323520\n",
      "1324032\n",
      "1324544\n",
      "1325056\n",
      "1325568\n",
      "1326080\n",
      "1326592\n",
      "1327104\n",
      "1327616\n",
      "1328128\n",
      "1328640\n",
      "1329152\n",
      "1329664\n",
      "1330176\n",
      "1330688\n",
      "1331200\n",
      "1331712\n",
      "1332224\n",
      "1332736\n",
      "1333248\n",
      "1333760\n",
      "1334272\n",
      "1334784\n",
      "1335296\n",
      "1335808\n",
      "1336320\n",
      "1336832\n",
      "1337344\n",
      "1337856\n",
      "1338368\n",
      "1338880\n",
      "1339392\n",
      "1339904\n",
      "1340416\n",
      "1340928\n",
      "1341440\n",
      "1341952\n",
      "1342464\n",
      "1342976\n",
      "1343488\n",
      "1344000\n",
      "1344512\n",
      "1345024\n",
      "1345536\n",
      "1346048\n",
      "1346560\n",
      "1347072\n",
      "1347584\n",
      "1348096\n",
      "1348608\n",
      "1349120\n",
      "1349632\n",
      "1350144\n",
      "1350656\n",
      "1351168\n",
      "1351680\n",
      "1352192\n",
      "1352704\n",
      "1353216\n",
      "1353728\n",
      "1354240\n",
      "1354752\n",
      "1355264\n",
      "1355776\n",
      "1356288\n",
      "1356800\n",
      "1357312\n",
      "1357824\n",
      "1358336\n",
      "1358848\n",
      "1359360\n",
      "1359872\n",
      "1360384\n",
      "1360896\n",
      "1361408\n",
      "1361920\n",
      "1362432\n",
      "1362944\n",
      "1363456\n",
      "1363968\n",
      "1364480\n",
      "1364992\n",
      "1365504\n",
      "1366016\n",
      "1366528\n",
      "1367040\n",
      "1367552\n",
      "1368064\n",
      "1368576\n",
      "1369088\n",
      "1369600\n",
      "1370112\n",
      "1370624\n",
      "1371136\n",
      "1371648\n",
      "1372160\n",
      "1372672\n",
      "1373184\n",
      "1373696\n",
      "1374208\n",
      "1374720\n",
      "1375232\n",
      "1375744\n",
      "1376256\n",
      "1376768\n",
      "1377280\n",
      "1377792\n",
      "1378304\n",
      "1378816\n",
      "1379328\n",
      "1379840\n",
      "1380352\n",
      "1380864\n",
      "1381376\n",
      "1381888\n",
      "1382400\n",
      "1382912\n",
      "1383424\n",
      "1383936\n",
      "1384448\n",
      "1384960\n",
      "1385472\n",
      "1385984\n",
      "1386496\n",
      "1387008\n",
      "1387520\n",
      "1388032\n",
      "1388544\n",
      "1389056\n",
      "1389568\n",
      "1390080\n",
      "1390592\n",
      "1391104\n",
      "1391616\n",
      "1392128\n",
      "1392640\n",
      "1393152\n",
      "1393664\n",
      "1394176\n",
      "1394688\n",
      "1395200\n",
      "1395712\n",
      "1396224\n",
      "1396736\n",
      "1397248\n",
      "1397760\n",
      "1398272\n",
      "1398784\n",
      "1399296\n",
      "1399808\n",
      "1400320\n",
      "1400832\n",
      "1401344\n",
      "1401856\n",
      "1402368\n",
      "1402880\n",
      "1403392\n",
      "1403904\n",
      "1404416\n",
      "1404928\n",
      "1405440\n",
      "1405952\n",
      "1406464\n",
      "1406976\n",
      "1407488\n",
      "1408000\n",
      "1408512\n",
      "1409024\n",
      "1409536\n",
      "1410048\n",
      "1410560\n",
      "1411072\n",
      "1411584\n",
      "1412096\n",
      "1412608\n",
      "1413120\n",
      "1413632\n",
      "1414144\n",
      "1414656\n",
      "1415168\n",
      "1415680\n",
      "1416192\n",
      "1416704\n",
      "1417216\n",
      "1417728\n",
      "1418240\n",
      "1418752\n",
      "1419264\n",
      "1419776\n",
      "1420288\n",
      "1420800\n",
      "1421312\n",
      "1421824\n",
      "1422336\n",
      "1422848\n",
      "1423360\n",
      "1423872\n",
      "1424384\n",
      "1424896\n",
      "1425408\n",
      "1425920\n",
      "1426432\n",
      "1426944\n",
      "1427456\n",
      "1427968\n",
      "1428480\n",
      "1428992\n",
      "1429504\n",
      "1430016\n",
      "1430528\n",
      "1431040\n",
      "1431552\n",
      "1432064\n",
      "1432576\n",
      "1433088\n",
      "1433600\n",
      "1434112\n",
      "1434624\n",
      "1435136\n",
      "1435648\n",
      "1436160\n",
      "1436672\n",
      "1437184\n",
      "1437696\n",
      "1438208\n",
      "1438720\n",
      "1439232\n",
      "1439744\n",
      "1440256\n",
      "1440768\n",
      "1441280\n",
      "1441792\n",
      "1442304\n",
      "1442816\n",
      "1443328\n",
      "1443840\n",
      "1444352\n",
      "1444864\n",
      "1445376\n",
      "1445888\n",
      "1446400\n",
      "1446912\n",
      "1447424\n",
      "1447936\n",
      "1448448\n",
      "1448960\n",
      "1449472\n",
      "1449984\n",
      "1450496\n",
      "1451008\n",
      "1451520\n",
      "1452032\n",
      "1452544\n",
      "1453056\n",
      "1453568\n",
      "1454080\n",
      "1454592\n",
      "1455104\n",
      "1455616\n",
      "1456128\n",
      "1456640\n",
      "1457152\n",
      "1457664\n",
      "1458176\n",
      "1458688\n",
      "1459200\n",
      "1459712\n",
      "1460224\n",
      "1460736\n",
      "1461248\n",
      "1461760\n",
      "1462272\n",
      "1462784\n",
      "1463296\n",
      "1463808\n",
      "1464320\n",
      "1464832\n",
      "1465344\n",
      "1465856\n",
      "1466368\n",
      "1466880\n",
      "1467392\n",
      "1467904\n",
      "1468416\n",
      "1468928\n",
      "1469440\n",
      "1469952\n",
      "1470464\n",
      "1470976\n",
      "1471488\n",
      "1472000\n",
      "1472512\n",
      "1473024\n",
      "1473536\n",
      "1474048\n",
      "1474560\n",
      "1475072\n",
      "1475584\n",
      "1476096\n",
      "1476608\n",
      "1477120\n",
      "1477632\n",
      "1478144\n",
      "1478656\n",
      "1479168\n",
      "1479680\n",
      "1480192\n",
      "1480704\n",
      "1481216\n",
      "1481728\n",
      "1482240\n",
      "1482752\n",
      "1483264\n",
      "1483776\n",
      "1484288\n",
      "1484800\n",
      "1485312\n",
      "1485824\n",
      "1486336\n",
      "1486848\n",
      "1487360\n",
      "1487872\n",
      "1488384\n",
      "1488896\n",
      "1489408\n",
      "1489920\n",
      "1490432\n",
      "1490944\n",
      "1491456\n",
      "1491968\n",
      "1492480\n",
      "1492992\n",
      "1493504\n",
      "1494016\n",
      "1494528\n",
      "1495040\n",
      "1495552\n",
      "1496064\n",
      "1496576\n",
      "1497088\n",
      "1497600\n",
      "1498112\n",
      "1498624\n",
      "1499136\n",
      "1499648\n",
      "1500160\n",
      "1500672\n",
      "1501184\n",
      "1501696\n",
      "1502208\n",
      "1502720\n",
      "1503232\n",
      "1503744\n",
      "1504256\n",
      "1504768\n",
      "1505280\n",
      "1505792\n",
      "1506304\n",
      "1506816\n",
      "1507328\n",
      "1507840\n",
      "1508352\n",
      "1508864\n",
      "1509376\n",
      "1509888\n",
      "1510400\n",
      "1510912\n",
      "1511424\n",
      "1511936\n",
      "1512448\n",
      "1512960\n",
      "1513472\n",
      "1513984\n",
      "1514496\n",
      "1515008\n",
      "1515520\n",
      "1516032\n",
      "1516544\n",
      "1517056\n",
      "1517568\n",
      "1518080\n",
      "1518592\n",
      "1519104\n",
      "1519616\n",
      "1520128\n",
      "1520640\n",
      "1521152\n",
      "1521664\n",
      "1522176\n",
      "1522688\n",
      "1523200\n",
      "1523712\n",
      "1524224\n",
      "1524736\n",
      "1525248\n",
      "1525760\n",
      "1526272\n",
      "1526784\n",
      "1527296\n",
      "1527808\n",
      "1528320\n",
      "1528832\n",
      "1529344\n",
      "1529856\n",
      "1530368\n",
      "1530880\n",
      "1531392\n",
      "1531904\n",
      "1532416\n",
      "1532928\n",
      "1533440\n",
      "1533952\n",
      "1534464\n",
      "1534976\n",
      "1535488\n",
      "1536000\n",
      "1536512\n",
      "1537024\n",
      "1537536\n",
      "1538048\n",
      "1538560\n",
      "1539072\n",
      "1539584\n",
      "1540096\n",
      "1540608\n",
      "1541120\n",
      "1541632\n",
      "1542144\n",
      "1542656\n",
      "1543168\n",
      "1543680\n",
      "1544192\n",
      "1544704\n",
      "1545216\n",
      "1545728\n",
      "1546240\n",
      "1546752\n",
      "1547264\n",
      "1547776\n",
      "1548288\n",
      "1548800\n",
      "1549312\n",
      "1549824\n",
      "1550336\n",
      "1550848\n",
      "1551360\n",
      "1551872\n",
      "1552384\n",
      "1552896\n",
      "1553408\n",
      "1553920\n",
      "1554432\n",
      "1554944\n",
      "1555456\n",
      "1555968\n",
      "1556480\n",
      "1556992\n",
      "1557504\n",
      "1558016\n",
      "1558528\n",
      "1559040\n",
      "1559552\n",
      "1560064\n",
      "1560576\n",
      "1561088\n",
      "1561600\n",
      "1562112\n",
      "1562624\n",
      "1563136\n",
      "1563648\n",
      "1564160\n",
      "1564672\n",
      "1565184\n",
      "1565696\n",
      "1566208\n",
      "1566720\n",
      "1567232\n",
      "1567744\n",
      "1568256\n",
      "1568768\n",
      "1569280\n",
      "1569792\n",
      "1570304\n",
      "1570816\n",
      "1571328\n",
      "1571840\n",
      "1572352\n",
      "1572864\n",
      "1573376\n",
      "1573888\n",
      "1574400\n",
      "1574912\n",
      "1575424\n",
      "1575936\n",
      "1576448\n",
      "1576960\n",
      "1577472\n",
      "1577984\n",
      "1578496\n",
      "1579008\n",
      "1579520\n",
      "1580032\n",
      "1580544\n",
      "1581056\n",
      "1581568\n",
      "1582080\n",
      "1582592\n",
      "1583104\n",
      "1583616\n",
      "1584128\n",
      "1584640\n",
      "1585152\n",
      "1585664\n",
      "1586176\n",
      "1586688\n",
      "1587200\n",
      "1587712\n",
      "1588224\n",
      "1588736\n",
      "1589248\n",
      "1589760\n",
      "1590272\n",
      "1590784\n",
      "1591296\n",
      "1591808\n",
      "1592320\n",
      "1592832\n",
      "1593344\n",
      "1593856\n",
      "1594368\n",
      "1594880\n",
      "1595392\n",
      "1595904\n",
      "1596416\n",
      "1596928\n",
      "1597440\n",
      "1597952\n",
      "1598464\n",
      "1598976\n",
      "1599488\n",
      "1600000\n",
      "1600512\n",
      "1601024\n",
      "1601536\n",
      "1602048\n",
      "1602560\n",
      "1603072\n",
      "1603584\n",
      "1604096\n",
      "1604608\n",
      "1605120\n",
      "1605632\n",
      "1606144\n",
      "1606656\n",
      "1607168\n",
      "1607680\n",
      "1608192\n",
      "1608704\n",
      "1609216\n",
      "1609728\n",
      "1610240\n",
      "1610752\n",
      "1611264\n",
      "1611776\n",
      "1612288\n",
      "1612800\n",
      "1613312\n",
      "1613824\n",
      "1614336\n",
      "1614848\n",
      "1615360\n",
      "1615872\n",
      "1616384\n",
      "1616896\n",
      "1617408\n",
      "1617920\n",
      "1618432\n",
      "1618944\n",
      "1619456\n",
      "1619968\n",
      "1620480\n",
      "1620992\n",
      "1621504\n",
      "1622016\n",
      "1622528\n",
      "1623040\n",
      "1623552\n",
      "1624064\n",
      "1624576\n",
      "1625088\n",
      "1625600\n",
      "1626112\n",
      "1626624\n",
      "1627136\n",
      "1627648\n",
      "1628160\n",
      "1628672\n",
      "1629184\n",
      "1629696\n",
      "1630208\n",
      "1630720\n",
      "1631232\n",
      "1631744\n",
      "1632256\n",
      "1632768\n",
      "1633280\n",
      "1633792\n",
      "1634304\n",
      "1634816\n",
      "1635328\n",
      "1635840\n",
      "1636352\n",
      "1636864\n",
      "1637376\n",
      "1637888\n",
      "1638400\n",
      "1638912\n",
      "1639424\n",
      "1639936\n",
      "1640448\n",
      "1640960\n",
      "1641472\n",
      "1641984\n",
      "1642496\n",
      "1643008\n",
      "1643520\n",
      "1644032\n",
      "1644544\n",
      "1645056\n",
      "1645568\n",
      "1646080\n",
      "1646592\n",
      "1647104\n",
      "1647616\n",
      "1648128\n",
      "1648640\n",
      "1649152\n",
      "1649664\n",
      "1650176\n",
      "1650688\n",
      "1651200\n",
      "1651712\n",
      "1652224\n",
      "1652736\n",
      "1653248\n",
      "1653760\n",
      "1654272\n",
      "1654784\n",
      "1655296\n",
      "1655808\n",
      "1656320\n",
      "1656832\n",
      "1657344\n",
      "1657856\n",
      "1658368\n",
      "1658880\n",
      "1659392\n",
      "1659904\n",
      "1660416\n",
      "1660928\n",
      "1661440\n",
      "1661952\n",
      "1662464\n",
      "1662976\n",
      "1663488\n",
      "1664000\n",
      "1664512\n",
      "1665024\n",
      "1665536\n",
      "1666048\n",
      "1666560\n",
      "1667072\n",
      "1667584\n",
      "1668096\n",
      "1668608\n",
      "1669120\n",
      "1669632\n",
      "1670144\n",
      "1670656\n",
      "1671168\n",
      "1671680\n",
      "1672192\n",
      "1672704\n",
      "1673216\n",
      "1673728\n",
      "1674240\n",
      "1674752\n",
      "1675264\n",
      "1675776\n",
      "1676288\n",
      "1676800\n",
      "1677312\n",
      "1677824\n",
      "1678336\n",
      "1678848\n",
      "1679360\n",
      "1679872\n",
      "1680384\n",
      "1680896\n",
      "1681408\n",
      "1681920\n",
      "1682432\n",
      "1682944\n",
      "1683456\n",
      "1683968\n",
      "1684480\n",
      "1684992\n",
      "1685504\n",
      "1686016\n",
      "1686528\n",
      "1687040\n",
      "1687552\n"
     ]
    }
   ],
   "source": [
    "for i in range(1, 17):\n",
    "    for z in range(int(tudatallapot_full.shape[1] / 512)):\n",
    "        # print(f'tudatallapot_full.shape : {tudatallapot_full[i].shape}')\n",
    "        DataFilter.detrend(tudatallapot_full[i][0 + z * 512 : 512 + z * 512], DetrendOperations.CONSTANT.value)\n",
    "\n",
    "for i in range(1, 17):\n",
    "    for z in range(int(tudatallapot_full.shape[1] / 512)):\n",
    "        # print(f'tudatallapot_full.shape : {tudatallapot_full[i].shape}')\n",
    "        DataFilter.remove_environmental_noise(tudatallapot_full[i][0 + z * 512 : 512 + z * 512], 125, NoiseTypes.FIFTY.value)\n",
    "        DataFilter.perform_wavelet_denoising(tudatallapot_full[i][0 + z * 512 : 512 + z * 512], 'haar', 2)\n",
    "        DataFilter.perform_highpass(tudatallapot_full[i][0 + z * 512 : 512 + z * 512], 125, 3.0, 4, FilterTypes.BUTTERWORTH.value, 0)\n",
    "        tudatallapot_full[i][0 + z * 512 : 512 + z * 512] = RobustScaler(quantile_range=(25, 75), copy=\"False\").fit_transform((tudatallapot_full[i][0 + z * 512 : 512 + z * 512]).reshape(-1, 1)).reshape(-1)\n",
    "        \n",
    "X_full = tudatallapot_full[1:17]\n",
    "\n",
    "X_all = np.transpose(X_full)\n",
    "\n",
    "X_train = np.resize(X_all, (int(X_all.shape[0] / 512), 512, 16, 1))\n",
    "\n",
    "print(f'X_train.shape : {X_train.shape}')\n",
    "\n",
    "y_all = tudatallapot_full[-4, :]\n",
    "\n",
    "ids = np.random.permutation(X_train.shape[0])\n",
    "\n",
    "X_shuffled = X_train[ids]\n",
    "\n",
    "try:\n",
    "    y = np.zeros(int(int(y_all.shape[0]) / 512))\n",
    "\n",
    "    outer = 0\n",
    "\n",
    "    for i in range(int(y_all.shape[0])):\n",
    "        y[i] = y_all[outer]\n",
    "        outer += 512\n",
    "        print(outer)\n",
    "except:\n",
    "    pass\n",
    "\n",
    "y_shuffled = y[ids]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 49,
   "id": "a2bb8344",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2021-11-14 09:48:42.580761: I tensorflow/stream_executor/platform/default/dso_loader.cc:48] Successfully opened dynamic library libcuda.so.1\n",
      "2021-11-14 09:48:42.619759: E tensorflow/stream_executor/cuda/cuda_driver.cc:314] failed call to cuInit: CUDA_ERROR_NO_DEVICE: no CUDA-capable device is detected\n",
      "2021-11-14 09:48:42.619784: I tensorflow/stream_executor/cuda/cuda_diagnostics.cc:156] kernel driver does not appear to be running on this host (nexyys): /proc/driver/nvidia/version does not exist\n",
      "2021-11-14 09:48:42.620202: I tensorflow/core/platform/cpu_feature_guard.cc:142] This TensorFlow binary is optimized with oneAPI Deep Neural Network Library (oneDNN)to use the following CPU instructions in performance-critical operations:  AVX2 FMA\n",
      "To enable them in other operations, rebuild TensorFlow with the appropriate compiler flags.\n",
      "2021-11-14 09:48:42.656246: I tensorflow/core/platform/profile_utils/cpu_utils.cc:104] CPU Frequency: 3792555000 Hz\n",
      "2021-11-14 09:48:42.656812: I tensorflow/compiler/xla/service/service.cc:168] XLA service 0x559c3b2c2820 initialized for platform Host (this does not guarantee that XLA will be used). Devices:\n",
      "2021-11-14 09:48:42.656834: I tensorflow/compiler/xla/service/service.cc:176]   StreamExecutor device (0): Host, Default Version\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Model: \"sequential\"\n",
      "_________________________________________________________________\n",
      "Layer (type)                 Output Shape              Param #   \n",
      "=================================================================\n",
      "q_conv2d_batchnorm (QConv2DB (None, 512, 16, 8)        113       \n",
      "_________________________________________________________________\n",
      "q_activation (QActivation)   (None, 512, 16, 8)        0         \n",
      "_________________________________________________________________\n",
      "max_pooling2d (MaxPooling2D) (None, 256, 8, 8)         0         \n",
      "_________________________________________________________________\n",
      "q_conv2d_batchnorm_1 (QConv2 (None, 256, 8, 10)        771       \n",
      "_________________________________________________________________\n",
      "q_activation_1 (QActivation) (None, 256, 8, 10)        0         \n",
      "_________________________________________________________________\n",
      "max_pooling2d_1 (MaxPooling2 (None, 128, 4, 10)        0         \n",
      "_________________________________________________________________\n",
      "q_conv2d_batchnorm_2 (QConv2 (None, 128, 4, 10)        951       \n",
      "_________________________________________________________________\n",
      "q_activation_2 (QActivation) (None, 128, 4, 10)        0         \n",
      "_________________________________________________________________\n",
      "q_conv2d_batchnorm_3 (QConv2 (None, 128, 4, 12)        1141      \n",
      "_________________________________________________________________\n",
      "q_activation_3 (QActivation) (None, 128, 4, 12)        0         \n",
      "_________________________________________________________________\n",
      "max_pooling2d_2 (MaxPooling2 (None, 32, 1, 12)         0         \n",
      "_________________________________________________________________\n",
      "flatten (Flatten)            (None, 384)               0         \n",
      "_________________________________________________________________\n",
      "q_dense (QDense)             (None, 5)                 1920      \n",
      "_________________________________________________________________\n",
      "batch_normalization_4 (Batch (None, 5)                 20        \n",
      "_________________________________________________________________\n",
      "q_activation_4 (QActivation) (None, 5)                 0         \n",
      "_________________________________________________________________\n",
      "q_dense_1 (QDense)           (None, 16)                80        \n",
      "_________________________________________________________________\n",
      "batch_normalization_5 (Batch (None, 16)                64        \n",
      "_________________________________________________________________\n",
      "q_activation_5 (QActivation) (None, 16)                0         \n",
      "_________________________________________________________________\n",
      "dense (Dense)                (None, 3)                 51        \n",
      "_________________________________________________________________\n",
      "activation (Activation)      (None, 3)                 0         \n",
      "=================================================================\n",
      "Total params: 5,111\n",
      "Trainable params: 4,985\n",
      "Non-trainable params: 126\n",
      "_________________________________________________________________\n",
      "None\n",
      "q_conv2d_batchnorm: 72\n",
      "q_conv2d_batchnorm_1: 720\n",
      "q_conv2d_batchnorm_2: 900\n",
      "q_conv2d_batchnorm_3: 1080\n",
      "q_dense: 1920\n",
      "q_dense_1: 80\n",
      "dense: 48\n"
     ]
    }
   ],
   "source": [
    "model = Sequential()\n",
    "\n",
    "model.add(Input(shape=X_train.shape[1:]))\n",
    "\n",
    "model.add(QConv2DBatchnorm(8, kernel_size=(3,3), strides=(1,1), padding = \"same\",\n",
    "                         kernel_quantizer=\"quantized_bits(6,0,alpha=1)\", \n",
    "                         bias_quantizer=\"quantized_bits(6,0,alpha=1)\",\n",
    "                         kernel_initializer='lecun_uniform', kernel_regularizer=l1(0.0001), use_bias=True,\n",
    "                         ))\n",
    "model.add(QActivation('quantized_relu(6)'))\n",
    "\n",
    "model.add(MaxPooling2D(pool_size = (2,2))) \n",
    "\n",
    "model.add(QConv2DBatchnorm(10, kernel_size=(3,3), strides=(1,1), padding = \"same\",\n",
    "                         kernel_quantizer=\"quantized_bits(6,0,alpha=1)\", \n",
    "                         bias_quantizer=\"quantized_bits(6,0,alpha=1)\",\n",
    "                         kernel_initializer='lecun_uniform', kernel_regularizer=l1(0.0001), use_bias=True,\n",
    "                         ))\n",
    "model.add(QActivation('quantized_relu(6)'))\n",
    "\n",
    "model.add(MaxPooling2D(pool_size = (2,2))) \n",
    "\n",
    "model.add(QConv2DBatchnorm(10, kernel_size=(3,3), strides=(1,1), padding = \"same\",\n",
    "                         kernel_quantizer=\"quantized_bits(6,0,alpha=1)\", \n",
    "                         bias_quantizer=\"quantized_bits(6,0,alpha=1)\",\n",
    "                         kernel_initializer='lecun_uniform', kernel_regularizer=l1(0.0001), use_bias=True,\n",
    "                         ))\n",
    "model.add(QActivation('quantized_relu(6)'))\n",
    "\n",
    "# model.add(MaxPooling2D(pool_size = (2,2))) \n",
    "\n",
    "model.add(QConv2DBatchnorm(12, kernel_size=(3,3), strides=(1,1), padding = \"same\",\n",
    "                         kernel_quantizer=\"quantized_bits(6,0,alpha=1)\", \n",
    "                         bias_quantizer=\"quantized_bits(6,0,alpha=1)\",\n",
    "                         kernel_initializer='lecun_uniform', kernel_regularizer=l1(0.0001), use_bias=True,\n",
    "                         ))\n",
    "model.add(QActivation('quantized_relu(6)'))\n",
    "\n",
    "model.add(MaxPooling2D(pool_size = (4,4)))\n",
    "\n",
    "model.add(Flatten())\n",
    "\n",
    "model.add(QDense(5,\n",
    "            kernel_quantizer=\"quantized_bits(6,0,alpha=1)\",\n",
    "            kernel_initializer='lecun_uniform', kernel_regularizer=l1(0.0001), use_bias=False))\n",
    "model.add(BatchNormalization())\n",
    "model.add(QActivation('quantized_relu(6)'))\n",
    "\n",
    "model.add(QDense(16,\n",
    "            kernel_quantizer=\"quantized_bits(6,0,alpha=1)\",\n",
    "            kernel_initializer='lecun_uniform', kernel_regularizer=l1(0.0001), use_bias=False))\n",
    "model.add(BatchNormalization())\n",
    "model.add(QActivation('quantized_relu(6)'))\n",
    "\n",
    "model.add(Dense(3))\n",
    "model.add(Activation('softmax'))\n",
    "\n",
    "print(model.summary())\n",
    "\n",
    "for layer in model.layers:\n",
    "    if layer.__class__.__name__ in ['Conv2D', 'Dense', 'QDense', 'QConv2DBatchnorm']:\n",
    "        w = layer.get_weights()[0]\n",
    "        layersize = np.prod(w.shape)\n",
    "        print(\"{}: {}\".format(layer.name,layersize)) # 0 = weights, 1 = biases\n",
    "        if (layersize > 4096): # assuming that shape[0] is batch, i.e., 'None'\n",
    "           print(\"Layer {} is too large ({}), are you sure you want to train?\".format(layer.name,layersize))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 50,
   "id": "d9720de4",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "q_conv2d_batchnorm   f=8 quantized_bits(6,0,0,alpha=1) quantized_bits(6,0,0,alpha=1) \n",
      "q_activation         quantized_relu(6)\n",
      "q_conv2d_batchnorm_1 f=10 quantized_bits(6,0,0,alpha=1) quantized_bits(6,0,0,alpha=1) \n",
      "q_activation_1       quantized_relu(6)\n",
      "q_conv2d_batchnorm_2 f=10 quantized_bits(6,0,0,alpha=1) quantized_bits(6,0,0,alpha=1) \n",
      "q_activation_2       quantized_relu(6)\n",
      "q_conv2d_batchnorm_3 f=12 quantized_bits(6,0,0,alpha=1) quantized_bits(6,0,0,alpha=1) \n",
      "q_activation_3       quantized_relu(6)\n",
      "q_dense              u=5 quantized_bits(6,0,0,alpha=1) \n",
      "batch_normalization_4 is normal keras bn layer\n",
      "q_activation_4       quantized_relu(6)\n",
      "q_dense_1            u=16 quantized_bits(6,0,0,alpha=1) \n",
      "batch_normalization_5 is normal keras bn layer\n",
      "q_activation_5       quantized_relu(6)\n",
      "\n"
     ]
    }
   ],
   "source": [
    "# Print the quantized layers\n",
    "from qkeras.autoqkeras.utils import print_qmodel_summary\n",
    "print_qmodel_summary(model)        "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 51,
   "id": "dca7c646",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Number of training steps per epoch is 92\n",
      "WARNING:tensorflow:From /home/nexuscore/anaconda3/envs/hls4ml-pynq-tutorial/lib/python3.7/site-packages/tensorflow_model_optimization/python/core/sparsity/keras/pruning_wrapper.py:218: Layer.add_variable (from tensorflow.python.keras.engine.base_layer) is deprecated and will be removed in a future version.\n",
      "Instructions for updating:\n",
      "Please use `layer.add_weight` method instead.\n"
     ]
    }
   ],
   "source": [
    "import tensorflow_model_optimization as tfmot\n",
    "from tensorflow_model_optimization.sparsity import keras as sparsity\n",
    "from tensorflow_model_optimization.python.core.sparsity.keras import pruning_callbacks\n",
    "import tensorflow as tf\n",
    "from tensorflow import keras\n",
    "\n",
    "batch_size = 32\n",
    "train_size = int(int(y_all.shape[0]) / 512)\n",
    "\n",
    "NSTEPS = int(train_size*0.9)  // batch_size #90% train, 10% validation in 10-fold cross validation\n",
    "print('Number of training steps per epoch is {}'.format(NSTEPS))\n",
    "\n",
    "# Prune all convolutional and dense layers gradually from 0 to 50% sparsity every 2 epochs, \n",
    "# ending by the 10th epoch\n",
    "def pruneFunction(layer):\n",
    "    pruning_params = {'pruning_schedule': sparsity.PolynomialDecay(initial_sparsity = 0.0,\n",
    "                                                                   final_sparsity = 0.50, \n",
    "                                                                   begin_step = NSTEPS*2, \n",
    "                                                                   end_step = NSTEPS*10, \n",
    "                                                                   frequency = NSTEPS)\n",
    "                     }\n",
    "    if isinstance(layer, tf.keras.layers.Conv2D):\n",
    "      return tfmot.sparsity.keras.prune_low_magnitude(layer, **pruning_params)\n",
    "    if isinstance(layer, tf.keras.layers.Dense) and layer.name!='output_dense':\n",
    "      return tfmot.sparsity.keras.prune_low_magnitude(layer, **pruning_params)  \n",
    "    return layer\n",
    "\n",
    "qmodel_pruned = keras.models.clone_model(model, clone_function=pruneFunction)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 52,
   "id": "e372cc33",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Epoch 1/300\n",
      "83/83 [==============================] - 6s 76ms/step - loss: 1.0354 - accuracy: 0.4882 - val_loss: 1.1494 - val_accuracy: 0.3348\n",
      "Epoch 2/300\n",
      "83/83 [==============================] - 6s 73ms/step - loss: 0.8469 - accuracy: 0.6153 - val_loss: 0.9589 - val_accuracy: 0.5576\n",
      "Epoch 3/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.7793 - accuracy: 0.6612 - val_loss: 1.0402 - val_accuracy: 0.5045\n",
      "Epoch 4/300\n",
      "83/83 [==============================] - 6s 72ms/step - loss: 0.7461 - accuracy: 0.6734 - val_loss: 1.3314 - val_accuracy: 0.3924\n",
      "Epoch 5/300\n",
      "83/83 [==============================] - 6s 72ms/step - loss: 0.7314 - accuracy: 0.6958 - val_loss: 1.1346 - val_accuracy: 0.4848\n",
      "Epoch 6/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.6869 - accuracy: 0.7083 - val_loss: 1.0893 - val_accuracy: 0.4424\n",
      "Epoch 7/300\n",
      "83/83 [==============================] - 6s 73ms/step - loss: 0.6606 - accuracy: 0.7215 - val_loss: 0.7293 - val_accuracy: 0.6712\n",
      "Epoch 8/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.6308 - accuracy: 0.7318 - val_loss: 0.8252 - val_accuracy: 0.6091\n",
      "Epoch 9/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.6168 - accuracy: 0.7424 - val_loss: 0.7236 - val_accuracy: 0.6848\n",
      "Epoch 10/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.6022 - accuracy: 0.7439 - val_loss: 1.0807 - val_accuracy: 0.5621\n",
      "Epoch 11/300\n",
      "83/83 [==============================] - 6s 72ms/step - loss: 0.5866 - accuracy: 0.7530 - val_loss: 0.8914 - val_accuracy: 0.6288\n",
      "Epoch 12/300\n",
      "83/83 [==============================] - 6s 73ms/step - loss: 0.5644 - accuracy: 0.7716 - val_loss: 1.4301 - val_accuracy: 0.4152\n",
      "Epoch 13/300\n",
      "83/83 [==============================] - 6s 73ms/step - loss: 0.5398 - accuracy: 0.7879 - val_loss: 0.8180 - val_accuracy: 0.5697\n",
      "Epoch 14/300\n",
      "83/83 [==============================] - 6s 74ms/step - loss: 0.5157 - accuracy: 0.7982 - val_loss: 1.9974 - val_accuracy: 0.3955\n",
      "Epoch 15/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.5122 - accuracy: 0.8061 - val_loss: 0.7974 - val_accuracy: 0.6697\n",
      "Epoch 16/300\n",
      "83/83 [==============================] - 6s 73ms/step - loss: 0.5050 - accuracy: 0.8084 - val_loss: 1.6179 - val_accuracy: 0.4561\n",
      "Epoch 17/300\n",
      "83/83 [==============================] - 6s 73ms/step - loss: 0.4782 - accuracy: 0.8217 - val_loss: 0.8591 - val_accuracy: 0.5727\n",
      "Epoch 18/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.4885 - accuracy: 0.8080 - val_loss: 0.6871 - val_accuracy: 0.7091\n",
      "Epoch 19/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.4720 - accuracy: 0.8244 - val_loss: 0.8207 - val_accuracy: 0.6424\n",
      "Epoch 20/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.4615 - accuracy: 0.8274 - val_loss: 1.8667 - val_accuracy: 0.5227\n",
      "Epoch 21/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.4391 - accuracy: 0.8452 - val_loss: 1.1744 - val_accuracy: 0.5273\n",
      "Epoch 22/300\n",
      "83/83 [==============================] - 6s 73ms/step - loss: 0.4410 - accuracy: 0.8384 - val_loss: 1.2734 - val_accuracy: 0.4106\n",
      "Epoch 23/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.3988 - accuracy: 0.8547 - val_loss: 1.1853 - val_accuracy: 0.5712\n",
      "Epoch 24/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.4084 - accuracy: 0.8551 - val_loss: 1.0696 - val_accuracy: 0.5621\n",
      "Epoch 25/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.3716 - accuracy: 0.8729 - val_loss: 0.9702 - val_accuracy: 0.6561\n",
      "Epoch 26/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.3738 - accuracy: 0.8699 - val_loss: 1.0037 - val_accuracy: 0.6197\n",
      "Epoch 27/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.3827 - accuracy: 0.8672 - val_loss: 0.7863 - val_accuracy: 0.6697\n",
      "Epoch 28/300\n",
      "83/83 [==============================] - 6s 72ms/step - loss: 0.3710 - accuracy: 0.8695 - val_loss: 1.0321 - val_accuracy: 0.6152\n",
      "Epoch 29/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.3442 - accuracy: 0.8813 - val_loss: 0.6768 - val_accuracy: 0.7591\n",
      "Epoch 30/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.3401 - accuracy: 0.8907 - val_loss: 1.7923 - val_accuracy: 0.3621\n",
      "Epoch 31/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.3499 - accuracy: 0.8851 - val_loss: 0.4573 - val_accuracy: 0.8439\n",
      "Epoch 32/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.3525 - accuracy: 0.8778 - val_loss: 0.8398 - val_accuracy: 0.7091\n",
      "Epoch 33/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.3289 - accuracy: 0.8873 - val_loss: 1.0011 - val_accuracy: 0.6818\n",
      "Epoch 34/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.3167 - accuracy: 0.8896 - val_loss: 1.4260 - val_accuracy: 0.6045\n",
      "Epoch 35/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.3021 - accuracy: 0.8995 - val_loss: 0.7174 - val_accuracy: 0.7258\n",
      "Epoch 36/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.3087 - accuracy: 0.8998 - val_loss: 1.6958 - val_accuracy: 0.5409\n",
      "Epoch 37/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.2889 - accuracy: 0.9006 - val_loss: 0.4504 - val_accuracy: 0.8455\n",
      "Epoch 38/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.2902 - accuracy: 0.9029 - val_loss: 1.0131 - val_accuracy: 0.6561\n",
      "Epoch 39/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.2874 - accuracy: 0.8968 - val_loss: 0.8870 - val_accuracy: 0.6833\n",
      "Epoch 40/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.2571 - accuracy: 0.9139 - val_loss: 0.7160 - val_accuracy: 0.7606\n",
      "Epoch 41/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.2765 - accuracy: 0.9093 - val_loss: 1.7402 - val_accuracy: 0.5667\n",
      "Epoch 42/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.2823 - accuracy: 0.9040 - val_loss: 1.8249 - val_accuracy: 0.5015\n",
      "Epoch 43/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.2585 - accuracy: 0.9188 - val_loss: 0.6049 - val_accuracy: 0.7667\n",
      "Epoch 44/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.2633 - accuracy: 0.9127 - val_loss: 0.4990 - val_accuracy: 0.8273\n",
      "Epoch 45/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.2732 - accuracy: 0.9124 - val_loss: 1.4474 - val_accuracy: 0.5652\n",
      "Epoch 46/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.2374 - accuracy: 0.9215 - val_loss: 0.8651 - val_accuracy: 0.7152\n",
      "Epoch 47/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.2786 - accuracy: 0.9044 - val_loss: 0.6736 - val_accuracy: 0.7515\n",
      "Epoch 48/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.2559 - accuracy: 0.9184 - val_loss: 1.9462 - val_accuracy: 0.3682\n",
      "Epoch 49/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.2635 - accuracy: 0.9146 - val_loss: 1.2326 - val_accuracy: 0.5500\n",
      "Epoch 50/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.2218 - accuracy: 0.9272 - val_loss: 1.6405 - val_accuracy: 0.6227\n",
      "Epoch 51/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.2195 - accuracy: 0.9336 - val_loss: 0.8062 - val_accuracy: 0.7727\n",
      "Epoch 52/300\n",
      "82/83 [============================>.] - ETA: 0s - loss: 0.2270 - accuracy: 0.9261\n",
      "Epoch 00052: ReduceLROnPlateau reducing learning rate to 0.00045000000391155477.\n",
      "83/83 [==============================] - 6s 68ms/step - loss: 0.2287 - accuracy: 0.9253 - val_loss: 1.7755 - val_accuracy: 0.6136\n",
      "Epoch 53/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.2045 - accuracy: 0.9317 - val_loss: 0.4646 - val_accuracy: 0.8515\n",
      "Epoch 54/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1939 - accuracy: 0.9465 - val_loss: 0.4681 - val_accuracy: 0.8636\n",
      "Epoch 55/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1774 - accuracy: 0.9499 - val_loss: 0.5682 - val_accuracy: 0.8091\n",
      "Epoch 56/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1806 - accuracy: 0.9499 - val_loss: 0.4937 - val_accuracy: 0.8500\n",
      "Epoch 57/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1811 - accuracy: 0.9484 - val_loss: 0.6000 - val_accuracy: 0.8000\n",
      "Epoch 58/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1618 - accuracy: 0.9605 - val_loss: 0.4821 - val_accuracy: 0.8682\n",
      "Epoch 59/300\n",
      "83/83 [==============================] - 6s 68ms/step - loss: 0.1617 - accuracy: 0.9560 - val_loss: 0.4957 - val_accuracy: 0.8545\n",
      "Epoch 60/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1552 - accuracy: 0.9579 - val_loss: 0.4391 - val_accuracy: 0.8606\n",
      "Epoch 61/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1641 - accuracy: 0.9556 - val_loss: 0.6195 - val_accuracy: 0.8333\n",
      "Epoch 62/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1683 - accuracy: 0.9526 - val_loss: 0.5196 - val_accuracy: 0.8576\n",
      "Epoch 63/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1564 - accuracy: 0.9605 - val_loss: 0.4587 - val_accuracy: 0.8606\n",
      "Epoch 64/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1516 - accuracy: 0.9590 - val_loss: 0.4780 - val_accuracy: 0.8470\n",
      "Epoch 65/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1704 - accuracy: 0.9533 - val_loss: 0.5825 - val_accuracy: 0.8015\n",
      "Epoch 66/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1657 - accuracy: 0.9549 - val_loss: 0.7914 - val_accuracy: 0.7591\n",
      "Epoch 67/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1505 - accuracy: 0.9605 - val_loss: 0.8380 - val_accuracy: 0.7333\n",
      "Epoch 68/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1593 - accuracy: 0.9545 - val_loss: 0.7866 - val_accuracy: 0.7424\n",
      "Epoch 69/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1409 - accuracy: 0.9628 - val_loss: 0.5128 - val_accuracy: 0.8561\n",
      "Epoch 70/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1447 - accuracy: 0.9628 - val_loss: 0.4825 - val_accuracy: 0.8636\n",
      "Epoch 71/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1487 - accuracy: 0.9643 - val_loss: 0.6431 - val_accuracy: 0.8061\n",
      "Epoch 72/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1477 - accuracy: 0.9594 - val_loss: 0.4477 - val_accuracy: 0.8561\n",
      "Epoch 73/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1454 - accuracy: 0.9655 - val_loss: 0.4512 - val_accuracy: 0.8606\n",
      "Epoch 74/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1500 - accuracy: 0.9605 - val_loss: 0.4753 - val_accuracy: 0.8652\n",
      "Epoch 75/300\n",
      "82/83 [============================>.] - ETA: 0s - loss: 0.1408 - accuracy: 0.9619\n",
      "Epoch 00075: ReduceLROnPlateau reducing learning rate to 6.749999884050339e-05.\n",
      "83/83 [==============================] - 6s 73ms/step - loss: 0.1406 - accuracy: 0.9621 - val_loss: 0.4820 - val_accuracy: 0.8470\n",
      "Epoch 76/300\n",
      "83/83 [==============================] - 6s 72ms/step - loss: 0.1411 - accuracy: 0.9628 - val_loss: 0.4487 - val_accuracy: 0.8591\n",
      "Epoch 77/300\n",
      "83/83 [==============================] - 6s 74ms/step - loss: 0.1444 - accuracy: 0.9628 - val_loss: 0.5023 - val_accuracy: 0.8333\n",
      "Epoch 78/300\n",
      "83/83 [==============================] - 6s 72ms/step - loss: 0.1427 - accuracy: 0.9651 - val_loss: 0.4604 - val_accuracy: 0.8576\n",
      "Epoch 79/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1358 - accuracy: 0.9674 - val_loss: 0.4546 - val_accuracy: 0.8682\n",
      "Epoch 80/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1400 - accuracy: 0.9647 - val_loss: 0.4397 - val_accuracy: 0.8697\n",
      "Epoch 81/300\n",
      "83/83 [==============================] - 6s 72ms/step - loss: 0.1380 - accuracy: 0.9651 - val_loss: 0.4724 - val_accuracy: 0.8803\n",
      "Epoch 82/300\n",
      "83/83 [==============================] - 6s 72ms/step - loss: 0.1409 - accuracy: 0.9647 - val_loss: 0.4482 - val_accuracy: 0.8636\n",
      "Epoch 83/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1263 - accuracy: 0.9715 - val_loss: 0.5577 - val_accuracy: 0.8182\n",
      "Epoch 84/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1279 - accuracy: 0.9697 - val_loss: 0.5681 - val_accuracy: 0.8485\n",
      "Epoch 85/300\n",
      "83/83 [==============================] - 6s 72ms/step - loss: 0.1443 - accuracy: 0.9647 - val_loss: 0.4442 - val_accuracy: 0.8652\n",
      "Epoch 86/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1428 - accuracy: 0.9666 - val_loss: 0.4496 - val_accuracy: 0.8576\n",
      "Epoch 87/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1468 - accuracy: 0.9640 - val_loss: 0.5421 - val_accuracy: 0.8409\n",
      "Epoch 88/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1402 - accuracy: 0.9670 - val_loss: 0.5248 - val_accuracy: 0.8470\n",
      "Epoch 89/300\n",
      "83/83 [==============================] - 6s 72ms/step - loss: 0.1370 - accuracy: 0.9647 - val_loss: 0.4768 - val_accuracy: 0.8561\n",
      "Epoch 90/300\n",
      "82/83 [============================>.] - ETA: 0s - loss: 0.1339 - accuracy: 0.9672\n",
      "Epoch 00090: ReduceLROnPlateau reducing learning rate to 1.012499960779678e-05.\n",
      "83/83 [==============================] - 6s 72ms/step - loss: 0.1363 - accuracy: 0.9662 - val_loss: 0.6337 - val_accuracy: 0.7955\n",
      "Epoch 91/300\n",
      "83/83 [==============================] - 6s 72ms/step - loss: 0.1410 - accuracy: 0.9659 - val_loss: 0.4579 - val_accuracy: 0.8652\n",
      "Epoch 92/300\n",
      "83/83 [==============================] - 6s 72ms/step - loss: 0.1349 - accuracy: 0.9697 - val_loss: 0.5779 - val_accuracy: 0.8258\n",
      "Epoch 93/300\n",
      "83/83 [==============================] - 6s 72ms/step - loss: 0.1390 - accuracy: 0.9632 - val_loss: 0.4682 - val_accuracy: 0.8576\n",
      "Epoch 94/300\n",
      "83/83 [==============================] - 6s 75ms/step - loss: 0.1315 - accuracy: 0.9719 - val_loss: 0.4789 - val_accuracy: 0.8515\n",
      "Epoch 95/300\n",
      "83/83 [==============================] - 6s 74ms/step - loss: 0.1310 - accuracy: 0.9708 - val_loss: 0.4784 - val_accuracy: 0.8424\n",
      "Epoch 96/300\n",
      "83/83 [==============================] - 6s 72ms/step - loss: 0.1330 - accuracy: 0.9731 - val_loss: 0.4931 - val_accuracy: 0.8394\n",
      "Epoch 97/300\n",
      "83/83 [==============================] - 6s 72ms/step - loss: 0.1208 - accuracy: 0.9738 - val_loss: 0.4591 - val_accuracy: 0.8591\n",
      "Epoch 98/300\n",
      "83/83 [==============================] - 6s 72ms/step - loss: 0.1236 - accuracy: 0.9704 - val_loss: 0.4578 - val_accuracy: 0.8621\n",
      "Epoch 99/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1282 - accuracy: 0.9712 - val_loss: 0.4560 - val_accuracy: 0.8742\n",
      "Epoch 100/300\n",
      "83/83 [==============================] - 6s 72ms/step - loss: 0.1353 - accuracy: 0.9643 - val_loss: 0.4594 - val_accuracy: 0.8652\n",
      "Epoch 101/300\n",
      "83/83 [==============================] - 6s 72ms/step - loss: 0.1431 - accuracy: 0.9659 - val_loss: 0.4577 - val_accuracy: 0.8652\n",
      "Epoch 102/300\n",
      "83/83 [==============================] - 6s 72ms/step - loss: 0.1226 - accuracy: 0.9769 - val_loss: 0.4767 - val_accuracy: 0.8682\n",
      "Epoch 103/300\n",
      "83/83 [==============================] - 6s 72ms/step - loss: 0.1330 - accuracy: 0.9719 - val_loss: 0.4785 - val_accuracy: 0.8530\n",
      "Epoch 104/300\n",
      "83/83 [==============================] - 6s 72ms/step - loss: 0.1350 - accuracy: 0.9651 - val_loss: 0.4736 - val_accuracy: 0.8545\n",
      "Epoch 105/300\n",
      "82/83 [============================>.] - ETA: 0s - loss: 0.1283 - accuracy: 0.9714\n",
      "Epoch 00105: ReduceLROnPlateau reducing learning rate to 1.5187499684543582e-06.\n",
      "83/83 [==============================] - 6s 72ms/step - loss: 0.1286 - accuracy: 0.9712 - val_loss: 0.4949 - val_accuracy: 0.8409\n",
      "Epoch 106/300\n",
      "83/83 [==============================] - 6s 72ms/step - loss: 0.1328 - accuracy: 0.9719 - val_loss: 0.4646 - val_accuracy: 0.8576\n",
      "Epoch 107/300\n",
      "83/83 [==============================] - 6s 72ms/step - loss: 0.1452 - accuracy: 0.9590 - val_loss: 0.4700 - val_accuracy: 0.8652\n",
      "Epoch 108/300\n",
      "83/83 [==============================] - 6s 72ms/step - loss: 0.1306 - accuracy: 0.9689 - val_loss: 0.4692 - val_accuracy: 0.8667\n",
      "Epoch 109/300\n",
      "83/83 [==============================] - 6s 72ms/step - loss: 0.1324 - accuracy: 0.9670 - val_loss: 0.4654 - val_accuracy: 0.8606\n",
      "Epoch 110/300\n",
      "83/83 [==============================] - 6s 72ms/step - loss: 0.1389 - accuracy: 0.9681 - val_loss: 0.4842 - val_accuracy: 0.8606\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Epoch 111/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1404 - accuracy: 0.9659 - val_loss: 0.5224 - val_accuracy: 0.8348\n",
      "Epoch 112/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1326 - accuracy: 0.9674 - val_loss: 0.5575 - val_accuracy: 0.8288\n",
      "Epoch 113/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1362 - accuracy: 0.9681 - val_loss: 0.4610 - val_accuracy: 0.8576\n",
      "Epoch 114/300\n",
      "83/83 [==============================] - 6s 73ms/step - loss: 0.1260 - accuracy: 0.9727 - val_loss: 0.4654 - val_accuracy: 0.8636\n",
      "Epoch 115/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1476 - accuracy: 0.9605 - val_loss: 0.4563 - val_accuracy: 0.8667\n",
      "Epoch 116/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1373 - accuracy: 0.9651 - val_loss: 0.4740 - val_accuracy: 0.8682\n",
      "Epoch 117/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1361 - accuracy: 0.9708 - val_loss: 0.4924 - val_accuracy: 0.8515\n",
      "Epoch 118/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1267 - accuracy: 0.9750 - val_loss: 0.4639 - val_accuracy: 0.8727\n",
      "Epoch 119/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1365 - accuracy: 0.9693 - val_loss: 0.4960 - val_accuracy: 0.8697\n",
      "Epoch 120/300\n",
      "82/83 [============================>.] - ETA: 0s - loss: 0.1264 - accuracy: 0.9737\n",
      "Epoch 00120: ReduceLROnPlateau reducing learning rate to 2.2781249526815371e-07.\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1266 - accuracy: 0.9734 - val_loss: 0.4659 - val_accuracy: 0.8652\n",
      "Epoch 121/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1397 - accuracy: 0.9681 - val_loss: 0.4620 - val_accuracy: 0.8561\n",
      "Epoch 122/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1233 - accuracy: 0.9727 - val_loss: 0.4636 - val_accuracy: 0.8682\n",
      "Epoch 123/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1290 - accuracy: 0.9734 - val_loss: 0.4753 - val_accuracy: 0.8667\n",
      "Epoch 124/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1455 - accuracy: 0.9628 - val_loss: 0.5242 - val_accuracy: 0.8348\n",
      "Epoch 125/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1414 - accuracy: 0.9693 - val_loss: 0.5724 - val_accuracy: 0.8242\n",
      "Epoch 126/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1338 - accuracy: 0.9697 - val_loss: 0.4850 - val_accuracy: 0.8470\n",
      "Epoch 127/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1288 - accuracy: 0.9685 - val_loss: 0.5193 - val_accuracy: 0.8379\n",
      "Epoch 128/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1433 - accuracy: 0.9647 - val_loss: 0.4653 - val_accuracy: 0.8712\n",
      "Epoch 129/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1331 - accuracy: 0.9674 - val_loss: 0.4598 - val_accuracy: 0.8667\n",
      "Epoch 130/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1264 - accuracy: 0.9704 - val_loss: 0.4531 - val_accuracy: 0.8621\n",
      "Epoch 131/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1329 - accuracy: 0.9674 - val_loss: 0.4646 - val_accuracy: 0.8636\n",
      "Epoch 132/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1522 - accuracy: 0.9586 - val_loss: 0.5733 - val_accuracy: 0.8091\n",
      "Epoch 133/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1312 - accuracy: 0.9715 - val_loss: 0.4899 - val_accuracy: 0.8439\n",
      "Epoch 134/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1283 - accuracy: 0.9689 - val_loss: 0.5453 - val_accuracy: 0.8258\n",
      "Epoch 135/300\n",
      "82/83 [============================>.] - ETA: 0s - loss: 0.1305 - accuracy: 0.9729\n",
      "Epoch 00135: ReduceLROnPlateau reducing learning rate to 3.417187386389742e-08.\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1304 - accuracy: 0.9727 - val_loss: 0.4703 - val_accuracy: 0.8545\n",
      "Epoch 136/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1423 - accuracy: 0.9651 - val_loss: 0.5030 - val_accuracy: 0.8485\n",
      "Epoch 137/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1291 - accuracy: 0.9681 - val_loss: 0.5266 - val_accuracy: 0.8409\n",
      "Epoch 138/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1339 - accuracy: 0.9681 - val_loss: 0.5087 - val_accuracy: 0.8515\n",
      "Epoch 139/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1407 - accuracy: 0.9613 - val_loss: 0.5075 - val_accuracy: 0.8545\n",
      "Epoch 140/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1383 - accuracy: 0.9670 - val_loss: 0.4946 - val_accuracy: 0.8409\n",
      "Epoch 141/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1559 - accuracy: 0.9579 - val_loss: 0.5522 - val_accuracy: 0.8258\n",
      "Epoch 142/300\n",
      "83/83 [==============================] - 6s 72ms/step - loss: 0.1370 - accuracy: 0.9704 - val_loss: 0.4688 - val_accuracy: 0.8545\n",
      "Epoch 143/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1258 - accuracy: 0.9693 - val_loss: 0.4604 - val_accuracy: 0.8712\n",
      "Epoch 144/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1227 - accuracy: 0.9719 - val_loss: 0.4649 - val_accuracy: 0.8591\n",
      "Epoch 145/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1297 - accuracy: 0.9685 - val_loss: 0.4622 - val_accuracy: 0.8606\n",
      "Epoch 146/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1267 - accuracy: 0.9712 - val_loss: 0.5525 - val_accuracy: 0.8348\n",
      "Epoch 147/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1417 - accuracy: 0.9613 - val_loss: 0.4986 - val_accuracy: 0.8409\n",
      "Epoch 148/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1293 - accuracy: 0.9678 - val_loss: 0.4838 - val_accuracy: 0.8500\n",
      "Epoch 149/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1439 - accuracy: 0.9624 - val_loss: 0.4558 - val_accuracy: 0.8697\n",
      "Epoch 150/300\n",
      "82/83 [============================>.] - ETA: 0s - loss: 0.1356 - accuracy: 0.9649\n",
      "Epoch 00150: ReduceLROnPlateau reducing learning rate to 5.125780866421792e-09.\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1353 - accuracy: 0.9651 - val_loss: 0.5129 - val_accuracy: 0.8409\n",
      "Epoch 151/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1329 - accuracy: 0.9678 - val_loss: 0.4561 - val_accuracy: 0.8667\n",
      "Epoch 152/300\n",
      "83/83 [==============================] - 6s 72ms/step - loss: 0.1360 - accuracy: 0.9655 - val_loss: 0.4617 - val_accuracy: 0.8606\n",
      "Epoch 153/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1359 - accuracy: 0.9655 - val_loss: 0.4587 - val_accuracy: 0.8591\n",
      "Epoch 154/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1342 - accuracy: 0.9689 - val_loss: 0.5449 - val_accuracy: 0.8212\n",
      "Epoch 155/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1406 - accuracy: 0.9632 - val_loss: 0.4519 - val_accuracy: 0.8636\n",
      "Epoch 156/300\n",
      "83/83 [==============================] - 6s 72ms/step - loss: 0.1363 - accuracy: 0.9655 - val_loss: 0.4665 - val_accuracy: 0.8727\n",
      "Epoch 157/300\n",
      "83/83 [==============================] - 6s 72ms/step - loss: 0.1412 - accuracy: 0.9651 - val_loss: 0.4631 - val_accuracy: 0.8697\n",
      "Epoch 158/300\n",
      "83/83 [==============================] - 6s 72ms/step - loss: 0.1368 - accuracy: 0.9670 - val_loss: 0.4801 - val_accuracy: 0.8636\n",
      "Epoch 159/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1307 - accuracy: 0.9678 - val_loss: 0.4581 - val_accuracy: 0.8697\n",
      "Epoch 160/300\n",
      "83/83 [==============================] - 6s 72ms/step - loss: 0.1319 - accuracy: 0.9719 - val_loss: 0.4898 - val_accuracy: 0.8515\n",
      "Epoch 161/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1287 - accuracy: 0.9719 - val_loss: 0.4571 - val_accuracy: 0.8576\n",
      "Epoch 162/300\n",
      "83/83 [==============================] - 6s 72ms/step - loss: 0.1289 - accuracy: 0.9708 - val_loss: 0.4866 - val_accuracy: 0.8561\n",
      "Epoch 163/300\n",
      "83/83 [==============================] - 6s 72ms/step - loss: 0.1327 - accuracy: 0.9700 - val_loss: 0.5612 - val_accuracy: 0.8227\n",
      "Epoch 164/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1343 - accuracy: 0.9693 - val_loss: 0.4629 - val_accuracy: 0.8636\n",
      "Epoch 165/300\n",
      "82/83 [============================>.] - ETA: 0s - loss: 0.1360 - accuracy: 0.9653\n",
      "Epoch 00165: ReduceLROnPlateau reducing learning rate to 7.688671033179162e-10.\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1372 - accuracy: 0.9647 - val_loss: 0.5188 - val_accuracy: 0.8424\n",
      "Epoch 166/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1286 - accuracy: 0.9734 - val_loss: 0.4697 - val_accuracy: 0.8576\n",
      "Epoch 167/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1241 - accuracy: 0.9738 - val_loss: 0.5186 - val_accuracy: 0.8409\n",
      "Epoch 168/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1202 - accuracy: 0.9738 - val_loss: 0.4683 - val_accuracy: 0.8545\n",
      "Epoch 169/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1306 - accuracy: 0.9685 - val_loss: 0.4556 - val_accuracy: 0.8667\n",
      "Epoch 170/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1389 - accuracy: 0.9670 - val_loss: 0.4692 - val_accuracy: 0.8561\n",
      "Epoch 171/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1312 - accuracy: 0.9674 - val_loss: 0.5120 - val_accuracy: 0.8652\n",
      "Epoch 172/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1295 - accuracy: 0.9685 - val_loss: 0.4716 - val_accuracy: 0.8530\n",
      "Epoch 173/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1238 - accuracy: 0.9731 - val_loss: 0.5440 - val_accuracy: 0.8212\n",
      "Epoch 174/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1265 - accuracy: 0.9708 - val_loss: 0.4836 - val_accuracy: 0.8515\n",
      "Epoch 175/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1372 - accuracy: 0.9674 - val_loss: 0.4906 - val_accuracy: 0.8500\n",
      "Epoch 176/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1293 - accuracy: 0.9693 - val_loss: 0.5179 - val_accuracy: 0.8288\n",
      "Epoch 177/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1362 - accuracy: 0.9670 - val_loss: 0.5103 - val_accuracy: 0.8439\n",
      "Epoch 178/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1323 - accuracy: 0.9700 - val_loss: 0.4852 - val_accuracy: 0.8545\n",
      "Epoch 179/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1357 - accuracy: 0.9670 - val_loss: 0.4741 - val_accuracy: 0.8576\n",
      "Epoch 180/300\n",
      "82/83 [============================>.] - ETA: 0s - loss: 0.1311 - accuracy: 0.9707\n",
      "Epoch 00180: ReduceLROnPlateau reducing learning rate to 1.1533006216701835e-10.\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1312 - accuracy: 0.9708 - val_loss: 0.5414 - val_accuracy: 0.8288\n",
      "Epoch 181/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1367 - accuracy: 0.9674 - val_loss: 0.5646 - val_accuracy: 0.8167\n",
      "Epoch 182/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1399 - accuracy: 0.9643 - val_loss: 0.4765 - val_accuracy: 0.8515\n",
      "Epoch 183/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1390 - accuracy: 0.9674 - val_loss: 0.4969 - val_accuracy: 0.8470\n",
      "Epoch 184/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1362 - accuracy: 0.9662 - val_loss: 0.4645 - val_accuracy: 0.8682\n",
      "Epoch 185/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1308 - accuracy: 0.9723 - val_loss: 0.4777 - val_accuracy: 0.8530\n",
      "Epoch 186/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1367 - accuracy: 0.9647 - val_loss: 0.4651 - val_accuracy: 0.8545\n",
      "Epoch 187/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1317 - accuracy: 0.9674 - val_loss: 0.4967 - val_accuracy: 0.8409\n",
      "Epoch 188/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1473 - accuracy: 0.9624 - val_loss: 0.4585 - val_accuracy: 0.8606\n",
      "Epoch 189/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1430 - accuracy: 0.9632 - val_loss: 0.4844 - val_accuracy: 0.8652\n",
      "Epoch 190/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1286 - accuracy: 0.9697 - val_loss: 0.4618 - val_accuracy: 0.8652\n",
      "Epoch 191/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1325 - accuracy: 0.9678 - val_loss: 0.6133 - val_accuracy: 0.8152\n",
      "Epoch 192/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1390 - accuracy: 0.9651 - val_loss: 0.6021 - val_accuracy: 0.7970\n",
      "Epoch 193/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1317 - accuracy: 0.9727 - val_loss: 0.5332 - val_accuracy: 0.8197\n",
      "Epoch 194/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1306 - accuracy: 0.9681 - val_loss: 0.5194 - val_accuracy: 0.8348\n",
      "Epoch 195/300\n",
      "82/83 [============================>.] - ETA: 0s - loss: 0.1335 - accuracy: 0.9703\n",
      "Epoch 00195: ReduceLROnPlateau reducing learning rate to 1.7299509741386388e-11.\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1361 - accuracy: 0.9693 - val_loss: 0.5231 - val_accuracy: 0.8333\n",
      "Epoch 196/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1195 - accuracy: 0.9715 - val_loss: 0.4699 - val_accuracy: 0.8591\n",
      "Epoch 197/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1306 - accuracy: 0.9670 - val_loss: 0.4764 - val_accuracy: 0.8576\n",
      "Epoch 198/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1413 - accuracy: 0.9670 - val_loss: 0.4610 - val_accuracy: 0.8727\n",
      "Epoch 199/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1361 - accuracy: 0.9674 - val_loss: 0.4612 - val_accuracy: 0.8682\n",
      "Epoch 200/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1290 - accuracy: 0.9715 - val_loss: 0.4824 - val_accuracy: 0.8409\n",
      "Epoch 201/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1337 - accuracy: 0.9685 - val_loss: 0.5011 - val_accuracy: 0.8667\n",
      "Epoch 202/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1387 - accuracy: 0.9670 - val_loss: 0.4561 - val_accuracy: 0.8667\n",
      "Epoch 203/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1382 - accuracy: 0.9647 - val_loss: 0.4652 - val_accuracy: 0.8652\n",
      "Epoch 204/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1264 - accuracy: 0.9727 - val_loss: 0.4982 - val_accuracy: 0.8424\n",
      "Epoch 205/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1315 - accuracy: 0.9666 - val_loss: 0.4899 - val_accuracy: 0.8515\n",
      "Epoch 206/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1377 - accuracy: 0.9636 - val_loss: 0.4999 - val_accuracy: 0.8621\n",
      "Epoch 207/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1402 - accuracy: 0.9617 - val_loss: 0.4575 - val_accuracy: 0.8652\n",
      "Epoch 208/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1356 - accuracy: 0.9693 - val_loss: 0.4504 - val_accuracy: 0.8636\n",
      "Epoch 209/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1395 - accuracy: 0.9678 - val_loss: 0.4657 - val_accuracy: 0.8576\n",
      "Epoch 210/300\n",
      "82/83 [============================>.] - ETA: 0s - loss: 0.1360 - accuracy: 0.9676\n",
      "Epoch 00210: ReduceLROnPlateau reducing learning rate to 2.5949263571245495e-12.\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1367 - accuracy: 0.9674 - val_loss: 0.4877 - val_accuracy: 0.8576\n",
      "Epoch 211/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1350 - accuracy: 0.9651 - val_loss: 0.4755 - val_accuracy: 0.8500\n",
      "Epoch 212/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1330 - accuracy: 0.9670 - val_loss: 0.4907 - val_accuracy: 0.8500\n",
      "Epoch 213/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1316 - accuracy: 0.9670 - val_loss: 0.4451 - val_accuracy: 0.8667\n",
      "Epoch 214/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1396 - accuracy: 0.9636 - val_loss: 0.5775 - val_accuracy: 0.8121\n",
      "Epoch 215/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1354 - accuracy: 0.9662 - val_loss: 0.4527 - val_accuracy: 0.8682\n",
      "Epoch 216/300\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1194 - accuracy: 0.9769 - val_loss: 0.4524 - val_accuracy: 0.8652\n",
      "Epoch 217/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1291 - accuracy: 0.9700 - val_loss: 0.4607 - val_accuracy: 0.8667\n",
      "Epoch 218/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1315 - accuracy: 0.9674 - val_loss: 0.4715 - val_accuracy: 0.8606\n",
      "Epoch 219/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1390 - accuracy: 0.9636 - val_loss: 0.5626 - val_accuracy: 0.8152\n",
      "Epoch 220/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1361 - accuracy: 0.9666 - val_loss: 0.5022 - val_accuracy: 0.8455\n",
      "Epoch 221/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1332 - accuracy: 0.9681 - val_loss: 0.5766 - val_accuracy: 0.8076\n",
      "Epoch 222/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1282 - accuracy: 0.9708 - val_loss: 0.5158 - val_accuracy: 0.8424\n",
      "Epoch 223/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1371 - accuracy: 0.9685 - val_loss: 0.5080 - val_accuracy: 0.8303\n",
      "Epoch 224/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1371 - accuracy: 0.9643 - val_loss: 0.5606 - val_accuracy: 0.8606\n",
      "Epoch 225/300\n",
      "82/83 [============================>.] - ETA: 0s - loss: 0.1364 - accuracy: 0.9653\n",
      "Epoch 00225: ReduceLROnPlateau reducing learning rate to 3.892389665791085e-13.\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1364 - accuracy: 0.9655 - val_loss: 0.4857 - val_accuracy: 0.8652\n",
      "Epoch 226/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1364 - accuracy: 0.9659 - val_loss: 0.4521 - val_accuracy: 0.8727\n",
      "Epoch 227/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1349 - accuracy: 0.9659 - val_loss: 0.4669 - val_accuracy: 0.8576\n",
      "Epoch 228/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1304 - accuracy: 0.9715 - val_loss: 0.4670 - val_accuracy: 0.8530\n",
      "Epoch 229/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1482 - accuracy: 0.9636 - val_loss: 0.5426 - val_accuracy: 0.8242\n",
      "Epoch 230/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1390 - accuracy: 0.9689 - val_loss: 0.4887 - val_accuracy: 0.8500\n",
      "Epoch 231/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1372 - accuracy: 0.9685 - val_loss: 0.5415 - val_accuracy: 0.8303\n",
      "Epoch 232/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1326 - accuracy: 0.9655 - val_loss: 0.4854 - val_accuracy: 0.8530\n",
      "Epoch 233/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1433 - accuracy: 0.9643 - val_loss: 0.4722 - val_accuracy: 0.8545\n",
      "Epoch 234/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1278 - accuracy: 0.9734 - val_loss: 0.5293 - val_accuracy: 0.8409\n",
      "Epoch 235/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1408 - accuracy: 0.9655 - val_loss: 0.5323 - val_accuracy: 0.8303\n",
      "Epoch 236/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1230 - accuracy: 0.9750 - val_loss: 0.5399 - val_accuracy: 0.8258\n",
      "Epoch 237/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1261 - accuracy: 0.9708 - val_loss: 0.4860 - val_accuracy: 0.8515\n",
      "Epoch 238/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1294 - accuracy: 0.9727 - val_loss: 0.4735 - val_accuracy: 0.8591\n",
      "Epoch 239/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1504 - accuracy: 0.9598 - val_loss: 0.4632 - val_accuracy: 0.8545\n",
      "Epoch 240/300\n",
      "82/83 [============================>.] - ETA: 0s - loss: 0.1319 - accuracy: 0.9668\n",
      "Epoch 00240: ReduceLROnPlateau reducing learning rate to 5.838584417371464e-14.\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1320 - accuracy: 0.9666 - val_loss: 0.4659 - val_accuracy: 0.8697\n",
      "Epoch 241/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1281 - accuracy: 0.9715 - val_loss: 0.5451 - val_accuracy: 0.8303\n",
      "Epoch 242/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1343 - accuracy: 0.9681 - val_loss: 0.4557 - val_accuracy: 0.8667\n",
      "Epoch 243/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1303 - accuracy: 0.9723 - val_loss: 0.5255 - val_accuracy: 0.8348\n",
      "Epoch 244/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1339 - accuracy: 0.9693 - val_loss: 0.4851 - val_accuracy: 0.8515\n",
      "Epoch 245/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1372 - accuracy: 0.9662 - val_loss: 0.4823 - val_accuracy: 0.8530\n",
      "Epoch 246/300\n",
      "83/83 [==============================] - 6s 71ms/step - loss: 0.1284 - accuracy: 0.9700 - val_loss: 0.4696 - val_accuracy: 0.8682\n",
      "Epoch 247/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1268 - accuracy: 0.9700 - val_loss: 0.4948 - val_accuracy: 0.8455\n",
      "Epoch 248/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1287 - accuracy: 0.9712 - val_loss: 0.4961 - val_accuracy: 0.8530\n",
      "Epoch 249/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1264 - accuracy: 0.9738 - val_loss: 0.4722 - val_accuracy: 0.8742\n",
      "Epoch 250/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1258 - accuracy: 0.9731 - val_loss: 0.4605 - val_accuracy: 0.8697\n",
      "Epoch 251/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1379 - accuracy: 0.9678 - val_loss: 0.4589 - val_accuracy: 0.8697\n",
      "Epoch 252/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1324 - accuracy: 0.9693 - val_loss: 0.4604 - val_accuracy: 0.8682\n",
      "Epoch 253/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1260 - accuracy: 0.9708 - val_loss: 0.4621 - val_accuracy: 0.8682\n",
      "Epoch 254/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1271 - accuracy: 0.9670 - val_loss: 0.4868 - val_accuracy: 0.8424\n",
      "Epoch 255/300\n",
      "82/83 [============================>.] - ETA: 0s - loss: 0.1295 - accuracy: 0.9699\n",
      "Epoch 00255: ReduceLROnPlateau reducing learning rate to 8.757876829345104e-15.\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1292 - accuracy: 0.9700 - val_loss: 0.4589 - val_accuracy: 0.8742\n",
      "Epoch 256/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1374 - accuracy: 0.9674 - val_loss: 0.4529 - val_accuracy: 0.8576\n",
      "Epoch 257/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1300 - accuracy: 0.9704 - val_loss: 0.4501 - val_accuracy: 0.8621\n",
      "Epoch 258/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1319 - accuracy: 0.9685 - val_loss: 0.5866 - val_accuracy: 0.8348\n",
      "Epoch 259/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1276 - accuracy: 0.9689 - val_loss: 0.4672 - val_accuracy: 0.8485\n",
      "Epoch 260/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1391 - accuracy: 0.9621 - val_loss: 0.6327 - val_accuracy: 0.7909\n",
      "Epoch 261/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1306 - accuracy: 0.9693 - val_loss: 0.5162 - val_accuracy: 0.8394\n",
      "Epoch 262/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1385 - accuracy: 0.9632 - val_loss: 0.4657 - val_accuracy: 0.8545\n",
      "Epoch 263/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1330 - accuracy: 0.9666 - val_loss: 0.4611 - val_accuracy: 0.8576\n",
      "Epoch 264/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1329 - accuracy: 0.9685 - val_loss: 0.5051 - val_accuracy: 0.8394\n",
      "Epoch 265/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1481 - accuracy: 0.9605 - val_loss: 0.5053 - val_accuracy: 0.8470\n",
      "Epoch 266/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1308 - accuracy: 0.9750 - val_loss: 0.4769 - val_accuracy: 0.8455\n",
      "Epoch 267/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1288 - accuracy: 0.9704 - val_loss: 0.5390 - val_accuracy: 0.8258\n",
      "Epoch 268/300\n",
      "83/83 [==============================] - 6s 70ms/step - loss: 0.1302 - accuracy: 0.9708 - val_loss: 0.4595 - val_accuracy: 0.8621\n",
      "Epoch 269/300\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1263 - accuracy: 0.9742 - val_loss: 0.4580 - val_accuracy: 0.8652\n",
      "Epoch 270/300\n",
      "82/83 [============================>.] - ETA: 0s - loss: 0.1271 - accuracy: 0.9710\n",
      "Epoch 00270: ReduceLROnPlateau reducing learning rate to 1.3136815244017656e-15.\n",
      "83/83 [==============================] - 6s 69ms/step - loss: 0.1272 - accuracy: 0.9712 - val_loss: 0.4618 - val_accuracy: 0.8697\n",
      "Epoch 00270: early stopping\n",
      "\n",
      " It took 26.605654195944467 minutes to train!\n",
      "\n"
     ]
    }
   ],
   "source": [
    "train = True\n",
    "\n",
    "n_epochs = 300\n",
    "if train:\n",
    "    LOSS        = tf.keras.losses.SparseCategoricalCrossentropy()\n",
    "    OPTIMIZER   = tf.keras.optimizers.Adam(learning_rate=3E-3, beta_1=0.9, beta_2=0.999, epsilon=1e-07, amsgrad=True) \n",
    "    qmodel_pruned.compile(loss=LOSS, optimizer=OPTIMIZER, metrics=[\"accuracy\"])\n",
    "\n",
    "    callbacks = [\n",
    "            tf.keras.callbacks.EarlyStopping(patience=210, verbose=1),\n",
    "            tf.keras.callbacks.ReduceLROnPlateau(monitor='val_loss', factor=0.15, patience=15, verbose=1),\n",
    "            pruning_callbacks.UpdatePruningStep()\n",
    "            ]  \n",
    "\n",
    "    start = time.time()\n",
    "    history = qmodel_pruned.fit(X_shuffled, y_shuffled,\n",
    "                          epochs = n_epochs,\n",
    "                          callbacks = callbacks, \n",
    "                          verbose=1,\n",
    "                          validation_split=0.2)     \n",
    "    end = time.time()\n",
    "    print('\\n It took {} minutes to train!\\n'.format( (end - start)/60.))\n",
    "\n",
    "    qmodel_pruned.save('TUDATALLAPOT_FULL_QUANTIZED_VER0_312.h5')\n",
    "\n",
    "else:\n",
    "    from qkeras.utils import _add_supported_quantized_objects\n",
    "    from tensorflow_model_optimization.python.core.sparsity.keras import pruning_wrapper\n",
    "    \n",
    "    co = {}\n",
    "    _add_supported_quantized_objects(co)\n",
    "    co['PruneLowMagnitude'] = pruning_wrapper.PruneLowMagnitude\n",
    "    qmodel_pruned = tf.keras.models.load_model('TUDATALLAPOT_FULL_QUANTIZED_VER0_312.h5', custom_objects=co)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1b7af1cc",
   "metadata": {},
   "source": [
    "## Saját adatok biztosítása nélkül ezen alábbi cellától lehetséges a flow-t követni."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "2045565a",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING:tensorflow:From /home/nexuscore/anaconda3/envs/hls4ml-pynq-tutorial/lib/python3.7/site-packages/tensorflow_model_optimization/python/core/sparsity/keras/pruning_wrapper.py:218: Layer.add_variable (from tensorflow.python.keras.engine.base_layer) is deprecated and will be removed in a future version.\n",
      "Instructions for updating:\n",
      "Please use `layer.add_weight` method instead.\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2021-11-14 22:03:23.693074: I tensorflow/stream_executor/platform/default/dso_loader.cc:48] Successfully opened dynamic library libcuda.so.1\n",
      "2021-11-14 22:03:23.729760: E tensorflow/stream_executor/cuda/cuda_driver.cc:314] failed call to cuInit: CUDA_ERROR_NO_DEVICE: no CUDA-capable device is detected\n",
      "2021-11-14 22:03:23.729772: I tensorflow/stream_executor/cuda/cuda_diagnostics.cc:156] kernel driver does not appear to be running on this host (nexyys): /proc/driver/nvidia/version does not exist\n",
      "2021-11-14 22:03:23.729986: I tensorflow/core/platform/cpu_feature_guard.cc:142] This TensorFlow binary is optimized with oneAPI Deep Neural Network Library (oneDNN)to use the following CPU instructions in performance-critical operations:  AVX2 FMA\n",
      "To enable them in other operations, rebuild TensorFlow with the appropriate compiler flags.\n",
      "2021-11-14 22:03:23.765439: I tensorflow/core/platform/profile_utils/cpu_utils.cc:104] CPU Frequency: 3793050000 Hz\n",
      "2021-11-14 22:03:23.765995: I tensorflow/compiler/xla/service/service.cc:168] XLA service 0x55de57e60370 initialized for platform Host (this does not guarantee that XLA will be used). Devices:\n",
      "2021-11-14 22:03:23.766013: I tensorflow/compiler/xla/service/service.cc:176]   StreamExecutor device (0): Host, Default Version\n",
      "WARNING:tensorflow:From /home/nexuscore/anaconda3/envs/hls4ml-pynq-tutorial/lib/python3.7/site-packages/tensorflow_model_optimization/python/core/sparsity/keras/pruning_wrapper.py:218: Layer.add_variable (from tensorflow.python.keras.engine.base_layer) is deprecated and will be removed in a future version.\n",
      "Instructions for updating:\n",
      "Please use `layer.add_weight` method instead.\n"
     ]
    }
   ],
   "source": [
    "from qkeras.utils import _add_supported_quantized_objects\n",
    "from tensorflow_model_optimization.python.core.sparsity.keras import pruning_wrapper\n",
    "import tensorflow as tf\n",
    "model = tf.keras.models.load_model('TUDATALLAPOT_FULL_QUANTIZED_VER0_312.h5',custom_objects={'PruneLowMagnitude': pruning_wrapper.PruneLowMagnitude,\n",
    "                                                                         'QDense': QDense, \n",
    "                                                                         'QConv2DBatchnorm': QConv2DBatchnorm, \n",
    "                                                                         'QActivation': QActivation})\n",
    "model  = strip_pruning(model)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d616b31a",
   "metadata": {},
   "source": [
    "### Az alábbi művelet futtatása időigényes lehet számítógépspecifikációtól függően"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8790ca66",
   "metadata": {},
   "source": [
    "#### Az output dir-ben specifikált TUDATALLAPOT_QUANTIZED_VER0_312_FULL mappában lehetséges megtalálni a kimeneti vivado projektet, és az egyéb járulékos fileokat.\n",
    "#### Ezen időigényees feladat egyszerűsítése érdekében már megtalálható a repo gyökerében ezen mappa, az alábbi cellában a  hls_model paraméterezésénél az output_dir paraméternél azért szerepel TUDATALLAPOT_QUANTIZED_VER0_312_FULL_V2 hogy ne legyen konfliktus az általam biztosított és a generált verzió között verzió között"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 56,
   "id": "b4c03a01",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Interpreting Sequential\n",
      "Topology:\n",
      "Layer name: input_1, layer type: Input\n",
      "Layer name: q_conv2d_batchnorm, layer type: QConv2DBatchnorm\n",
      "Layer name: q_activation, layer type: QActivation\n",
      "Layer name: max_pooling2d, layer type: MaxPooling2D\n",
      "Layer name: q_conv2d_batchnorm_1, layer type: QConv2DBatchnorm\n",
      "Layer name: q_activation_1, layer type: QActivation\n",
      "Layer name: max_pooling2d_1, layer type: MaxPooling2D\n",
      "Layer name: q_conv2d_batchnorm_2, layer type: QConv2DBatchnorm\n",
      "Layer name: q_activation_2, layer type: QActivation\n",
      "Layer name: q_conv2d_batchnorm_3, layer type: QConv2DBatchnorm\n",
      "Layer name: q_activation_3, layer type: QActivation\n",
      "Layer name: max_pooling2d_2, layer type: MaxPooling2D\n",
      "Layer name: q_dense, layer type: QDense\n",
      "Layer name: batch_normalization_4, layer type: BatchNormalization\n",
      "Layer name: q_activation_4, layer type: QActivation\n",
      "Layer name: q_dense_1, layer type: QDense\n",
      "Layer name: batch_normalization_5, layer type: BatchNormalization\n",
      "Layer name: q_activation_5, layer type: QActivation\n",
      "Layer name: dense, layer type: Dense\n",
      "  -> Activation (linear), layer name: dense\n",
      "Layer name: activation, layer type: Activation\n",
      "Interpreting Sequential\n",
      "Topology:\n",
      "Layer name: input_1, layer type: InputLayer, input shapes: [[None, 512, 16, 1]], output shape: [None, 512, 16, 1]\n",
      "Layer name: q_conv2d_batchnorm, layer type: QConv2DBatchnorm, input shapes: [[None, 512, 16, 1]], output shape: [None, 512, 16, 8]\n",
      "Name: quantized_relu\n",
      "Layer name: q_activation, layer type: Activation, input shapes: [[None, 512, 16, 8]], output shape: [None, 512, 16, 8]\n",
      "Layer name: max_pooling2d, layer type: MaxPooling2D, input shapes: [[None, 512, 16, 8]], output shape: [None, 256, 8, 8]\n",
      "Layer name: q_conv2d_batchnorm_1, layer type: QConv2DBatchnorm, input shapes: [[None, 256, 8, 8]], output shape: [None, 256, 8, 10]\n",
      "Name: quantized_relu\n",
      "Layer name: q_activation_1, layer type: Activation, input shapes: [[None, 256, 8, 10]], output shape: [None, 256, 8, 10]\n",
      "Layer name: max_pooling2d_1, layer type: MaxPooling2D, input shapes: [[None, 256, 8, 10]], output shape: [None, 128, 4, 10]\n",
      "Layer name: q_conv2d_batchnorm_2, layer type: QConv2DBatchnorm, input shapes: [[None, 128, 4, 10]], output shape: [None, 128, 4, 10]\n",
      "Name: quantized_relu\n",
      "Layer name: q_activation_2, layer type: Activation, input shapes: [[None, 128, 4, 10]], output shape: [None, 128, 4, 10]\n",
      "Layer name: q_conv2d_batchnorm_3, layer type: QConv2DBatchnorm, input shapes: [[None, 128, 4, 10]], output shape: [None, 128, 4, 12]\n",
      "Name: quantized_relu\n",
      "Layer name: q_activation_3, layer type: Activation, input shapes: [[None, 128, 4, 12]], output shape: [None, 128, 4, 12]\n",
      "Layer name: max_pooling2d_2, layer type: MaxPooling2D, input shapes: [[None, 128, 4, 12]], output shape: [None, 32, 1, 12]\n",
      "Layer name: flatten, layer type: Reshape, input shapes: [[None, 32, 1, 12]], output shape: [None, 384]\n",
      "Layer name: q_dense, layer type: QDense, input shapes: [[None, 384]], output shape: [None, 5]\n",
      "Layer name: batch_normalization_4, layer type: BatchNormalization, input shapes: [[None, 5]], output shape: [None, 5]\n",
      "Name: quantized_relu\n",
      "Layer name: q_activation_4, layer type: Activation, input shapes: [[None, 5]], output shape: [None, 5]\n",
      "Layer name: q_dense_1, layer type: QDense, input shapes: [[None, 5]], output shape: [None, 16]\n",
      "Layer name: batch_normalization_5, layer type: BatchNormalization, input shapes: [[None, 16]], output shape: [None, 16]\n",
      "Name: quantized_relu\n",
      "Layer name: q_activation_5, layer type: Activation, input shapes: [[None, 16]], output shape: [None, 16]\n",
      "Layer name: dense, layer type: Dense, input shapes: [[None, 16]], output shape: [None, 3]\n",
      "Layer name: activation, layer type: Softmax, input shapes: [[None, 3]], output shape: [None, 3]\n",
      "Creating HLS model\n",
      "WARNING: Invalid ReuseFactor=16 with \"Resource\" strategy in layer \"q_conv2d_batchnorm\". Using ReuseFactor=18 instead. Valid ReuseFactor(s): 3,9,18,36,72.\n",
      "WARNING: Invalid ReuseFactor=16 with \"Resource\" strategy in layer \"q_conv2d_batchnorm_1\". Using ReuseFactor=18 instead. Valid ReuseFactor(s): 2,3,4,6,8,9,12,18,24,36,72,144,360,720.\n",
      "WARNING: Invalid ReuseFactor=16 with \"Resource\" strategy in layer \"q_conv2d_batchnorm_2\". Using ReuseFactor=15 instead. Valid ReuseFactor(s): 2,3,5,6,9,10,15,18,30,45,90,180,450,900.\n",
      "WARNING: Invalid ReuseFactor=16 with \"Resource\" strategy in layer \"q_conv2d_batchnorm_3\". Using ReuseFactor=15 instead. Valid ReuseFactor(s): 2,3,5,6,9,10,15,18,30,45,90,180,270,360,540,1080.\n",
      "WARNING: Invalid ReuseFactor=16 with \"Resource\" strategy in layer \"q_dense_1\". Using ReuseFactor=20 instead. Valid ReuseFactor(s): 5,10,20,40,80.\n",
      "Writing HLS project\n",
      "Done\n",
      "WARNING: $XILINX contains multiple entries. Setting\n",
      "         $XIL_PA_NO_XILINX_OVERRIDE to 1.\n",
      "\n",
      "WARNING: $XIL_PA_NO_XILINX_OVERRIDE is set to 1.\n",
      "         When $XIL_PA_NO_XILINX_OVERRIDE is enabled\n",
      "         $XILINX, $MYXILINX, $PATH, and $LD_LIBRARY_PATH must\n",
      "         be manually set.\n",
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)\n",
      "  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019\n",
      "  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'nexuscore' on host 'nexyys' (Linux_x86_64 version 5.11.0-40-generic) on Sun Nov 14 10:15:51 CET 2021\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04.3 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL'\n",
      "Sourcing Tcl script 'build_prj.tcl'\n",
      "INFO: [HLS 200-10] Creating and opening project '/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_prj'.\n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject_axi.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project\n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_prj/solution1'.\n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set into 60.\n",
      "INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "***** C/RTL SYNTHESIS *****\n",
      "INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... \n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9\n",
      "WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9\n",
      "WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:79:9\n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:35:2\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject_axi.cpp' ... \n",
      "WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: firmware/myproject_axi.cpp:17:26\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file firmware/myproject_axi.cpp\n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 821.617 ; gain = 100.164 ; free physical = 1642 ; free virtual = 9802\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 821.617 ; gain = 100.164 ; free physical = 1642 ; free virtual = 9802\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:228) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, config9>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:228) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config5>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_types.h:32) in function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator=(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:219) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'void nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config29>(hls::stream<FORWARD_REFERENCE>&)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_padding_stream.h:24) in function 'void nnet::fill_data<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config29>(hls::stream<FORWARD_REFERENCE>&, hls::stream<FORWARD_REFERENCE>&)' completely with a factor of 1.\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config29>' (firmware/nnet_utils/nnet_padding_stream.h:26).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config29>' (firmware/nnet_utils/nnet_padding_stream.h:26).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[].1' into 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config29>' (firmware/nnet_utils/nnet_padding_stream.h:14).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[].1' into 'myproject_axi' (firmware/myproject_axi.cpp:27).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config29>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config29>' (firmware/nnet_utils/nnet_padding_stream.h:75).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config29>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config29>' (firmware/nnet_utils/nnet_padding_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config29>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config29>' (firmware/nnet_utils/nnet_padding_stream.h:63).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config29>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config29>' (firmware/nnet_utils/nnet_padding_stream.h:57).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator=' (firmware/nnet_utils/nnet_types.h:34).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:223).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_data<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config29>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config29>' (firmware/nnet_utils/nnet_padding_stream.h:66).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:234).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:160).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_resource.h:76).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>' (firmware/nnet_utils/nnet_dense_resource.h:76).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:276).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:284).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:278).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:85).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator=' (firmware/nnet_utils/nnet_types.h:34).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:70).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:223).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[]' into 'nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator=' (firmware/nnet_utils/nnet_types.h:34).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config5>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:234).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:195).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config30>' (firmware/nnet_utils/nnet_padding_stream.h:26).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config30>' (firmware/nnet_utils/nnet_padding_stream.h:26).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config30>' (firmware/nnet_utils/nnet_padding_stream.h:14).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, config5>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:195).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:238).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:251).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config30>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config30>' (firmware/nnet_utils/nnet_padding_stream.h:75).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config30>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config30>' (firmware/nnet_utils/nnet_padding_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config30>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config30>' (firmware/nnet_utils/nnet_padding_stream.h:63).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config30>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config30>' (firmware/nnet_utils/nnet_padding_stream.h:57).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:223).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator=' (firmware/nnet_utils/nnet_types.h:34).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_data<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config30>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config30>' (firmware/nnet_utils/nnet_padding_stream.h:66).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:234).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_resource.h:274).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:284).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config10>' (firmware/nnet_utils/nnet_conv_stream.h:284).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, relu_config12>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, relu_config12>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:278).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' (firmware/nnet_utils/nnet_conv2d_stream.h:85).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[].1' into 'nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator=' (firmware/nnet_utils/nnet_types.h:34).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>::operator[]' into 'nnet::fill_data<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' (firmware/nnet_utils/nnet_padding_stream.h:26).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, relu_config12>' (firmware/nnet_utils/nnet_activation_stream.h:70).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, relu_config12>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:70).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, config9>' (firmware/nnet_utils/nnet_conv_stream.h:223).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>::operator[].1' into 'nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>::operator=' (firmware/nnet_utils/nnet_types.h:34).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, config9>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, config9>' (firmware/nnet_utils/nnet_conv_stream.h:234).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[].1' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:195).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' (firmware/nnet_utils/nnet_padding_stream.h:26).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' (firmware/nnet_utils/nnet_padding_stream.h:26).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[].1' into 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' (firmware/nnet_utils/nnet_padding_stream.h:14).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, config9>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:195).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:238).\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:251).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' (firmware/nnet_utils/nnet_padding_stream.h:75).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' (firmware/nnet_utils/nnet_padding_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' (firmware/nnet_utils/nnet_padding_stream.h:63).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' (firmware/nnet_utils/nnet_padding_stream.h:57).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config10>' (firmware/nnet_utils/nnet_conv_stream.h:223).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator=' (firmware/nnet_utils/nnet_types.h:34).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_data<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' (firmware/nnet_utils/nnet_padding_stream.h:66).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config10>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config10>' (firmware/nnet_utils/nnet_conv_stream.h:234).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>' (firmware/nnet_utils/nnet_dense_resource.h:274).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config10>' (firmware/nnet_utils/nnet_conv_stream.h:278).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config10>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config10>' (firmware/nnet_utils/nnet_conv2d_stream.h:85).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config10>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config10>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' (firmware/nnet_utils/nnet_padding_stream.h:26).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[].1' into 'nnet::fill_zero<nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' (firmware/nnet_utils/nnet_padding_stream.h:14).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' (firmware/nnet_utils/nnet_padding_stream.h:75).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' (firmware/nnet_utils/nnet_padding_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' (firmware/nnet_utils/nnet_padding_stream.h:63).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' (firmware/nnet_utils/nnet_padding_stream.h:57).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_data<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' (firmware/nnet_utils/nnet_padding_stream.h:66).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_conv_stream.h:223).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator=' (firmware/nnet_utils/nnet_types.h:34).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_conv_stream.h:234).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>' (firmware/nnet_utils/nnet_dense_resource.h:76).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>' into 'nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>' (firmware/nnet_utils/nnet_dense_resource.h:274).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config13>' (firmware/nnet_utils/nnet_conv_stream.h:284).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, relu_config15>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, relu_config15>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config13>' (firmware/nnet_utils/nnet_conv_stream.h:278).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config13>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config13>' (firmware/nnet_utils/nnet_conv2d_stream.h:85).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config13>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config13>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>::operator[].1' into 'nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>::operator=' (firmware/nnet_utils/nnet_types.h:34).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, relu_config15>' (firmware/nnet_utils/nnet_activation_stream.h:70).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, relu_config15>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, config16>' (firmware/nnet_utils/nnet_conv_stream.h:223).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>::operator[]' into 'nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>::operator=' (firmware/nnet_utils/nnet_types.h:34).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, config16>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, config16>' (firmware/nnet_utils/nnet_conv_stream.h:234).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:195).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>::operator[]' into 'nnet::repack_stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 384u>, 384>' (firmware/nnet_utils/nnet_stream.h:88).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16, config16>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:195).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config16>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:238).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config16>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:251).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>::operator[].1' into 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>::operator=' (firmware/nnet_utils/nnet_types.h:34).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 384u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 384u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config18>' (firmware/nnet_utils/nnet_dense_stream.h:48).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 384u>::operator[]' into 'nnet::repack_stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 384u>, 384>' (firmware/nnet_utils/nnet_stream.h:88).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 384u>::operator[].1' into 'nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 384u>::operator=' (firmware/nnet_utils/nnet_types.h:34).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_resource.h:76).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' into 'nnet::dense_resource<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_resource.h:274).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' into 'nnet::dense_wrapper<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_stream.h:24).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>, relu_config21>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>, relu_config21>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config20>' (firmware/nnet_utils/nnet_batchnorm_stream.h:63).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config20>' (firmware/nnet_utils/nnet_batchnorm_stream.h:63).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 384u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config18>' (firmware/nnet_utils/nnet_dense_stream.h:62).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::normalize<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config24>' (firmware/nnet_utils/nnet_batchnorm_stream.h:46).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::normalize<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config20>' (firmware/nnet_utils/nnet_batchnorm_stream.h:46).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[].1' into 'nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator=' (firmware/nnet_utils/nnet_types.h:34).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::normalize<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config24>' (firmware/nnet_utils/nnet_batchnorm_stream.h:63).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::normalize<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config20>' (firmware/nnet_utils/nnet_batchnorm_stream.h:63).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config22>' (firmware/nnet_utils/nnet_dense_stream.h:48).\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>, relu_config21>' (firmware/nnet_utils/nnet_activation_stream.h:70).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>, relu_config21>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>::operator[].1' into 'nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>::operator=' (firmware/nnet_utils/nnet_types.h:34).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' (firmware/nnet_utils/nnet_dense_resource.h:160).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' into 'nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' (firmware/nnet_utils/nnet_dense_resource.h:276).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' into 'nnet::dense_wrapper<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' (firmware/nnet_utils/nnet_dense_stream.h:24).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config25>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config25>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config24>' (firmware/nnet_utils/nnet_batchnorm_stream.h:63).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config24>' (firmware/nnet_utils/nnet_batchnorm_stream.h:63).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config22>' (firmware/nnet_utils/nnet_dense_stream.h:62).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[].1' into 'nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator=' (firmware/nnet_utils/nnet_types.h:34).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config26>' (firmware/nnet_utils/nnet_dense_stream.h:48).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config25>' (firmware/nnet_utils/nnet_activation_stream.h:70).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config25>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>::operator[].1' into 'nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>::operator=' (firmware/nnet_utils/nnet_types.h:34).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' (firmware/nnet_utils/nnet_dense_resource.h:76).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' into 'nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' (firmware/nnet_utils/nnet_dense_resource.h:274).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' into 'nnet::dense_wrapper<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' (firmware/nnet_utils/nnet_dense_stream.h:24).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[]' into 'myproject_axi' (firmware/myproject_axi.cpp:39).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[]' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:175).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[]' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:156).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config26>' (firmware/nnet_utils/nnet_dense_stream.h:62).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[].1' into 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator=' (firmware/nnet_utils/nnet_types.h:34).\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 885.617 ; gain = 164.164 ; free physical = 1546 ; free virtual = 9725\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:178->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> > >.1' (firmware/nnet_utils/nnet_common.h:53) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> > >.1' into 'nnet::reduce<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:22->firmware/nnet_utils/nnet_pooling_stream.h:195->firmware/nnet_utils/nnet_pooling_stream.h:238->firmware/nnet_utils/nnet_pooling_stream.h:251) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:22->firmware/nnet_utils/nnet_pooling_stream.h:195->firmware/nnet_utils/nnet_pooling_stream.h:238->firmware/nnet_utils/nnet_pooling_stream.h:251) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config10>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config13>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:53) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> > >.1' (firmware/nnet_utils/nnet_common.h:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> > >.1' (firmware/nnet_utils/nnet_common.h:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16, nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16, nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16, nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:22->firmware/nnet_utils/nnet_pooling_stream.h:195->firmware/nnet_utils/nnet_pooling_stream.h:238->firmware/nnet_utils/nnet_pooling_stream.h:251) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' into 'nnet::dense_wrapper<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_dense_stream.h:24) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' into 'nnet::dense_wrapper<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' (firmware/nnet_utils/nnet_dense_resource.h:178->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' into 'nnet::dense_wrapper<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_dense_stream.h:24) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 3, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 3, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config28>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:156) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 3, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:164) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config28>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:166) automatically.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [SYNCHK 200-23] firmware/myproject_axi.cpp:39: variable-indexed range selection may cause suboptimal QoR.\n",
      "INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 885.617 ; gain = 164.164 ; free physical = 1517 ; free virtual = 9701\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'data.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:32:1) on argument 'input_1.V.data.V' (firmware/myproject.cpp:25). This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:32:94) on argument 'layer28_out.V.data.V' (firmware/myproject.cpp:26). This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data' (firmware/myproject_axi.cpp:5).\n",
      "WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data' (firmware/myproject_axi.cpp:4).\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:170) into a 48-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 48-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 30-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 96-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 72-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 60-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 60-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) into a 128-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) into a 192-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) into a 160-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_batchnorm_stream.h:52) into a 70-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_batchnorm_stream.h:52) into a 224-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 224-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 48-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 70-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:264) into a 168-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:264) into a 140-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:264) into a 112-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:264) into a 140-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'ctype.data.V' (firmware/myproject_axi.cpp:24) into a 16-bit variable.\n",
      "WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:188) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, config9>'.\n",
      "WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:188) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config5>'.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:32:59).\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (firmware/nnet_utils/nnet_stream.h:82) in function 'nnet::repack_stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 384u>, 384>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config4>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>, relu_config21>' (firmware/nnet_utils/nnet_activation_stream.h:32:36).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config25>' (firmware/nnet_utils/nnet_activation_stream.h:32:36).\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, relu_config15>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, relu_config8>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, relu_config12>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:234) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' for pipelining.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:186) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:234) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config16>' for pipelining.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:186) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:234) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' for pipelining.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:186) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::normalize<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config20>' (firmware/nnet_utils/nnet_batchnorm_stream.h:32:51).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::normalize<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config24>' (firmware/nnet_utils/nnet_batchnorm_stream.h:32:51).\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config13>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:151) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config10>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (firmware/myproject_axi.cpp:26) in function 'myproject_axi' automatically.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::dense_wrapper<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:151) in function 'nnet::dense_wrapper<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::dense_wrapper<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, config16>' (firmware/nnet_utils/nnet_conv_stream.h:187:82).\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:187) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_conv_stream.h:187:82).\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:187) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config10>' (firmware/nnet_utils/nnet_conv_stream.h:187:82).\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:187) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, config9>' (firmware/nnet_utils/nnet_conv_stream.h:187:82).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:187:82).\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:187) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:187:82).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:187:75).\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:187) because its parent loop or function is pipelined.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (firmware/nnet_utils/nnet_types.h:32) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.2' (firmware/nnet_utils/nnet_padding_stream.h:24) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config30>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config30>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (firmware/nnet_utils/nnet_types.h:32) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config30>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.2' (firmware/nnet_utils/nnet_padding_stream.h:24) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config30>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config30>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config30>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (firmware/nnet_utils/nnet_types.h:32) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.2' (firmware/nnet_utils/nnet_padding_stream.h:24) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_types.h:32) in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'SoftmaxExpPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:154) in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:172) in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_types.h:32) in function 'nnet::repack_stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 384u>, 384>' completely with a factor of 12.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (firmware/nnet_utils/nnet_stream.h:86) in function 'nnet::repack_stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 384u>, 384>' completely with a factor of 12.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (firmware/nnet_utils/nnet_stream.h:92) in function 'nnet::repack_stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 384u>, 384>' completely with a factor of 383.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_types.h:32) in function 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config4>' completely with a factor of 8.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config4>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_types.h:32) in function 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>, relu_config21>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>, relu_config21>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_types.h:32) in function 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config25>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config25>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_types.h:32) in function 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, relu_config15>' completely with a factor of 12.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, relu_config15>' completely with a factor of 12.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_types.h:32) in function 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, relu_config8>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, relu_config8>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_types.h:32) in function 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, relu_config12>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, relu_config12>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_types.h:32) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:186) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:190) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_types.h:32) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config16>' completely with a factor of 12.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (firmware/nnet_utils/nnet_pooling_stream.h:175) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config16>' completely with a factor of 191.\n",
      "INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:186) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config16>' completely with a factor of 12.\n",
      "INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:190) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config16>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_types.h:32) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:186) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:190) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_types.h:32) in function 'nnet::normalize<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config20>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'BatchNormpack' (firmware/nnet_utils/nnet_batchnorm_stream.h:55) in function 'nnet::normalize<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config20>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_types.h:32) in function 'nnet::normalize<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config24>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'BatchNormpack' (firmware/nnet_utils/nnet_batchnorm_stream.h:55) in function 'nnet::normalize<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config24>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_types.h:32) in function 'nnet::dense<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config22>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config22>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config22>' completely with a factor of 16.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_types.h:32) in function 'nnet::dense<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config26>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config26>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config26>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_types.h:32) in function 'nnet::dense<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 384u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config18>' completely with a factor of 384.\n",
      "INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 384u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config18>' completely with a factor of 384.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 384u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config18>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_types.h:32) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config13>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config13>' completely with a factor of 12.\n",
      "INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config13>' completely with a factor of 72.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:97) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config13>' completely with a factor of 12.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:282) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config13>' completely with a factor of 12.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_types.h:32) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' completely with a factor of 40.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:97) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:282) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:130) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:158) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:176) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:282) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_types.h:32) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config10>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config10>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config10>' completely with a factor of 60.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:97) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config10>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:282) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config10>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/myproject_axi.cpp:26) in function 'myproject_axi' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_types.h:32) in function 'myproject_axi' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::dense_wrapper<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::dense_wrapper<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:97) in function 'nnet::dense_wrapper<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:130) in function 'nnet::dense_wrapper<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:158) in function 'nnet::dense_wrapper<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:176) in function 'nnet::dense_wrapper<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::dense_wrapper<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::dense_wrapper<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 120.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:97) in function 'nnet::dense_wrapper<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:219) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, config16>' completely with a factor of 12.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:226) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, config16>' completely with a factor of 12.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:228) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, config16>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:187) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, config16>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:189) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, config16>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:190) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, config16>' completely with a factor of 12.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, config16>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:201) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, config16>' completely with a factor of 12.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:219) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:226) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:228) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:187) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:189) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:190) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:201) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:219) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config10>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:226) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config10>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:228) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config10>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:187) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config10>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:189) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config10>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:190) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config10>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config10>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:201) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config10>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:219) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, config9>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:226) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, config9>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:187) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, config9>' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:189) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, config9>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:190) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, config9>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, config9>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:201) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, config9>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:219) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:226) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:228) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:187) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:189) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:190) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:201) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:219) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config5>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:226) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config5>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:187) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config5>' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:189) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config5>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:190) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config5>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config5>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:201) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config5>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:228) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 2.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:187) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:189) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 3.\n",
      "INFO: [XFORM 203-102] Partitioning array 'tmp.data.V.69' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'tmp.data.V.37' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'tmp.data.V.49' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'tmp.data.V.15' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'res_part.data.V' (firmware/nnet_utils/nnet_padding_stream.h:23) automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'tmp.data.V.67' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'tmp.data.V.45' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'tmp.data.V.53' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'tmp.data.V.29' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'res_part.data.V' (firmware/nnet_utils/nnet_padding_stream.h:23) automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'tmp.data.V.71' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'tmp.data.V.47' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'tmp.data.V.7' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'res_part.data.V' (firmware/nnet_utils/nnet_padding_stream.h:23) automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'tmp.data.V.65' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'tmp.data.V.43' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'tmp.data.V.51' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'tmp.data.V.35' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'tmp.data.V.55' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'tmp.data.V.39' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'tmp.data.V.59' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'tmp.data.V.57' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'tmp.data.V.41' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'tmp.data.V.61' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'tmp.data.V.31' automatically.\n",
      "INFO: [XFORM 203-131] Reshaping array 'w13.V'  in dimension 1 with a block factor of 72.\n",
      "INFO: [XFORM 203-131] Reshaping array 'w6.V'  in dimension 1 with a block factor of 40.\n",
      "INFO: [XFORM 203-131] Reshaping array 'w2.V'  in dimension 1 with a block factor of 4.\n",
      "INFO: [XFORM 203-131] Reshaping array 'w10.V'  in dimension 1 with a block factor of 60.\n",
      "INFO: [XFORM 203-131] Reshaping array 'w26.V'  in dimension 1 with a block factor of 3.\n",
      "INFO: [XFORM 203-131] Reshaping array 'w22.V'  in dimension 1 with a block factor of 4.\n",
      "INFO: [XFORM 203-131] Reshaping array 'w18.V'  in dimension 1 with a block factor of 120.\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.6' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.5' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.4' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.3' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.2' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer12_out.V.data.V' (firmware/myproject.cpp:110) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer32_out.V.data.V' (firmware/myproject.cpp:114) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:82) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer30_out.V.data.V' (firmware/myproject.cpp:86) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_local.V.data.V' (firmware/myproject_axi.cpp:17) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer29_out.V.data.V' (firmware/myproject.cpp:70) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:98) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer31_out.V.data.V' (firmware/myproject.cpp:102) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer26_out.V.data.V' (firmware/myproject.cpp:158) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_local.V.data.V' (firmware/myproject_axi.cpp:18) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer16_out.V.data.V' (firmware/myproject.cpp:126) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer33_out.V.data.V' (firmware/myproject.cpp:130) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:74) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:78) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer20_out.V.data.V' (firmware/myproject.cpp:138) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer21_out.V.data.V' (firmware/myproject.cpp:142) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer24_out.V.data.V' (firmware/myproject.cpp:150) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer25_out.V.data.V' (firmware/myproject.cpp:154) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer13_out.V.data.V' (firmware/myproject.cpp:118) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer15_out.V.data.V' (firmware/myproject.cpp:122) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:90) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myproject.cpp:94) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out.V.data.V' (firmware/myproject.cpp:106) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer18_out.V.data.V' (firmware/myproject.cpp:134) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer22_out.V.data.V' (firmware/myproject.cpp:146) .\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.8' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.16' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.30' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation_stream.h:146) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.36' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.38' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.40' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.42' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.44' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.46' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.48' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.6' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.50' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:172) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.6'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.5' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.52' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:172) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.5'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.4' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.54' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:172) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.4'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 's20.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b20.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.56' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 's24.V'  in dimension 1 completely.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [XFORM 203-101] Partitioning array 'b24.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.58' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.60' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res.V' (firmware/nnet_utils/nnet_dense_stream.h:38) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.62' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.64' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.66' in dimension 1 completely.\n",
      "WARNING: [XFORM 203-104] Completely partitioning array 'kernel_data.V.3'  accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:76:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.3'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b13.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.68' in dimension 1 completely.\n",
      "WARNING: [XFORM 203-104] Completely partitioning array 'kernel_data.V.2'  accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:76:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.2'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b6.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:126) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.72' in dimension 1 completely.\n",
      "WARNING: [XFORM 203-104] Completely partitioning array 'kernel_data.V'  accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:76:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b10.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.74' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b26.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b22.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:126) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b18.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:216) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:216) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:216) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:216) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:216) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:216) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:216) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer12_out.V.data.V' (firmware/myproject.cpp:110) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer32_out.V.data.V' (firmware/myproject.cpp:114) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:82) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer30_out.V.data.V' (firmware/myproject.cpp:86) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'in_local.V.data.V' (firmware/myproject_axi.cpp:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer29_out.V.data.V' (firmware/myproject.cpp:70) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:98) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer31_out.V.data.V' (firmware/myproject.cpp:102) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer26_out.V.data.V' (firmware/myproject.cpp:158) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'out_local.V.data.V' (firmware/myproject_axi.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer16_out.V.data.V' (firmware/myproject.cpp:126) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer33_out.V.data.V' (firmware/myproject.cpp:130) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:74) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:78) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer20_out.V.data.V' (firmware/myproject.cpp:138) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer21_out.V.data.V' (firmware/myproject.cpp:142) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer24_out.V.data.V' (firmware/myproject.cpp:150) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer25_out.V.data.V' (firmware/myproject.cpp:154) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer13_out.V.data.V' (firmware/myproject.cpp:118) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer15_out.V.data.V' (firmware/myproject.cpp:122) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:90) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer8_out.V.data.V' (firmware/myproject.cpp:94) in dimension 1 completely.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [XFORM 203-101] Partitioning array 'layer10_out.V.data.V' (firmware/myproject.cpp:106) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer18_out.V.data.V' (firmware/myproject.cpp:134) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer22_out.V.data.V' (firmware/myproject.cpp:146) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.6'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.5'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.4'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:216) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:216) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:216) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:216) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:216) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:216) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:216) in dimension 2 completely.\n",
      "WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:76:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:178->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> > >.1' (firmware/nnet_utils/nnet_common.h:53) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> > >.1' into 'nnet::reduce<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:22->firmware/nnet_utils/nnet_pooling_stream.h:195->firmware/nnet_utils/nnet_pooling_stream.h:238->firmware/nnet_utils/nnet_pooling_stream.h:251) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:22->firmware/nnet_utils/nnet_pooling_stream.h:195->firmware/nnet_utils/nnet_pooling_stream.h:238->firmware/nnet_utils/nnet_pooling_stream.h:251) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config10>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config13>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:53) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> > >.1' (firmware/nnet_utils/nnet_common.h:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> > >.1' (firmware/nnet_utils/nnet_common.h:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> > >.1' into 'nnet::reduce<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16, nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16, nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' into 'nnet::dense_wrapper<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_dense_stream.h:24) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' into 'nnet::dense_wrapper<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' (firmware/nnet_utils/nnet_dense_resource.h:178->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24) automatically.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' into 'nnet::dense_wrapper<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_dense_stream.h:24) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:53) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 3, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 3, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 3, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config28>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:156) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config28>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:166) automatically.\n",
      "INFO: [XFORM 203-721] Change variable 'tmp.data.V' to FIFO automatically.\n",
      "INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (firmware/myproject_axi.cpp:23) to a process function for dataflow in function 'myproject_axi'.\n",
      "INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (firmware/myproject_axi.cpp:37) to a process function for dataflow in function 'myproject_axi'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 25 process function(s): \n",
      "\t 'myproject_Block__proc'\n",
      "\t 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config29>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config4>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'\n",
      "\t 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config30>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, relu_config8>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>'\n",
      "\t 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config10>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, relu_config12>'\n",
      "\t 'nnet::zeropad2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config13>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, relu_config15>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config16>'\n",
      "\t 'nnet::repack_stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 384u>, 384>'\n",
      "\t 'nnet::dense<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 384u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config18>'\n",
      "\t 'nnet::normalize<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config20>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>, relu_config21>'\n",
      "\t 'nnet::dense<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config22>'\n",
      "\t 'nnet::normalize<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config24>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config25>'\n",
      "\t 'nnet::dense<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config26>'\n",
      "\t 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject_axi', detected/extracted 5 process function(s): \n",
      "\t 'Block_codeRepl37_proc'\n",
      "\t 'Loop_1_proc714'\n",
      "\t 'myproject'\n",
      "\t 'Block_myproject_axi_.exit38_proc715'\n",
      "\t 'Loop_2_proc'.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:60:74) to (firmware/nnet_utils/nnet_activation_stream.h:60:68) in function 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config4>'... converting 25 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:75:1) in function 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>, relu_config21>'... converting 16 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:75:1) in function 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config25>'... converting 49 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:60:74) to (firmware/nnet_utils/nnet_activation_stream.h:60:68) in function 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, relu_config15>'... converting 37 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:60:74) to (firmware/nnet_utils/nnet_activation_stream.h:60:68) in function 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, relu_config8>'... converting 31 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:60:74) to (firmware/nnet_utils/nnet_activation_stream.h:60:68) in function 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, relu_config12>'... converting 31 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:55:43) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 3, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:38:90) to (firmware/myproject_axi.cpp:37:49) in function 'Loop_2_proc'... converting 10 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:28:25) to (firmware/myproject_axi.cpp:23:48) in function 'Loop_1_proc714'... converting 10 basic blocks.\n",
      "INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.9i16P.i4' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103).\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 3, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:164) automatically.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:34:5)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:22:5)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:34:5)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_resource.h:24:20)...120 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config13>' (firmware/nnet_utils/nnet_dense_resource.h:34:20)...75 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' (firmware/nnet_utils/nnet_dense_resource.h:34:20)...43 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:1:5)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config10>' (firmware/nnet_utils/nnet_dense_resource.h:34:20)...63 expression(s) balanced.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:27 ; elapsed = 00:02:31 . Memory (MB): peak = 1141.629 ; gain = 420.176 ; free physical = 1261 ; free virtual = 9450\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:233:80) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:233:80) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config16>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:233:80) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>'.\n",
      "WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:79:85) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config13>' : \n",
      "\n",
      "the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:78:80) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config13>'.\n",
      "WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:79:85) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' : \n",
      "\n",
      "the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:78:80) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>'.\n",
      "WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:79:85) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' : \n",
      "\n",
      "the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:78:80) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>'.\n",
      "WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:79:85) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config10>' : \n",
      "\n",
      "the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:78:80) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config10>'.\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' to 'zeropad2d_cl<array,array<ap_fixed,10u>,config32>' (firmware/nnet_utils/nnet_padding_stream.h:16:59)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config30>' to 'zeropad2d_cl<array,array<ap_fixed,8u>,config30>' (firmware/nnet_utils/nnet_padding_stream.h:16:59)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config29>' to 'zeropad2d_cl<array,array<ap_fixed,1u>,config29>' (firmware/nnet_utils/nnet_padding_stream.h:16:59)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' to 'zeropad2d_cl<array,array<ap_fixed,10u>,config31>' (firmware/nnet_utils/nnet_padding_stream.h:16:59)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' to 'softmax_latency<array,array,softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:34:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config28>' to 'softmax<array,array<ap_fixed,3u>,softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:333:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' to 'shift_line_buffer<array<ap_fixed,10u>,config13>' (firmware/nnet_utils/nnet_conv_stream.h:213:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config5>' to 'shift_line_buffer<array<ap_fixed,8u>,config5>' (firmware/nnet_utils/nnet_conv_stream.h:213:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, config16>' to 'shift_line_buffer<array<ap_fixed,12u>,config16>' (firmware/nnet_utils/nnet_conv_stream.h:213:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, config9>' to 'shift_line_buffer<array<ap_fixed,10u>,config9>' (firmware/nnet_utils/nnet_conv_stream.h:213:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' to 'shift_line_buffer<array<ap_fixed,8u>,config6>' (firmware/nnet_utils/nnet_conv_stream.h:213:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' to 'shift_line_buffer<array<ap_fixed,1u>,config2>' (firmware/nnet_utils/nnet_conv_stream.h:213:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config10>' to 'shift_line_buffer<array<ap_fixed,10u>,config10>' (firmware/nnet_utils/nnet_conv_stream.h:213:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::repack_stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 384u>, 384>' to 'repack_stream<array,array<ap_fixed,384u>,384>' (firmware/nnet_utils/nnet_stream.h:34:47)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config4>' to 'relu<array,array<ap_fixed,8u>,relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:34:68)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>, relu_config21>' to 'relu<array,array<ap_fixed,5u>,relu_config21>' (firmware/nnet_utils/nnet_activation_stream.h:34:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config25>' to 'relu<array,array<ap_fixed,16u>,relu_config25>' (firmware/nnet_utils/nnet_activation_stream.h:34:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, relu_config15>' to 'relu<array,array<ap_fixed,12u>,relu_config15>' (firmware/nnet_utils/nnet_activation_stream.h:34:68)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, relu_config8>' to 'relu<array,array<ap_fixed,10u>,relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:34:68)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, relu_config12>' to 'relu<array,array<ap_fixed,10u>,relu_config12>' (firmware/nnet_utils/nnet_activation_stream.h:34:68)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::reduce<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16, nnet::Op_max<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0> > >' to 'reduce<ap_fixed,16,Op_max<ap_fixed<6,1,0,0,0>>>' (firmware/nnet_utils/nnet_common.h:55:43)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' to 'pooling2d_cl<array,array<ap_fixed,8u>,config5>' (firmware/nnet_utils/nnet_pooling_stream.h:34:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 12u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config16>' to 'pooling2d_cl<array,array<ap_fixed,12u>,config16>' (firmware/nnet_utils/nnet_pooling_stream.h:22:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' to 'pooling2d_cl<array,array<ap_fixed,10u>,config9>' (firmware/nnet_utils/nnet_pooling_stream.h:34:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::normalize<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config20>' to 'normalize<array,array<ap_fixed,5u>,config20>' (firmware/nnet_utils/nnet_batchnorm_stream.h:34:1)\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [XFORM 203-631] Renaming function 'nnet::normalize<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config24>' to 'normalize<array,array<ap_fixed,16u>,config24>' (firmware/nnet_utils/nnet_batchnorm_stream.h:34:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' to 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config26>' (firmware/nnet_utils/nnet_dense_resource.h:24:37)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' to 'dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22>' (firmware/nnet_utils/nnet_dense_resource.h:24:20)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' to 'dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config18>' (firmware/nnet_utils/nnet_dense_resource.h:24:20)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config22>' to 'dense<array,array<ap_fixed<14,6,5,3,0>,16u>,config22>' (firmware/nnet_utils/nnet_dense_stream.h:34:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config26>' to 'dense<array,array<ap_fixed<16,6,5,3,0>,3u>,config26>' (firmware/nnet_utils/nnet_dense_stream.h:34:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 384u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config18>' to 'dense<array,array<ap_fixed<14,6,5,3,0>,5u>,config18>' (firmware/nnet_utils/nnet_types.h:34:12)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 12u>, config13>' to 'conv_2d_cl<array,array<ap_fixed,12u>,config13>' (firmware/nnet_utils/nnet_dense_resource.h:34:20)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' to 'conv_2d_cl<array,array<ap_fixed,10u>,config6>' (firmware/nnet_utils/nnet_dense_resource.h:34:20)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' to 'conv_2d_cl<array,array<ap_fixed,8u>,config2>' (firmware/nnet_utils/nnet_conv_stream.h:1:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config10>' to 'conv_2d_cl<array,array<ap_fixed,10u>,config10>' (firmware/nnet_utils/nnet_dense_resource.h:34:20)\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array,array<ap_fixed,8u>,config2>'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array,array<ap_fixed,12u>,config13>'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array,array<ap_fixed,10u>,config6>'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array,array<ap_fixed,10u>,config10>'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config26>'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:151) in function 'dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22>'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config18>'.\n",
      "WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array,array<ap_fixed,8u>,config2>': loop nest is not flattened.\n",
      "WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array,array<ap_fixed,12u>,config13>': loop nest is not flattened.\n",
      "WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array,array<ap_fixed,10u>,config6>': loop nest is not flattened.\n",
      "WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array,array<ap_fixed,10u>,config10>': loop nest is not flattened.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config26>'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22>'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config18>'.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:43 ; elapsed = 00:03:48 . Memory (MB): peak = 1621.621 ; gain = 900.168 ; free physical = 826 ; free virtual = 9020\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'myproject_axi' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed,1u>,config29>' to 'zeropad2d_cl_array_array_ap_fixed_1u_config29_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed,1u>,config2>' to 'shift_line_buffer_array_ap_fixed_1u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed,8u>,config2>' to 'conv_2d_cl_array_array_ap_fixed_8u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,8u>,relu_config4>' to 'relu_array_array_ap_fixed_8u_relu_config4_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed,8u>,config5>' to 'shift_line_buffer_array_ap_fixed_8u_config5_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed,8u>,config5>' to 'pooling2d_cl_array_array_ap_fixed_8u_config5_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed,8u>,config30>' to 'zeropad2d_cl_array_array_ap_fixed_8u_config30_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed,8u>,config6>' to 'shift_line_buffer_array_ap_fixed_8u_config6_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed,10u>,config6>' to 'conv_2d_cl_array_array_ap_fixed_10u_config6_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,10u>,relu_config8>' to 'relu_array_array_ap_fixed_10u_relu_config8_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed,10u>,config9>' to 'shift_line_buffer_array_ap_fixed_10u_config9_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed,10u>,config9>' to 'pooling2d_cl_array_array_ap_fixed_10u_config9_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed,10u>,config31>' to 'zeropad2d_cl_array_array_ap_fixed_10u_config31_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed,10u>,config10>' to 'shift_line_buffer_array_ap_fixed_10u_config10_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed,10u>,config10>' to 'conv_2d_cl_array_array_ap_fixed_10u_config10_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,10u>,relu_config12>' to 'relu_array_array_ap_fixed_10u_relu_config12_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed,10u>,config32>' to 'zeropad2d_cl_array_array_ap_fixed_10u_config32_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed,10u>,config13>' to 'shift_line_buffer_array_ap_fixed_10u_config13_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed,12u>,config13>' to 'conv_2d_cl_array_array_ap_fixed_12u_config13_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,12u>,relu_config15>' to 'relu_array_array_ap_fixed_12u_relu_config15_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed,12u>,config16>' to 'shift_line_buffer_array_ap_fixed_12u_config16_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'reduce<ap_fixed,16,Op_max<ap_fixed<6,1,0,0,0>>>' to 'reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed,12u>,config16>' to 'pooling2d_cl_array_array_ap_fixed_12u_config16_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'repack_stream<array,array<ap_fixed,384u>,384>' to 'repack_stream_array_array_ap_fixed_384u_384_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config18>' to 'dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<14,6,5,3,0>,5u>,config18>' to 'dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'normalize<array,array<ap_fixed,5u>,config20>' to 'normalize_array_array_ap_fixed_5u_config20_s'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,5u>,relu_config21>' to 'relu_array_array_ap_fixed_5u_relu_config21_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22>' to 'dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<14,6,5,3,0>,16u>,config22>' to 'dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'normalize<array,array<ap_fixed,16u>,config24>' to 'normalize_array_array_ap_fixed_16u_config24_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,16u>,relu_config25>' to 'relu_array_array_ap_fixed_16u_relu_config25_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config26>' to 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<16,6,5,3,0>,3u>,config26>' to 'dense_array_array_ap_fixed_16_6_5_3_0_3u_config26_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'softmax_latency<array,array,softmax_config28>' to 'softmax_latency_array_array_softmax_config28_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'softmax<array,array<ap_fixed,3u>,softmax_config28>' to 'softmax_array_array_ap_fixed_3u_softmax_config28_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'Block_myproject_axi_.exit38_proc715' to 'Block_myproject_axi_exit38_proc715'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc714' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 229.71 seconds; current allocated memory: 832.644 MB.\n",
      "INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 833.017 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_1u_config29_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 833.226 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 833.415 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_1u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed,1u>,config2>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 833.513 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 833.619 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_8u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (5.723ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_array_ap_fixed_8u_config2_s' consists of the following:\n",
      "\t'select' operation ('select_ln168', firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) [173]  (0.698 ns)\n",
      "\t'phi' operation ('in_index_0_i_i_i_i35', firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) with incoming values : ('select_ln168', firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) [87]  (0 ns)\n",
      "\t'add' operation ('in_index', firmware/nnet_utils/nnet_dense_resource.h:167->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) [171]  (2.55 ns)\n",
      "\t'icmp' operation ('icmp_ln168', firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:278->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) [172]  (2.47 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 834.373 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 835.238 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_8u_relu_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 836.029 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 837.049 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_8u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed,8u>,config5>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 837.389 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 837.662 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_8u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_array_ap_fixed_8u_config5_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)\n",
      "   between 'store' operation ('sX_write_ln218', firmware/nnet_utils/nnet_pooling_stream.h:218->firmware/nnet_utils/nnet_pooling_stream.h:238->firmware/nnet_utils/nnet_pooling_stream.h:251) of variable 'select_ln218', firmware/nnet_utils/nnet_pooling_stream.h:218->firmware/nnet_utils/nnet_pooling_stream.h:238->firmware/nnet_utils/nnet_pooling_stream.h:251 on static variable 'sX' and 'load' operation ('sX_load', firmware/nnet_utils/nnet_pooling_stream.h:185->firmware/nnet_utils/nnet_pooling_stream.h:238->firmware/nnet_utils/nnet_pooling_stream.h:251) on static variable 'sX'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_array_ap_fixed_8u_config5_s' consists of the following:\n",
      "\t'icmp' operation ('icmp_ln203', firmware/nnet_utils/nnet_pooling_stream.h:203->firmware/nnet_utils/nnet_pooling_stream.h:238->firmware/nnet_utils/nnet_pooling_stream.h:251) [227]  (2.47 ns)\n",
      "\tblocking operation 1.96 ns on control path)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 838.398 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 839.300 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_8u_config30_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 839.602 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 839.964 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_8u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed,8u>,config6>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 840.410 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 840.976 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_10u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_array_ap_fixed_10u_config6_s' consists of the following:\n",
      "\t'load' operation ('sX_4_load', firmware/nnet_utils/nnet_conv_stream.h:271->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) on static variable 'sX_4' [338]  (0 ns)\n",
      "\t'icmp' operation ('icmp_ln271', firmware/nnet_utils/nnet_conv_stream.h:271->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) [339]  (2.47 ns)\n",
      "\t'and' operation ('and_ln271', firmware/nnet_utils/nnet_conv_stream.h:271->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) [348]  (0 ns)\n",
      "\t'and' operation ('and_ln271_4', firmware/nnet_utils/nnet_conv_stream.h:271->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) [350]  (0.978 ns)\n",
      "\tblocking operation 0.978 ns on control path)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 21.28 seconds; current allocated memory: 851.753 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.05 seconds; current allocated memory: 859.089 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_10u_relu_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.51 seconds; current allocated memory: 860.033 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 861.284 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_10u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed,10u>,config9>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 861.719 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 862.047 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_10u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_array_ap_fixed_10u_config9_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)\n",
      "   between 'store' operation ('sX_2_write_ln218', firmware/nnet_utils/nnet_pooling_stream.h:218->firmware/nnet_utils/nnet_pooling_stream.h:238->firmware/nnet_utils/nnet_pooling_stream.h:251) of variable 'select_ln218', firmware/nnet_utils/nnet_pooling_stream.h:218->firmware/nnet_utils/nnet_pooling_stream.h:238->firmware/nnet_utils/nnet_pooling_stream.h:251 on static variable 'sX_2' and 'load' operation ('sX_2_load', firmware/nnet_utils/nnet_pooling_stream.h:185->firmware/nnet_utils/nnet_pooling_stream.h:238->firmware/nnet_utils/nnet_pooling_stream.h:251) on static variable 'sX_2'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_array_ap_fixed_10u_config9_s' consists of the following:\n",
      "\t'icmp' operation ('icmp_ln203', firmware/nnet_utils/nnet_pooling_stream.h:203->firmware/nnet_utils/nnet_pooling_stream.h:238->firmware/nnet_utils/nnet_pooling_stream.h:251) [275]  (2.47 ns)\n",
      "\tblocking operation 1.96 ns on control path)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 862.913 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 863.968 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_10u_config31_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 864.274 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 864.684 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_10u_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed,10u>,config10>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 865.280 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 865.980 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_10u_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_array_ap_fixed_10u_config10_s' consists of the following:\n",
      "\t'load' operation ('sX_6_load', firmware/nnet_utils/nnet_conv_stream.h:271->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) on static variable 'sX_6' [414]  (0 ns)\n",
      "\t'icmp' operation ('icmp_ln271', firmware/nnet_utils/nnet_conv_stream.h:271->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) [415]  (2.47 ns)\n",
      "\t'and' operation ('and_ln271', firmware/nnet_utils/nnet_conv_stream.h:271->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) [424]  (0 ns)\n",
      "\t'and' operation ('and_ln271_6', firmware/nnet_utils/nnet_conv_stream.h:271->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) [426]  (0.978 ns)\n",
      "\tblocking operation 0.978 ns on control path)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 44.78 seconds; current allocated memory: 880.229 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.1 seconds; current allocated memory: 889.298 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_10u_relu_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.15 seconds; current allocated memory: 890.207 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 891.469 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_10u_config32_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 891.861 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 892.268 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_10u_config13_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed,10u>,config13>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 892.811 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 893.510 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_12u_config13_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_array_ap_fixed_12u_config13_s' consists of the following:\n",
      "\t'load' operation ('sX_3_load', firmware/nnet_utils/nnet_conv_stream.h:271->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) on static variable 'sX_3' [418]  (0 ns)\n",
      "\t'icmp' operation ('icmp_ln271', firmware/nnet_utils/nnet_conv_stream.h:271->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) [419]  (2.47 ns)\n",
      "\t'and' operation ('and_ln271', firmware/nnet_utils/nnet_conv_stream.h:271->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) [428]  (0 ns)\n",
      "\t'and' operation ('and_ln271_2', firmware/nnet_utils/nnet_conv_stream.h:271->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) [430]  (0.978 ns)\n",
      "\tblocking operation 0.978 ns on control path)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111]  Elapsed time: 88.69 seconds; current allocated memory: 911.354 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.97 seconds; current allocated memory: 921.925 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_12u_relu_config15_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.56 seconds; current allocated memory: 923.219 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 924.726 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_12u_config16_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed,12u>,config16>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 926.052 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 927.737 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'reduce<ap_fixed,16,Op_max<ap_fixed<6,1,0,0,0>>>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 927.908 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 928.116 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_12u_config16_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_array_ap_fixed_12u_config16_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)\n",
      "   between 'store' operation ('kernel_data_V_5_12_write_ln182', firmware/nnet_utils/nnet_pooling_stream.h:182->firmware/nnet_utils/nnet_pooling_stream.h:238->firmware/nnet_utils/nnet_pooling_stream.h:251) of variable 'pool_window[1].V', firmware/nnet_utils/nnet_pooling_stream.h:182->firmware/nnet_utils/nnet_pooling_stream.h:238->firmware/nnet_utils/nnet_pooling_stream.h:251 on static variable 'kernel_data_V_5_12' and 'load' operation ('kernel_data_V_5_12_load', firmware/nnet_utils/nnet_pooling_stream.h:182->firmware/nnet_utils/nnet_pooling_stream.h:238->firmware/nnet_utils/nnet_pooling_stream.h:251) on static variable 'kernel_data_V_5_12'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 9.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_array_ap_fixed_12u_config16_s' consists of the following:\n",
      "\t'icmp' operation ('icmp_ln203', firmware/nnet_utils/nnet_pooling_stream.h:203->firmware/nnet_utils/nnet_pooling_stream.h:238->firmware/nnet_utils/nnet_pooling_stream.h:251) [791]  (2.47 ns)\n",
      "\tblocking operation 1.96 ns on control path)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 930.277 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 933.634 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'repack_stream_array_array_ap_fixed_384u_384_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'repack_stream_array_array_ap_fixed_384u_384_s' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)\n",
      "   between 'load' operation ('tmp.data[0].V', firmware/nnet_utils/nnet_stream.h:92) on array 'din.data.V', firmware/nnet_utils/nnet_stream.h:79 and 'store' operation ('out_data_data_V_addr_write_ln88', firmware/nnet_utils/nnet_stream.h:88) of variable 'trunc_ln', firmware/nnet_utils/nnet_stream.h:88 on array 'din.data.V', firmware/nnet_utils/nnet_stream.h:79.\n",
      "WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('out_data_data_V_addr_write_ln88', firmware/nnet_utils/nnet_stream.h:88) of variable 'trunc_ln', firmware/nnet_utils/nnet_stream.h:88 on array 'din.data.V', firmware/nnet_utils/nnet_stream.h:79 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'out_data_data_V'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 198, Depth = 202.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 14.44 seconds; current allocated memory: 938.193 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.84 seconds; current allocated memory: 946.740 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.68 seconds; current allocated memory: 954.154 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.98 seconds; current allocated memory: 966.952 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.3 seconds; current allocated memory: 969.309 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 974.445 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'normalize_array_array_ap_fixed_5u_config20_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'normalize<array,array<ap_fixed,5u>,config20>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.61 seconds; current allocated memory: 975.227 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 975.531 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_5u_relu_config21_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'relu<array,array<ap_fixed,5u>,relu_config21>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 976.008 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 976.612 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (5.723ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s' consists of the following:\n",
      "\t'select' operation ('select_ln168', firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24) [141]  (0.698 ns)\n",
      "\t'phi' operation ('in_index_0_i_i50', firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24) with incoming values : ('select_ln168', firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24) [17]  (0 ns)\n",
      "\t'add' operation ('in_index', firmware/nnet_utils/nnet_dense_resource.h:167->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24) [139]  (2.55 ns)\n",
      "\t'icmp' operation ('icmp_ln168', firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24) [140]  (2.47 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 977.244 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 978.080 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "WARNING: [SCHED 204-21] Estimated clock period (5.539ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_s' consists of the following:\n",
      "\t'call' operation ('call_ret', firmware/nnet_utils/nnet_dense_stream.h:52) to 'dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22>' [52]  (5.54 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 978.211 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 978.529 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'normalize_array_array_ap_fixed_16u_config24_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'normalize<array,array<ap_fixed,16u>,config24>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 979.367 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 980.237 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_16u_relu_config25_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'relu<array,array<ap_fixed,16u>,relu_config25>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 981.565 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 983.432 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 983.997 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 984.599 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_16_6_5_3_0_3u_config26_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 984.716 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 985.009 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'softmax_latency_array_array_softmax_config28_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'softmax_latency<array,array,softmax_config28>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 985.318 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 985.640 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'softmax_array_array_ap_fixed_3u_softmax_config28_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 985.709 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 985.824 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 989.162 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 8.62 seconds; current allocated memory: 1007.342 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Block_myproject_axi_exit38_proc715' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.52 seconds; current allocated memory: 1009.522 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1009.605 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1009.801 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1010.177 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject_axi' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1010.402 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.76 seconds; current allocated memory: 1014.133 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc714' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_ashr_54ns_32ns_54_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_fpext_32ns_64_3_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc714'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.76 seconds; current allocated memory: 1017.106 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_1u_config29_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_1u_config29_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1018.729 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_1u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_buffer_Array_V_1_0_0' to 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_buffer_Array_V_1_1_0' to 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_buffercud' due to the length limit 60\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_1u_config2_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1019.844 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_8u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_0' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_4' is power-on initialization.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_5' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_mul_6s_16s_22_3_1': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_8u_config2_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 1021.681 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_8u_relu_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_8u_relu_config4_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 1.003 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_8u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8u_config5_s_line_buffer_Array_V_6_0_0' to 'shift_line_buffer_array_ap_fixed_8u_config5_s_line_bufferdEe' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8u_config5_s_line_buffer_Array_V_6_0_1' to 'shift_line_buffer_array_ap_fixed_8u_config5_s_line_buffereOg' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8u_config5_s_line_buffer_Array_V_6_0_2' to 'shift_line_buffer_array_ap_fixed_8u_config5_s_line_bufferfYi' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8u_config5_s_line_buffer_Array_V_6_0_3' to 'shift_line_buffer_array_ap_fixed_8u_config5_s_line_bufferg8j' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8u_config5_s_line_buffer_Array_V_6_0_4' to 'shift_line_buffer_array_ap_fixed_8u_config5_s_line_bufferhbi' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8u_config5_s_line_buffer_Array_V_6_0_5' to 'shift_line_buffer_array_ap_fixed_8u_config5_s_line_bufferibs' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8u_config5_s_line_buffer_Array_V_6_0_6' to 'shift_line_buffer_array_ap_fixed_8u_config5_s_line_bufferjbC' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8u_config5_s_line_buffer_Array_V_6_0_7' to 'shift_line_buffer_array_ap_fixed_8u_config5_s_line_bufferkbM' due to the length limit 60\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_8u_config5_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 1.009 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_8u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_31' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_8u_config5_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.013 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_8u_config30_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_8u_config30_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 1.017 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_8u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8u_config6_s_line_buffer_Array_V_2_0_0' to 'shift_line_buffer_array_ap_fixed_8u_config6_s_line_bufferlbW' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8u_config6_s_line_buffer_Array_V_2_1_0' to 'shift_line_buffer_array_ap_fixed_8u_config6_s_line_buffermb6' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8u_config6_s_line_buffer_Array_V_2_0_1' to 'shift_line_buffer_array_ap_fixed_8u_config6_s_line_bufferncg' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8u_config6_s_line_buffer_Array_V_2_1_1' to 'shift_line_buffer_array_ap_fixed_8u_config6_s_line_bufferocq' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8u_config6_s_line_buffer_Array_V_2_0_2' to 'shift_line_buffer_array_ap_fixed_8u_config6_s_line_bufferpcA' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8u_config6_s_line_buffer_Array_V_2_1_2' to 'shift_line_buffer_array_ap_fixed_8u_config6_s_line_bufferqcK' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8u_config6_s_line_buffer_Array_V_2_0_3' to 'shift_line_buffer_array_ap_fixed_8u_config6_s_line_bufferrcU' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8u_config6_s_line_buffer_Array_V_2_1_3' to 'shift_line_buffer_array_ap_fixed_8u_config6_s_line_buffersc4' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8u_config6_s_line_buffer_Array_V_2_0_4' to 'shift_line_buffer_array_ap_fixed_8u_config6_s_line_buffertde' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8u_config6_s_line_buffer_Array_V_2_1_4' to 'shift_line_buffer_array_ap_fixed_8u_config6_s_line_bufferudo' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8u_config6_s_line_buffer_Array_V_2_0_5' to 'shift_line_buffer_array_ap_fixed_8u_config6_s_line_buffervdy' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8u_config6_s_line_buffer_Array_V_2_1_5' to 'shift_line_buffer_array_ap_fixed_8u_config6_s_line_bufferwdI' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8u_config6_s_line_buffer_Array_V_2_0_6' to 'shift_line_buffer_array_ap_fixed_8u_config6_s_line_bufferxdS' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8u_config6_s_line_buffer_Array_V_2_1_6' to 'shift_line_buffer_array_ap_fixed_8u_config6_s_line_bufferyd2' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8u_config6_s_line_buffer_Array_V_2_0_7' to 'shift_line_buffer_array_ap_fixed_8u_config6_s_line_bufferzec' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8u_config6_s_line_buffer_Array_V_2_1_7' to 'shift_line_buffer_array_ap_fixed_8u_config6_s_line_bufferAem' due to the length limit 60\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_8u_config6_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 1.030 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_10u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'pX_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_37' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_39' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_40' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_56' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_57' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_58' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_59' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_60' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_61' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_62' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_63' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_64' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_65' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_66' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_67' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_68' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_69' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_70' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_71' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_0' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_31' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_48' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_49' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_50' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_51' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_52' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_53' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_54' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_55' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_5s_21_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_mul_16s_6s_21_3_1': 38 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_mul_6s_16s_21_3_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_10u_config6_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.43 seconds; current allocated memory: 1.047 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_10u_relu_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_10u_relu_config8_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.14 seconds; current allocated memory: 1.086 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_10u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config9_s_line_buffer_Array_V_4_0_0' to 'shift_line_buffer_array_ap_fixed_10u_config9_s_line_buffeBew' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config9_s_line_buffer_Array_V_4_0_1' to 'shift_line_buffer_array_ap_fixed_10u_config9_s_line_buffeCeG' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config9_s_line_buffer_Array_V_4_0_2' to 'shift_line_buffer_array_ap_fixed_10u_config9_s_line_buffeDeQ' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config9_s_line_buffer_Array_V_4_0_3' to 'shift_line_buffer_array_ap_fixed_10u_config9_s_line_buffeEe0' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config9_s_line_buffer_Array_V_4_0_4' to 'shift_line_buffer_array_ap_fixed_10u_config9_s_line_buffeFfa' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config9_s_line_buffer_Array_V_4_0_5' to 'shift_line_buffer_array_ap_fixed_10u_config9_s_line_buffeGfk' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config9_s_line_buffer_Array_V_4_0_6' to 'shift_line_buffer_array_ap_fixed_10u_config9_s_line_buffeHfu' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config9_s_line_buffer_Array_V_4_0_7' to 'shift_line_buffer_array_ap_fixed_10u_config9_s_line_buffeIfE' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config9_s_line_buffer_Array_V_4_0_8' to 'shift_line_buffer_array_ap_fixed_10u_config9_s_line_buffeJfO' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config9_s_line_buffer_Array_V_4_0_9' to 'shift_line_buffer_array_ap_fixed_10u_config9_s_line_buffeKfY' due to the length limit 60\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_10u_config9_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 1.095 GB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_10u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_31' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_37' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_39' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_10u_config9_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 1.100 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_10u_config31_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_10u_config31_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 1.105 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_10u_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffer_Array_V_0_0' to 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffLf8' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffer_Array_V_1581_0' to 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffMgi' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffer_Array_V_0_1' to 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffNgs' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffer_Array_V_1581_1' to 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffOgC' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffer_Array_V_0_2' to 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffPgM' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffer_Array_V_1581_2' to 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffQgW' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffer_Array_V_0_3' to 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffRg6' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffer_Array_V_1581_3' to 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffShg' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffer_Array_V_0_4' to 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffThq' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffer_Array_V_1581_4' to 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffUhA' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffer_Array_V_0_5' to 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffVhK' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffer_Array_V_1581_5' to 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffWhU' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffer_Array_V_0_6' to 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffXh4' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffer_Array_V_1581_6' to 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffYie' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffer_Array_V_0_7' to 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffZio' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffer_Array_V_1581_7' to 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buff0iy' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffer_Array_V_0_8' to 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buff1iI' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffer_Array_V_1581_8' to 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buff2iS' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffer_Array_V_0_9' to 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buff3i2' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buffer_Array_V_1581_9' to 'shift_line_buffer_array_ap_fixed_10u_config10_s_line_buff4jc' due to the length limit 60\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_10u_config10_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 1.125 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_10u_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'pX_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_22' is power-on initialization.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_40' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_48' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_49' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_50' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_51' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_52' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_53' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_54' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_55' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_56' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_57' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_58' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_59' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_70' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_71' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_72' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_73' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_74' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_75' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_76' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_77' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_78' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_79' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_80' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_81' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_82' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_83' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_84' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_85' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_86' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_87' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_88' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_89' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_0' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1582' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2583' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3584' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4585' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5586' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_6587' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_31' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_37' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_39' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_60' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_61' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_62' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_63' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_64' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_65' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_66' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_67' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_68' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_69' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_mul_16s_6s_21_3_1': 59 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_mul_6s_16s_21_3_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_10u_config10_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.96 seconds; current allocated memory: 1.148 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_10u_relu_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_10u_relu_config12_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.1 seconds; current allocated memory: 1.197 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_10u_config32_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_10u_config32_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 1.202 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_10u_config13_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buffer_Array_V_3_0_0' to 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buff5jm' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buffer_Array_V_3_1_0' to 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buff6jw' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buffer_Array_V_3_0_1' to 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buff7jG' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buffer_Array_V_3_1_1' to 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buff8jQ' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buffer_Array_V_3_0_2' to 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buff9j0' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buffer_Array_V_3_1_2' to 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buffbak' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buffer_Array_V_3_0_3' to 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buffbbk' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buffer_Array_V_3_1_3' to 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buffbck' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buffer_Array_V_3_0_4' to 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buffbdk' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buffer_Array_V_3_1_4' to 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buffbek' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buffer_Array_V_3_0_5' to 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buffbfk' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buffer_Array_V_3_1_5' to 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buffbgk' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buffer_Array_V_3_0_6' to 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buffbhl' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buffer_Array_V_3_1_6' to 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buffbil' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buffer_Array_V_3_0_7' to 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buffbjl' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buffer_Array_V_3_1_7' to 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buffbkl' due to the length limit 60\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buffer_Array_V_3_0_8' to 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buffbll' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buffer_Array_V_3_1_8' to 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buffbml' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buffer_Array_V_3_0_9' to 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buffbnm' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buffer_Array_V_3_1_9' to 'shift_line_buffer_array_ap_fixed_10u_config13_s_line_buffbom' due to the length limit 60\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_10u_config13_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 1.222 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_12u_config13_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_40' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_48' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_49' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_50' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_51' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_52' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_53' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_54' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_55' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_56' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_57' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_58' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_59' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_70' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_71' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_72' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_73' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_74' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_75' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_76' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_77' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_78' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_79' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_80' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_81' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_82' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_83' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_84' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_85' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_86' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_87' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_88' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_89' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_0' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_31' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_37' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_39' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_60' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_61' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_62' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_63' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_64' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_65' is power-on initialization.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_66' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_67' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_68' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_69' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_12u_config13_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.13 seconds; current allocated memory: 1.246 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_12u_relu_config15_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_12u_relu_config15_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.94 seconds; current allocated memory: 1.307 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_12u_config16_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffer_Array_V_5_0_0' to 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbpm' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffer_Array_V_5_1_0' to 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbqm' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffer_Array_V_5_2_0' to 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbrm' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffer_Array_V_5_0_1' to 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbsm' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffer_Array_V_5_1_1' to 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbtn' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffer_Array_V_5_2_1' to 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbun' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffer_Array_V_5_0_2' to 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbvn' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffer_Array_V_5_1_2' to 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbwn' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffer_Array_V_5_2_2' to 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbxn' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffer_Array_V_5_0_3' to 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbyn' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffer_Array_V_5_1_3' to 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbzo' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffer_Array_V_5_2_3' to 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbAo' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffer_Array_V_5_0_4' to 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbBo' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffer_Array_V_5_1_4' to 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbCo' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffer_Array_V_5_2_4' to 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbDo' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffer_Array_V_5_0_5' to 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbEo' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffer_Array_V_5_1_5' to 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbFp' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffer_Array_V_5_2_5' to 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbGp' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffer_Array_V_5_0_6' to 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbHp' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffer_Array_V_5_1_6' to 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbIp' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffer_Array_V_5_2_6' to 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbJp' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffer_Array_V_5_0_7' to 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbKp' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffer_Array_V_5_1_7' to 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbLp' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffer_Array_V_5_2_7' to 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbMq' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffer_Array_V_5_0_8' to 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbNq' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffer_Array_V_5_1_8' to 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbOq' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffer_Array_V_5_2_8' to 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbPq' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffer_Array_V_5_0_9' to 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbQq' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffer_Array_V_5_1_9' to 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbRq' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffer_Array_V_5_2_9' to 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbSr' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffer_Array_V_5_0_10' to 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbTr' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffer_Array_V_5_1_10' to 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbUr' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffer_Array_V_5_2_10' to 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbVr' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffer_Array_V_5_0_11' to 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbWr' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffer_Array_V_5_1_11' to 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbXr' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffer_Array_V_5_2_11' to 'shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbYs' due to the length limit 60\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_12u_config16_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.03 seconds; current allocated memory: 1.394 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 1.399 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_12u_config16_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_31' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_37' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_39' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_40' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_60' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_61' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_62' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_63' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_64' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_65' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_66' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_67' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_68' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_69' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_70' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_71' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_72' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_73' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_74' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_75' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_76' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_77' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_78' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_79' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_80' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_81' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_82' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_83' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_84' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_85' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_86' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_87' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_88' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_89' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_90' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_91' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_92' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_93' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_94' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_95' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_108' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_109' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_110' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_111' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_112' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_113' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_114' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_115' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_116' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_117' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_118' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_119' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_120' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_121' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_122' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_123' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_124' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_125' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_126' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_127' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_128' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_129' is power-on initialization.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_130' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_131' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_132' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_133' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_134' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_135' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_136' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_137' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_138' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_139' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_140' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_141' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_142' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_143' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_156' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_157' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_158' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_159' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_160' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_161' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_162' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_163' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_164' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_165' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_166' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_167' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_168' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_169' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_170' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_171' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_172' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_173' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_174' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_175' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_176' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_177' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_178' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_179' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_180' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_181' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_182' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_183' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_184' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_185' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_186' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_187' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_188' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_189' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_190' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_191' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_12u_config16_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.41 seconds; current allocated memory: 1.449 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'repack_stream_array_array_ap_fixed_384u_384_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'repack_stream_array_array_ap_fixed_384u_384_s_out_data_data_V' to 'repack_stream_array_array_ap_fixed_384u_384_s_out_data_dabZs' due to the length limit 60\n",
      "INFO: [RTGEN 206-104] Estimated max fanout for 'repack_stream_array_array_ap_fixed_384u_384_s' is 5376 from HDL expression: ((1'b0 == ap_block_pp0_stage3_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln91_reg_8331_pp0_iter1_reg == 1'd1))\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'repack_stream_array_array_ap_fixed_384u_384_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.37 seconds; current allocated memory: 1.470 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-104] Estimated max fanout for 'dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s' is 10752, found 2 HDL expressions with this fanout: (ap_phi_mux_do_init_phi_fu_3645_p6 == 1'd1), (ap_phi_mux_do_init_phi_fu_3645_p6 == 1'd0)\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_14s_5s_19_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_mul_14s_6s_19_3_1': 119 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_164_14_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.78 seconds; current allocated memory: 1.508 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-104] Estimated max fanout for 'dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_s' is 5760 from HDL expression: (~((io_acc_block_signal_op5 == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 11.37 seconds; current allocated memory: 1.737 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'normalize_array_array_ap_fixed_5u_config20_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_14s_11ns_24_2_1': 3 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_14s_12ns_24_2_1': 2 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_array_array_ap_fixed_5u_config20_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.58 seconds; current allocated memory: 1.746 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_5u_relu_config21_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_5u_relu_config21_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 1.747 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_outidx' to 'dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_outb0s' due to the length limit 60\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_164_14_1_1': 3 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_42_14_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_53_6_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 1.751 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 1.755 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'normalize_array_array_ap_fixed_16u_config24_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_14s_12ns_24_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_14s_13ns_24_2_1': 3 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_14s_14ns_24_2_1': 10 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_14s_15ns_24_2_1': 2 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_array_array_ap_fixed_16u_config24_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 1.757 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_16u_relu_config25_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_16u_relu_config25_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.19 seconds; current allocated memory: 1.763 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_mul_6s_13s_19_3_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_mul_6s_16s_21_3_1': 2 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_164_6_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.91 seconds; current allocated memory: 1.770 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_16_6_5_3_0_3u_config26_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_16_6_5_3_0_3u_config26_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 1.773 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'softmax_latency_array_array_softmax_config28_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'softmax_latency_array_array_softmax_config28_s_invert_table5' to 'softmax_latency_array_array_softmax_config28_s_invert_tabb1s' due to the length limit 60\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_18s_17ns_26_2_1': 3 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_latency_array_array_softmax_config28_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 1.774 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'softmax_array_array_ap_fixed_3u_softmax_config28_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_array_array_ap_fixed_3u_softmax_config28_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 1.776 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_U0' to 'start_for_dense_array_array_ap_fixed_14_6_5_3_0_5u_configb2s' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0' to 'start_for_dense_array_array_ap_fixed_14_6_5_3_0_16u_confib3s' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_3u_config26_U0' to 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_3u_configb4t' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_softmax_array_array_ap_fixed_3u_softmax_config28_U0' to 'start_for_softmax_array_array_ap_fixed_3u_softmax_config2b5t' due to the length limit 60\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 5.21 seconds; current allocated memory: 1.799 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Block_myproject_axi_exit38_proc715' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_myproject_axi_exit38_proc715'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 8.57 seconds; current allocated memory: 1.819 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_lshr_32ns_32ns_32_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_shl_64ns_32ns_64_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 1.820 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject_axi' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_data' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_last_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_data' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_last_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'myproject_axi' to 'ap_ctrl_none'.\n",
      "INFO: [HLS 200-633] Setting ap_ctrl_none interface for myproject_axi\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_axi'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 1.822 GB.\n",
      "INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_ashr_54ns_32ns_54_2_1'\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_array_ap_fixed_8u_config2_s_outidx9_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_array_ap_fixed_8u_config2_s_w2_V_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_16s_5s_21_2_1_MulnS_0'\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_array_ap_fixed_10u_config6_s_w6_V_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_array_ap_fixed_10u_config10_s_w10_V_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_array_ap_fixed_12u_config13_s_w13_V_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-278] Implementing memory 'repack_stream_array_array_ap_fixed_384u_384_s_out_data_dabZs_ram (RAM)' using block RAMs.\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_14s_5s_19_2_1_MulnS_1'\n",
      "INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_w18_V_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_14s_11ns_24_2_1_MulnS_2'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_14s_12ns_24_2_1_MulnS_3'\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_outb0s_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_w22_V_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_14s_14ns_24_2_1_MulnS_4'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_14s_15ns_24_2_1_MulnS_5'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_14s_13ns_24_2_1_MulnS_6'\n",
      "INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_w26_V_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_18s_17ns_26_2_1_MulnS_7'\n",
      "INFO: [RTMG 210-279] Implementing memory 'softmax_latency_array_array_softmax_config28_s_exp_table4_rom' using block ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'softmax_latency_array_array_softmax_config28_s_invert_tabb1s_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer29_out_V_data_0_V_U(fifo_w16_d9252_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w14_d8192_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w14_d8192_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w14_d8192_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w14_d8192_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_4_V_U(fifo_w14_d8192_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_5_V_U(fifo_w14_d8192_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_6_V_U(fifo_w14_d8192_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_7_V_U(fifo_w14_d8192_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w6_d8192_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w6_d8192_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w6_d8192_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w6_d8192_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_4_V_U(fifo_w6_d8192_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_5_V_U(fifo_w6_d8192_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_6_V_U(fifo_w6_d8192_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_7_V_U(fifo_w6_d8192_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w16_d2048_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w16_d2048_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w16_d2048_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w16_d2048_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w16_d2048_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w16_d2048_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w16_d2048_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w16_d2048_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer30_out_V_data_0_V_U(fifo_w16_d2580_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer30_out_V_data_1_V_U(fifo_w16_d2580_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer30_out_V_data_2_V_U(fifo_w16_d2580_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer30_out_V_data_3_V_U(fifo_w16_d2580_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer30_out_V_data_4_V_U(fifo_w16_d2580_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer30_out_V_data_5_V_U(fifo_w16_d2580_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer30_out_V_data_6_V_U(fifo_w16_d2580_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer30_out_V_data_7_V_U(fifo_w16_d2580_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_0_V_U(fifo_w14_d2048_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_1_V_U(fifo_w14_d2048_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_2_V_U(fifo_w14_d2048_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_3_V_U(fifo_w14_d2048_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_4_V_U(fifo_w14_d2048_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_5_V_U(fifo_w14_d2048_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_6_V_U(fifo_w14_d2048_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_7_V_U(fifo_w14_d2048_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_8_V_U(fifo_w14_d2048_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_9_V_U(fifo_w14_d2048_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_0_V_U(fifo_w6_d2048_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_1_V_U(fifo_w6_d2048_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_2_V_U(fifo_w6_d2048_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_3_V_U(fifo_w6_d2048_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_4_V_U(fifo_w6_d2048_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_5_V_U(fifo_w6_d2048_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_6_V_U(fifo_w6_d2048_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_7_V_U(fifo_w6_d2048_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_8_V_U(fifo_w6_d2048_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_9_V_U(fifo_w6_d2048_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_0_V_U(fifo_w16_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_1_V_U(fifo_w16_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_2_V_U(fifo_w16_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_3_V_U(fifo_w16_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_4_V_U(fifo_w16_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_5_V_U(fifo_w16_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_6_V_U(fifo_w16_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_7_V_U(fifo_w16_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_8_V_U(fifo_w16_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_9_V_U(fifo_w16_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer31_out_V_data_0_V_U(fifo_w16_d780_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer31_out_V_data_1_V_U(fifo_w16_d780_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer31_out_V_data_2_V_U(fifo_w16_d780_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer31_out_V_data_3_V_U(fifo_w16_d780_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer31_out_V_data_4_V_U(fifo_w16_d780_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer31_out_V_data_5_V_U(fifo_w16_d780_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer31_out_V_data_6_V_U(fifo_w16_d780_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer31_out_V_data_7_V_U(fifo_w16_d780_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer31_out_V_data_8_V_U(fifo_w16_d780_A)' using Block RAMs.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTMG 210-285] Implementing FIFO 'layer31_out_V_data_9_V_U(fifo_w16_d780_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_0_V_U(fifo_w14_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_1_V_U(fifo_w14_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_2_V_U(fifo_w14_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_3_V_U(fifo_w14_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_4_V_U(fifo_w14_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_5_V_U(fifo_w14_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_6_V_U(fifo_w14_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_7_V_U(fifo_w14_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_8_V_U(fifo_w14_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_9_V_U(fifo_w14_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_0_V_U(fifo_w6_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_1_V_U(fifo_w6_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_2_V_U(fifo_w6_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_3_V_U(fifo_w6_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_4_V_U(fifo_w6_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_5_V_U(fifo_w6_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_6_V_U(fifo_w6_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_7_V_U(fifo_w6_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_8_V_U(fifo_w6_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_9_V_U(fifo_w6_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer32_out_V_data_0_V_U(fifo_w6_d780_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer32_out_V_data_1_V_U(fifo_w6_d780_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer32_out_V_data_2_V_U(fifo_w6_d780_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer32_out_V_data_3_V_U(fifo_w6_d780_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer32_out_V_data_4_V_U(fifo_w6_d780_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer32_out_V_data_5_V_U(fifo_w6_d780_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer32_out_V_data_6_V_U(fifo_w6_d780_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer32_out_V_data_7_V_U(fifo_w6_d780_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer32_out_V_data_8_V_U(fifo_w6_d780_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer32_out_V_data_9_V_U(fifo_w6_d780_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_0_V_U(fifo_w14_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_1_V_U(fifo_w14_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_2_V_U(fifo_w14_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_3_V_U(fifo_w14_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_4_V_U(fifo_w14_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_5_V_U(fifo_w14_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_6_V_U(fifo_w14_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_7_V_U(fifo_w14_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_8_V_U(fifo_w14_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_9_V_U(fifo_w14_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_10_V_U(fifo_w14_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_11_V_U(fifo_w14_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_0_V_U(fifo_w6_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_1_V_U(fifo_w6_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_2_V_U(fifo_w6_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_3_V_U(fifo_w6_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_4_V_U(fifo_w6_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_5_V_U(fifo_w6_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_6_V_U(fifo_w6_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_7_V_U(fifo_w6_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_8_V_U(fifo_w6_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_9_V_U(fifo_w6_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_10_V_U(fifo_w6_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_11_V_U(fifo_w6_d512_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_0_V_U(fifo_w16_d32_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_1_V_U(fifo_w16_d32_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_2_V_U(fifo_w16_d32_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_3_V_U(fifo_w16_d32_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_4_V_U(fifo_w16_d32_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_5_V_U(fifo_w16_d32_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_6_V_U(fifo_w16_d32_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_7_V_U(fifo_w16_d32_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_8_V_U(fifo_w16_d32_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_9_V_U(fifo_w16_d32_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_10_V_U(fifo_w16_d32_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_11_V_U(fifo_w16_d32_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_array_ap_fixed_8u_config2_U0_U(start_for_conv_2d_cl_array_array_ap_fixed_8u_config2_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_8u_relu_config4_U0_U(start_for_relu_array_array_ap_fixed_8u_relu_config4_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_8u_config5_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_8u_config5_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_zeropad2d_cl_array_array_ap_fixed_8u_config30_U0_U(start_for_zeropad2d_cl_array_array_ap_fixed_8u_config30_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_array_ap_fixed_10u_config6_U0_U(start_for_conv_2d_cl_array_array_ap_fixed_10u_config6_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_10u_relu_config8_U0_U(start_for_relu_array_array_ap_fixed_10u_relu_config8_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_10u_config9_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_10u_config9_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_zeropad2d_cl_array_array_ap_fixed_10u_config31_U0_U(start_for_zeropad2d_cl_array_array_ap_fixed_10u_config31_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_array_ap_fixed_10u_config10_U0_U(start_for_conv_2d_cl_array_array_ap_fixed_10u_config10_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_10u_relu_config12_U0_U(start_for_relu_array_array_ap_fixed_10u_relu_config12_U0)' using Shift Registers.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_zeropad2d_cl_array_array_ap_fixed_10u_config32_U0_U(start_for_zeropad2d_cl_array_array_ap_fixed_10u_config32_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_array_ap_fixed_12u_config13_U0_U(start_for_conv_2d_cl_array_array_ap_fixed_12u_config13_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_12u_relu_config15_U0_U(start_for_relu_array_array_ap_fixed_12u_relu_config15_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_12u_config16_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_12u_config16_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_repack_stream_array_array_ap_fixed_384u_384_U0_U(start_for_repack_stream_array_array_ap_fixed_384u_384_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_array_ap_fixed_14_6_5_3_0_5u_configb2s_U(start_for_dense_array_array_ap_fixed_14_6_5_3_0_5u_configb2s)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_normalize_array_array_ap_fixed_5u_config20_U0_U(start_for_normalize_array_array_ap_fixed_5u_config20_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_5u_relu_config21_U0_U(start_for_relu_array_array_ap_fixed_5u_relu_config21_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_array_ap_fixed_14_6_5_3_0_16u_confib3s_U(start_for_dense_array_array_ap_fixed_14_6_5_3_0_16u_confib3s)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_normalize_array_array_ap_fixed_16u_config24_U0_U(start_for_normalize_array_array_ap_fixed_16u_config24_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_16u_relu_config25_U0_U(start_for_relu_array_array_ap_fixed_16u_relu_config25_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_3u_configb4t_U(start_for_dense_array_array_ap_fixed_16_6_5_3_0_3u_configb4t)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_array_array_ap_fixed_3u_softmax_config2b5t_U(start_for_softmax_array_array_ap_fixed_3u_softmax_config2b5t)' using Shift Registers.\n",
      "INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_lshr_32ns_32ns_32_2_1'\n",
      "INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_shl_64ns_32ns_64_2_1'\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_0_V_U(fifo_w16_d8192_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'is_last_0_i_loc_c_U(fifo_w1_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'out_local_V_data_0_V_U(fifo_w16_d3_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'out_local_V_data_1_V_U(fifo_w16_d3_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'out_local_V_data_2_V_U(fifo_w16_d3_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_U(fifo_w16_d3_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_myproject_U0_U(start_for_myproject_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_2_proc_U0_U(start_for_Loop_2_proc_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_myproject_axi_exit38_proc715_U0_U(start_for_Block_myproject_axi_exit38_proc715_U0)' using Shift Registers.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:09:11 ; elapsed = 00:09:43 . Memory (MB): peak = 2725.633 ; gain = 2004.180 ; free physical = 197 ; free virtual = 8004\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for myproject_axi.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for myproject_axi.\n",
      "***** C/RTL SYNTHESIS COMPLETED IN 0h9m40s *****\n",
      "***** EXPORT IP *****\n",
      "INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n",
      "WARNING: $XILINX contains multiple entries. Setting\n",
      "         $XIL_PA_NO_XILINX_OVERRIDE to 1.\n",
      "\n",
      "WARNING: $XIL_PA_NO_XILINX_OVERRIDE is set to 1.\n",
      "         When $XIL_PA_NO_XILINX_OVERRIDE is enabled\n",
      "         $XILINX, $MYXILINX, $PATH, and $LD_LIBRARY_PATH must\n",
      "         be manually set.\n",
      "\n",
      "****** Vivado v2019.1 (64-bit)\n",
      "  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019\n",
      "  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source run_ippack.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.\n",
      "WARNING: [IP_Flow 19-4832] The IP name 'myproject_axi_ap_fpext_1_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.\n",
      "INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'myproject_axi_ap_fpext_1_no_dsp_32'...\n",
      "INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'myproject_axi_ap_fpext_1_no_dsp_32'...\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.\n",
      "INFO: [Common 17-206] Exiting Vivado at Sun Nov 14 10:25:50 2021...\n",
      "***** EXPORT IP COMPLETED IN 0h0m17s *****\n",
      "INFO: [HLS 200-112] Total elapsed time: 600.48 seconds; peak allocated memory: 1.822 GB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Sun Nov 14 10:25:50 2021...\n",
      "Found 1 solution(s) in TUDATALLAPOT_QUANTIZED_VER0_312_FULL//myproject_prj.\n",
      "Reports for solution \"solution1\":\n",
      "\n",
      "C simulation report not found.\n",
      "SYNTHESIS REPORT:\n",
      "================================================================\n",
      "== Vivado HLS Report for 'myproject_axi'\n",
      "================================================================\n",
      "* Date:           Sun Nov 14 10:25:04 2021\n",
      "\n",
      "* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)\n",
      "* Project:        myproject_prj\n",
      "* Solution:       solution1\n",
      "* Product family: zynq\n",
      "* Target device:  xc7z020-clg400-1\n",
      "\n",
      "\n",
      "================================================================\n",
      "== Performance Estimates\n",
      "================================================================\n",
      "+ Timing (ns): \n",
      "    * Summary: \n",
      "    +--------+-------+----------+------------+\n",
      "    |  Clock | Target| Estimated| Uncertainty|\n",
      "    +--------+-------+----------+------------+\n",
      "    |ap_clk  |   5.00|     5.723|        0.62|\n",
      "    +--------+-------+----------+------------+\n",
      "\n",
      "+ Latency (clock cycles): \n",
      "    * Summary: \n",
      "    +--------+--------+-------+--------+----------+\n",
      "    |     Latency     |    Interval    | Pipeline |\n",
      "    |   min  |   max  |  min  |   max  |   Type   |\n",
      "    +--------+--------+-------+--------+----------+\n",
      "    |  254088|  254088|  65538|  249805| dataflow |\n",
      "    +--------+--------+-------+--------+----------+\n",
      "\n",
      "    + Detail: \n",
      "        * Instance: \n",
      "        +---------------------------------------+------------------------------------+--------+--------+-------+--------+----------+\n",
      "        |                                       |                                    |     Latency     |    Interval    | Pipeline |\n",
      "        |                Instance               |               Module               |   min  |   max  |  min  |   max  |   Type   |\n",
      "        +---------------------------------------+------------------------------------+--------+--------+-------+--------+----------+\n",
      "        |myproject_U0                           |myproject                           |  254082|  254082|  37009|  249805| dataflow |\n",
      "        |Loop_2_proc_U0                         |Loop_2_proc                         |      31|      31|     31|      31|   none   |\n",
      "        |Loop_1_proc714_U0                      |Loop_1_proc714                      |   65537|   65537|  65537|   65537|   none   |\n",
      "        |Block_myproject_axi_exit38_proc715_U0  |Block_myproject_axi_exit38_proc715  |       2|       2|      2|       2|   none   |\n",
      "        +---------------------------------------+------------------------------------+--------+--------+-------+--------+----------+\n",
      "\n",
      "        * Loop: \n",
      "        N/A\n",
      "\n",
      "\n",
      "\n",
      "================================================================\n",
      "== Utilization Estimates\n",
      "================================================================\n",
      "* Summary: \n",
      "+-----------------+---------+-------+--------+--------+-----+\n",
      "|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|\n",
      "+-----------------+---------+-------+--------+--------+-----+\n",
      "|DSP              |        -|      -|       -|       -|    -|\n",
      "|Expression       |        -|      -|       0|       2|    -|\n",
      "|FIFO             |        8|      -|     141|     487|    -|\n",
      "|Instance         |      301|    251|   74778|  103961|    0|\n",
      "|Memory           |        -|      -|       -|       -|    -|\n",
      "|Multiplexer      |        -|      -|       -|       -|    -|\n",
      "|Register         |        -|      -|       -|       -|    -|\n",
      "+-----------------+---------+-------+--------+--------+-----+\n",
      "|Total            |      309|    251|   74919|  104450|    0|\n",
      "+-----------------+---------+-------+--------+--------+-----+\n",
      "|Available        |      280|    220|  106400|   53200|    0|\n",
      "+-----------------+---------+-------+--------+--------+-----+\n",
      "|Utilization (%)  |      110|    114|      70|     196|    0|\n",
      "+-----------------+---------+-------+--------+--------+-----+\n",
      "\n",
      "+ Detail: \n",
      "    * Instance: \n",
      "    +---------------------------------------+------------------------------------+---------+-------+-------+--------+-----+\n",
      "    |                Instance               |               Module               | BRAM_18K| DSP48E|   FF  |   LUT  | URAM|\n",
      "    +---------------------------------------+------------------------------------+---------+-------+-------+--------+-----+\n",
      "    |Block_myproject_axi_exit38_proc715_U0  |Block_myproject_axi_exit38_proc715  |        0|      0|     36|      91|    0|\n",
      "    |Loop_1_proc714_U0                      |Loop_1_proc714                      |        0|      0|    771|     945|    0|\n",
      "    |Loop_2_proc_U0                         |Loop_2_proc                         |        0|      0|    846|    1035|    0|\n",
      "    |myproject_U0                           |myproject                           |      301|    251|  73125|  101890|    0|\n",
      "    +---------------------------------------+------------------------------------+---------+-------+-------+--------+-----+\n",
      "    |Total                                  |                                    |      301|    251|  74778|  103961|    0|\n",
      "    +---------------------------------------+------------------------------------+---------+-------+-------+--------+-----+\n",
      "\n",
      "Co-simulation report not found.\n",
      "WARNING: $XILINX contains multiple entries. Setting\n",
      "         $XIL_PA_NO_XILINX_OVERRIDE to 1.\n",
      "\n",
      "WARNING: $XIL_PA_NO_XILINX_OVERRIDE is set to 1.\n",
      "         When $XIL_PA_NO_XILINX_OVERRIDE is enabled\n",
      "         $XILINX, $MYXILINX, $PATH, and $LD_LIBRARY_PATH must\n",
      "         be manually set.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vivado v2019.1 (64-bit)\n",
      "  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019\n",
      "  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design.tcl\n",
      "# set tcldir [file dirname [info script]]\n",
      "# source [file join $tcldir project.tcl]\n",
      "## variable myproject\n",
      "## set myproject \"myproject\"\n",
      "## set bit_width_hls_output 32\n",
      "## set bit_width_hls_input 32\n",
      "# create_project project_1 ${myproject}_vivado_accelerator -part xc7z020clg400-1 -force\n",
      "# set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]\n",
      "# set_property  ip_repo_paths  ${myproject}_prj [current_project]\n",
      "# update_ip_catalog\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_prj'.\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.\n",
      "# create_bd_design \"design_1\"\n",
      "Wrote  : </home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/design_1.bd> \n",
      "# startgroup\n",
      "# create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0\n",
      "# endgroup\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external \"FIXED_IO, DDR\" apply_board_preset \"1\" Master \"Disable\" Slave \"Disable\" }  [get_bd_cells processing_system7_0]\n",
      "# startgroup\n",
      "# set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]\n",
      "CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. \n",
      "CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. \n",
      "CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. \n",
      "CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. \n",
      "# endgroup\n",
      "# startgroup\n",
      "# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0\n",
      "# endgroup\n",
      "# set_property -dict [list CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC USER] [get_bd_cells axi_dma_0]\n",
      "# set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_length_width {26} CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_m_axi_mm2s_data_width ${bit_width_hls_input} CONFIG.c_m_axis_mm2s_tdata_width ${bit_width_hls_input} CONFIG.c_mm2s_burst_size {256} CONFIG.c_s_axis_s2mm_tdata_width ${bit_width_hls_output} CONFIG.c_s_axis_s2mm_data_width ${bit_width_hls_output} CONFIG.c_s2mm_burst_size {256}] [get_bd_cells axi_dma_0]\n",
      "CRITICAL WARNING: [BD 41-1276] Cannot set the parameter c_s_axis_s2mm_data_width on /axi_dma_0. Parameter does not exist\n",
      "CRITICAL WARNING: [BD 41-737] Cannot set the parameter c_s_axis_s2mm_tdata_width on /axi_dma_0. It is read-only.\n",
      "# startgroup\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]\n",
      "INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI\n",
      "Slave segment </axi_dma_0/S_AXI_LITE/Reg> is being mapped into address space </processing_system7_0/Data> at <0x4040_0000 [ 64K ]>\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]\n",
      "Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into address space </axi_dma_0/Data_MM2S> at <0x0000_0000 [ 512M ]>\n",
      "# endgroup\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]\n",
      "Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into address space </axi_dma_0/Data_S2MM> at <0x0000_0000 [ 512M ]>\n",
      "# startgroup\n",
      "# create_bd_cell -type ip -vlnv xilinx.com:hls:${myproject}_axi:1.0 ${myproject}_axi_0\n",
      "# endgroup\n",
      "# connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins ${myproject}_axi_0/in_r]\n",
      "# connect_bd_intf_net [get_bd_intf_pins ${myproject}_axi_0/out_r] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ${myproject}_axi_0/ap_clk]\n",
      "# group_bd_cells hier_0 [get_bd_cells axi_dma_0] [get_bd_cells ${myproject}_axi_0]\n",
      "# make_wrapper -files [get_files ./${myproject}_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top\n",
      "WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored\n",
      "WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored\n",
      "Wrote  : </home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/design_1.bd> \n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.\n",
      "VHDL Output written to : /home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/synth/design_1.v\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.\n",
      "VHDL Output written to : /home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/sim/design_1.v\n",
      "VHDL Output written to : /home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v\n",
      "# add_files -norecurse ./${myproject}_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v\n",
      "# reset_run impl_1\n",
      "# reset_run synth_1\n",
      "# launch_runs impl_1 -to_step write_bitstream -jobs 6\n",
      "INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "VHDL Output written to : /home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/synth/design_1.v\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.\n",
      "VHDL Output written to : /home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/sim/design_1.v\n",
      "VHDL Output written to : /home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/axi_dma_0 .\n",
      "WARNING: [IP_Flow 19-519] IP 'design_1_myproject_axi_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/myproject_axi_0 .\n",
      "Exporting to file /home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh\n",
      "Generated Block Design Tcl file /home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl\n",
      "Generated Hardware Definition File /home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef\n",
      "WARNING: $XILINX contains multiple entries. Setting\n",
      "         $XIL_PA_NO_XILINX_OVERRIDE to 1.\n",
      "\n",
      "WARNING: $XIL_PA_NO_XILINX_OVERRIDE is set to 1.\n",
      "         When $XIL_PA_NO_XILINX_OVERRIDE is enabled\n",
      "         $XILINX, $MYXILINX, $PATH, and $LD_LIBRARY_PATH must\n",
      "         be manually set.\n",
      "[Sun Nov 14 10:26:21 2021] Launched design_1_processing_system7_0_0_synth_1, design_1_auto_us_1_synth_1, design_1_auto_pc_1_synth_1, design_1_myproject_axi_0_0_synth_1, design_1_axi_dma_0_0_synth_1, design_1_auto_us_0_synth_1, design_1_xbar_0_synth_1, design_1_rst_ps7_0_100M_0_synth_1, design_1_auto_pc_0_synth_1, synth_1...\n",
      "Run output will be captured here:\n",
      "design_1_processing_system7_0_0_synth_1: /home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.runs/design_1_processing_system7_0_0_synth_1/runme.log\n",
      "design_1_auto_us_1_synth_1: /home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.runs/design_1_auto_us_1_synth_1/runme.log\n",
      "design_1_auto_pc_1_synth_1: /home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.runs/design_1_auto_pc_1_synth_1/runme.log\n",
      "design_1_myproject_axi_0_0_synth_1: /home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/runme.log\n",
      "design_1_axi_dma_0_0_synth_1: /home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.runs/design_1_axi_dma_0_0_synth_1/runme.log\n",
      "design_1_auto_us_0_synth_1: /home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.runs/design_1_auto_us_0_synth_1/runme.log\n",
      "design_1_xbar_0_synth_1: /home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.runs/design_1_xbar_0_synth_1/runme.log\n",
      "design_1_rst_ps7_0_100M_0_synth_1: /home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log\n",
      "design_1_auto_pc_0_synth_1: /home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.runs/design_1_auto_pc_0_synth_1/runme.log\n",
      "synth_1: /home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.runs/synth_1/runme.log\n",
      "[Sun Nov 14 10:26:22 2021] Launched impl_1...\n",
      "Run output will be captured here: /home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.runs/impl_1/runme.log\n",
      "launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1898.535 ; gain = 299.059 ; free physical = 1653 ; free virtual = 9496\n",
      "# wait_on_run -timeout 360 impl_1\n",
      "[Sun Nov 14 10:26:22 2021] Waiting for impl_1 to finish (timeout in 360 minutes)...\n",
      "\n",
      "*** Running vivado\n",
      "    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace\n",
      "\n",
      "WARNING: $XILINX contains multiple entries. Setting\n",
      "         $XIL_PA_NO_XILINX_OVERRIDE to 1.\n",
      "\n",
      "WARNING: $XIL_PA_NO_XILINX_OVERRIDE is set to 1.\n",
      "         When $XIL_PA_NO_XILINX_OVERRIDE is enabled\n",
      "         $XILINX, $MYXILINX, $PATH, and $LD_LIBRARY_PATH must\n",
      "         be manually set.\n",
      "\n",
      "****** Vivado v2019.1 (64-bit)\n",
      "  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019\n",
      "  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design_1_wrapper.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_prj'.\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Command: link_design -top design_1_wrapper -part xc7z020clg400-1\n",
      "Design is defaulting to srcset: sources_1\n",
      "Design is defaulting to constrset: constrs_1\n",
      "INFO: [Device 21-403] Loading part xc7z020clg400-1\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp' for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/hier_0/axi_dma_0'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/design_1_myproject_axi_0_0.dcp' for cell 'design_1_i/hier_0/myproject_axi_0'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'\n",
      "INFO: [Netlist 29-17] Analyzing 5835 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2019.1\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "Parsing XDC File [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'\n",
      "Finished Parsing XDC File [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'\n",
      "Parsing XDC File [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'\n",
      "Finished Parsing XDC File [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'\n",
      "Parsing XDC File [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'\n",
      "Finished Parsing XDC File [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'\n",
      "Parsing XDC File [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:52]\n",
      "WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:56]\n",
      "WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]\n",
      "Finished Parsing XDC File [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "Parsing XDC File [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'\n",
      "Finished Parsing XDC File [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'\n",
      "Parsing XDC File [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'\n",
      "Finished Parsing XDC File [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'\n",
      "Parsing XDC File [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "Finished Parsing XDC File [/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Timing 38-35] Done setting XDC timing constraints. [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]\n",
      "all_registers: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2546.555 ; gain = 646.766 ; free physical = 4460 ; free virtual = 8119\n",
      "Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.586 ; gain = 0.000 ; free physical = 4532 ; free virtual = 8206\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "  A total of 6 instances were transformed.\n",
      "  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 5 instances\n",
      "  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances\n",
      "\n",
      "20 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "link_design completed successfully\n",
      "link_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 2698.586 ; gain = 1289.707 ; free physical = 4529 ; free virtual = 8201\n",
      "Command: opt_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "Running DRC as a precondition to command opt_design\n",
      "\n",
      "Starting DRC Task\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Project 1-461] DRC finished with 0 Errors\n",
      "INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2698.586 ; gain = 0.000 ; free physical = 4443 ; free virtual = 8129\n",
      "\n",
      "Starting Cache Timing Information Task\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Ending Cache Timing Information Task | Checksum: 142295e2d\n",
      "\n",
      "Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.586 ; gain = 0.000 ; free physical = 4305 ; free virtual = 7995\n",
      "\n",
      "Starting Logic Optimization Task\n",
      "\n",
      "Phase 1 Retarget\n",
      "INFO: [Opt 31-138] Pushed 2 inverter(s) to 12 load pin(s).\n",
      "INFO: [Opt 31-49] Retargeted 0 cell(s).\n",
      "Phase 1 Retarget | Checksum: 141f255a9\n",
      "\n",
      "Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2698.586 ; gain = 0.000 ; free physical = 4348 ; free virtual = 8043\n",
      "INFO: [Opt 31-389] Phase Retarget created 26 cells and removed 121 cells\n",
      "INFO: [Opt 31-1021] In phase Retarget, 6 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "\n",
      "Phase 2 Constant propagation\n",
      "INFO: [Opt 31-138] Pushed 3 inverter(s) to 10 load pin(s).\n",
      "Phase 2 Constant propagation | Checksum: d12e4ada\n",
      "\n",
      "Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.586 ; gain = 0.000 ; free physical = 4348 ; free virtual = 8043\n",
      "INFO: [Opt 31-389] Phase Constant propagation created 253 cells and removed 775 cells\n",
      "INFO: [Opt 31-1021] In phase Constant propagation, 6 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "\n",
      "Phase 3 Sweep\n",
      "Phase 3 Sweep | Checksum: 145afe760\n",
      "\n",
      "Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.586 ; gain = 0.000 ; free physical = 4289 ; free virtual = 8005\n",
      "INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 697 cells\n",
      "INFO: [Opt 31-1021] In phase Sweep, 78 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "\n",
      "Phase 4 BUFG optimization\n",
      "Phase 4 BUFG optimization | Checksum: 145afe760\n",
      "\n",
      "Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2698.586 ; gain = 0.000 ; free physical = 4476 ; free virtual = 8148\n",
      "INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.\n",
      "\n",
      "Phase 5 Shift Register Optimization\n",
      "INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs\n",
      "Phase 5 Shift Register Optimization | Checksum: 145afe760\n",
      "\n",
      "Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.586 ; gain = 0.000 ; free physical = 4468 ; free virtual = 8142\n",
      "INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 6 Post Processing Netlist\n",
      "Phase 6 Post Processing Netlist | Checksum: 145afe760\n",
      "\n",
      "Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2698.586 ; gain = 0.000 ; free physical = 4481 ; free virtual = 8155\n",
      "INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells\n",
      "INFO: [Opt 31-1021] In phase Post Processing Netlist, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "Opt_design Change Summary\n",
      "=========================\n",
      "\n",
      "\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "|  Retarget                     |              26  |             121  |                                              6  |\n",
      "|  Constant propagation         |             253  |             775  |                                              6  |\n",
      "|  Sweep                        |               0  |             697  |                                             78  |\n",
      "|  BUFG optimization            |               0  |               0  |                                              0  |\n",
      "|  Shift Register Optimization  |               0  |               0  |                                              0  |\n",
      "|  Post Processing Netlist      |               0  |               0  |                                             15  |\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "\n",
      "\n",
      "\n",
      "Starting Connectivity Check Task\n",
      "\n",
      "Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2698.586 ; gain = 0.000 ; free physical = 4485 ; free virtual = 8152\n",
      "Ending Logic Optimization Task | Checksum: 172da803c\n",
      "\n",
      "Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2698.586 ; gain = 0.000 ; free physical = 4617 ; free virtual = 8238\n",
      "\n",
      "Starting Power Optimization Task\n",
      "INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [Pwropt 34-9] Applying IDT optimizations ...\n",
      "INFO: [Pwropt 34-10] Applying ODC optimizations ...\n",
      "INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.231 | TNS=0.000 |\n",
      "Running Vector-less Activity Propagation...\n",
      "\n",
      "Finished Running Vector-less Activity Propagation\n",
      "\n",
      "\n",
      "Starting PowerOpt Patch Enables Task\n",
      "INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 188 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.\n",
      "INFO: [Pwropt 34-201] Structural ODC has moved 178 WE to EN ports\n",
      "Number of BRAM Ports augmented: 7 newly gated: 178 Total Ports: 376\n",
      "Number of Flops added for Enable Generation: 4\n",
      "\n",
      "Ending PowerOpt Patch Enables Task | Checksum: 10db46cec\n",
      "\n",
      "Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3565.469 ; gain = 0.000 ; free physical = 4293 ; free virtual = 7935\n",
      "Ending Power Optimization Task | Checksum: 10db46cec\n",
      "\n",
      "Time (s): cpu = 00:01:03 ; elapsed = 00:00:31 . Memory (MB): peak = 3565.469 ; gain = 866.883 ; free physical = 4405 ; free virtual = 8052\n",
      "\n",
      "Starting Final Cleanup Task\n",
      "\n",
      "Starting Logic Optimization Task\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Ending Logic Optimization Task | Checksum: d75a8003\n",
      "\n",
      "Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3565.469 ; gain = 0.000 ; free physical = 4407 ; free virtual = 8059\n",
      "Ending Final Cleanup Task | Checksum: d75a8003\n",
      "\n",
      "Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3565.469 ; gain = 0.000 ; free physical = 4403 ; free virtual = 8056\n",
      "\n",
      "Starting Netlist Obfuscation Task\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3565.469 ; gain = 0.000 ; free physical = 4403 ; free virtual = 8056\n",
      "Ending Netlist Obfuscation Task | Checksum: d75a8003\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3565.469 ; gain = 0.000 ; free physical = 4393 ; free virtual = 8047\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "48 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "opt_design completed successfully\n",
      "opt_design: Time (s): cpu = 00:01:42 ; elapsed = 00:00:58 . Memory (MB): peak = 3565.469 ; gain = 866.883 ; free physical = 4393 ; free virtual = 8046\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3565.469 ; gain = 0.000 ; free physical = 4394 ; free virtual = 8048\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3565.469 ; gain = 0.000 ; free physical = 4400 ; free virtual = 8056\n",
      "INFO: [Common 17-1381] The checkpoint '/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.\n",
      "write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3565.469 ; gain = 0.000 ; free physical = 4474 ; free virtual = 8137\n",
      "INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx\n",
      "Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx\n",
      "INFO: [IP_Flow 19-1839] IP Catalog is up to date.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.\n",
      "report_drc completed successfully\n",
      "report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3629.531 ; gain = 64.062 ; free physical = 4464 ; free virtual = 8127\n",
      "Command: place_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "Running DRC as a precondition to command place_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Starting Placer Task\n",
      "INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs\n",
      "\n",
      "Phase 1 Placer Initialization\n",
      "\n",
      "Phase 1.1 Placer Initialization Netlist Sorting\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 4465 ; free virtual = 8132\n",
      "Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9d29a812\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 4465 ; free virtual = 8132\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 4465 ; free virtual = 8132\n",
      "\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bef34c8c\n",
      "\n",
      "Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 4327 ; free virtual = 7992\n",
      "\n",
      "Phase 1.3 Build Placer Netlist Model\n",
      "WARNING: [Place 30-770] High register utilization is forcing place_design to place up to 8 registers per slice which may impact placement success and/or routing congestion.\n",
      "Phase 1.3 Build Placer Netlist Model | Checksum: 12e428582\n",
      "\n",
      "Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 4188 ; free virtual = 7855\n",
      "\n",
      "Phase 1.4 Constrain Clocks/Macros\n",
      "Phase 1.4 Constrain Clocks/Macros | Checksum: 12e428582\n",
      "\n",
      "Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 4188 ; free virtual = 7855\n",
      "Phase 1 Placer Initialization | Checksum: 12e428582\n",
      "\n",
      "Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 4187 ; free virtual = 7855\n",
      "\n",
      "Phase 2 Global Placement\n",
      "\n",
      "Phase 2.1 Floorplanning\n",
      "Phase 2.1 Floorplanning | Checksum: 129ef74fd\n",
      "\n",
      "Time (s): cpu = 00:00:43 ; elapsed = 00:00:18 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 4117 ; free virtual = 7785\n",
      "\n",
      "Phase 2.2 Global Placement Core\n",
      "\n",
      "Phase 2.2.1 Physical Synthesis In Placer\n",
      "INFO: [Physopt 32-65] No nets found for high-fanout optimization.\n",
      "INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.\n",
      "INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.\n",
      "INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.\n",
      "INFO: [Physopt 32-949] No candidate nets found for HD net replication\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 4073 ; free virtual = 7670\n",
      "\n",
      "Summary of Physical Synthesis Optimizations\n",
      "============================================\n",
      "\n",
      "\n",
      "----------------------------------------------------------------------------------------------------------------------------------------\n",
      "|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |\n",
      "----------------------------------------------------------------------------------------------------------------------------------------\n",
      "|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |\n",
      "|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |\n",
      "|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |\n",
      "|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |\n",
      "----------------------------------------------------------------------------------------------------------------------------------------\n",
      "\n",
      "\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Phase 2.2.1 Physical Synthesis In Placer | Checksum: aeacfda0\n",
      "\n",
      "Time (s): cpu = 00:02:26 ; elapsed = 00:01:00 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 4072 ; free virtual = 7671\n",
      "Phase 2.2 Global Placement Core | Checksum: 1b3831e38\n",
      "\n",
      "Time (s): cpu = 00:02:32 ; elapsed = 00:01:02 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 4065 ; free virtual = 7659\n",
      "Phase 2 Global Placement | Checksum: 1b3831e38\n",
      "\n",
      "Time (s): cpu = 00:02:32 ; elapsed = 00:01:02 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 4108 ; free virtual = 7702\n",
      "\n",
      "Phase 3 Detail Placement\n",
      "\n",
      "Phase 3.1 Commit Multi Column Macros\n",
      "Phase 3.1 Commit Multi Column Macros | Checksum: 199f8f6c2\n",
      "\n",
      "Time (s): cpu = 00:02:42 ; elapsed = 00:01:05 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 4081 ; free virtual = 7688\n",
      "\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 106317ca7\n",
      "\n",
      "Time (s): cpu = 00:03:01 ; elapsed = 00:01:12 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 4027 ; free virtual = 7638\n",
      "\n",
      "Phase 3.3 Area Swap Optimization\n",
      "Phase 3.3 Area Swap Optimization | Checksum: 1abf3e62f\n",
      "\n",
      "Time (s): cpu = 00:03:02 ; elapsed = 00:01:13 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 4028 ; free virtual = 7639\n",
      "\n",
      "Phase 3.4 Pipeline Register Optimization\n",
      "Phase 3.4 Pipeline Register Optimization | Checksum: 1702bc2c6\n",
      "\n",
      "Time (s): cpu = 00:03:02 ; elapsed = 00:01:13 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 4028 ; free virtual = 7639\n",
      "\n",
      "Phase 3.5 Small Shape Detail Placement\n",
      "Phase 3.5 Small Shape Detail Placement | Checksum: 7c8deaad\n",
      "\n",
      "Time (s): cpu = 00:04:04 ; elapsed = 00:02:10 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 3951 ; free virtual = 7604\n",
      "\n",
      "Phase 3.6 Re-assign LUT pins\n",
      "Phase 3.6 Re-assign LUT pins | Checksum: e1581780\n",
      "\n",
      "Time (s): cpu = 00:04:07 ; elapsed = 00:02:14 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 4007 ; free virtual = 7661\n",
      "\n",
      "Phase 3.7 Pipeline Register Optimization\n",
      "Phase 3.7 Pipeline Register Optimization | Checksum: 19255ff39\n",
      "\n",
      "Time (s): cpu = 00:04:08 ; elapsed = 00:02:14 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 4007 ; free virtual = 7660\n",
      "Phase 3 Detail Placement | Checksum: 19255ff39\n",
      "\n",
      "Time (s): cpu = 00:04:08 ; elapsed = 00:02:15 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 4005 ; free virtual = 7659\n",
      "\n",
      "Phase 4 Post Placement Optimization and Clean-Up\n",
      "\n",
      "Phase 4.1 Post Commit Optimization\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "\n",
      "Phase 4.1.1 Post Placement Optimization\n",
      "Post Placement Optimization Initialization | Checksum: 19ae077ae\n",
      "\n",
      "Phase 4.1.1.1 BUFG Insertion\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0], BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_fu_1595/w18_V_U/dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_w18_V_rom_U/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_fu_1595_ap_start_reg_reg, BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_31_V_U/E[0], BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_fu_1595/grp_fu_18673_ce, BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_start, BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_12u_config16_U0/grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562/E[0], BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/call_ret_shift_line_buffer_array_ap_fixed_8u_config6_s_fu_2354_ap_start, BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_fu_1595/data_0_V_read16_rewind_reg_36571, BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_12u_config16_U0/p_9_in, BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-56] BUFG insertion identified 9 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 9, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.\n",
      "Phase 4.1.1.1 BUFG Insertion | Checksum: 19ae077ae\n",
      "\n",
      "Time (s): cpu = 00:04:35 ; elapsed = 00:02:23 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 4046 ; free virtual = 7701\n",
      "INFO: [Place 30-746] Post Placement Timing Summary WNS=0.520. For the most accurate timing information please run report_timing.\n",
      "Phase 4.1.1 Post Placement Optimization | Checksum: 142f3917a\n",
      "\n",
      "Time (s): cpu = 00:04:48 ; elapsed = 00:02:34 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 4038 ; free virtual = 7692\n",
      "Phase 4.1 Post Commit Optimization | Checksum: 142f3917a\n",
      "\n",
      "Time (s): cpu = 00:04:49 ; elapsed = 00:02:35 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 4039 ; free virtual = 7693\n",
      "\n",
      "Phase 4.2 Post Placement Cleanup\n",
      "Phase 4.2 Post Placement Cleanup | Checksum: 142f3917a\n",
      "\n",
      "Time (s): cpu = 00:04:50 ; elapsed = 00:02:35 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 4039 ; free virtual = 7693\n",
      "\n",
      "Phase 4.3 Placer Reporting\n",
      "Phase 4.3 Placer Reporting | Checksum: 142f3917a\n",
      "\n",
      "Time (s): cpu = 00:04:50 ; elapsed = 00:02:36 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 4041 ; free virtual = 7695\n",
      "\n",
      "Phase 4.4 Final Placement Cleanup\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 4041 ; free virtual = 7695\n",
      "Phase 4.4 Final Placement Cleanup | Checksum: 19d17f0f0\n",
      "\n",
      "Time (s): cpu = 00:04:51 ; elapsed = 00:02:36 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 4041 ; free virtual = 7695\n",
      "Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19d17f0f0\n",
      "\n",
      "Time (s): cpu = 00:04:51 ; elapsed = 00:02:37 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 4041 ; free virtual = 7695\n",
      "Ending Placer Task | Checksum: 1679651e7\n",
      "\n",
      "Time (s): cpu = 00:04:51 ; elapsed = 00:02:37 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 4043 ; free virtual = 7697\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "84 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "place_design completed successfully\n",
      "place_design: Time (s): cpu = 00:04:56 ; elapsed = 00:02:41 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 4152 ; free virtual = 7806\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 4151 ; free virtual = 7805\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 3960 ; free virtual = 7754\n",
      "INFO: [Common 17-1381] The checkpoint '/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.\n",
      "write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 4100 ; free virtual = 7785\n",
      "INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt\n",
      "report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 4092 ; free virtual = 7777\n",
      "INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb\n",
      "INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "report_control_sets: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 4100 ; free virtual = 7786\n",
      "Command: route_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "Running DRC as a precondition to command route_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "\n",
      "Starting Routing Task\n",
      "INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs\n",
      "Checksum: PlaceDB: ad1b4c18 ConstDB: 0 ShapeSum: ba7b05cf RouteDB: 0\n",
      "\n",
      "Phase 1 Build RT Design\n",
      "Phase 1 Build RT Design | Checksum: fa1e3061\n",
      "\n",
      "Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 3962 ; free virtual = 7649\n",
      "Post Restoration Checksum: NetGraph: 9191deff NumContArr: 688c5162 Constraints: 0 Timing: 0\n",
      "\n",
      "Phase 2 Router Initialization\n",
      "\n",
      "Phase 2.1 Create Timer\n",
      "Phase 2.1 Create Timer | Checksum: fa1e3061\n",
      "\n",
      "Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 3924 ; free virtual = 7612\n",
      "\n",
      "Phase 2.2 Fix Topology Constraints\n",
      "Phase 2.2 Fix Topology Constraints | Checksum: fa1e3061\n",
      "\n",
      "Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 3880 ; free virtual = 7568\n",
      "\n",
      "Phase 2.3 Pre Route Cleanup\n",
      "Phase 2.3 Pre Route Cleanup | Checksum: fa1e3061\n",
      "\n",
      "Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 3879 ; free virtual = 7567\n",
      " Number of Nodes with overlaps = 0\n",
      "\n",
      "Phase 2.4 Update Timing\n",
      "Phase 2.4 Update Timing | Checksum: 133fad662\n",
      "\n",
      "Time (s): cpu = 00:00:57 ; elapsed = 00:00:26 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 3739 ; free virtual = 7457\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.596  | TNS=0.000  | WHS=-0.270 | THS=-756.924|\n",
      "\n",
      "Phase 2 Router Initialization | Checksum: 119cdfa2d\n",
      "\n",
      "Time (s): cpu = 00:01:18 ; elapsed = 00:00:31 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 3695 ; free virtual = 7430\n",
      "\n",
      "Router Utilization Summary\n",
      "  Global Vertical Routing Utilization    = 0 %\n",
      "  Global Horizontal Routing Utilization  = 0 %\n",
      "  Routable Net Status*\n",
      "  *Does not include unroutable nets such as driverless and loadless.\n",
      "  Run report_route_status for detailed report.\n",
      "  Number of Failed Nets               = 96873\n",
      "    (Failed Nets is the sum of unrouted and partially routed nets)\n",
      "  Number of Unrouted Nets             = 96872\n",
      "  Number of Partially Routed Nets     = 1\n",
      "  Number of Node Overlaps             = 0\n",
      "\n",
      "\n",
      "Phase 3 Initial Routing\n",
      "Phase 3 Initial Routing | Checksum: 19182af41\n",
      "\n",
      "Time (s): cpu = 00:02:05 ; elapsed = 00:00:43 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 3694 ; free virtual = 7419\n",
      "\n",
      "Phase 4 Rip-up And Reroute\n",
      "\n",
      "Phase 4.1 Global Iteration 0\n",
      " Number of Nodes with overlaps = 20273\n",
      " Number of Nodes with overlaps = 3400\n",
      " Number of Nodes with overlaps = 1110\n",
      " Number of Nodes with overlaps = 447\n",
      " Number of Nodes with overlaps = 227\n",
      " Number of Nodes with overlaps = 101\n",
      " Number of Nodes with overlaps = 33\n",
      " Number of Nodes with overlaps = 18\n",
      " Number of Nodes with overlaps = 10\n",
      " Number of Nodes with overlaps = 4\n",
      " Number of Nodes with overlaps = 3\n",
      " Number of Nodes with overlaps = 1\n",
      " Number of Nodes with overlaps = 0\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.151  | TNS=0.000  | WHS=N/A    | THS=N/A    |\n",
      "\n",
      "Phase 4.1 Global Iteration 0 | Checksum: e43f0738\n",
      "\n",
      "Time (s): cpu = 00:06:03 ; elapsed = 00:02:14 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 3590 ; free virtual = 7347\n",
      "\n",
      "Phase 4.2 Global Iteration 1\n",
      " Number of Nodes with overlaps = 81\n",
      " Number of Nodes with overlaps = 88\n",
      " Number of Nodes with overlaps = 43\n",
      " Number of Nodes with overlaps = 50\n",
      " Number of Nodes with overlaps = 16\n",
      " Number of Nodes with overlaps = 17\n",
      " Number of Nodes with overlaps = 3\n",
      " Number of Nodes with overlaps = 12\n",
      " Number of Nodes with overlaps = 11\n",
      " Number of Nodes with overlaps = 3\n",
      " Number of Nodes with overlaps = 7\n",
      " Number of Nodes with overlaps = 2\n",
      " Number of Nodes with overlaps = 2\n",
      " Number of Nodes with overlaps = 1\n",
      " Number of Nodes with overlaps = 1\n",
      " Number of Nodes with overlaps = 0\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.151  | TNS=0.000  | WHS=N/A    | THS=N/A    |\n",
      "\n",
      "Phase 4.2 Global Iteration 1 | Checksum: 1bfb807c4\n",
      "\n",
      "Time (s): cpu = 00:06:42 ; elapsed = 00:02:47 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 3649 ; free virtual = 7397\n",
      "Phase 4 Rip-up And Reroute | Checksum: 1bfb807c4\n",
      "\n",
      "Time (s): cpu = 00:06:42 ; elapsed = 00:02:47 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 3649 ; free virtual = 7398\n",
      "\n",
      "Phase 5 Delay and Skew Optimization\n",
      "\n",
      "Phase 5.1 Delay CleanUp\n",
      "\n",
      "Phase 5.1.1 Update Timing\n",
      "Phase 5.1.1 Update Timing | Checksum: 1670affc8\n",
      "\n",
      "Time (s): cpu = 00:06:47 ; elapsed = 00:02:48 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 3652 ; free virtual = 7400\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.151  | TNS=0.000  | WHS=N/A    | THS=N/A    |\n",
      "\n",
      "Phase 5.1 Delay CleanUp | Checksum: 1670affc8\n",
      "\n",
      "Time (s): cpu = 00:06:47 ; elapsed = 00:02:48 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 3651 ; free virtual = 7400\n",
      "\n",
      "Phase 5.2 Clock Skew Optimization\n",
      "Phase 5.2 Clock Skew Optimization | Checksum: 1670affc8\n",
      "\n",
      "Time (s): cpu = 00:06:47 ; elapsed = 00:02:49 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 3651 ; free virtual = 7400\n",
      "Phase 5 Delay and Skew Optimization | Checksum: 1670affc8\n",
      "\n",
      "Time (s): cpu = 00:06:48 ; elapsed = 00:02:49 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 3651 ; free virtual = 7400\n",
      "\n",
      "Phase 6 Post Hold Fix\n",
      "\n",
      "Phase 6.1 Hold Fix Iter\n",
      "\n",
      "Phase 6.1.1 Update Timing\n",
      "Phase 6.1.1 Update Timing | Checksum: 2197c42df\n",
      "\n",
      "Time (s): cpu = 00:06:55 ; elapsed = 00:02:51 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 3652 ; free virtual = 7400\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.151  | TNS=0.000  | WHS=0.006  | THS=0.000  |\n",
      "\n",
      "Phase 6.1 Hold Fix Iter | Checksum: 15258a242\n",
      "\n",
      "Time (s): cpu = 00:06:55 ; elapsed = 00:02:51 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 3651 ; free virtual = 7399\n",
      "Phase 6 Post Hold Fix | Checksum: 15258a242\n",
      "\n",
      "Time (s): cpu = 00:06:55 ; elapsed = 00:02:52 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 3651 ; free virtual = 7400\n",
      "\n",
      "Phase 7 Route finalize\n",
      "\n",
      "Router Utilization Summary\n",
      "  Global Vertical Routing Utilization    = 47.7246 %\n",
      "  Global Horizontal Routing Utilization  = 55.9835 %\n",
      "  Routable Net Status*\n",
      "  *Does not include unroutable nets such as driverless and loadless.\n",
      "  Run report_route_status for detailed report.\n",
      "  Number of Failed Nets               = 0\n",
      "    (Failed Nets is the sum of unrouted and partially routed nets)\n",
      "  Number of Unrouted Nets             = 0\n",
      "  Number of Partially Routed Nets     = 0\n",
      "  Number of Node Overlaps             = 0\n",
      "\n",
      "Phase 7 Route finalize | Checksum: 13d6d3f2f\n",
      "\n",
      "Time (s): cpu = 00:06:56 ; elapsed = 00:02:52 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 3650 ; free virtual = 7399\n",
      "\n",
      "Phase 8 Verifying routed nets\n",
      "\n",
      " Verification completed successfully\n",
      "Phase 8 Verifying routed nets | Checksum: 13d6d3f2f\n",
      "\n",
      "Time (s): cpu = 00:06:56 ; elapsed = 00:02:52 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 3649 ; free virtual = 7398\n",
      "\n",
      "Phase 9 Depositing Routes\n",
      "Phase 9 Depositing Routes | Checksum: b2e67a02\n",
      "\n",
      "Time (s): cpu = 00:07:01 ; elapsed = 00:02:57 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 3643 ; free virtual = 7391\n",
      "\n",
      "Phase 10 Post Router Timing\n",
      "INFO: [Route 35-57] Estimated Timing Summary | WNS=0.151  | TNS=0.000  | WHS=0.006  | THS=0.000  |\n",
      "\n",
      "INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.\n",
      "Phase 10 Post Router Timing | Checksum: b2e67a02\n",
      "\n",
      "Time (s): cpu = 00:07:02 ; elapsed = 00:02:58 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 3652 ; free virtual = 7400\n",
      "INFO: [Route 35-16] Router Completed Successfully\n",
      "\n",
      "Time (s): cpu = 00:07:02 ; elapsed = 00:02:58 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 3730 ; free virtual = 7478\n",
      "\n",
      "Routing Is Done.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "103 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "route_design completed successfully\n",
      "route_design: Time (s): cpu = 00:07:08 ; elapsed = 00:03:02 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 3730 ; free virtual = 7478\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 3730 ; free virtual = 7478\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing placer database...\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 3488 ; free virtual = 7416\n",
      "INFO: [Common 17-1381] The checkpoint '/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.\n",
      "write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3629.531 ; gain = 0.000 ; free physical = 3627 ; free virtual = 7431\n",
      "INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx\n",
      "Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx\n",
      "INFO: [IP_Flow 19-1839] IP Catalog is up to date.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.\n",
      "report_drc completed successfully\n",
      "report_drc: Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 3629.535 ; gain = 0.004 ; free physical = 3483 ; free virtual = 7325\n",
      "INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx\n",
      "Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [DRC 23-133] Running Methodology with 8 threads\n",
      "INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.\n",
      "report_methodology completed successfully\n",
      "report_methodology: Time (s): cpu = 00:00:51 ; elapsed = 00:00:13 . Memory (MB): peak = 3732.598 ; gain = 103.062 ; free physical = 3421 ; free virtual = 7292\n",
      "INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx\n",
      "Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Running Vector-less Activity Propagation...\n",
      "\n",
      "Finished Running Vector-less Activity Propagation\n",
      "WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.\n",
      "Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.\n",
      "115 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "report_power completed successfully\n",
      "report_power: Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 3732.598 ; gain = 0.000 ; free physical = 3340 ; free virtual = 7234\n",
      "INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb\n",
      "INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation \n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt\n",
      "INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.\n",
      "INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt\n",
      "INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx\n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-208] The XPM instance: <design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/hier_0/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.\n",
      "INFO: [Memdata 28-208] The XPM instance: <design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/hier_0/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.\n",
      "Command: write_bitstream -force design_1_wrapper.bit\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "Running DRC as a precondition to command write_bitstream\n",
      "INFO: [IP_Flow 19-1839] IP Catalog is up to date.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "WARNING: [DRC RTSTAT-10] No routable loads: 15 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, and design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid.\n",
      "INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings\n",
      "INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.\n",
      "Loading data files...\n",
      "Loading site data...\n",
      "Loading route data...\n",
      "Processing options...\n",
      "Creating bitmap...\n",
      "Creating bitstream...\n",
      "Writing bitstream ./design_1_wrapper.bit...\n",
      "INFO: [Vivado 12-1842] Bitgen Completed Successfully.\n",
      "INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.\n",
      "INFO: [Common 17-186] '/home/nexuscore/EGYETEM/DIPLOMAMUNKA/DATA_ACQUISITION/TUDATALLAPOT_QUANTIZED_VER0_312_FULL/myproject_vivado_accelerator/project_1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Nov 14 10:42:48 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "138 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "write_bitstream completed successfully\n",
      "write_bitstream: Time (s): cpu = 00:00:49 ; elapsed = 00:00:25 . Memory (MB): peak = 3873.246 ; gain = 140.648 ; free physical = 3220 ; free virtual = 7156\n",
      "INFO: [Common 17-206] Exiting Vivado at Sun Nov 14 10:42:48 2021...\n",
      "[Sun Nov 14 10:42:53 2021] impl_1 finished\n",
      "wait_on_run: Time (s): cpu = 00:14:50 ; elapsed = 00:16:33 . Memory (MB): peak = 1898.535 ; gain = 0.000 ; free physical = 5277 ; free virtual = 9210\n",
      "# open_run impl_1\n",
      "INFO: [Device 21-403] Loading part xc7z020clg400-1\n",
      "INFO: [Netlist 29-17] Analyzing 5804 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2019.1\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Timing 38-478] Restoring timing data from binary archive.\n",
      "INFO: [Timing 38-479] Binary timing data restore complete.\n",
      "INFO: [Project 1-856] Restoring constraints from binary archive.\n",
      "INFO: [Project 1-853] Binary constraint restore complete.\n",
      "Reading XDEF placement.\n",
      "Reading placer database...\n",
      "Reading XDEF routing.\n",
      "Read XDEF File: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2918.730 ; gain = 120.629 ; free physical = 3553 ; free virtual = 7661\n",
      "Restored from archive | CPU: 4.880000 secs | Memory: 104.089348 MB |\n",
      "Finished XDEF File Restore: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2918.730 ; gain = 120.629 ; free physical = 3553 ; free virtual = 7661\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2918.734 ; gain = 0.000 ; free physical = 3589 ; free virtual = 7692\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "  A total of 9 instances were transformed.\n",
      "  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 5 instances\n",
      "  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances\n",
      "  SRLC32E => SRL16E: 3 instances\n",
      "\n",
      "open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 2918.734 ; gain = 1020.199 ; free physical = 3589 ; free virtual = 7692\n",
      "# report_utilization -file util.rpt -hierarchical -hierarchical_percentages\n",
      "report_utilization: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3056.434 ; gain = 137.699 ; free physical = 3262 ; free virtual = 7478\n",
      "INFO: [Common 17-206] Exiting Vivado at Sun Nov 14 10:43:42 2021...\n"
     ]
    }
   ],
   "source": [
    "hls4ml.model.optimizer.OutputRoundingSaturationMode.layers = ['Activation']\n",
    "hls4ml.model.optimizer.OutputRoundingSaturationMode.rounding_mode = 'AP_RND'\n",
    "hls4ml.model.optimizer.OutputRoundingSaturationMode.saturation_mode = 'AP_SAT'\n",
    "hls_config = hls4ml.utils.config_from_keras_model(model, granularity='name')\n",
    "\n",
    "hls_config['Model'] = {}\n",
    "hls_config['Model']['ReuseFactor'] = 2\n",
    "hls_config['Model']['Strategy'] = 'Resource'\n",
    "hls_config['Model']['Precision'] = 'ap_fixed<14,6>'\n",
    "hls_config['LayerName']['q_conv2d_batchnorm']['ReuseFactor'] = 16\n",
    "hls_config['LayerName']['q_conv2d_batchnorm_1']['ReuseFactor'] = 16\n",
    "hls_config['LayerName']['q_conv2d_batchnorm_2']['ReuseFactor'] = 16\n",
    "hls_config['LayerName']['q_conv2d_batchnorm_3']['ReuseFactor'] = 16\n",
    "hls_config['LayerName']['q_dense']['ReuseFactor'] = 16\n",
    "hls_config['LayerName']['q_dense_1']['ReuseFactor'] = 16\n",
    "hls_config['LayerName']['dense']['ReuseFactor'] = 16\n",
    "\n",
    "hls_model = hls4ml.converters.convert_from_keras_model(model=model,\n",
    "                                                       output_dir=\"TUDATALLAPOT_QUANTIZED_VER0_312_FULL_V2\",\n",
    "                                                       part='xc7z020clg400-1',\n",
    "                                                       backend='VivadoAccelerator',\n",
    "                                                       io_type='io_stream', \n",
    "                                                       hls_config=hls_config, \n",
    "                                                       )\n",
    "\n",
    "hls_model.build(csim=False, synth=True, export=True)\n",
    "hls4ml.report.read_vivado_report('TUDATALLAPOT_QUANTIZED_VER0_312_FULL_V2/')\n",
    "\n",
    "hls4ml.templates.VivadoAcceleratorBackend.make_bitfile(hls_model)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "1aa27385",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "a5c9165a",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "db088126",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "d46eec95",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "2c37e364",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "71f7b949",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.10"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
