
*** Running vivado
    with args -log basic_cycle.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source basic_cycle.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source basic_cycle.tcl -notrace
Command: synth_design -top basic_cycle -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5088 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 284.391 ; gain = 74.621
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'basic_cycle' [C:/Users/solomspd.AUC/project_1/project_1.srcs/sources_1/new/basic_cycle.v:75]
	Parameter nan bound to: 4'b0000 
	Parameter green bound to: 4'b0001 
	Parameter yel bound to: 4'b0010 
	Parameter red bound to: 4'b0011 
	Parameter G_r bound to: 4'b0000 
	Parameter Y_r bound to: 4'b0001 
	Parameter R_g bound to: 4'b0010 
	Parameter R_y bound to: 4'b0011 
	Parameter R_r bound to: 4'b0100 
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/solomspd.AUC/project_1/project_1.srcs/sources_1/new/debouncer.v:24]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (1#1) [C:/Users/solomspd.AUC/project_1/project_1.srcs/sources_1/new/debouncer.v:24]
INFO: [Synth 8-638] synthesizing module 'sync' [C:/Users/solomspd.AUC/project_1/project_1.srcs/sources_1/new/sync.v:23]
	Parameter zero bound to: 2'b00 
	Parameter edg bound to: 2'b01 
	Parameter one bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/solomspd.AUC/project_1/project_1.srcs/sources_1/new/sync.v:29]
INFO: [Synth 8-256] done synthesizing module 'sync' (2#1) [C:/Users/solomspd.AUC/project_1/project_1.srcs/sources_1/new/sync.v:23]
INFO: [Synth 8-638] synthesizing module 'clockDivider' [C:/Users/solomspd.AUC/project_1/project_1.srcs/sources_1/new/clock_divider.v:23]
	Parameter n bound to: 50000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clockDivider' (3#1) [C:/Users/solomspd.AUC/project_1/project_1.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-638] synthesizing module 'clockDivider__parameterized0' [C:/Users/solomspd.AUC/project_1/project_1.srcs/sources_1/new/clock_divider.v:23]
	Parameter n bound to: 1000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clockDivider__parameterized0' (3#1) [C:/Users/solomspd.AUC/project_1/project_1.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/solomspd.AUC/project_1/project_1.srcs/sources_1/new/basic_cycle.v:199]
WARNING: [Synth 8-3848] Net rst in module/entity basic_cycle does not have driver. [C:/Users/solomspd.AUC/project_1/project_1.srcs/sources_1/new/basic_cycle.v:114]
INFO: [Synth 8-256] done synthesizing module 'basic_cycle' (4#1) [C:/Users/solomspd.AUC/project_1/project_1.srcs/sources_1/new/basic_cycle.v:75]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 320.824 ; gain = 111.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ones:rst to constant 0 [C:/Users/solomspd.AUC/project_1/project_1.srcs/sources_1/new/basic_cycle.v:114]
WARNING: [Synth 8-3295] tying undriven pin twos:rst to constant 0 [C:/Users/solomspd.AUC/project_1/project_1.srcs/sources_1/new/basic_cycle.v:117]
WARNING: [Synth 8-3295] tying undriven pin threes:rst to constant 0 [C:/Users/solomspd.AUC/project_1/project_1.srcs/sources_1/new/basic_cycle.v:120]
WARNING: [Synth 8-3295] tying undriven pin fours:rst to constant 0 [C:/Users/solomspd.AUC/project_1/project_1.srcs/sources_1/new/basic_cycle.v:123]
WARNING: [Synth 8-3295] tying undriven pin pp:rst to constant 0 [C:/Users/solomspd.AUC/project_1/project_1.srcs/sources_1/new/basic_cycle.v:126]
WARNING: [Synth 8-3295] tying undriven pin qq:rst to constant 0 [C:/Users/solomspd.AUC/project_1/project_1.srcs/sources_1/new/basic_cycle.v:127]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 320.824 ; gain = 111.055
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/solomspd.AUC/project_1/project_1.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [C:/Users/solomspd.AUC/project_1/project_1.srcs/constrs_1/new/const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/solomspd.AUC/project_1/project_1.srcs/constrs_1/new/const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/basic_cycle_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/basic_cycle_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 615.211 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 615.211 ; gain = 405.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 615.211 ; gain = 405.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 615.211 ; gain = 405.441
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/solomspd.AUC/project_1/project_1.srcs/sources_1/new/sync.v:30]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 615.211 ; gain = 405.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 10    
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 25    
	   4 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module basic_cycle 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 10    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 19    
	   6 Input      1 Bit        Muxes := 6     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module sync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module clockDivider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clockDivider__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "pp/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pp/clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "qq/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "qq/clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pp/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pp/clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "qq/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "qq/clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'tbase_reg[3]' (FDRE) to 'tbase_reg[0]'
INFO: [Synth 8-3886] merging instance 'tbase_reg[0]' (FDRE) to 'tyel_reg[3]'
INFO: [Synth 8-3886] merging instance 'tbase_reg[1]' (FDSE) to 'tbase_reg[2]'
INFO: [Synth 8-3886] merging instance 'tbase_reg[2]' (FDSE) to 'tyel_reg[1]'
INFO: [Synth 8-3886] merging instance 'main_to_seg_reg[1]' (FD) to 'main_to_seg_reg[2]'
INFO: [Synth 8-3886] merging instance 'side_to_seg_reg[1]' (FD) to 'main_to_seg_reg[2]'
INFO: [Synth 8-3886] merging instance 'main_to_seg_reg[2]' (FD) to 'side_to_seg_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\side_to_seg_reg[2] )
INFO: [Synth 8-3886] merging instance 'tyel_reg[3]' (FDRE) to 'tyel_reg[2]'
INFO: [Synth 8-3886] merging instance 'tyel_reg[0]' (FDRE) to 'tyel_reg[2]'
INFO: [Synth 8-3886] merging instance 'tyel_reg[1]' (FDSE) to 'text_reg[1]'
INFO: [Synth 8-3886] merging instance 'tyel_reg[2]' (FDRE) to 'text_reg[3]'
INFO: [Synth 8-3886] merging instance 'text_reg[3]' (FDRE) to 'text_reg[2]'
INFO: [Synth 8-3886] merging instance 'text_reg[0]' (FDSE) to 'text_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\text_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\text_reg[2] )
INFO: [Synth 8-3886] merging instance 'lights_on_reg[1]' (FDS) to 'lights_on_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\lights_on_reg[2] )
INFO: [Synth 8-3886] merging instance 'side_wait_reg[3]' (FDE) to 'side_wait_reg[0]'
INFO: [Synth 8-3886] merging instance 'side_wait_reg[1]' (FDE) to 'side_wait_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\main_wait_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_wait_reg[1] )
INFO: [Synth 8-3886] merging instance 'to_seg_reg[1]' (FD) to 'to_seg_reg[2]'
INFO: [Synth 8-3886] merging instance 'side_to_seg_reg[2]' (FD) to 'to_seg_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\to_seg_reg[2] )
WARNING: [Synth 8-3332] Sequential element (main_wait_reg[3]) is unused and will be removed from module basic_cycle.
WARNING: [Synth 8-3332] Sequential element (main_wait_reg[1]) is unused and will be removed from module basic_cycle.
WARNING: [Synth 8-3332] Sequential element (lights_on_reg[2]) is unused and will be removed from module basic_cycle.
WARNING: [Synth 8-3332] Sequential element (text_reg[1]) is unused and will be removed from module basic_cycle.
WARNING: [Synth 8-3332] Sequential element (text_reg[2]) is unused and will be removed from module basic_cycle.
WARNING: [Synth 8-3332] Sequential element (to_seg_reg[2]) is unused and will be removed from module basic_cycle.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 615.211 ; gain = 405.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 615.211 ; gain = 405.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 615.211 ; gain = 405.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 615.211 ; gain = 405.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 615.211 ; gain = 405.441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 615.211 ; gain = 405.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 615.211 ; gain = 405.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 615.211 ; gain = 405.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 615.211 ; gain = 405.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 615.211 ; gain = 405.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    17|
|3     |LUT1   |    66|
|4     |LUT2   |    15|
|5     |LUT3   |    25|
|6     |LUT4   |    12|
|7     |LUT5   |    79|
|8     |LUT6   |    15|
|9     |FDRE   |   125|
|10    |LD     |     8|
|11    |IBUF   |     7|
|12    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------------------------+------+
|      |Instance |Module                       |Cells |
+------+---------+-----------------------------+------+
|1     |top      |                             |   382|
|2     |  fourd  |debouncer                    |     5|
|3     |  fours  |sync                         |     7|
|4     |  oned   |debouncer_0                  |     5|
|5     |  ones   |sync_1                       |     7|
|6     |  pp     |clockDivider                 |   113|
|7     |  qq     |clockDivider__parameterized0 |   113|
|8     |  threed |debouncer_2                  |     5|
|9     |  threes |sync_3                       |     8|
|10    |  twod   |debouncer_4                  |     5|
|11    |  twos   |sync_5                       |     9|
+------+---------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 615.211 ; gain = 405.441
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 615.211 ; gain = 111.020
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 615.211 ; gain = 405.441
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 615.211 ; gain = 405.441
INFO: [Common 17-1381] The checkpoint 'C:/Users/solomspd.AUC/project_1/project_1.runs/synth_1/basic_cycle.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 615.211 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May 17 15:50:59 2019...
