Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Tue Nov 19 02:04:38 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt pong_impl_1.twr pong_impl_1.udb -gui

-----------------------------------------
Design:          main
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock vga_driver/vga_clock/lscc_pll_inst/clk
        2.2  Clock vga_driver/pll_clock
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]
            4.1.2  Setup Path Details For Constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]
            4.2.2  Hold Path Details For Constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]
create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "vga_driver/vga_clock/lscc_pll_inst/clk"
=======================
create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]

Single Clock Domain
-----------------------------------------------------------------------------------------------------------
Clock vga_driver/vga_clock/lscc_pll_inst/clk|                    |       Period       |     Frequency      
-----------------------------------------------------------------------------------------------------------
 From vga_driver/vga_clock/lscc_pll_inst/clk|             Target |          83.333 ns |         12.000 MHz 
                                            | Actual (all paths) |          20.830 ns |         48.008 MHz 
-----------------------------------------------------------------------------------------------------------

Clock Domain Crossing
----------------------------------------------------------------------------------------------------------
Clock vga_driver/vga_clock/lscc_pll_inst/clk|   Worst Time Between Edges   |           Comment            
----------------------------------------------------------------------------------------------------------
 From vga_driver/pll_clock                  |                         ---- |                      No path 
----------------------------------------------------------------------------------------------------------

2.2 Clock "vga_driver/pll_clock"
=======================
create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
       Clock vga_driver/pll_clock       |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vga_driver/pll_clock              |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          25.891 ns |         38.623 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
       Clock vga_driver/pll_clock       |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vga_driver/vga_clock/lscc_pll_inst/clk                                                              
                                        |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 9.8154%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {vga_driver/vga_cloc                                                                                                    
k/lscc_pll_inst/clk} -period 83.3333333                                                                                                    
333333 [get_nets clk]                   |   83.333 ns |   69.016 ns |    4   |   20.830 ns |  48.008 MHz |       23       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {vga_drive                                                                                                    
r/pll_clock} -source [get_pins {vga_dri                                                                                                    
ver/vga_clock/lscc_pll_inst/u_PLL_B/REF                                                                                                    
ERENCECLK}] -multiply_by 67 -divide_by                                                                                                     
32 [get_pins {vga_driver/vga_clock/lscc                                                                                                    
_pll_inst/u_PLL_B/OUTGLOBAL }]          |   39.800 ns |   13.909 ns |   17   |   25.891 ns |  38.623 MHz |       28       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_driver/vga_vsync/D                   |   13.910 ns 
vga_driver/v_count__i6/D                 |   15.062 ns 
vga_driver/v_count__i8/D                 |   15.181 ns 
vga_driver/v_count__i9/D                 |   15.446 ns 
vga_driver/v_count__i7/D                 |   15.446 ns 
vga_driver/v_count__i0/D                 |   15.658 ns 
vga_driver/v_count__i3/D                 |   15.658 ns 
vga_driver/v_count__i2/D                 |   15.724 ns 
vga_driver/v_count__i5/D                 |   15.777 ns 
vga_driver/v_count__i4/D                 |   16.042 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {vga_driver/vga_cloc                                                                                                    
k/lscc_pll_inst/clk} -period 83.3333333                                                                                                    
333333 [get_nets clk]                   |    0.000 ns |    3.112 ns |    2   |        ---- |        ---- |       23       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {vga_drive                                                                                                    
r/pll_clock} -source [get_pins {vga_dri                                                                                                    
ver/vga_clock/lscc_pll_inst/u_PLL_B/REF                                                                                                    
ERENCECLK}] -multiply_by 67 -divide_by                                                                                                     
32 [get_pins {vga_driver/vga_clock/lscc                                                                                                    
_pll_inst/u_PLL_B/OUTGLOBAL }]          |    0.000 ns |    3.112 ns |    2   |        ---- |        ---- |       28       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_driver/vga_hsync/D                   |    3.112 ns 
tick_c/D                                 |    3.112 ns 
vga_driver/h_count_384__i1/D             |    3.417 ns 
vga_driver/h_count_384__i2/D             |    3.417 ns 
vga_driver/h_count_384__i3/D             |    3.417 ns 
vga_driver/h_count_384__i4/D             |    3.417 ns 
vga_driver/h_count_384__i5/D             |    3.417 ns 
vga_driver/h_count_384__i6/D             |    3.417 ns 
vga_driver/h_count_384__i7/D             |    3.417 ns 
vga_driver/h_count_384__i8/D             |    3.417 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 9 Start or End Points      |           Type           
-------------------------------------------------------------------
player_one_up                           |                     input
player_one_down                         |                     input
player_two_up                           |                     input
player_two_down                         |                     input
r                                       |                    output
g                                       |                    output
b                                       |                    output
hsync                                   |                    output
vsync                                   |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         9
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
pos_y_i5                                |                  No Clock
pos_y_i6                                |                  No Clock
timer_387__i1                           |                  No Clock
timer_387__i2                           |                  No Clock
timer_387__i0                           |                  No Clock
pos_y_i7                                |                  No Clock
pos_y_i8                                |                  No Clock
pos_y_i9                                |                  No Clock
pos_y_i1                                |                  No Clock
pos_y_i2                                |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       603
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]
----------------------------------------------------------------------
23 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 83.3333 ns
Period margin    : 62.5033 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_383__i5/Q
Path End         : {timer_clock_383__i9/SR   timer_clock_383__i10/SR}
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 4
Delay Ratio      : 80.1% (route), 19.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.016 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  88.313

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   5.510
+ Data Path Delay                                                          13.787
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             19.297

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_383__i5/CK   timer_clock_383__i6/CK}->timer_clock_383__i5/Q
                                          SLICE_R13C8D    CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[5]                                            NET DELAY        2.146         9.047  1       
i7678_4_lut/D->i7678_4_lut/Z              SLICE_R14C8A    A0_TO_F0_DELAY   0.450         9.497  1       
n9793                                                     NET DELAY        2.556        12.053  1       
i7684_4_lut/C->i7684_4_lut/Z              SLICE_R13C7A    A1_TO_F1_DELAY   0.450        12.503  1       
n9799                                                     NET DELAY        2.490        14.993  1       
i8526_4_lut/B->i8526_4_lut/Z              SLICE_R13C7B    B1_TO_F1_DELAY   0.450        15.443  9       
n2656                                                     NET DELAY        3.854        19.297  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_383__i5/Q
Path End         : {timer_clock_383__i11/SR   timer_clock_383__i12/SR}
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 4
Delay Ratio      : 80.1% (route), 19.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.016 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  88.313

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   5.510
+ Data Path Delay                                                          13.787
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             19.297

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_383__i5/CK   timer_clock_383__i6/CK}->timer_clock_383__i5/Q
                                          SLICE_R13C8D    CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[5]                                            NET DELAY        2.146         9.047  1       
i7678_4_lut/D->i7678_4_lut/Z              SLICE_R14C8A    A0_TO_F0_DELAY   0.450         9.497  1       
n9793                                                     NET DELAY        2.556        12.053  1       
i7684_4_lut/C->i7684_4_lut/Z              SLICE_R13C7A    A1_TO_F1_DELAY   0.450        12.503  1       
n9799                                                     NET DELAY        2.490        14.993  1       
i8526_4_lut/B->i8526_4_lut/Z              SLICE_R13C7B    B1_TO_F1_DELAY   0.450        15.443  9       
n2656                                                     NET DELAY        3.854        19.297  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_383__i5/Q
Path End         : timer_clock_383__i13/SR
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 4
Delay Ratio      : 80.1% (route), 19.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.016 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  88.313

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   5.510
+ Data Path Delay                                                          13.787
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             19.297

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_383__i5/CK   timer_clock_383__i6/CK}->timer_clock_383__i5/Q
                                          SLICE_R13C8D    CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[5]                                            NET DELAY        2.146         9.047  1       
i7678_4_lut/D->i7678_4_lut/Z              SLICE_R14C8A    A0_TO_F0_DELAY   0.450         9.497  1       
n9793                                                     NET DELAY        2.556        12.053  1       
i7684_4_lut/C->i7684_4_lut/Z              SLICE_R13C7A    A1_TO_F1_DELAY   0.450        12.503  1       
n9799                                                     NET DELAY        2.490        14.993  1       
i8526_4_lut/B->i8526_4_lut/Z              SLICE_R13C7B    B1_TO_F1_DELAY   0.450        15.443  9       
n2656                                                     NET DELAY        3.854        19.297  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_383__i5/Q
Path End         : timer_clock_383__i0/SR
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 4
Delay Ratio      : 80.1% (route), 19.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.016 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  88.313

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   5.510
+ Data Path Delay                                                          13.787
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             19.297

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_383__i5/CK   timer_clock_383__i6/CK}->timer_clock_383__i5/Q
                                          SLICE_R13C8D    CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[5]                                            NET DELAY        2.146         9.047  1       
i7678_4_lut/D->i7678_4_lut/Z              SLICE_R14C8A    A0_TO_F0_DELAY   0.450         9.497  1       
n9793                                                     NET DELAY        2.556        12.053  1       
i7684_4_lut/C->i7684_4_lut/Z              SLICE_R13C7A    A1_TO_F1_DELAY   0.450        12.503  1       
n9799                                                     NET DELAY        2.490        14.993  1       
i8526_4_lut/B->i8526_4_lut/Z              SLICE_R13C7B    B1_TO_F1_DELAY   0.450        15.443  9       
n2656                                                     NET DELAY        3.854        19.297  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_383__i5/Q
Path End         : {timer_clock_383__i1/SR   timer_clock_383__i2/SR}
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 4
Delay Ratio      : 80.1% (route), 19.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.016 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  88.313

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   5.510
+ Data Path Delay                                                          13.787
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             19.297

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_383__i5/CK   timer_clock_383__i6/CK}->timer_clock_383__i5/Q
                                          SLICE_R13C8D    CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[5]                                            NET DELAY        2.146         9.047  1       
i7678_4_lut/D->i7678_4_lut/Z              SLICE_R14C8A    A0_TO_F0_DELAY   0.450         9.497  1       
n9793                                                     NET DELAY        2.556        12.053  1       
i7684_4_lut/C->i7684_4_lut/Z              SLICE_R13C7A    A1_TO_F1_DELAY   0.450        12.503  1       
n9799                                                     NET DELAY        2.490        14.993  1       
i8526_4_lut/B->i8526_4_lut/Z              SLICE_R13C7B    B1_TO_F1_DELAY   0.450        15.443  9       
n2656                                                     NET DELAY        3.854        19.297  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_383__i5/Q
Path End         : {timer_clock_383__i3/SR   timer_clock_383__i4/SR}
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 4
Delay Ratio      : 80.1% (route), 19.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.016 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  88.313

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   5.510
+ Data Path Delay                                                          13.787
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             19.297

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_383__i5/CK   timer_clock_383__i6/CK}->timer_clock_383__i5/Q
                                          SLICE_R13C8D    CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[5]                                            NET DELAY        2.146         9.047  1       
i7678_4_lut/D->i7678_4_lut/Z              SLICE_R14C8A    A0_TO_F0_DELAY   0.450         9.497  1       
n9793                                                     NET DELAY        2.556        12.053  1       
i7684_4_lut/C->i7684_4_lut/Z              SLICE_R13C7A    A1_TO_F1_DELAY   0.450        12.503  1       
n9799                                                     NET DELAY        2.490        14.993  1       
i8526_4_lut/B->i8526_4_lut/Z              SLICE_R13C7B    B1_TO_F1_DELAY   0.450        15.443  9       
n2656                                                     NET DELAY        3.854        19.297  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_383__i5/Q
Path End         : {timer_clock_383__i5/SR   timer_clock_383__i6/SR}
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 4
Delay Ratio      : 80.1% (route), 19.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.016 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  88.313

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   5.510
+ Data Path Delay                                                          13.787
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             19.297

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_383__i5/CK   timer_clock_383__i6/CK}->timer_clock_383__i5/Q
                                          SLICE_R13C8D    CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[5]                                            NET DELAY        2.146         9.047  1       
i7678_4_lut/D->i7678_4_lut/Z              SLICE_R14C8A    A0_TO_F0_DELAY   0.450         9.497  1       
n9793                                                     NET DELAY        2.556        12.053  1       
i7684_4_lut/C->i7684_4_lut/Z              SLICE_R13C7A    A1_TO_F1_DELAY   0.450        12.503  1       
n9799                                                     NET DELAY        2.490        14.993  1       
i8526_4_lut/B->i8526_4_lut/Z              SLICE_R13C7B    B1_TO_F1_DELAY   0.450        15.443  9       
n2656                                                     NET DELAY        3.854        19.297  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_383__i5/Q
Path End         : {timer_clock_383__i7/SR   timer_clock_383__i8/SR}
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 4
Delay Ratio      : 80.1% (route), 19.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.016 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  88.313

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   5.510
+ Data Path Delay                                                          13.787
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             19.297

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_383__i5/CK   timer_clock_383__i6/CK}->timer_clock_383__i5/Q
                                          SLICE_R13C8D    CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[5]                                            NET DELAY        2.146         9.047  1       
i7678_4_lut/D->i7678_4_lut/Z              SLICE_R14C8A    A0_TO_F0_DELAY   0.450         9.497  1       
n9793                                                     NET DELAY        2.556        12.053  1       
i7684_4_lut/C->i7684_4_lut/Z              SLICE_R13C7A    A1_TO_F1_DELAY   0.450        12.503  1       
n9799                                                     NET DELAY        2.490        14.993  1       
i8526_4_lut/B->i8526_4_lut/Z              SLICE_R13C7B    B1_TO_F1_DELAY   0.450        15.443  9       
n2656                                                     NET DELAY        3.854        19.297  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_383__i5/Q
Path End         : tick_c/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 5
Delay Ratio      : 76.9% (route), 23.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.201 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
- Setup Time                                                                      0.199
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  88.644

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   5.510
+ Data Path Delay                                                          13.933
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             19.443

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_383__i5/CK   timer_clock_383__i6/CK}->timer_clock_383__i5/Q
                                          SLICE_R13C8D    CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[5]                                            NET DELAY        2.146         9.047  1       
i7678_4_lut/D->i7678_4_lut/Z              SLICE_R14C8A    A0_TO_F0_DELAY   0.450         9.497  1       
n9793                                                     NET DELAY        2.556        12.053  1       
i7684_4_lut/C->i7684_4_lut/Z              SLICE_R13C7A    A1_TO_F1_DELAY   0.450        12.503  1       
n9799                                                     NET DELAY        2.490        14.993  1       
i8526_4_lut/B->i8526_4_lut/Z              SLICE_R13C7B    B1_TO_F1_DELAY   0.450        15.443  9       
n2656                                                     NET DELAY        3.523        18.966  1       
i1_2_lut/B->i1_2_lut/Z                    SLICE_R13C2D    B0_TO_F0_DELAY   0.477        19.443  1       
n2404                                                     NET DELAY        0.000        19.443  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_383__i0/Q
Path End         : timer_clock_383__i13/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 15
Delay Ratio      : 36.9% (route), 63.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 74.342 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
- Setup Time                                                                      0.199
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  88.644

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   5.510
+ Data Path Delay                                                           8.792
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             14.302

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_383__i0/CK->timer_clock_383__i0/Q
                                          SLICE_R13C8A    CLK_TO_Q1_DELAY      1.391         6.901  2       
timer_clock[0]                                            NET DELAY            2.026         8.927  1       
timer_clock_383_add_4_1/C1->timer_clock_383_add_4_1/CO1
                                          SLICE_R13C8A    C1_TO_COUT1_DELAY    0.344         9.271  2       
n6889                                                     NET DELAY            0.000         9.271  1       
timer_clock_383_add_4_3/CI0->timer_clock_383_add_4_3/CO0
                                          SLICE_R13C8B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
n12156                                                    NET DELAY            0.000         9.549  1       
timer_clock_383_add_4_3/CI1->timer_clock_383_add_4_3/CO1
                                          SLICE_R13C8B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
n6891                                                     NET DELAY            0.000         9.827  1       
timer_clock_383_add_4_5/CI0->timer_clock_383_add_4_5/CO0
                                          SLICE_R13C8C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
n12159                                                    NET DELAY            0.000        10.105  1       
timer_clock_383_add_4_5/CI1->timer_clock_383_add_4_5/CO1
                                          SLICE_R13C8C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
n6893                                                     NET DELAY            0.000        10.383  1       
timer_clock_383_add_4_7/CI0->timer_clock_383_add_4_7/CO0
                                          SLICE_R13C8D    CIN0_TO_COUT0_DELAY  0.278        10.661  2       
n12162                                                    NET DELAY            0.000        10.661  1       
timer_clock_383_add_4_7/CI1->timer_clock_383_add_4_7/CO1
                                          SLICE_R13C8D    CIN1_TO_COUT1_DELAY  0.278        10.939  2       
n6895                                                     NET DELAY            0.556        11.495  1       
timer_clock_383_add_4_9/CI0->timer_clock_383_add_4_9/CO0
                                          SLICE_R13C9A    CIN0_TO_COUT0_DELAY  0.278        11.773  2       
n12165                                                    NET DELAY            0.000        11.773  1       
timer_clock_383_add_4_9/CI1->timer_clock_383_add_4_9/CO1
                                          SLICE_R13C9A    CIN1_TO_COUT1_DELAY  0.278        12.051  2       
n6897                                                     NET DELAY            0.000        12.051  1       
timer_clock_383_add_4_11/CI0->timer_clock_383_add_4_11/CO0
                                          SLICE_R13C9B    CIN0_TO_COUT0_DELAY  0.278        12.329  2       
n12168                                                    NET DELAY            0.000        12.329  1       
timer_clock_383_add_4_11/CI1->timer_clock_383_add_4_11/CO1
                                          SLICE_R13C9B    CIN1_TO_COUT1_DELAY  0.278        12.607  2       
n6899                                                     NET DELAY            0.000        12.607  1       
timer_clock_383_add_4_13/CI0->timer_clock_383_add_4_13/CO0
                                          SLICE_R13C9C    CIN0_TO_COUT0_DELAY  0.278        12.885  2       
n12171                                                    NET DELAY            0.000        12.885  1       
timer_clock_383_add_4_13/CI1->timer_clock_383_add_4_13/CO1
                                          SLICE_R13C9C    CIN1_TO_COUT1_DELAY  0.278        13.163  2       
n6901                                                     NET DELAY            0.662        13.825  1       
timer_clock_383_add_4_15/D0->timer_clock_383_add_4_15/S0
                                          SLICE_R13C9D    D0_TO_F0_DELAY       0.477        14.302  1       
n62_2                                                     NET DELAY            0.000        14.302  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.2  Setup path details for constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
28 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_384__i7/Q
Path End         : vga_driver/vga_vsync/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 17
Delay Ratio      : 72.1% (route), 27.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 13.909 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 10.627
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.228

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                10.627
+ Data Path Delay                                        25.692
------------------------------------------------------   ------
End-of-path arrival time( ns )                           36.319

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  13      
vga_driver/pll_clock                                         NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_384__i7/CK   vga_driver/h_count_384__i8/CK}->vga_driver/h_count_384__i7/Q
                                          SLICE_R23C11A   CLK_TO_Q0_DELAY      1.391        12.018  6       
vga_driver/h_count[7]_2                                   NET DELAY            2.742        14.760  1       
vga_driver/i2_2_lut_3_lut/C->vga_driver/i2_2_lut_3_lut/Z
                                          SLICE_R22C10D   A0_TO_F0_DELAY       0.450        15.210  1       
vga_driver/n2466                                          NET DELAY            2.556        17.766  1       
vga_driver/i8543_4_lut/B->vga_driver/i8543_4_lut/Z
                                          SLICE_R22C10B   A0_TO_F0_DELAY       0.450        18.216  2       
vga_driver/vga_hsync_N_166                                NET DELAY            3.033        21.249  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R22C8A    C1_TO_COUT1_DELAY    0.344        21.593  2       
vga_driver/n7052                                          NET DELAY            0.000        21.593  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R22C8B    CIN0_TO_COUT0_DELAY  0.278        21.871  2       
vga_driver/n12207                                         NET DELAY            0.000        21.871  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R22C8B    CIN1_TO_COUT1_DELAY  0.278        22.149  2       
vga_driver/n7054                                          NET DELAY            0.000        22.149  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R22C8C    CIN0_TO_COUT0_DELAY  0.278        22.427  2       
vga_driver/n12210                                         NET DELAY            0.000        22.427  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R22C8C    CIN1_TO_COUT1_DELAY  0.278        22.705  2       
vga_driver/n7056                                          NET DELAY            0.000        22.705  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R22C8D    CIN0_TO_COUT0_DELAY  0.278        22.983  2       
vga_driver/n12213                                         NET DELAY            0.000        22.983  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R22C8D    CIN1_TO_COUT1_DELAY  0.278        23.261  2       
vga_driver/n7058                                          NET DELAY            0.556        23.817  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          SLICE_R22C9A    CIN0_TO_COUT0_DELAY  0.278        24.095  2       
vga_driver/n12216                                         NET DELAY            0.000        24.095  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          SLICE_R22C9A    CIN1_TO_COUT1_DELAY  0.278        24.373  2       
vga_driver/n7060                                          NET DELAY            0.662        25.035  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          SLICE_R22C9B    D0_TO_F0_DELAY       0.450        25.485  3       
vga_vsync_N_182[9]                                        NET DELAY            3.152        28.637  1       
vga_driver/i23_4_lut/B->vga_driver/i23_4_lut/Z
                                          SLICE_R22C7A    A0_TO_F0_DELAY       0.477        29.114  1       
vga_driver/n12_adj_936                                    NET DELAY            0.305        29.419  1       
vga_driver/i5_4_lut/A->vga_driver/i5_4_lut/Z
                                          SLICE_R22C7A    C1_TO_F1_DELAY       0.450        29.869  1       
vga_driver/n12                                            NET DELAY            2.490        32.359  1       
vga_driver/i6_4_lut_adj_307/B->vga_driver/i6_4_lut_adj_307/Z
                                          SLICE_R22C7B    B1_TO_F1_DELAY       0.450        32.809  1       
n8225                                                     NET DELAY            3.033        35.842  1       
i1474_4_lut/D->i1474_4_lut/Z              SLICE_R21C7A    C1_TO_F1_DELAY       0.477        36.319  1       
n2730                                                     NET DELAY            0.000        36.319  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  13      
vga_driver/pll_clock                                         NET DELAY      5.510        10.627  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_384__i7/Q
Path End         : vga_driver/v_count__i6/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 75.0% (route), 25.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 15.061 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 10.627
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.228

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                10.627
+ Data Path Delay                                        24.540
------------------------------------------------------   ------
End-of-path arrival time( ns )                           35.167

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  13      
vga_driver/pll_clock                                         NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_384__i7/CK   vga_driver/h_count_384__i8/CK}->vga_driver/h_count_384__i7/Q
                                          SLICE_R23C11A   CLK_TO_Q0_DELAY      1.391        12.018  6       
vga_driver/h_count[7]_2                                   NET DELAY            2.742        14.760  1       
vga_driver/i2_2_lut_3_lut/C->vga_driver/i2_2_lut_3_lut/Z
                                          SLICE_R22C10D   A0_TO_F0_DELAY       0.450        15.210  1       
vga_driver/n2466                                          NET DELAY            2.556        17.766  1       
vga_driver/i8543_4_lut/B->vga_driver/i8543_4_lut/Z
                                          SLICE_R22C10B   A0_TO_F0_DELAY       0.450        18.216  2       
vga_driver/vga_hsync_N_166                                NET DELAY            3.033        21.249  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R22C8A    C1_TO_COUT1_DELAY    0.344        21.593  2       
vga_driver/n7052                                          NET DELAY            0.000        21.593  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R22C8B    CIN0_TO_COUT0_DELAY  0.278        21.871  2       
vga_driver/n12207                                         NET DELAY            0.000        21.871  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R22C8B    CIN1_TO_COUT1_DELAY  0.278        22.149  2       
vga_driver/n7054                                          NET DELAY            0.000        22.149  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R22C8C    CIN0_TO_COUT0_DELAY  0.278        22.427  2       
vga_driver/n12210                                         NET DELAY            0.000        22.427  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R22C8C    CIN1_TO_COUT1_DELAY  0.278        22.705  2       
vga_driver/n7056                                          NET DELAY            0.000        22.705  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R22C8D    CIN0_TO_COUT0_DELAY  0.278        22.983  2       
vga_driver/n12213                                         NET DELAY            0.000        22.983  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R22C8D    CIN1_TO_COUT1_DELAY  0.278        23.261  2       
vga_driver/n7058                                          NET DELAY            1.219        24.480  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R22C9A    D0_TO_F0_DELAY       0.450        24.930  3       
vga_vsync_N_182[7]                                        NET DELAY            3.152        28.082  1       
vga_driver/i6_4_lut/A->vga_driver/i6_4_lut/Z
                                          SLICE_R22C7B    A0_TO_F0_DELAY       0.450        28.532  1       
vga_driver/n16                                            NET DELAY            2.556        31.088  1       
vga_driver/i3350_4_lut/D->vga_driver/i3350_4_lut/Z
                                          SLICE_R22C7D    A1_TO_F1_DELAY       0.450        31.538  10      
n2706                                                     NET DELAY            3.152        34.690  1       
i1456_2_lut/A->i1456_2_lut/Z              SLICE_R22C9D    A1_TO_F1_DELAY       0.477        35.167  1       
n2712                                                     NET DELAY            0.000        35.167  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  13      
vga_driver/pll_clock                                         NET DELAY      5.510        10.627  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_384__i7/Q
Path End         : vga_driver/v_count__i8/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 74.9% (route), 25.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 15.180 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 10.627
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.228

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                10.627
+ Data Path Delay                                        24.421
------------------------------------------------------   ------
End-of-path arrival time( ns )                           35.048

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  13      
vga_driver/pll_clock                                         NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_384__i7/CK   vga_driver/h_count_384__i8/CK}->vga_driver/h_count_384__i7/Q
                                          SLICE_R23C11A   CLK_TO_Q0_DELAY      1.391        12.018  6       
vga_driver/h_count[7]_2                                   NET DELAY            2.742        14.760  1       
vga_driver/i2_2_lut_3_lut/C->vga_driver/i2_2_lut_3_lut/Z
                                          SLICE_R22C10D   A0_TO_F0_DELAY       0.450        15.210  1       
vga_driver/n2466                                          NET DELAY            2.556        17.766  1       
vga_driver/i8543_4_lut/B->vga_driver/i8543_4_lut/Z
                                          SLICE_R22C10B   A0_TO_F0_DELAY       0.450        18.216  2       
vga_driver/vga_hsync_N_166                                NET DELAY            3.033        21.249  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R22C8A    C1_TO_COUT1_DELAY    0.344        21.593  2       
vga_driver/n7052                                          NET DELAY            0.000        21.593  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R22C8B    CIN0_TO_COUT0_DELAY  0.278        21.871  2       
vga_driver/n12207                                         NET DELAY            0.000        21.871  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R22C8B    CIN1_TO_COUT1_DELAY  0.278        22.149  2       
vga_driver/n7054                                          NET DELAY            0.000        22.149  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R22C8C    CIN0_TO_COUT0_DELAY  0.278        22.427  2       
vga_driver/n12210                                         NET DELAY            0.000        22.427  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R22C8C    CIN1_TO_COUT1_DELAY  0.278        22.705  2       
vga_driver/n7056                                          NET DELAY            0.000        22.705  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R22C8D    CIN0_TO_COUT0_DELAY  0.278        22.983  2       
vga_driver/n12213                                         NET DELAY            0.000        22.983  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R22C8D    CIN1_TO_COUT1_DELAY  0.278        23.261  2       
vga_driver/n7058                                          NET DELAY            1.219        24.480  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R22C9A    D0_TO_F0_DELAY       0.450        24.930  3       
vga_vsync_N_182[7]                                        NET DELAY            3.152        28.082  1       
vga_driver/i6_4_lut/A->vga_driver/i6_4_lut/Z
                                          SLICE_R22C7B    A0_TO_F0_DELAY       0.450        28.532  1       
vga_driver/n16                                            NET DELAY            2.556        31.088  1       
vga_driver/i3350_4_lut/D->vga_driver/i3350_4_lut/Z
                                          SLICE_R22C7D    A1_TO_F1_DELAY       0.450        31.538  10      
n2706                                                     NET DELAY            3.033        34.571  1       
i1458_2_lut/A->i1458_2_lut/Z              SLICE_R22C9C    C1_TO_F1_DELAY       0.477        35.048  1       
n2714                                                     NET DELAY            0.000        35.048  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  13      
vga_driver/pll_clock                                         NET DELAY      5.510        10.627  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_384__i7/Q
Path End         : vga_driver/v_count__i7/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 74.6% (route), 25.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 15.445 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 10.627
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.228

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                10.627
+ Data Path Delay                                        24.156
------------------------------------------------------   ------
End-of-path arrival time( ns )                           34.783

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  13      
vga_driver/pll_clock                                         NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_384__i7/CK   vga_driver/h_count_384__i8/CK}->vga_driver/h_count_384__i7/Q
                                          SLICE_R23C11A   CLK_TO_Q0_DELAY      1.391        12.018  6       
vga_driver/h_count[7]_2                                   NET DELAY            2.742        14.760  1       
vga_driver/i2_2_lut_3_lut/C->vga_driver/i2_2_lut_3_lut/Z
                                          SLICE_R22C10D   A0_TO_F0_DELAY       0.450        15.210  1       
vga_driver/n2466                                          NET DELAY            2.556        17.766  1       
vga_driver/i8543_4_lut/B->vga_driver/i8543_4_lut/Z
                                          SLICE_R22C10B   A0_TO_F0_DELAY       0.450        18.216  2       
vga_driver/vga_hsync_N_166                                NET DELAY            3.033        21.249  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R22C8A    C1_TO_COUT1_DELAY    0.344        21.593  2       
vga_driver/n7052                                          NET DELAY            0.000        21.593  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R22C8B    CIN0_TO_COUT0_DELAY  0.278        21.871  2       
vga_driver/n12207                                         NET DELAY            0.000        21.871  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R22C8B    CIN1_TO_COUT1_DELAY  0.278        22.149  2       
vga_driver/n7054                                          NET DELAY            0.000        22.149  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R22C8C    CIN0_TO_COUT0_DELAY  0.278        22.427  2       
vga_driver/n12210                                         NET DELAY            0.000        22.427  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R22C8C    CIN1_TO_COUT1_DELAY  0.278        22.705  2       
vga_driver/n7056                                          NET DELAY            0.000        22.705  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R22C8D    CIN0_TO_COUT0_DELAY  0.278        22.983  2       
vga_driver/n12213                                         NET DELAY            0.000        22.983  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R22C8D    CIN1_TO_COUT1_DELAY  0.278        23.261  2       
vga_driver/n7058                                          NET DELAY            1.219        24.480  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R22C9A    D0_TO_F0_DELAY       0.450        24.930  3       
vga_vsync_N_182[7]                                        NET DELAY            3.152        28.082  1       
vga_driver/i6_4_lut/A->vga_driver/i6_4_lut/Z
                                          SLICE_R22C7B    A0_TO_F0_DELAY       0.450        28.532  1       
vga_driver/n16                                            NET DELAY            2.556        31.088  1       
vga_driver/i3350_4_lut/D->vga_driver/i3350_4_lut/Z
                                          SLICE_R22C7D    A1_TO_F1_DELAY       0.450        31.538  10      
n2706                                                     NET DELAY            2.768        34.306  1       
i1457_2_lut/A->i1457_2_lut/Z              SLICE_R22C9D    D0_TO_F0_DELAY       0.477        34.783  1       
n2713                                                     NET DELAY            0.000        34.783  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  13      
vga_driver/pll_clock                                         NET DELAY      5.510        10.627  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_384__i7/Q
Path End         : vga_driver/v_count__i9/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 74.6% (route), 25.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 15.445 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 10.627
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.228

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                10.627
+ Data Path Delay                                        24.156
------------------------------------------------------   ------
End-of-path arrival time( ns )                           34.783

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  13      
vga_driver/pll_clock                                         NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_384__i7/CK   vga_driver/h_count_384__i8/CK}->vga_driver/h_count_384__i7/Q
                                          SLICE_R23C11A   CLK_TO_Q0_DELAY      1.391        12.018  6       
vga_driver/h_count[7]_2                                   NET DELAY            2.742        14.760  1       
vga_driver/i2_2_lut_3_lut/C->vga_driver/i2_2_lut_3_lut/Z
                                          SLICE_R22C10D   A0_TO_F0_DELAY       0.450        15.210  1       
vga_driver/n2466                                          NET DELAY            2.556        17.766  1       
vga_driver/i8543_4_lut/B->vga_driver/i8543_4_lut/Z
                                          SLICE_R22C10B   A0_TO_F0_DELAY       0.450        18.216  2       
vga_driver/vga_hsync_N_166                                NET DELAY            3.033        21.249  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R22C8A    C1_TO_COUT1_DELAY    0.344        21.593  2       
vga_driver/n7052                                          NET DELAY            0.000        21.593  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R22C8B    CIN0_TO_COUT0_DELAY  0.278        21.871  2       
vga_driver/n12207                                         NET DELAY            0.000        21.871  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R22C8B    CIN1_TO_COUT1_DELAY  0.278        22.149  2       
vga_driver/n7054                                          NET DELAY            0.000        22.149  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R22C8C    CIN0_TO_COUT0_DELAY  0.278        22.427  2       
vga_driver/n12210                                         NET DELAY            0.000        22.427  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R22C8C    CIN1_TO_COUT1_DELAY  0.278        22.705  2       
vga_driver/n7056                                          NET DELAY            0.000        22.705  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R22C8D    CIN0_TO_COUT0_DELAY  0.278        22.983  2       
vga_driver/n12213                                         NET DELAY            0.000        22.983  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R22C8D    CIN1_TO_COUT1_DELAY  0.278        23.261  2       
vga_driver/n7058                                          NET DELAY            1.219        24.480  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R22C9A    D0_TO_F0_DELAY       0.450        24.930  3       
vga_vsync_N_182[7]                                        NET DELAY            3.152        28.082  1       
vga_driver/i6_4_lut/A->vga_driver/i6_4_lut/Z
                                          SLICE_R22C7B    A0_TO_F0_DELAY       0.450        28.532  1       
vga_driver/n16                                            NET DELAY            2.556        31.088  1       
vga_driver/i3350_4_lut/D->vga_driver/i3350_4_lut/Z
                                          SLICE_R22C7D    A1_TO_F1_DELAY       0.450        31.538  10      
n2706                                                     NET DELAY            2.768        34.306  1       
i1459_2_lut/A->i1459_2_lut/Z              SLICE_R22C9C    D0_TO_F0_DELAY       0.477        34.783  1       
n2715                                                     NET DELAY            0.000        34.783  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  13      
vga_driver/pll_clock                                         NET DELAY      5.510        10.627  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_384__i7/Q
Path End         : vga_driver/v_count__i3/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 74.4% (route), 25.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 15.657 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 10.627
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.228

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                10.627
+ Data Path Delay                                        23.944
------------------------------------------------------   ------
End-of-path arrival time( ns )                           34.571

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  13      
vga_driver/pll_clock                                         NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_384__i7/CK   vga_driver/h_count_384__i8/CK}->vga_driver/h_count_384__i7/Q
                                          SLICE_R23C11A   CLK_TO_Q0_DELAY      1.391        12.018  6       
vga_driver/h_count[7]_2                                   NET DELAY            2.742        14.760  1       
vga_driver/i2_2_lut_3_lut/C->vga_driver/i2_2_lut_3_lut/Z
                                          SLICE_R22C10D   A0_TO_F0_DELAY       0.450        15.210  1       
vga_driver/n2466                                          NET DELAY            2.556        17.766  1       
vga_driver/i8543_4_lut/B->vga_driver/i8543_4_lut/Z
                                          SLICE_R22C10B   A0_TO_F0_DELAY       0.450        18.216  2       
vga_driver/vga_hsync_N_166                                NET DELAY            3.033        21.249  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R22C8A    C1_TO_COUT1_DELAY    0.344        21.593  2       
vga_driver/n7052                                          NET DELAY            0.000        21.593  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R22C8B    CIN0_TO_COUT0_DELAY  0.278        21.871  2       
vga_driver/n12207                                         NET DELAY            0.000        21.871  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R22C8B    CIN1_TO_COUT1_DELAY  0.278        22.149  2       
vga_driver/n7054                                          NET DELAY            0.000        22.149  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R22C8C    CIN0_TO_COUT0_DELAY  0.278        22.427  2       
vga_driver/n12210                                         NET DELAY            0.000        22.427  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R22C8C    CIN1_TO_COUT1_DELAY  0.278        22.705  2       
vga_driver/n7056                                          NET DELAY            0.000        22.705  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R22C8D    CIN0_TO_COUT0_DELAY  0.278        22.983  2       
vga_driver/n12213                                         NET DELAY            0.000        22.983  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R22C8D    CIN1_TO_COUT1_DELAY  0.278        23.261  2       
vga_driver/n7058                                          NET DELAY            1.219        24.480  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R22C9A    D0_TO_F0_DELAY       0.450        24.930  3       
vga_vsync_N_182[7]                                        NET DELAY            3.152        28.082  1       
vga_driver/i6_4_lut/A->vga_driver/i6_4_lut/Z
                                          SLICE_R22C7B    A0_TO_F0_DELAY       0.450        28.532  1       
vga_driver/n16                                            NET DELAY            2.556        31.088  1       
vga_driver/i3350_4_lut/D->vga_driver/i3350_4_lut/Z
                                          SLICE_R22C7D    A1_TO_F1_DELAY       0.450        31.538  10      
n2706                                                     NET DELAY            2.556        34.094  1       
i1453_2_lut/A->i1453_2_lut/Z              SLICE_R21C8C    A0_TO_F0_DELAY       0.477        34.571  1       
n2709                                                     NET DELAY            0.000        34.571  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  13      
vga_driver/pll_clock                                         NET DELAY      5.510        10.627  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_384__i7/Q
Path End         : vga_driver/v_count__i0/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 74.4% (route), 25.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 15.657 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 10.627
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.228

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                10.627
+ Data Path Delay                                        23.944
------------------------------------------------------   ------
End-of-path arrival time( ns )                           34.571

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  13      
vga_driver/pll_clock                                         NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_384__i7/CK   vga_driver/h_count_384__i8/CK}->vga_driver/h_count_384__i7/Q
                                          SLICE_R23C11A   CLK_TO_Q0_DELAY      1.391        12.018  6       
vga_driver/h_count[7]_2                                   NET DELAY            2.742        14.760  1       
vga_driver/i2_2_lut_3_lut/C->vga_driver/i2_2_lut_3_lut/Z
                                          SLICE_R22C10D   A0_TO_F0_DELAY       0.450        15.210  1       
vga_driver/n2466                                          NET DELAY            2.556        17.766  1       
vga_driver/i8543_4_lut/B->vga_driver/i8543_4_lut/Z
                                          SLICE_R22C10B   A0_TO_F0_DELAY       0.450        18.216  2       
vga_driver/vga_hsync_N_166                                NET DELAY            3.033        21.249  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R22C8A    C1_TO_COUT1_DELAY    0.344        21.593  2       
vga_driver/n7052                                          NET DELAY            0.000        21.593  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R22C8B    CIN0_TO_COUT0_DELAY  0.278        21.871  2       
vga_driver/n12207                                         NET DELAY            0.000        21.871  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R22C8B    CIN1_TO_COUT1_DELAY  0.278        22.149  2       
vga_driver/n7054                                          NET DELAY            0.000        22.149  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R22C8C    CIN0_TO_COUT0_DELAY  0.278        22.427  2       
vga_driver/n12210                                         NET DELAY            0.000        22.427  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R22C8C    CIN1_TO_COUT1_DELAY  0.278        22.705  2       
vga_driver/n7056                                          NET DELAY            0.000        22.705  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R22C8D    CIN0_TO_COUT0_DELAY  0.278        22.983  2       
vga_driver/n12213                                         NET DELAY            0.000        22.983  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R22C8D    CIN1_TO_COUT1_DELAY  0.278        23.261  2       
vga_driver/n7058                                          NET DELAY            1.219        24.480  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R22C9A    D0_TO_F0_DELAY       0.450        24.930  3       
vga_vsync_N_182[7]                                        NET DELAY            3.152        28.082  1       
vga_driver/i6_4_lut/A->vga_driver/i6_4_lut/Z
                                          SLICE_R22C7B    A0_TO_F0_DELAY       0.450        28.532  1       
vga_driver/n16                                            NET DELAY            2.556        31.088  1       
vga_driver/i3350_4_lut/D->vga_driver/i3350_4_lut/Z
                                          SLICE_R22C7D    A1_TO_F1_DELAY       0.450        31.538  10      
n2706                                                     NET DELAY            2.556        34.094  1       
i1480_2_lut/A->i1480_2_lut/Z              SLICE_R21C8D    A0_TO_F0_DELAY       0.477        34.571  1       
n2736                                                     NET DELAY            0.000        34.571  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  13      
vga_driver/pll_clock                                         NET DELAY      5.510        10.627  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_384__i7/Q
Path End         : vga_driver/v_count__i2/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 74.3% (route), 25.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 15.723 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 10.627
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.228

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                10.627
+ Data Path Delay                                        23.878
------------------------------------------------------   ------
End-of-path arrival time( ns )                           34.505

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  13      
vga_driver/pll_clock                                         NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_384__i7/CK   vga_driver/h_count_384__i8/CK}->vga_driver/h_count_384__i7/Q
                                          SLICE_R23C11A   CLK_TO_Q0_DELAY      1.391        12.018  6       
vga_driver/h_count[7]_2                                   NET DELAY            2.742        14.760  1       
vga_driver/i2_2_lut_3_lut/C->vga_driver/i2_2_lut_3_lut/Z
                                          SLICE_R22C10D   A0_TO_F0_DELAY       0.450        15.210  1       
vga_driver/n2466                                          NET DELAY            2.556        17.766  1       
vga_driver/i8543_4_lut/B->vga_driver/i8543_4_lut/Z
                                          SLICE_R22C10B   A0_TO_F0_DELAY       0.450        18.216  2       
vga_driver/vga_hsync_N_166                                NET DELAY            3.033        21.249  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R22C8A    C1_TO_COUT1_DELAY    0.344        21.593  2       
vga_driver/n7052                                          NET DELAY            0.000        21.593  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R22C8B    CIN0_TO_COUT0_DELAY  0.278        21.871  2       
vga_driver/n12207                                         NET DELAY            0.000        21.871  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R22C8B    CIN1_TO_COUT1_DELAY  0.278        22.149  2       
vga_driver/n7054                                          NET DELAY            0.000        22.149  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R22C8C    CIN0_TO_COUT0_DELAY  0.278        22.427  2       
vga_driver/n12210                                         NET DELAY            0.000        22.427  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R22C8C    CIN1_TO_COUT1_DELAY  0.278        22.705  2       
vga_driver/n7056                                          NET DELAY            0.000        22.705  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R22C8D    CIN0_TO_COUT0_DELAY  0.278        22.983  2       
vga_driver/n12213                                         NET DELAY            0.000        22.983  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R22C8D    CIN1_TO_COUT1_DELAY  0.278        23.261  2       
vga_driver/n7058                                          NET DELAY            1.219        24.480  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R22C9A    D0_TO_F0_DELAY       0.450        24.930  3       
vga_vsync_N_182[7]                                        NET DELAY            3.152        28.082  1       
vga_driver/i6_4_lut/A->vga_driver/i6_4_lut/Z
                                          SLICE_R22C7B    A0_TO_F0_DELAY       0.450        28.532  1       
vga_driver/n16                                            NET DELAY            2.556        31.088  1       
vga_driver/i3350_4_lut/D->vga_driver/i3350_4_lut/Z
                                          SLICE_R22C7D    A1_TO_F1_DELAY       0.450        31.538  10      
n2706                                                     NET DELAY            2.490        34.028  1       
i1452_2_lut/A->i1452_2_lut/Z              SLICE_R21C8C    B1_TO_F1_DELAY       0.477        34.505  1       
n2708                                                     NET DELAY            0.000        34.505  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  13      
vga_driver/pll_clock                                         NET DELAY      5.510        10.627  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_384__i7/Q
Path End         : vga_driver/v_count__i5/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 74.3% (route), 25.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 15.776 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 10.627
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.228

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                10.627
+ Data Path Delay                                        23.825
------------------------------------------------------   ------
End-of-path arrival time( ns )                           34.452

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  13      
vga_driver/pll_clock                                         NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_384__i7/CK   vga_driver/h_count_384__i8/CK}->vga_driver/h_count_384__i7/Q
                                          SLICE_R23C11A   CLK_TO_Q0_DELAY      1.391        12.018  6       
vga_driver/h_count[7]_2                                   NET DELAY            2.742        14.760  1       
vga_driver/i2_2_lut_3_lut/C->vga_driver/i2_2_lut_3_lut/Z
                                          SLICE_R22C10D   A0_TO_F0_DELAY       0.450        15.210  1       
vga_driver/n2466                                          NET DELAY            2.556        17.766  1       
vga_driver/i8543_4_lut/B->vga_driver/i8543_4_lut/Z
                                          SLICE_R22C10B   A0_TO_F0_DELAY       0.450        18.216  2       
vga_driver/vga_hsync_N_166                                NET DELAY            3.033        21.249  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R22C8A    C1_TO_COUT1_DELAY    0.344        21.593  2       
vga_driver/n7052                                          NET DELAY            0.000        21.593  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R22C8B    CIN0_TO_COUT0_DELAY  0.278        21.871  2       
vga_driver/n12207                                         NET DELAY            0.000        21.871  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R22C8B    CIN1_TO_COUT1_DELAY  0.278        22.149  2       
vga_driver/n7054                                          NET DELAY            0.000        22.149  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R22C8C    CIN0_TO_COUT0_DELAY  0.278        22.427  2       
vga_driver/n12210                                         NET DELAY            0.000        22.427  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R22C8C    CIN1_TO_COUT1_DELAY  0.278        22.705  2       
vga_driver/n7056                                          NET DELAY            0.000        22.705  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R22C8D    CIN0_TO_COUT0_DELAY  0.278        22.983  2       
vga_driver/n12213                                         NET DELAY            0.000        22.983  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R22C8D    CIN1_TO_COUT1_DELAY  0.278        23.261  2       
vga_driver/n7058                                          NET DELAY            1.219        24.480  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R22C9A    D0_TO_F0_DELAY       0.450        24.930  3       
vga_vsync_N_182[7]                                        NET DELAY            3.152        28.082  1       
vga_driver/i6_4_lut/A->vga_driver/i6_4_lut/Z
                                          SLICE_R22C7B    A0_TO_F0_DELAY       0.450        28.532  1       
vga_driver/n16                                            NET DELAY            2.556        31.088  1       
vga_driver/i3350_4_lut/D->vga_driver/i3350_4_lut/Z
                                          SLICE_R22C7D    A1_TO_F1_DELAY       0.450        31.538  10      
n2706                                                     NET DELAY            2.437        33.975  1       
i1455_2_lut/A->i1455_2_lut/Z              SLICE_R21C8A    C0_TO_F0_DELAY       0.477        34.452  1       
n2711                                                     NET DELAY            0.000        34.452  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  13      
vga_driver/pll_clock                                         NET DELAY      5.510        10.627  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_384__i7/Q
Path End         : vga_driver/v_count__i4/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 74.0% (route), 26.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 16.041 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 10.627
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.228

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                10.627
+ Data Path Delay                                        23.560
------------------------------------------------------   ------
End-of-path arrival time( ns )                           34.187

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  13      
vga_driver/pll_clock                                         NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_384__i7/CK   vga_driver/h_count_384__i8/CK}->vga_driver/h_count_384__i7/Q
                                          SLICE_R23C11A   CLK_TO_Q0_DELAY      1.391        12.018  6       
vga_driver/h_count[7]_2                                   NET DELAY            2.742        14.760  1       
vga_driver/i2_2_lut_3_lut/C->vga_driver/i2_2_lut_3_lut/Z
                                          SLICE_R22C10D   A0_TO_F0_DELAY       0.450        15.210  1       
vga_driver/n2466                                          NET DELAY            2.556        17.766  1       
vga_driver/i8543_4_lut/B->vga_driver/i8543_4_lut/Z
                                          SLICE_R22C10B   A0_TO_F0_DELAY       0.450        18.216  2       
vga_driver/vga_hsync_N_166                                NET DELAY            3.033        21.249  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R22C8A    C1_TO_COUT1_DELAY    0.344        21.593  2       
vga_driver/n7052                                          NET DELAY            0.000        21.593  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R22C8B    CIN0_TO_COUT0_DELAY  0.278        21.871  2       
vga_driver/n12207                                         NET DELAY            0.000        21.871  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R22C8B    CIN1_TO_COUT1_DELAY  0.278        22.149  2       
vga_driver/n7054                                          NET DELAY            0.000        22.149  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R22C8C    CIN0_TO_COUT0_DELAY  0.278        22.427  2       
vga_driver/n12210                                         NET DELAY            0.000        22.427  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R22C8C    CIN1_TO_COUT1_DELAY  0.278        22.705  2       
vga_driver/n7056                                          NET DELAY            0.000        22.705  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R22C8D    CIN0_TO_COUT0_DELAY  0.278        22.983  2       
vga_driver/n12213                                         NET DELAY            0.000        22.983  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R22C8D    CIN1_TO_COUT1_DELAY  0.278        23.261  2       
vga_driver/n7058                                          NET DELAY            1.219        24.480  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R22C9A    D0_TO_F0_DELAY       0.450        24.930  3       
vga_vsync_N_182[7]                                        NET DELAY            3.152        28.082  1       
vga_driver/i6_4_lut/A->vga_driver/i6_4_lut/Z
                                          SLICE_R22C7B    A0_TO_F0_DELAY       0.450        28.532  1       
vga_driver/n16                                            NET DELAY            2.556        31.088  1       
vga_driver/i3350_4_lut/D->vga_driver/i3350_4_lut/Z
                                          SLICE_R22C7D    A1_TO_F1_DELAY       0.450        31.538  10      
n2706                                                     NET DELAY            2.172        33.710  1       
i1454_2_lut/A->i1454_2_lut/Z              SLICE_R21C8A    D1_TO_F1_DELAY       0.477        34.187  1       
n2710                                                     NET DELAY            0.000        34.187  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  13      
vga_driver/pll_clock                                         NET DELAY      5.510        10.627  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]
----------------------------------------------------------------------
23 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tick_c/Q
Path End         : tick_c/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   5.510

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  5.510
+ Data Path Delay                                                          3.112
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
tick_c/CK->tick_c/Q                       SLICE_R13C2D    CLK_TO_Q0_DELAY  1.391         6.901  54      
tick                                                      NET DELAY        1.271         8.172  1       
i1_2_lut/A->i1_2_lut/Z                    SLICE_R13C2D    D0_TO_F0_DELAY   0.450         8.622  1       
n2404                                                     NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_383__i0/Q
Path End         : timer_clock_383__i0/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   5.510

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  5.510
+ Data Path Delay                                                          3.417
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_383__i0/CK->timer_clock_383__i0/Q
                                          SLICE_R13C8A    CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[0]                                            NET DELAY        1.576         8.477  1       
timer_clock_383_add_4_1/C1->timer_clock_383_add_4_1/S1
                                          SLICE_R13C8A    C1_TO_F1_DELAY   0.450         8.927  1       
n75                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_383__i2/Q
Path End         : timer_clock_383__i2/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   5.510

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  5.510
+ Data Path Delay                                                          3.417
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_383__i1/CK   timer_clock_383__i2/CK}->timer_clock_383__i2/Q
                                          SLICE_R13C8B    CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[2]                                            NET DELAY        1.576         8.477  1       
timer_clock_383_add_4_3/C1->timer_clock_383_add_4_3/S1
                                          SLICE_R13C8B    C1_TO_F1_DELAY   0.450         8.927  1       
n73                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_383__i1/Q
Path End         : timer_clock_383__i1/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   5.510

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  5.510
+ Data Path Delay                                                          3.417
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_383__i1/CK   timer_clock_383__i2/CK}->timer_clock_383__i1/Q
                                          SLICE_R13C8B    CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[1]                                            NET DELAY        1.576         8.477  1       
timer_clock_383_add_4_3/C0->timer_clock_383_add_4_3/S0
                                          SLICE_R13C8B    C0_TO_F0_DELAY   0.450         8.927  1       
n74                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_383__i4/Q
Path End         : timer_clock_383__i4/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   5.510

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  5.510
+ Data Path Delay                                                          3.417
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_383__i3/CK   timer_clock_383__i4/CK}->timer_clock_383__i4/Q
                                          SLICE_R13C8C    CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[4]                                            NET DELAY        1.576         8.477  1       
timer_clock_383_add_4_5/C1->timer_clock_383_add_4_5/S1
                                          SLICE_R13C8C    C1_TO_F1_DELAY   0.450         8.927  1       
n71                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_383__i3/Q
Path End         : timer_clock_383__i3/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   5.510

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  5.510
+ Data Path Delay                                                          3.417
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_383__i3/CK   timer_clock_383__i4/CK}->timer_clock_383__i3/Q
                                          SLICE_R13C8C    CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[3]                                            NET DELAY        1.576         8.477  1       
timer_clock_383_add_4_5/C0->timer_clock_383_add_4_5/S0
                                          SLICE_R13C8C    C0_TO_F0_DELAY   0.450         8.927  1       
n72                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_383__i6/Q
Path End         : timer_clock_383__i6/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   5.510

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  5.510
+ Data Path Delay                                                          3.417
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_383__i5/CK   timer_clock_383__i6/CK}->timer_clock_383__i6/Q
                                          SLICE_R13C8D    CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[6]                                            NET DELAY        1.576         8.477  1       
timer_clock_383_add_4_7/C1->timer_clock_383_add_4_7/S1
                                          SLICE_R13C8D    C1_TO_F1_DELAY   0.450         8.927  1       
n69                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_383__i5/Q
Path End         : timer_clock_383__i5/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   5.510

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  5.510
+ Data Path Delay                                                          3.417
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_383__i5/CK   timer_clock_383__i6/CK}->timer_clock_383__i5/Q
                                          SLICE_R13C8D    CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[5]                                            NET DELAY        1.576         8.477  1       
timer_clock_383_add_4_7/C0->timer_clock_383_add_4_7/S0
                                          SLICE_R13C8D    C0_TO_F0_DELAY   0.450         8.927  1       
n70                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_383__i8/Q
Path End         : timer_clock_383__i8/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   5.510

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  5.510
+ Data Path Delay                                                          3.417
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_383__i7/CK   timer_clock_383__i8/CK}->timer_clock_383__i8/Q
                                          SLICE_R13C9A    CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[8]                                            NET DELAY        1.576         8.477  1       
timer_clock_383_add_4_9/C1->timer_clock_383_add_4_9/S1
                                          SLICE_R13C9A    C1_TO_F1_DELAY   0.450         8.927  1       
n67_2                                                     NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_383__i7/Q
Path End         : timer_clock_383__i7/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   5.510

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  5.510
+ Data Path Delay                                                          3.417
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_383__i7/CK   timer_clock_383__i8/CK}->timer_clock_383__i7/Q
                                          SLICE_R13C9A    CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[7]                                            NET DELAY        1.576         8.477  1       
timer_clock_383_add_4_9/C0->timer_clock_383_add_4_9/S0
                                          SLICE_R13C9A    C0_TO_F0_DELAY   0.450         8.927  1       
n68                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
28 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/vga_hsync/Q
Path End         : vga_driver/vga_hsync/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 10.627
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                10.627

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                10.627
+ Data Path Delay                                         3.112
------------------------------------------------------   ------
End-of-path arrival time( ns )                           13.739

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  13      
vga_driver/pll_clock                                         NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_driver/vga_hsync/CK->vga_driver/vga_hsync/Q
                                          SLICE_R21C11D   CLK_TO_Q1_DELAY  1.391        12.018  2       
hsync_c                                                   NET DELAY        1.271        13.289  1       
i1479_4_lut/B->i1479_4_lut/Z              SLICE_R21C11D   D1_TO_F1_DELAY   0.450        13.739  1       
n2735                                                     NET DELAY        0.000        13.739  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  13      
vga_driver/pll_clock                                         NET DELAY      5.510        10.627  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_384__i0/Q
Path End         : vga_driver/h_count_384__i0/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 10.627
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                10.627

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                10.627
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  13      
vga_driver/pll_clock                                         NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_driver/h_count_384__i0/CK->vga_driver/h_count_384__i0/Q
                                          SLICE_R23C10A   CLK_TO_Q1_DELAY  1.391        12.018  8       
h_count[0]                                                NET DELAY        1.576        13.594  1       
vga_driver/h_count_384_add_4_1/C1->vga_driver/h_count_384_add_4_1/S1
                                          SLICE_R23C10A   C1_TO_F1_DELAY   0.450        14.044  1       
vga_driver/n45[0]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  13      
vga_driver/pll_clock                                         NET DELAY      5.510        10.627  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_384__i2/Q
Path End         : vga_driver/h_count_384__i2/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 10.627
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                10.627

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                10.627
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  13      
vga_driver/pll_clock                                         NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_384__i1/CK   vga_driver/h_count_384__i2/CK}->vga_driver/h_count_384__i2/Q
                                          SLICE_R23C10B   CLK_TO_Q1_DELAY  1.391        12.018  9       
h_count[2]                                                NET DELAY        1.576        13.594  1       
vga_driver/h_count_384_add_4_3/C1->vga_driver/h_count_384_add_4_3/S1
                                          SLICE_R23C10B   C1_TO_F1_DELAY   0.450        14.044  1       
vga_driver/n45[2]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  13      
vga_driver/pll_clock                                         NET DELAY      5.510        10.627  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_384__i1/Q
Path End         : vga_driver/h_count_384__i1/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 10.627
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                10.627

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                10.627
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  13      
vga_driver/pll_clock                                         NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_384__i1/CK   vga_driver/h_count_384__i2/CK}->vga_driver/h_count_384__i1/Q
                                          SLICE_R23C10B   CLK_TO_Q0_DELAY  1.391        12.018  9       
h_count[1]                                                NET DELAY        1.576        13.594  1       
vga_driver/h_count_384_add_4_3/C0->vga_driver/h_count_384_add_4_3/S0
                                          SLICE_R23C10B   C0_TO_F0_DELAY   0.450        14.044  1       
vga_driver/n45[1]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  13      
vga_driver/pll_clock                                         NET DELAY      5.510        10.627  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_384__i4/Q
Path End         : vga_driver/h_count_384__i4/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 10.627
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                10.627

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                10.627
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  13      
vga_driver/pll_clock                                         NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_384__i3/CK   vga_driver/h_count_384__i4/CK}->vga_driver/h_count_384__i4/Q
                                          SLICE_R23C10C   CLK_TO_Q1_DELAY  1.391        12.018  6       
vga_driver/h_count[4]_2                                   NET DELAY        1.576        13.594  1       
vga_driver/h_count_384_add_4_5/C1->vga_driver/h_count_384_add_4_5/S1
                                          SLICE_R23C10C   C1_TO_F1_DELAY   0.450        14.044  1       
vga_driver/n45[4]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  13      
vga_driver/pll_clock                                         NET DELAY      5.510        10.627  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_384__i3/Q
Path End         : vga_driver/h_count_384__i3/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 10.627
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                10.627

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                10.627
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  13      
vga_driver/pll_clock                                         NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_384__i3/CK   vga_driver/h_count_384__i4/CK}->vga_driver/h_count_384__i3/Q
                                          SLICE_R23C10C   CLK_TO_Q0_DELAY  1.391        12.018  8       
h_count[3]                                                NET DELAY        1.576        13.594  1       
vga_driver/h_count_384_add_4_5/C0->vga_driver/h_count_384_add_4_5/S0
                                          SLICE_R23C10C   C0_TO_F0_DELAY   0.450        14.044  1       
vga_driver/n45[3]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  13      
vga_driver/pll_clock                                         NET DELAY      5.510        10.627  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_384__i6/Q
Path End         : vga_driver/h_count_384__i6/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 10.627
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                10.627

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                10.627
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  13      
vga_driver/pll_clock                                         NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_384__i5/CK   vga_driver/h_count_384__i6/CK}->vga_driver/h_count_384__i6/Q
                                          SLICE_R23C10D   CLK_TO_Q1_DELAY  1.391        12.018  7       
vga_driver/h_count[6]_2                                   NET DELAY        1.576        13.594  1       
vga_driver/h_count_384_add_4_7/C1->vga_driver/h_count_384_add_4_7/S1
                                          SLICE_R23C10D   C1_TO_F1_DELAY   0.450        14.044  1       
vga_driver/n45[6]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  13      
vga_driver/pll_clock                                         NET DELAY      5.510        10.627  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_384__i5/Q
Path End         : vga_driver/h_count_384__i5/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 10.627
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                10.627

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                10.627
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  13      
vga_driver/pll_clock                                         NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_384__i5/CK   vga_driver/h_count_384__i6/CK}->vga_driver/h_count_384__i5/Q
                                          SLICE_R23C10D   CLK_TO_Q0_DELAY  1.391        12.018  7       
vga_driver/h_count[5]_2                                   NET DELAY        1.576        13.594  1       
vga_driver/h_count_384_add_4_7/C0->vga_driver/h_count_384_add_4_7/S0
                                          SLICE_R23C10D   C0_TO_F0_DELAY   0.450        14.044  1       
vga_driver/n45[5]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  13      
vga_driver/pll_clock                                         NET DELAY      5.510        10.627  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_384__i8/Q
Path End         : vga_driver/h_count_384__i8/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 10.627
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                10.627

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                10.627
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  13      
vga_driver/pll_clock                                         NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_384__i7/CK   vga_driver/h_count_384__i8/CK}->vga_driver/h_count_384__i8/Q
                                          SLICE_R23C11A   CLK_TO_Q1_DELAY  1.391        12.018  6       
vga_driver/h_count[8]_2                                   NET DELAY        1.576        13.594  1       
vga_driver/h_count_384_add_4_9/C1->vga_driver/h_count_384_add_4_9/S1
                                          SLICE_R23C11A   C1_TO_F1_DELAY   0.450        14.044  1       
vga_driver/n45[8]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  13      
vga_driver/pll_clock                                         NET DELAY      5.510        10.627  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_384__i7/Q
Path End         : vga_driver/h_count_384__i7/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 10.627
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                10.627

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                10.627
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  13      
vga_driver/pll_clock                                         NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_384__i7/CK   vga_driver/h_count_384__i8/CK}->vga_driver/h_count_384__i7/Q
                                          SLICE_R23C11A   CLK_TO_Q0_DELAY  1.391        12.018  6       
vga_driver/h_count[7]_2                                   NET DELAY        1.576        13.594  1       
vga_driver/h_count_384_add_4_9/C0->vga_driver/h_count_384_add_4_9/S0
                                          SLICE_R23C11A   C0_TO_F0_DELAY   0.450        14.044  1       
vga_driver/n45[7]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      4.967         4.967  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  13      
vga_driver/pll_clock                                         NET DELAY      5.510        10.627  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

