module rx_time_gen(
	input clk_50M,
	input reset_n,
	output Baud_9600
);
	
	reg [12:0] counter; 
	always@(posedge clk_50M,negedge reset_n)begin
		if(!reset_n)  counter <= 13'd0;
		else if(count == 13'd5208) counter <= 13'd0;
		else count <= counter + 13'd1;
	end
	
endmodule 