// Seed: 2302117410
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  module_0 modCall_1 ();
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_9 = id_4;
endmodule
module module_2 (
    output wor   id_0
    , id_14,
    output wor   id_1,
    input  tri   id_2,
    input  uwire id_3,
    output tri0  id_4,
    input  wor   id_5,
    output tri1  id_6,
    output uwire id_7,
    output wire  id_8,
    input  tri   id_9,
    output tri   id_10
    , id_15,
    input  wand  id_11,
    output wire  id_12
);
  wire id_16;
  logic [1 'd0 : -1 'b0] id_17;
  assign #id_18 id_16 = id_9;
endmodule
module module_3 (
    output tri1  id_0,
    output tri0  id_1,
    input  uwire id_2
);
  wire id_4;
  wire [-1 : -1] id_5;
  logic id_6;
  module_2 modCall_1 (
      id_1,
      id_0,
      id_2,
      id_2,
      id_0,
      id_2,
      id_1,
      id_0,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1
  );
  logic id_7;
  nor primCall (id_1, id_2, id_4, id_6, id_5);
endmodule
