#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jun 15 12:59:28 2021
# Process ID: 31996
# Current directory: /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template
# Command line: vivado rm_template.xpr
# Log file: /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/vivado.log
# Journal file: /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/vivado.jou
#-----------------------------------------------------------
start_gui
open_project rm_template.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.srcs/sources_1/bd/design_1/design_1.bd}
set_property  ip_repo_paths  {/home/avanpc/avanco/vivado_projects/dfx_files/outputs/ip/simple-axi-lite-counter /home/avanpc/avanco/vivado_projects/dfx_files/outputs/ip/simple-stream-ip} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv user.org:user:simple_stream_ip_mult:1.0 custom_logic/simple_stream_ip_mult_0
endgroup
delete_bd_objs [get_bd_intf_nets custom_logic/axi_dma_0_M_AXIS_MM2S] [get_bd_intf_nets custom_logic/floating_point_0_M_AXIS_RESULT] [get_bd_cells custom_logic/floating_point_0]
set_property location {2 452 101} [get_bd_cells custom_logic/simple_stream_ip_mult_0]
startgroup
set_property -dict [list CONFIG.c_m_axi_mm2s_data_width {32} CONFIG.c_m_axis_mm2s_tdata_width {32} CONFIG.c_mm2s_burst_size {16}] [get_bd_cells custom_logic/axi_dma_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins custom_logic/axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins custom_logic/simple_stream_ip_mult_0/s_axis_in0]
connect_bd_intf_net [get_bd_intf_pins custom_logic/simple_stream_ip_mult_0/m_axis_out0] [get_bd_intf_pins custom_logic/axi_dma_0/S_AXIS_S2MM]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_to_rm (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins custom_logic/simple_stream_ip_mult_0/m_axis_out0_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_to_rm (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins custom_logic/simple_stream_ip_mult_0/s_axis_in0_aclk]
endgroup
save_bd_design
generate_target all [get_files  /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_dma_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_simple_stream_ip_mult_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_1] }
export_ip_user_files -of_objects [get_files /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_axi_dma_0_0_synth_1 design_1_simple_stream_ip_mult_0_0_synth_1 design_1_auto_us_0_synth_1 design_1_auto_us_1_synth_1 -jobs 4
wait_on_run design_1_axi_dma_0_0_synth_1
wait_on_run design_1_simple_stream_ip_mult_0_0_synth_1
wait_on_run design_1_auto_us_0_synth_1
wait_on_run design_1_auto_us_1_synth_1
export_simulation -of_objects [get_files /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.ip_user_files/sim_scripts -ip_user_files_dir /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.ip_user_files -ipstatic_source_dir /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.cache/compile_simlib/modelsim} {questa=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.cache/compile_simlib/questa} {ies=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.cache/compile_simlib/ies} {xcelium=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.cache/compile_simlib/xcelium} {vcs=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.cache/compile_simlib/vcs} {riviera=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
source ./rm_template.srcs/sources_1/imports/dfx_project/tcl_files/generate_dcp_from_design.tcl
dcp_gen {}
open_bd_design {/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets custom_logic/axi_dma_0_M_AXIS_MM2S] [get_bd_intf_nets custom_logic/simple_stream_ip_mult_0_m_axis_out0] [get_bd_cells custom_logic/simple_stream_ip_mult_0]
delete_bd_objs [get_bd_intf_nets custom_logic/axi_interconnect_0_M00_AXI] [get_bd_intf_nets custom_logic/axi_dma_0_M_AXI_MM2S] [get_bd_intf_nets custom_logic/axi_dma_0_M_AXI_S2MM] [get_bd_nets custom_logic/axi_dma_0_mm2s_introut] [get_bd_nets custom_logic/axi_dma_0_s2mm_introut] [get_bd_cells custom_logic/axi_dma_0]
delete_bd_objs [get_bd_intf_nets custom_logic/axi_interconnect_0_M01_AXI] [get_bd_nets custom_logic/axi_intc_0_irq] [get_bd_nets custom_logic/xlconcat_0_dout] [get_bd_cells custom_logic/axi_intc_0]
delete_bd_objs [get_bd_cells custom_logic/xlconcat_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 custom_logic/xlconstant_0
endgroup
set_property location {2.5 894 360} [get_bd_cells custom_logic/xlconstant_0]
connect_bd_net [get_bd_pins custom_logic/intr_user] [get_bd_pins custom_logic/xlconstant_0/dout]
startgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells custom_logic/xlconstant_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv user.org:user:simple_axi_lite_counter_by_1:1.0 custom_logic/simple_axi_lite_coun_0
endgroup
startgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells custom_logic/axi_interconnect_0]
endgroup
set_property location {2.5 645 183} [get_bd_cells custom_logic/simple_axi_lite_coun_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins custom_logic/axi_interconnect_0/M00_AXI] [get_bd_intf_pins custom_logic/simple_axi_lite_coun_0/s00_axi]
delete_bd_objs [get_bd_intf_nets custom_logic/axi_interconnect_1_M00_AXI] [get_bd_cells custom_logic/axi_interconnect_1]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_to_rm (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins custom_logic/simple_axi_lite_coun_0/s00_axi_aclk]
save_bd_design
regenerate_bd_layout -hierarchy [get_bd_cells custom_logic]
validate_bd_design
assign_bd_address
generate_target all [get_files  /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_simple_axi_lite_coun_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_simple_axi_lite_coun_0_0_synth_1 -jobs 4
wait_on_run design_1_simple_axi_lite_coun_0_0_synth_1
export_simulation -of_objects [get_files /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.ip_user_files/sim_scripts -ip_user_files_dir /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.ip_user_files -ipstatic_source_dir /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.cache/compile_simlib/modelsim} {questa=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.cache/compile_simlib/questa} {ies=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.cache/compile_simlib/ies} {xcelium=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.cache/compile_simlib/xcelium} {vcs=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.cache/compile_simlib/vcs} {riviera=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
dcp_gen {}
dcp_gen {}
open_bd_design {/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.C_COUNT_VALUE {5}] [get_bd_cells custom_logic/simple_axi_lite_coun_0]
endgroup
save_bd_design
generate_target all [get_files  /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_simple_axi_lite_coun_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_simple_axi_lite_coun_0_0_synth_1 -jobs 4
wait_on_run design_1_simple_axi_lite_coun_0_0_synth_1
export_simulation -of_objects [get_files /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.ip_user_files/sim_scripts -ip_user_files_dir /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.ip_user_files -ipstatic_source_dir /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.cache/compile_simlib/modelsim} {questa=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.cache/compile_simlib/questa} {ies=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.cache/compile_simlib/ies} {xcelium=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.cache/compile_simlib/xcelium} {vcs=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.cache/compile_simlib/vcs} {riviera=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
dcp_gen {}
open_bd_design {/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 custom_logic/axi_dma_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:floating_point:7.1 custom_logic/floating_point_0
endgroup
set_property -dict [list CONFIG.A_Precision_Type.VALUE_SRC USER] [get_bd_cells custom_logic/floating_point_0]
set_property -dict [list CONFIG.Operation_Type {Square_root} CONFIG.A_Precision_Type {Double} CONFIG.Has_A_TLAST {true} CONFIG.Result_Precision_Type {Double} CONFIG.C_Result_Exponent_Width {11} CONFIG.C_Result_Fraction_Width {53} CONFIG.C_Accum_Msb {32} CONFIG.C_Accum_Lsb {-31} CONFIG.C_Accum_Input_Msb {32} CONFIG.C_Mult_Usage {No_Usage} CONFIG.C_Latency {58} CONFIG.C_Rate {1} CONFIG.RESULT_TLAST_Behv {Pass_A_TLAST}] [get_bd_cells custom_logic/floating_point_0]
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_m_axi_mm2s_data_width {64} CONFIG.c_m_axis_mm2s_tdata_width {64} CONFIG.c_mm2s_burst_size {8}] [get_bd_cells custom_logic/axi_dma_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 custom_logic/axi_interconnect_1
endgroup
set_property location {4 1010 -30} [get_bd_cells custom_logic/axi_interconnect_1]
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {1} CONFIG.NUM_MI {1}] [get_bd_cells custom_logic/axi_interconnect_1]
set_property location {1421 -84} [get_bd_intf_pins custom_logic/M00_AXI]
connect_bd_intf_net [get_bd_intf_pins custom_logic/M00_AXI] -boundary_type upper [get_bd_intf_pins custom_logic/axi_interconnect_1/M00_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins custom_logic/axi_interconnect_1/S00_AXI] [get_bd_intf_pins custom_logic/axi_dma_0/M_AXI_MM2S]
connect_bd_intf_net [get_bd_intf_pins custom_logic/axi_dma_0/M_AXI_S2MM] -boundary_type upper [get_bd_intf_pins custom_logic/axi_interconnect_1/S01_AXI]
connect_bd_intf_net [get_bd_intf_pins custom_logic/axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins custom_logic/floating_point_0/S_AXIS_A]
connect_bd_intf_net [get_bd_intf_pins custom_logic/axi_dma_0/S_AXIS_S2MM] [get_bd_intf_pins custom_logic/floating_point_0/M_AXIS_RESULT]
save_bd_design
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_to_rm (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins custom_logic/axi_dma_0/m_axi_mm2s_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_to_rm (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins custom_logic/axi_dma_0/m_axi_s2mm_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_to_rm (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins custom_logic/axi_interconnect_1/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_to_rm (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins custom_logic/axi_interconnect_1/M00_ACLK]
endgroup
assign_bd_address
startgroup
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells custom_logic/axi_interconnect_0]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins custom_logic/axi_interconnect_0/M01_AXI] [get_bd_intf_pins custom_logic/axi_dma_0/S_AXI_LITE]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 custom_logic/axi_intc_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 custom_logic/xlconcat_0
endgroup
connect_bd_net [get_bd_pins custom_logic/axi_dma_0/mm2s_introut] [get_bd_pins custom_logic/xlconcat_0/In0]
connect_bd_net [get_bd_pins custom_logic/axi_dma_0/s2mm_introut] [get_bd_pins custom_logic/xlconcat_0/In1]
connect_bd_net [get_bd_pins custom_logic/xlconcat_0/dout] [get_bd_pins custom_logic/axi_intc_0/intr]
startgroup
set_property -dict [list CONFIG.NUM_MI {3}] [get_bd_cells custom_logic/axi_interconnect_0]
endgroup
delete_bd_objs [get_bd_nets custom_logic/xlconstant_0_dout] [get_bd_cells custom_logic/xlconstant_0]
startgroup
set_property -dict [list CONFIG.C_IRQ_CONNECTION {1}] [get_bd_cells custom_logic/axi_intc_0]
endgroup
connect_bd_net [get_bd_pins custom_logic/intr_user] [get_bd_pins custom_logic/axi_intc_0/irq]
connect_bd_intf_net [get_bd_intf_pins custom_logic/axi_intc_0/s_axi] -boundary_type upper [get_bd_intf_pins custom_logic/axi_interconnect_0/M02_AXI]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_to_rm (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins custom_logic/axi_dma_0/s_axi_lite_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_to_rm (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins custom_logic/axi_intc_0/s_axi_aclk]
endgroup
regenerate_bd_layout -hierarchy [get_bd_cells custom_logic]
save_bd_design
assign_bd_address
save_bd_design
validate_bd_design
generate_target all [get_files  /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_dma_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_floating_point_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_1] }
catch { config_ip_cache -export [get_ips -all design_1_axi_intc_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_1] }
export_ip_user_files -of_objects [get_files /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_floating_point_0_0_synth_1 design_1_xbar_1_synth_1 -jobs 4
wait_on_run design_1_floating_point_0_0_synth_1
wait_on_run design_1_xbar_1_synth_1
export_simulation -of_objects [get_files /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.ip_user_files/sim_scripts -ip_user_files_dir /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.ip_user_files -ipstatic_source_dir /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.cache/compile_simlib/modelsim} {questa=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.cache/compile_simlib/questa} {ies=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.cache/compile_simlib/ies} {xcelium=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.cache/compile_simlib/xcelium} {vcs=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.cache/compile_simlib/vcs} {riviera=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
dcp_gen {}
