Analysis & Synthesis report for CPU-Pipelined
Wed Aug 14 07:58:31 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated
 15. Source assignments for RAM:ram_datos_instance|altsyncram:altsyncram_component|altsyncram_v7n1:auto_generated
 16. Parameter Settings for User Entity Instance: ROM:rom_memory|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: RAM:ram_datos_instance|altsyncram:altsyncram_component
 18. altsyncram Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "mux_2:mux_2_instance_writeback"
 20. Port Connectivity Checks: "MemoryWriteback_register:MemoryWriteback_register_instance"
 21. Port Connectivity Checks: "RAM:ram_datos_instance"
 22. Port Connectivity Checks: "mux_2:mux_2_instance_memory"
 23. Port Connectivity Checks: "decoderMemory:decoderExecute_instance"
 24. Port Connectivity Checks: "ExecuteMemory_register:ExecuteMemory_register_instance"
 25. Port Connectivity Checks: "mux_2:u_mux_2"
 26. Port Connectivity Checks: "ALU:ALU_instance"
 27. Port Connectivity Checks: "mux_2:mux_2_source_or_address"
 28. Port Connectivity Checks: "decoderMemory:decoder_instance"
 29. Port Connectivity Checks: "DecodeExecute_register:DecodeExecute_register_instance"
 30. Port Connectivity Checks: "mux_4:mux_4_instance"
 31. Port Connectivity Checks: "regfile:regfile_instance"
 32. Port Connectivity Checks: "mux_2inputs:mux_2_regfile"
 33. Port Connectivity Checks: "zeroExtend:zeroExtend_instance"
 34. Post-Synthesis Netlist Statistics for Top Partition
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Aug 14 07:58:30 2024           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; CPU-Pipelined                                   ;
; Top-level Entity Name           ; top                                             ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 19                                              ;
; Total pins                      ; 35                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,048,576                                       ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; CPU-Pipelined      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                              ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+
; top.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv                           ;         ;
; core/PC_register.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/PC_register.sv              ;         ;
; core/PC_adder.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/PC_adder.sv                 ;         ;
; core/mux_2inputs.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/mux_2inputs.sv              ;         ;
; core/FetchDecode_register.sv     ; yes             ; User SystemVerilog HDL File  ; C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/FetchDecode_register.sv     ;         ;
; memory/ROM.v                     ; yes             ; User Wizard-Generated File   ; C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/memory/ROM.v                     ;         ;
; memory/RAM.v                     ; yes             ; User Wizard-Generated File   ; C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/memory/RAM.v                     ;         ;
; core/controlUnit.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/controlUnit.sv              ;         ;
; core/signExtend.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/signExtend.sv               ;         ;
; core/zeroExtend.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/zeroExtend.sv               ;         ;
; core/regfile.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/regfile.sv                  ;         ;
; core/mux_4.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/mux_4.sv                    ;         ;
; core/DecodeExecute_register.sv   ; yes             ; User SystemVerilog HDL File  ; C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/DecodeExecute_register.sv   ;         ;
; core/alu.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/alu.sv                      ;         ;
; core/adder.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/adder.sv                    ;         ;
; core/substractor.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/substractor.sv              ;         ;
; core/LogicalShiftLeft.sv         ; yes             ; User SystemVerilog HDL File  ; C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/LogicalShiftLeft.sv         ;         ;
; core/negation.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/negation.sv                 ;         ;
; core/comparator.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/comparator.sv               ;         ;
; core/ExecuteMemory_register.sv   ; yes             ; User SystemVerilog HDL File  ; C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/ExecuteMemory_register.sv   ;         ;
; core/mux_2.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/mux_2.sv                    ;         ;
; core/decoderMemory.sv            ; yes             ; User SystemVerilog HDL File  ; C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/decoderMemory.sv            ;         ;
; core/MemoryWriteback_register.sv ; yes             ; User SystemVerilog HDL File  ; C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/MemoryWriteback_register.sv ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                          ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                           ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                              ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                            ;         ;
; db/altsyncram_q4g1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/db/altsyncram_q4g1.tdf           ;         ;
; db/decode_61a.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/db/decode_61a.tdf                ;         ;
; db/mux_chb.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/db/mux_chb.tdf                   ;         ;
; db/altsyncram_v7n1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/db/altsyncram_v7n1.tdf           ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 53        ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 72        ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 32        ;
;     -- 5 input functions                    ; 0         ;
;     -- 4 input functions                    ; 0         ;
;     -- <=3 input functions                  ; 40        ;
;                                             ;           ;
; Dedicated logic registers                   ; 19        ;
;                                             ;           ;
; I/O pins                                    ; 35        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 1048576   ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 147       ;
; Total fan-out                               ; 2336      ;
; Average fan-out                             ; 8.08      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                             ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                       ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |top                                      ; 72 (0)              ; 19 (0)                    ; 1048576           ; 0          ; 35   ; 0            ; |top                                                                                                      ; top             ; work         ;
;    |PC_adder:pc_add|                      ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|PC_adder:pc_add                                                                                      ; PC_adder        ; work         ;
;    |PC_register:pc_reg|                   ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |top|PC_register:pc_reg                                                                                   ; PC_register     ; work         ;
;    |ROM:rom_memory|                       ; 56 (0)              ; 3 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |top|ROM:rom_memory                                                                                       ; ROM             ; work         ;
;       |altsyncram:altsyncram_component|   ; 56 (0)              ; 3 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |top|ROM:rom_memory|altsyncram:altsyncram_component                                                       ; altsyncram      ; work         ;
;          |altsyncram_q4g1:auto_generated| ; 56 (0)              ; 3 (3)                     ; 1048576           ; 0          ; 0    ; 0            ; |top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated                        ; altsyncram_q4g1 ; work         ;
;             |decode_61a:rden_decode|      ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|decode_61a:rden_decode ; decode_61a      ; work         ;
;             |mux_chb:mux2|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|mux_chb:mux2           ; mux_chb         ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                         ;
+------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+-----------+
; Name                                                                                     ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF       ;
+------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+-----------+
; ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 65536        ; 16           ; --           ; --           ; 1048576 ; ./ROM.mif ;
+------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+-----------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                         ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |top|RAM:ram_datos_instance ; memory/RAM.v    ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |top|ROM:rom_memory         ; memory/ROM.v    ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                 ;
+---------------------------------------------------------------------------+----------------------------------------+
; Register name                                                             ; Reason for Removal                     ;
+---------------------------------------------------------------------------+----------------------------------------+
; MemoryWriteback_register:MemoryWriteback_register_instance|calcData[1..3] ; Stuck at GND due to stuck port data_in ;
; DecodeExecute_register:DecodeExecute_register_instance|srcB[4..15]        ; Stuck at GND due to stuck port data_in ;
; DecodeExecute_register:DecodeExecute_register_instance|alu_mux            ; Stuck at GND due to stuck port data_in ;
; DecodeExecute_register:DecodeExecute_register_instance|wme                ; Stuck at VCC due to stuck port data_in ;
; DecodeExecute_register:DecodeExecute_register_instance|mm                 ; Stuck at GND due to stuck port data_in ;
; FetchDecode_register:FetchDecode_register_instance|out[0..15]             ; Stuck at GND due to stuck port data_in ;
; ExecuteMemory_register:ExecuteMemory_register_instance|wme                ; Stuck at VCC due to stuck port data_in ;
; ExecuteMemory_register:ExecuteMemory_register_instance|mm                 ; Stuck at GND due to stuck port data_in ;
; DecodeExecute_register:DecodeExecute_register_instance|am                 ; Stuck at VCC due to stuck port data_in ;
; DecodeExecute_register:DecodeExecute_register_instance|wm                 ; Stuck at GND due to stuck port data_in ;
; DecodeExecute_register:DecodeExecute_register_instance|ALUop[0..2]        ; Stuck at GND due to stuck port data_in ;
; DecodeExecute_register:DecodeExecute_register_instance|wbs                ; Stuck at VCC due to stuck port data_in ;
; ExecuteMemory_register:ExecuteMemory_register_instance|wm                 ; Stuck at GND due to stuck port data_in ;
; ExecuteMemory_register:ExecuteMemory_register_instance|wbs                ; Stuck at VCC due to stuck port data_in ;
; regfile:regfile_instance|rf[0][4]                                         ; Stuck at GND due to stuck port data_in ;
; regfile:regfile_instance|rf[0][5]                                         ; Stuck at GND due to stuck port data_in ;
; regfile:regfile_instance|rf[0][6]                                         ; Stuck at GND due to stuck port data_in ;
; regfile:regfile_instance|rf[0][7]                                         ; Stuck at GND due to stuck port data_in ;
; regfile:regfile_instance|rf[0][8]                                         ; Stuck at GND due to stuck port data_in ;
; regfile:regfile_instance|rf[0][9]                                         ; Stuck at GND due to stuck port data_in ;
; regfile:regfile_instance|rf[0][10]                                        ; Stuck at GND due to stuck port data_in ;
; regfile:regfile_instance|rf[0][11]                                        ; Stuck at GND due to stuck port data_in ;
; regfile:regfile_instance|rf[0][12]                                        ; Stuck at GND due to stuck port data_in ;
; regfile:regfile_instance|rf[0][13]                                        ; Stuck at GND due to stuck port data_in ;
; regfile:regfile_instance|rf[0][14]                                        ; Stuck at GND due to stuck port data_in ;
; regfile:regfile_instance|rf[0][15]                                        ; Stuck at GND due to stuck port data_in ;
; MemoryWriteback_register:MemoryWriteback_register_instance|wbs            ; Stuck at VCC due to stuck port data_in ;
; ExecuteMemory_register:ExecuteMemory_register_instance|memData            ; Lost fanout                            ;
; DecodeExecute_register:DecodeExecute_register_instance|srcA[4..15]        ; Stuck at GND due to stuck port data_in ;
; MemoryWriteback_register:MemoryWriteback_register_instance|memData[0..3]  ; Lost fanout                            ;
; ExecuteMemory_register:ExecuteMemory_register_instance|ALUresult[0]       ; Lost fanout                            ;
; DecodeExecute_register:DecodeExecute_register_instance|srcB[0..3]         ; Lost fanout                            ;
; DecodeExecute_register:DecodeExecute_register_instance|srcA[3]            ; Lost fanout                            ;
; regfile:regfile_instance|rf[0][3]                                         ; Lost fanout                            ;
; DecodeExecute_register:DecodeExecute_register_instance|srcA[2]            ; Lost fanout                            ;
; regfile:regfile_instance|rf[0][2]                                         ; Lost fanout                            ;
; DecodeExecute_register:DecodeExecute_register_instance|srcA[1]            ; Lost fanout                            ;
; regfile:regfile_instance|rf[0][1]                                         ; Lost fanout                            ;
; DecodeExecute_register:DecodeExecute_register_instance|srcA[0]            ; Lost fanout                            ;
; regfile:regfile_instance|rf[0][0]                                         ; Lost fanout                            ;
; MemoryWriteback_register:MemoryWriteback_register_instance|calcData[0]    ; Lost fanout                            ;
; regfile:regfile_instance|rf[1][0]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[1][1]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[1][2]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[1][3]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[1][4]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[1][5]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[1][6]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[1][7]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[1][8]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[1][9]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[1][10]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[1][11]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[1][12]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[1][13]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[1][14]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[1][15]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[2][0]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[2][1]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[2][2]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[2][3]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[2][4]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[2][5]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[2][6]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[2][7]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[2][8]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[2][9]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[2][10]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[2][11]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[2][12]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[2][13]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[2][14]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[2][15]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[3][0]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[3][1]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[3][2]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[3][3]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[3][4]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[3][5]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[3][6]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[3][7]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[3][8]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[3][9]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[3][10]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[3][11]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[3][12]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[3][13]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[3][14]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[3][15]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[4][0]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[4][1]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[4][2]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[4][3]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[4][4]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[4][5]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[4][6]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[4][7]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[4][8]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[4][9]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[4][10]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[4][11]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[4][12]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[4][13]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[4][14]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[4][15]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[5][0]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[5][1]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[5][2]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[5][3]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[5][4]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[5][5]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[5][6]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[5][7]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[5][8]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[5][9]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[5][10]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[5][11]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[5][12]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[5][13]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[5][14]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[5][15]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[6][0]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[6][1]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[6][2]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[6][3]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[6][4]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[6][5]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[6][6]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[6][7]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[6][8]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[6][9]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[6][10]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[6][11]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[6][12]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[6][13]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[6][14]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[6][15]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[7][0]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[7][1]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[7][2]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[7][3]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[7][4]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[7][5]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[7][6]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[7][7]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[7][8]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[7][9]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[7][10]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[7][11]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[7][12]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[7][13]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[7][14]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[7][15]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[8][0]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[8][1]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[8][2]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[8][3]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[8][4]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[8][5]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[8][6]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[8][7]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[8][8]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[8][9]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[8][10]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[8][11]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[8][12]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[8][13]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[8][14]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[8][15]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[9][0]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[9][1]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[9][2]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[9][3]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[9][4]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[9][5]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[9][6]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[9][7]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[9][8]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[9][9]                                         ; Lost fanout                            ;
; regfile:regfile_instance|rf[9][10]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[9][11]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[9][12]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[9][13]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[9][14]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[9][15]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[10][0]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[10][1]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[10][2]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[10][3]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[10][4]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[10][5]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[10][6]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[10][7]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[10][8]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[10][9]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[10][10]                                       ; Lost fanout                            ;
; regfile:regfile_instance|rf[10][11]                                       ; Lost fanout                            ;
; regfile:regfile_instance|rf[10][12]                                       ; Lost fanout                            ;
; regfile:regfile_instance|rf[10][13]                                       ; Lost fanout                            ;
; regfile:regfile_instance|rf[10][14]                                       ; Lost fanout                            ;
; regfile:regfile_instance|rf[10][15]                                       ; Lost fanout                            ;
; regfile:regfile_instance|rf[11][0]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[11][1]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[11][2]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[11][3]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[11][4]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[11][5]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[11][6]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[11][7]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[11][8]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[11][9]                                        ; Lost fanout                            ;
; regfile:regfile_instance|rf[11][10]                                       ; Lost fanout                            ;
; regfile:regfile_instance|rf[11][11]                                       ; Lost fanout                            ;
; regfile:regfile_instance|rf[11][12]                                       ; Lost fanout                            ;
; regfile:regfile_instance|rf[11][13]                                       ; Lost fanout                            ;
; regfile:regfile_instance|rf[11][14]                                       ; Lost fanout                            ;
; regfile:regfile_instance|rf[11][15]                                       ; Lost fanout                            ;
; Total Number of Removed Registers = 264                                   ;                                        ;
+---------------------------------------------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                    ;
+------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------+
; Register name                                                          ; Reason for Removal        ; Registers Removed due to This Register                                    ;
+------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------+
; FetchDecode_register:FetchDecode_register_instance|out[0]              ; Stuck at GND              ; DecodeExecute_register:DecodeExecute_register_instance|srcA[4],           ;
;                                                                        ; due to stuck port data_in ; DecodeExecute_register:DecodeExecute_register_instance|srcA[5],           ;
;                                                                        ;                           ; DecodeExecute_register:DecodeExecute_register_instance|srcA[6],           ;
;                                                                        ;                           ; DecodeExecute_register:DecodeExecute_register_instance|srcA[7],           ;
;                                                                        ;                           ; DecodeExecute_register:DecodeExecute_register_instance|srcA[8],           ;
;                                                                        ;                           ; DecodeExecute_register:DecodeExecute_register_instance|srcA[9],           ;
;                                                                        ;                           ; DecodeExecute_register:DecodeExecute_register_instance|srcA[10],          ;
;                                                                        ;                           ; DecodeExecute_register:DecodeExecute_register_instance|srcA[11],          ;
;                                                                        ;                           ; DecodeExecute_register:DecodeExecute_register_instance|srcA[12],          ;
;                                                                        ;                           ; DecodeExecute_register:DecodeExecute_register_instance|srcA[13],          ;
;                                                                        ;                           ; DecodeExecute_register:DecodeExecute_register_instance|srcA[14],          ;
;                                                                        ;                           ; DecodeExecute_register:DecodeExecute_register_instance|srcA[15],          ;
;                                                                        ;                           ; regfile:regfile_instance|rf[11][0], regfile:regfile_instance|rf[11][1],   ;
;                                                                        ;                           ; regfile:regfile_instance|rf[11][2], regfile:regfile_instance|rf[11][3],   ;
;                                                                        ;                           ; regfile:regfile_instance|rf[11][4], regfile:regfile_instance|rf[11][5],   ;
;                                                                        ;                           ; regfile:regfile_instance|rf[11][6], regfile:regfile_instance|rf[11][7],   ;
;                                                                        ;                           ; regfile:regfile_instance|rf[11][8], regfile:regfile_instance|rf[11][9],   ;
;                                                                        ;                           ; regfile:regfile_instance|rf[11][10], regfile:regfile_instance|rf[11][11], ;
;                                                                        ;                           ; regfile:regfile_instance|rf[11][12], regfile:regfile_instance|rf[11][13], ;
;                                                                        ;                           ; regfile:regfile_instance|rf[11][14], regfile:regfile_instance|rf[11][15]  ;
; FetchDecode_register:FetchDecode_register_instance|out[12]             ; Stuck at GND              ; DecodeExecute_register:DecodeExecute_register_instance|am,                ;
;                                                                        ; due to stuck port data_in ; DecodeExecute_register:DecodeExecute_register_instance|wm,                ;
;                                                                        ;                           ; DecodeExecute_register:DecodeExecute_register_instance|ALUop[0],          ;
;                                                                        ;                           ; DecodeExecute_register:DecodeExecute_register_instance|wbs,               ;
;                                                                        ;                           ; ExecuteMemory_register:ExecuteMemory_register_instance|wm,                ;
;                                                                        ;                           ; ExecuteMemory_register:ExecuteMemory_register_instance|wbs,               ;
;                                                                        ;                           ; regfile:regfile_instance|rf[0][4], regfile:regfile_instance|rf[0][5],     ;
;                                                                        ;                           ; regfile:regfile_instance|rf[0][6], regfile:regfile_instance|rf[0][7],     ;
;                                                                        ;                           ; regfile:regfile_instance|rf[0][8], regfile:regfile_instance|rf[0][9],     ;
;                                                                        ;                           ; regfile:regfile_instance|rf[0][10], regfile:regfile_instance|rf[0][11],   ;
;                                                                        ;                           ; regfile:regfile_instance|rf[0][12], regfile:regfile_instance|rf[0][13],   ;
;                                                                        ;                           ; regfile:regfile_instance|rf[0][14], regfile:regfile_instance|rf[0][15],   ;
;                                                                        ;                           ; MemoryWriteback_register:MemoryWriteback_register_instance|wbs,           ;
;                                                                        ;                           ; DecodeExecute_register:DecodeExecute_register_instance|srcB[3],           ;
;                                                                        ;                           ; DecodeExecute_register:DecodeExecute_register_instance|srcB[2],           ;
;                                                                        ;                           ; DecodeExecute_register:DecodeExecute_register_instance|srcB[1],           ;
;                                                                        ;                           ; regfile:regfile_instance|rf[0][3], regfile:regfile_instance|rf[0][2],     ;
;                                                                        ;                           ; regfile:regfile_instance|rf[0][1]                                         ;
; MemoryWriteback_register:MemoryWriteback_register_instance|calcData[1] ; Stuck at GND              ; MemoryWriteback_register:MemoryWriteback_register_instance|memData[3],    ;
;                                                                        ; due to stuck port data_in ; MemoryWriteback_register:MemoryWriteback_register_instance|memData[2],    ;
;                                                                        ;                           ; MemoryWriteback_register:MemoryWriteback_register_instance|memData[1],    ;
;                                                                        ;                           ; MemoryWriteback_register:MemoryWriteback_register_instance|memData[0],    ;
;                                                                        ;                           ; MemoryWriteback_register:MemoryWriteback_register_instance|calcData[0]    ;
; DecodeExecute_register:DecodeExecute_register_instance|srcB[4]         ; Stuck at GND              ; DecodeExecute_register:DecodeExecute_register_instance|srcB[0],           ;
;                                                                        ; due to stuck port data_in ; DecodeExecute_register:DecodeExecute_register_instance|srcA[0],           ;
;                                                                        ;                           ; regfile:regfile_instance|rf[0][0]                                         ;
; DecodeExecute_register:DecodeExecute_register_instance|wme             ; Stuck at VCC              ; ExecuteMemory_register:ExecuteMemory_register_instance|wme,               ;
;                                                                        ; due to stuck port data_in ; ExecuteMemory_register:ExecuteMemory_register_instance|ALUresult[0]       ;
; DecodeExecute_register:DecodeExecute_register_instance|mm              ; Stuck at GND              ; ExecuteMemory_register:ExecuteMemory_register_instance|mm,                ;
;                                                                        ; due to stuck port data_in ; ExecuteMemory_register:ExecuteMemory_register_instance|memData            ;
; FetchDecode_register:FetchDecode_register_instance|out[13]             ; Stuck at GND              ; DecodeExecute_register:DecodeExecute_register_instance|ALUop[1]           ;
;                                                                        ; due to stuck port data_in ;                                                                           ;
; FetchDecode_register:FetchDecode_register_instance|out[14]             ; Stuck at GND              ; DecodeExecute_register:DecodeExecute_register_instance|ALUop[2]           ;
;                                                                        ; due to stuck port data_in ;                                                                           ;
+------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 19    ;
; Number of registers using Synchronous Clear  ; 16    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|mux_chb:mux2|l3_w0_n0_mux_dataout ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM:ram_datos_instance|altsyncram:altsyncram_component|altsyncram_v7n1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM:rom_memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                         ;
; WIDTH_A                            ; 16                   ; Signed Integer                  ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; ./ROM.mif            ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_q4g1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:ram_datos_instance|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                 ;
; WIDTH_A                            ; 12                   ; Signed Integer                          ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                          ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; ./RAM.mif            ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_v7n1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                   ;
+-------------------------------------------+--------------------------------------------------------+
; Name                                      ; Value                                                  ;
+-------------------------------------------+--------------------------------------------------------+
; Number of entity instances                ; 2                                                      ;
; Entity Instance                           ; ROM:rom_memory|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                    ;
;     -- WIDTH_A                            ; 16                                                     ;
;     -- NUMWORDS_A                         ; 65536                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                           ;
;     -- WIDTH_B                            ; 1                                                      ;
;     -- NUMWORDS_B                         ; 1                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
; Entity Instance                           ; RAM:ram_datos_instance|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                            ;
;     -- WIDTH_A                            ; 12                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                           ;
;     -- WIDTH_B                            ; 1                                                      ;
;     -- NUMWORDS_B                         ; 1                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
+-------------------------------------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2:mux_2_instance_writeback"                                                                                          ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; out  ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (4 bits) it drives; bit(s) "out[15..4]" have no fanouts ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MemoryWriteback_register:MemoryWriteback_register_instance"                                                                                                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                          ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; calcData_in  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "calcData_in[15..1]" will be connected to GND.                            ;
; reg_dest_in  ; Input  ; Warning  ; Input port expression (4 bits) is wider than the input port (1 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ni_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; reg_dest_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM:ram_datos_instance"                                                                                                                                                                   ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address     ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data        ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[11..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; q           ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (16 bits) it drives.  The 4 most-significant bit(s) in the port expression will be connected to GND.            ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2:mux_2_instance_memory"                                                                                             ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; out  ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "out[15..1]" have no fanouts ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decoderMemory:decoderExecute_instance"                                                                                                                          ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                           ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; data_in            ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "data_in[15..1]" will be connected to GND. ;
; data_out_0[15..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ExecuteMemory_register:ExecuteMemory_register_instance"                                                                                                                                                  ;
+----------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALUresult_in               ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "ALUresult_in[15..1]" will be connected to GND.                             ;
; memData_in                 ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (1 bits) it drives.  The 15 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reg_dest_in                ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "reg_dest_in[4..4]" will be connected to GND.                                ;
; ALUresult_out              ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "ALUresult_out[15..1]" have no fanouts                                                 ;
; memData_out                ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (16 bits) it drives.  The 15 most-significant bit(s) in the port expression will be connected to GND.            ;
; reg_dest_out               ; Output ; Warning  ; Output or bidir port (5 bits) is wider than the port expression (4 bits) it drives; bit(s) "reg_dest_out[4..4]" have no fanouts                                                    ;
; reg_dest_out[3..1]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; reg_dest_data_writeback_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+----------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2:u_mux_2"                                                                                                           ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; out  ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "out[15..1]" have no fanouts ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU_instance"                                                                    ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; flagN ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; flagZ ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2:mux_2_source_or_address"                                                                                                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; data1 ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "data1[15..1]" will be connected to GND. ;
; out   ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "out[15..1]" have no fanouts                        ;
; out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decoderMemory:decoder_instance"                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out_1[15..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DecodeExecute_register:DecodeExecute_register_instance"                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; srcB_in ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "srcB_in[15..4]" will be connected to GND. ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_4:mux_4_instance"                                                                                                    ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; out  ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (4 bits) it drives; bit(s) "out[15..4]" have no fanouts ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regfile:regfile_instance"                                                                                                                    ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; wd3  ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "wd3[15..4]" will be connected to GND. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2inputs:mux_2_regfile"                                                                                                                       ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; data0 ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "data0[15..4]" will be connected to GND. ;
; data1 ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "data1[15..4]" will be connected to GND. ;
; out   ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (4 bits) it drives; bit(s) "out[15..4]" have no fanouts                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "zeroExtend:zeroExtend_instance"                                                                                                                                                       ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                           ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Immediate ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (8 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 19                          ;
;     SCLR              ; 16                          ;
;     plain             ; 3                           ;
; arriav_lcell_comb     ; 72                          ;
;     arith             ; 16                          ;
;         2 data inputs ; 16                          ;
;     normal            ; 56                          ;
;         3 data inputs ; 24                          ;
;         6 data inputs ; 32                          ;
; boundary_port         ; 35                          ;
; stratixv_ram_block    ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 2.50                        ;
; Average LUT depth     ; 1.93                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Wed Aug 14 07:58:22 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU-Pipelined -c CPU-Pipelined
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file top.sv
    Info (12023): Found entity 1: top File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/pc_register.sv
    Info (12023): Found entity 1: PC_register File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/PC_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/pc_adder.sv
    Info (12023): Found entity 1: PC_adder File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/PC_adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/mux_2inputs.sv
    Info (12023): Found entity 1: mux_2inputs File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/mux_2inputs.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/fetchdecode_register.sv
    Info (12023): Found entity 1: FetchDecode_register File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/FetchDecode_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/rom_tb.sv
    Info (12023): Found entity 1: ROM_tb File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/testbenches/ROM_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/fetch_stage_tb.sv
    Info (12023): Found entity 1: Fetch_Stage_tb File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/testbenches/Fetch_Stage_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file memory/rom.v
    Info (12023): Found entity 1: ROM File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/memory/ROM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file memory/ram.v
    Info (12023): Found entity 1: RAM File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/memory/RAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file core/controlunit.sv
    Info (12023): Found entity 1: controlUnit File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/controlUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/signextend.sv
    Info (12023): Found entity 1: signExtend File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/signExtend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/zeroextend.sv
    Info (12023): Found entity 1: zeroExtend File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/zeroExtend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/regfile.sv
    Info (12023): Found entity 1: regfile File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/regfile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/mux_4.sv
    Info (12023): Found entity 1: mux_4 File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/mux_4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/decodeexecute_register.sv
    Info (12023): Found entity 1: DecodeExecute_register File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/DecodeExecute_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/decodeexecute_register_tb.sv
    Info (12023): Found entity 1: DecodeExecute_register_tb File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/testbenches/DecodeExecute_register_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/decode_stage_tb.sv
    Info (12023): Found entity 1: Decode_Stage_tb File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/testbenches/Decode_Stage_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file core/alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/adder.sv
    Info (12023): Found entity 1: adder File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/substractor.sv
    Info (12023): Found entity 1: subtractor File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/substractor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/logicalshiftleft.sv
    Info (12023): Found entity 1: LogicalShiftLeft File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/LogicalShiftLeft.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/negation.sv
    Info (12023): Found entity 1: negation File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/negation.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/comparator.sv
    Info (12023): Found entity 1: comparator File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/comparator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/executememory_register.sv
    Info (12023): Found entity 1: ExecuteMemory_register File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/ExecuteMemory_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/mux_2.sv
    Info (12023): Found entity 1: mux_2 File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/mux_2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/decodermemory.sv
    Info (12023): Found entity 1: decoderMemory File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/decoderMemory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/execute_memory_tb.sv
    Info (12023): Found entity 1: Execute_Memory_tb File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/testbenches/Execute_Memory_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/memory_writeback_tb.sv
    Info (12023): Found entity 1: Memory_Writeback_tb File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/testbenches/Memory_Writeback_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file core/memorywriteback_register.sv
    Info (12023): Found entity 1: MemoryWriteback_register File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/MemoryWriteback_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/cpu_tb.sv
    Info (12023): Found entity 1: CPU_tb File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/testbenches/CPU_tb.sv Line: 3
Warning (10236): Verilog HDL Implicit Net warning at top.sv(123): created implicit net for "reg_dest_enable" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 123
Warning (10236): Verilog HDL Implicit Net warning at top.sv(205): created implicit net for "output_alu_mux" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 205
Warning (10236): Verilog HDL Implicit Net warning at top.sv(207): created implicit net for "output_execute" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 207
Warning (10236): Verilog HDL Implicit Net warning at top.sv(215): created implicit net for "flagN" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 215
Warning (10236): Verilog HDL Implicit Net warning at top.sv(216): created implicit net for "flagZ" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 216
Warning (10236): Verilog HDL Implicit Net warning at top.sv(257): created implicit net for "output_memory_mux" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 257
Warning (10236): Verilog HDL Implicit Net warning at top.sv(275): created implicit net for "wbs_writeback" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 275
Warning (10236): Verilog HDL Implicit Net warning at top.sv(278): created implicit net for "ni_writeback" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 278
Warning (10236): Verilog HDL Implicit Net warning at Execute_Memory_tb.sv(74): created implicit net for "write_Data_execute" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/testbenches/Execute_Memory_tb.sv Line: 74
Warning (10236): Verilog HDL Implicit Net warning at Execute_Memory_tb.sv(79): created implicit net for "output_alu_mux" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/testbenches/Execute_Memory_tb.sv Line: 79
Warning (10236): Verilog HDL Implicit Net warning at Execute_Memory_tb.sv(81): created implicit net for "output_execute" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/testbenches/Execute_Memory_tb.sv Line: 81
Warning (10236): Verilog HDL Implicit Net warning at Execute_Memory_tb.sv(89): created implicit net for "flagN" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/testbenches/Execute_Memory_tb.sv Line: 89
Warning (10236): Verilog HDL Implicit Net warning at Execute_Memory_tb.sv(90): created implicit net for "flagZ" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/testbenches/Execute_Memory_tb.sv Line: 90
Warning (10236): Verilog HDL Implicit Net warning at Memory_Writeback_tb.sv(63): created implicit net for "output_memory_mux" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/testbenches/Memory_Writeback_tb.sv Line: 63
Warning (10236): Verilog HDL Implicit Net warning at Memory_Writeback_tb.sv(81): created implicit net for "wbs_writeback" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/testbenches/Memory_Writeback_tb.sv Line: 81
Warning (10236): Verilog HDL Implicit Net warning at Memory_Writeback_tb.sv(84): created implicit net for "ni_writeback" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/testbenches/Memory_Writeback_tb.sv Line: 84
Warning (10236): Verilog HDL Implicit Net warning at Memory_Writeback_tb.sv(92): created implicit net for "readCoordinate_writeback" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/testbenches/Memory_Writeback_tb.sv Line: 92
Warning (10236): Verilog HDL Implicit Net warning at Memory_Writeback_tb.sv(95): created implicit net for "wd3" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/testbenches/Memory_Writeback_tb.sv Line: 95
Warning (10236): Verilog HDL Implicit Net warning at CPU_tb.sv(121): created implicit net for "reg_dest_enable" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/testbenches/CPU_tb.sv Line: 121
Warning (10236): Verilog HDL Implicit Net warning at CPU_tb.sv(203): created implicit net for "output_alu_mux" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/testbenches/CPU_tb.sv Line: 203
Warning (10236): Verilog HDL Implicit Net warning at CPU_tb.sv(205): created implicit net for "output_execute" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/testbenches/CPU_tb.sv Line: 205
Warning (10236): Verilog HDL Implicit Net warning at CPU_tb.sv(213): created implicit net for "flagN" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/testbenches/CPU_tb.sv Line: 213
Warning (10236): Verilog HDL Implicit Net warning at CPU_tb.sv(214): created implicit net for "flagZ" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/testbenches/CPU_tb.sv Line: 214
Warning (10236): Verilog HDL Implicit Net warning at CPU_tb.sv(255): created implicit net for "output_memory_mux" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/testbenches/CPU_tb.sv Line: 255
Warning (10236): Verilog HDL Implicit Net warning at CPU_tb.sv(273): created implicit net for "wbs_writeback" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/testbenches/CPU_tb.sv Line: 273
Warning (10236): Verilog HDL Implicit Net warning at CPU_tb.sv(276): created implicit net for "ni_writeback" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/testbenches/CPU_tb.sv Line: 276
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "PC_register" for hierarchy "PC_register:pc_reg" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 76
Info (12128): Elaborating entity "PC_adder" for hierarchy "PC_adder:pc_add" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 83
Info (12128): Elaborating entity "mux_2inputs" for hierarchy "mux_2inputs:mux_2inputs_PC" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 91
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:rom_memory" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 98
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM:rom_memory|altsyncram:altsyncram_component" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/memory/ROM.v Line: 81
Info (12130): Elaborated megafunction instantiation "ROM:rom_memory|altsyncram:altsyncram_component" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/memory/ROM.v Line: 81
Info (12133): Instantiated megafunction "ROM:rom_memory|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/memory/ROM.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./ROM.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q4g1.tdf
    Info (12023): Found entity 1: altsyncram_q4g1 File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/db/altsyncram_q4g1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_q4g1" for hierarchy "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/db/decode_61a.tdf Line: 22
Info (12128): Elaborating entity "decode_61a" for hierarchy "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|decode_61a:rden_decode" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/db/altsyncram_q4g1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_chb.tdf
    Info (12023): Found entity 1: mux_chb File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/db/mux_chb.tdf Line: 22
Info (12128): Elaborating entity "mux_chb" for hierarchy "ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|mux_chb:mux2" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/db/altsyncram_q4g1.tdf Line: 40
Info (12128): Elaborating entity "FetchDecode_register" for hierarchy "FetchDecode_register:FetchDecode_register_instance" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 106
Info (12128): Elaborating entity "controlUnit" for hierarchy "controlUnit:control_unit_instance" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 124
Info (12128): Elaborating entity "signExtend" for hierarchy "signExtend:signExtend_instance" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 130
Info (12128): Elaborating entity "zeroExtend" for hierarchy "zeroExtend:zeroExtend_instance" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 136
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:regfile_instance" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 156
Info (12128): Elaborating entity "mux_4" for hierarchy "mux_4:mux_4_instance" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 165
Info (12128): Elaborating entity "DecodeExecute_register" for hierarchy "DecodeExecute_register:DecodeExecute_register_instance" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 194
Warning (10230): Verilog HDL assignment warning at DecodeExecute_register.sv(52): truncated value with size 4 to match size of target (1) File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/DecodeExecute_register.sv Line: 52
Info (12128): Elaborating entity "decoderMemory" for hierarchy "decoderMemory:decoder_instance" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 201
Info (12128): Elaborating entity "mux_2" for hierarchy "mux_2:mux_2_source_or_address" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 208
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU_instance" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 217
Info (12128): Elaborating entity "adder" for hierarchy "ALU:ALU_instance|adder:u_adder" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/alu.sv Line: 16
Info (12128): Elaborating entity "subtractor" for hierarchy "ALU:ALU_instance|subtractor:u_subtractor" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/alu.sv Line: 21
Info (12128): Elaborating entity "LogicalShiftLeft" for hierarchy "ALU:ALU_instance|LogicalShiftLeft:LogicalShiftLeft_inst" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/alu.sv Line: 26
Info (12128): Elaborating entity "negation" for hierarchy "ALU:ALU_instance|negation:negation_inst" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/alu.sv Line: 30
Warning (10230): Verilog HDL assignment warning at negation.sv(5): truncated value with size 32 to match size of target (16) File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/negation.sv Line: 5
Info (12128): Elaborating entity "comparator" for hierarchy "ALU:ALU_instance|comparator:comparator_inst" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/core/alu.sv Line: 35
Info (12128): Elaborating entity "ExecuteMemory_register" for hierarchy "ExecuteMemory_register:ExecuteMemory_register_instance" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 244
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:ram_datos_instance" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 266
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM:ram_datos_instance|altsyncram:altsyncram_component" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/memory/RAM.v Line: 85
Info (12130): Elaborated megafunction instantiation "RAM:ram_datos_instance|altsyncram:altsyncram_component" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/memory/RAM.v Line: 85
Info (12133): Instantiated megafunction "RAM:ram_datos_instance|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/memory/RAM.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./RAM.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v7n1.tdf
    Info (12023): Found entity 1: altsyncram_v7n1 File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/db/altsyncram_v7n1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_v7n1" for hierarchy "RAM:ram_datos_instance|altsyncram:altsyncram_component|altsyncram_v7n1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "MemoryWriteback_register" for hierarchy "MemoryWriteback_register:MemoryWriteback_register_instance" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 280
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "mem_Data_memory[15]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[14]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[13]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[12]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "mem_Data_memory[15]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[14]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[13]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[12]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "mem_Data_memory[15]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[14]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[13]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[12]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "write_Data_memory[15]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[14]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[13]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[12]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[11]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[10]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[9]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[8]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[7]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[6]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[5]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[4]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[3]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[2]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "mem_Data_memory[15]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[14]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[13]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[12]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "write_Data_memory[15]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[14]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[13]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[12]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[11]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[10]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[9]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[8]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[7]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[6]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[5]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[4]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[3]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[2]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "mem_Data_memory[15]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[14]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[13]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[12]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "write_Data_memory[15]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[14]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[13]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[12]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[11]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[10]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[9]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[8]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[7]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[6]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[5]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[4]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[3]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[2]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "mem_Data_memory[15]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[14]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[13]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[12]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "write_Data_memory[15]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[14]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[13]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[12]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[11]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[10]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[9]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[8]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[7]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[6]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[5]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[4]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[3]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[2]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "mem_Data_memory[15]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[14]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[13]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[12]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "write_Data_memory[15]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[14]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[13]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[12]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[11]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[10]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[9]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[8]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[7]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[6]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[5]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[4]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[3]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[2]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "mem_Data_memory[15]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[14]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[13]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[12]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "write_Data_memory[15]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[14]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[13]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[12]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[11]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[10]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[9]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[8]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[7]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[6]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[5]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[4]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[3]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[2]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "mem_Data_memory[15]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[14]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[13]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[12]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "write_Data_memory[15]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[14]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[13]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[12]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[11]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[10]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[9]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[8]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[7]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[6]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[5]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[4]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[3]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[2]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "mem_Data_memory[15]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[14]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[13]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[12]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "write_Data_memory[15]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[14]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[13]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[12]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[11]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[10]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[9]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[8]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[7]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[6]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[5]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[4]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[3]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[2]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "mem_Data_memory[15]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[14]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[13]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[12]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "write_Data_memory[15]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[14]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[13]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[12]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[11]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[10]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[9]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[8]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[7]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[6]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[5]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[4]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[3]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[2]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "mem_Data_memory[15]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[14]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[13]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[12]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "write_Data_memory[15]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[14]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[13]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[12]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[11]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[10]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[9]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[8]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[7]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[6]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[5]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[4]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[3]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[2]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "mem_Data_memory[15]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[14]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[13]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[12]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "write_Data_memory[15]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[14]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[13]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[12]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[11]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[10]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[9]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[8]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[7]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[6]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[5]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[4]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[3]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[2]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "mem_Data_memory[15]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[14]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[13]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[12]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "write_Data_memory[15]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[14]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[13]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[12]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[11]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[10]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[9]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[8]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[7]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[6]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[5]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[4]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[3]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[2]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "mem_Data_memory[15]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[14]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[13]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[12]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "write_Data_memory[15]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[14]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[13]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[12]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[11]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[10]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[9]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[8]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[7]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[6]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[5]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[4]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[3]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[2]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "mem_Data_memory[15]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[14]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[13]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[12]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "write_Data_memory[15]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[14]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[13]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[12]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[11]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[10]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[9]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[8]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[7]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[6]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[5]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[4]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[3]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[2]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "mem_Data_memory[15]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[14]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[13]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[12]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "write_Data_memory[15]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[14]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[13]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[12]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[11]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[10]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[9]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[8]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[7]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[6]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[5]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[4]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[3]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[2]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "mem_Data_memory[15]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[14]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[13]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[12]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "write_Data_memory[15]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[14]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[13]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[12]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[11]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[10]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[9]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[8]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[7]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[6]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[5]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[4]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[3]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[2]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "mem_Data_memory[15]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[14]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[13]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[12]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "write_Data_memory[15]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[14]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[13]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[12]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[11]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[10]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[9]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[8]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[7]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[6]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[5]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[4]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[3]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[2]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "write_Data_memory[1]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 61
    Warning (12110): Net "mem_Data_memory[15]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[14]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[13]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
    Warning (12110): Net "mem_Data_memory[12]" is missing source, defaulting to GND File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 63
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "RAM:ram_datos_instance|altsyncram:altsyncram_component|altsyncram_v7n1:auto_generated|q_a[0]" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/db/altsyncram_v7n1.tdf Line: 36
        Warning (14320): Synthesized away node "RAM:ram_datos_instance|altsyncram:altsyncram_component|altsyncram_v7n1:auto_generated|q_a[1]" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/db/altsyncram_v7n1.tdf Line: 60
        Warning (14320): Synthesized away node "RAM:ram_datos_instance|altsyncram:altsyncram_component|altsyncram_v7n1:auto_generated|q_a[2]" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/db/altsyncram_v7n1.tdf Line: 84
        Warning (14320): Synthesized away node "RAM:ram_datos_instance|altsyncram:altsyncram_component|altsyncram_v7n1:auto_generated|q_a[3]" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/db/altsyncram_v7n1.tdf Line: 108
        Warning (14320): Synthesized away node "RAM:ram_datos_instance|altsyncram:altsyncram_component|altsyncram_v7n1:auto_generated|q_a[4]" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/db/altsyncram_v7n1.tdf Line: 132
        Warning (14320): Synthesized away node "RAM:ram_datos_instance|altsyncram:altsyncram_component|altsyncram_v7n1:auto_generated|q_a[5]" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/db/altsyncram_v7n1.tdf Line: 156
        Warning (14320): Synthesized away node "RAM:ram_datos_instance|altsyncram:altsyncram_component|altsyncram_v7n1:auto_generated|q_a[6]" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/db/altsyncram_v7n1.tdf Line: 180
        Warning (14320): Synthesized away node "RAM:ram_datos_instance|altsyncram:altsyncram_component|altsyncram_v7n1:auto_generated|q_a[7]" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/db/altsyncram_v7n1.tdf Line: 204
        Warning (14320): Synthesized away node "RAM:ram_datos_instance|altsyncram:altsyncram_component|altsyncram_v7n1:auto_generated|q_a[8]" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/db/altsyncram_v7n1.tdf Line: 228
        Warning (14320): Synthesized away node "RAM:ram_datos_instance|altsyncram:altsyncram_component|altsyncram_v7n1:auto_generated|q_a[9]" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/db/altsyncram_v7n1.tdf Line: 252
        Warning (14320): Synthesized away node "RAM:ram_datos_instance|altsyncram:altsyncram_component|altsyncram_v7n1:auto_generated|q_a[10]" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/db/altsyncram_v7n1.tdf Line: 276
        Warning (14320): Synthesized away node "RAM:ram_datos_instance|altsyncram:altsyncram_component|altsyncram_v7n1:auto_generated|q_a[11]" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/db/altsyncram_v7n1.tdf Line: 300
Warning (12241): 13 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 195 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "select" File: C:/Users/Joseph/Documents/ProyectosQuartus/CPU-Pipelined/top.sv Line: 4
Info (21057): Implemented 238 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 75 logic cells
    Info (21064): Implemented 128 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 401 warnings
    Info: Peak virtual memory: 4921 megabytes
    Info: Processing ended: Wed Aug 14 07:58:31 2024
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:08


