{
  "module_name": "aic7xxx_reg.h_shipped",
  "hash_id": "63f30ee85ed2831fbe31ffaac6d2397a9b431fe6cf044a3fb2fb7c93175175b8",
  "original_prompt": "Ingested from linux-6.6.14/drivers/scsi/aic7xxx/aic7xxx_reg.h_shipped",
  "human_readable_source": "/*\n * DO NOT EDIT - This file is automatically generated\n *\t\t from the following source files:\n *\n * $Id: //depot/aic7xxx/aic7xxx/aic7xxx.seq#58 $\n * $Id: //depot/aic7xxx/aic7xxx/aic7xxx.reg#40 $\n */\ntypedef int (ahc_reg_print_t)(u_int, u_int *, u_int);\ntypedef struct ahc_reg_parse_entry {\n\tchar\t*name;\n\tuint8_t\t value;\n\tuint8_t\t mask;\n} ahc_reg_parse_entry_t;\n\n#if AIC_DEBUG_REGISTERS\nahc_reg_print_t ahc_scsiseq_print;\n#else\n#define ahc_scsiseq_print(regvalue, cur_col, wrap) \\\n    ahc_print_register(NULL, 0, \"SCSISEQ\", 0x00, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahc_reg_print_t ahc_sxfrctl0_print;\n#else\n#define ahc_sxfrctl0_print(regvalue, cur_col, wrap) \\\n    ahc_print_register(NULL, 0, \"SXFRCTL0\", 0x01, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahc_reg_print_t ahc_scsisigi_print;\n#else\n#define ahc_scsisigi_print(regvalue, cur_col, wrap) \\\n    ahc_print_register(NULL, 0, \"SCSISIGI\", 0x03, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahc_reg_print_t ahc_scsirate_print;\n#else\n#define ahc_scsirate_print(regvalue, cur_col, wrap) \\\n    ahc_print_register(NULL, 0, \"SCSIRATE\", 0x04, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahc_reg_print_t ahc_sstat0_print;\n#else\n#define ahc_sstat0_print(regvalue, cur_col, wrap) \\\n    ahc_print_register(NULL, 0, \"SSTAT0\", 0x0b, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahc_reg_print_t ahc_sstat1_print;\n#else\n#define ahc_sstat1_print(regvalue, cur_col, wrap) \\\n    ahc_print_register(NULL, 0, \"SSTAT1\", 0x0c, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahc_reg_print_t ahc_sstat2_print;\n#else\n#define ahc_sstat2_print(regvalue, cur_col, wrap) \\\n    ahc_print_register(NULL, 0, \"SSTAT2\", 0x0d, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahc_reg_print_t ahc_sstat3_print;\n#else\n#define ahc_sstat3_print(regvalue, cur_col, wrap) \\\n    ahc_print_register(NULL, 0, \"SSTAT3\", 0x0e, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahc_reg_print_t ahc_simode0_print;\n#else\n#define ahc_simode0_print(regvalue, cur_col, wrap) \\\n    ahc_print_register(NULL, 0, \"SIMODE0\", 0x10, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahc_reg_print_t ahc_simode1_print;\n#else\n#define ahc_simode1_print(regvalue, cur_col, wrap) \\\n    ahc_print_register(NULL, 0, \"SIMODE1\", 0x11, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahc_reg_print_t ahc_scsibusl_print;\n#else\n#define ahc_scsibusl_print(regvalue, cur_col, wrap) \\\n    ahc_print_register(NULL, 0, \"SCSIBUSL\", 0x12, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahc_reg_print_t ahc_sblkctl_print;\n#else\n#define ahc_sblkctl_print(regvalue, cur_col, wrap) \\\n    ahc_print_register(NULL, 0, \"SBLKCTL\", 0x1f, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahc_reg_print_t ahc_seq_flags_print;\n#else\n#define ahc_seq_flags_print(regvalue, cur_col, wrap) \\\n    ahc_print_register(NULL, 0, \"SEQ_FLAGS\", 0x3c, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahc_reg_print_t ahc_lastphase_print;\n#else\n#define ahc_lastphase_print(regvalue, cur_col, wrap) \\\n    ahc_print_register(NULL, 0, \"LASTPHASE\", 0x3f, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahc_reg_print_t ahc_seqctl_print;\n#else\n#define ahc_seqctl_print(regvalue, cur_col, wrap) \\\n    ahc_print_register(NULL, 0, \"SEQCTL\", 0x60, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahc_reg_print_t ahc_sram_base_print;\n#else\n#define ahc_sram_base_print(regvalue, cur_col, wrap) \\\n    ahc_print_register(NULL, 0, \"SRAM_BASE\", 0x70, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahc_reg_print_t ahc_error_print;\n#else\n#define ahc_error_print(regvalue, cur_col, wrap) \\\n    ahc_print_register(NULL, 0, \"ERROR\", 0x92, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahc_reg_print_t ahc_dfcntrl_print;\n#else\n#define ahc_dfcntrl_print(regvalue, cur_col, wrap) \\\n    ahc_print_register(NULL, 0, \"DFCNTRL\", 0x93, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahc_reg_print_t ahc_dfstatus_print;\n#else\n#define ahc_dfstatus_print(regvalue, cur_col, wrap) \\\n    ahc_print_register(NULL, 0, \"DFSTATUS\", 0x94, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahc_reg_print_t ahc_scsiphase_print;\n#else\n#define ahc_scsiphase_print(regvalue, cur_col, wrap) \\\n    ahc_print_register(NULL, 0, \"SCSIPHASE\", 0x9e, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahc_reg_print_t ahc_scb_base_print;\n#else\n#define ahc_scb_base_print(regvalue, cur_col, wrap) \\\n    ahc_print_register(NULL, 0, \"SCB_BASE\", 0xa0, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahc_reg_print_t ahc_scb_control_print;\n#else\n#define ahc_scb_control_print(regvalue, cur_col, wrap) \\\n    ahc_print_register(NULL, 0, \"SCB_CONTROL\", 0xb8, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahc_reg_print_t ahc_scb_scsiid_print;\n#else\n#define ahc_scb_scsiid_print(regvalue, cur_col, wrap) \\\n    ahc_print_register(NULL, 0, \"SCB_SCSIID\", 0xb9, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahc_reg_print_t ahc_scb_lun_print;\n#else\n#define ahc_scb_lun_print(regvalue, cur_col, wrap) \\\n    ahc_print_register(NULL, 0, \"SCB_LUN\", 0xba, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahc_reg_print_t ahc_scb_tag_print;\n#else\n#define ahc_scb_tag_print(regvalue, cur_col, wrap) \\\n    ahc_print_register(NULL, 0, \"SCB_TAG\", 0xbb, regvalue, cur_col, wrap)\n#endif\n\n\n#define\tSCSISEQ         \t\t0x00\n#define\t\tTEMODE          \t0x80\n#define\t\tSCSIRSTO        \t0x01\n\n#define\tSXFRCTL0        \t\t0x01\n#define\t\tDFON            \t0x80\n#define\t\tDFPEXP          \t0x40\n#define\t\tFAST20          \t0x20\n#define\t\tCLRSTCNT        \t0x10\n#define\t\tSPIOEN          \t0x08\n#define\t\tSCAMEN          \t0x04\n#define\t\tCLRCHN          \t0x02\n\n#define\tSXFRCTL1        \t\t0x02\n#define\t\tSTIMESEL        \t0x18\n#define\t\tBITBUCKET       \t0x80\n#define\t\tSWRAPEN         \t0x40\n#define\t\tENSTIMER        \t0x04\n#define\t\tACTNEGEN        \t0x02\n#define\t\tSTPWEN          \t0x01\n\n#define\tSCSISIGO        \t\t0x03\n#define\t\tCDO             \t0x80\n#define\t\tIOO             \t0x40\n#define\t\tMSGO            \t0x20\n#define\t\tATNO            \t0x10\n#define\t\tSELO            \t0x08\n#define\t\tBSYO            \t0x04\n#define\t\tREQO            \t0x02\n#define\t\tACKO            \t0x01\n\n#define\tSCSISIGI        \t\t0x03\n#define\t\tP_DATAIN_DT     \t0x60\n#define\t\tP_DATAOUT_DT    \t0x20\n#define\t\tATNI            \t0x10\n#define\t\tSELI            \t0x08\n#define\t\tBSYI            \t0x04\n#define\t\tREQI            \t0x02\n#define\t\tACKI            \t0x01\n\n#define\tSCSIRATE        \t\t0x04\n#define\t\tSXFR            \t0x70\n#define\t\tSOFS            \t0x0f\n#define\t\tSXFR_ULTRA2     \t0x0f\n#define\t\tWIDEXFER        \t0x80\n#define\t\tENABLE_CRC      \t0x40\n#define\t\tSINGLE_EDGE     \t0x10\n\n#define\tSCSIID          \t\t0x05\n#define\tSCSIOFFSET      \t\t0x05\n#define\t\tSOFS_ULTRA2     \t0x7f\n\n#define\tSCSIDATL        \t\t0x06\n\n#define\tSCSIDATH        \t\t0x07\n\n#define\tOPTIONMODE      \t\t0x08\n#define\t\tOPTIONMODE_DEFAULTS\t0x03\n#define\t\tAUTORATEEN      \t0x80\n#define\t\tAUTOACKEN       \t0x40\n#define\t\tATNMGMNTEN      \t0x20\n#define\t\tBUSFREEREV      \t0x10\n#define\t\tEXPPHASEDIS     \t0x08\n#define\t\tSCSIDATL_IMGEN  \t0x04\n#define\t\tAUTO_MSGOUT_DE  \t0x02\n#define\t\tDIS_MSGIN_DUALEDGE\t0x01\n\n#define\tSTCNT           \t\t0x08\n\n#define\tTARGCRCCNT      \t\t0x0a\n\n#define\tCLRSINT0        \t\t0x0b\n#define\t\tCLRSELDO        \t0x40\n#define\t\tCLRSELDI        \t0x20\n#define\t\tCLRSELINGO      \t0x10\n#define\t\tCLRIOERR        \t0x08\n#define\t\tCLRSWRAP        \t0x08\n#define\t\tCLRSPIORDY      \t0x02\n\n#define\tSSTAT0          \t\t0x0b\n#define\t\tTARGET          \t0x80\n#define\t\tSELDO           \t0x40\n#define\t\tSELDI           \t0x20\n#define\t\tSELINGO         \t0x10\n#define\t\tSWRAP           \t0x08\n#define\t\tIOERR           \t0x08\n#define\t\tSDONE           \t0x04\n#define\t\tSPIORDY         \t0x02\n#define\t\tDMADONE         \t0x01\n\n#define\tCLRSINT1        \t\t0x0c\n#define\t\tCLRSELTIMEO     \t0x80\n#define\t\tCLRATNO         \t0x40\n#define\t\tCLRSCSIRSTI     \t0x20\n#define\t\tCLRBUSFREE      \t0x08\n#define\t\tCLRSCSIPERR     \t0x04\n#define\t\tCLRPHASECHG     \t0x02\n#define\t\tCLRREQINIT      \t0x01\n\n#define\tSSTAT1          \t\t0x0c\n#define\t\tSELTO           \t0x80\n#define\t\tATNTARG         \t0x40\n#define\t\tSCSIRSTI        \t0x20\n#define\t\tPHASEMIS        \t0x10\n#define\t\tBUSFREE         \t0x08\n#define\t\tSCSIPERR        \t0x04\n#define\t\tPHASECHG        \t0x02\n#define\t\tREQINIT         \t0x01\n\n#define\tSSTAT2          \t\t0x0d\n#define\t\tSFCNT           \t0x1f\n#define\t\tOVERRUN         \t0x80\n#define\t\tSHVALID         \t0x40\n#define\t\tEXP_ACTIVE      \t0x10\n#define\t\tCRCVALERR       \t0x08\n#define\t\tCRCENDERR       \t0x04\n#define\t\tCRCREQERR       \t0x02\n#define\t\tDUAL_EDGE_ERR   \t0x01\n\n#define\tSSTAT3          \t\t0x0e\n#define\t\tSCSICNT         \t0xf0\n#define\t\tU2OFFCNT        \t0x7f\n#define\t\tOFFCNT          \t0x0f\n\n#define\tSCSIID_ULTRA2   \t\t0x0f\n\n#define\tSIMODE0         \t\t0x10\n#define\t\tENSELDO         \t0x40\n#define\t\tENSELDI         \t0x20\n#define\t\tENSELINGO       \t0x10\n#define\t\tENIOERR         \t0x08\n#define\t\tENSWRAP         \t0x08\n#define\t\tENSDONE         \t0x04\n#define\t\tENSPIORDY       \t0x02\n#define\t\tENDMADONE       \t0x01\n\n#define\tSIMODE1         \t\t0x11\n#define\t\tENSELTIMO       \t0x80\n#define\t\tENATNTARG       \t0x40\n#define\t\tENSCSIRST       \t0x20\n#define\t\tENPHASEMIS      \t0x10\n#define\t\tENBUSFREE       \t0x08\n#define\t\tENSCSIPERR      \t0x04\n#define\t\tENPHASECHG      \t0x02\n#define\t\tENREQINIT       \t0x01\n\n#define\tSCSIBUSL        \t\t0x12\n\n#define\tSCSIBUSH        \t\t0x13\n\n#define\tSXFRCTL2        \t\t0x13\n#define\t\tASYNC_SETUP     \t0x07\n#define\t\tAUTORSTDIS      \t0x10\n#define\t\tCMDDMAEN        \t0x08\n\n#define\tSHADDR          \t\t0x14\n\n#define\tSELTIMER        \t\t0x18\n#define\tTARGIDIN        \t\t0x18\n#define\t\tSTAGE6          \t0x20\n#define\t\tSTAGE5          \t0x10\n#define\t\tSTAGE4          \t0x08\n#define\t\tSTAGE3          \t0x04\n#define\t\tSTAGE2          \t0x02\n#define\t\tSTAGE1          \t0x01\n\n#define\tSELID           \t\t0x19\n#define\t\tSELID_MASK      \t0xf0\n#define\t\tONEBIT          \t0x08\n\n#define\tSCAMCTL         \t\t0x1a\n#define\t\tSCAMLVL         \t0x03\n#define\t\tENSCAMSELO      \t0x80\n#define\t\tCLRSCAMSELID    \t0x40\n#define\t\tALTSTIM         \t0x20\n#define\t\tDFLTTID         \t0x10\n\n#define\tSPIOCAP         \t\t0x1b\n#define\t\tSOFT1           \t0x80\n#define\t\tSOFT0           \t0x40\n#define\t\tSOFTCMDEN       \t0x20\n#define\t\tEXT_BRDCTL      \t0x10\n#define\t\tSEEPROM         \t0x08\n#define\t\tEEPROM          \t0x04\n#define\t\tROM             \t0x02\n#define\t\tSSPIOCPS        \t0x01\n\n#define\tTARGID          \t\t0x1b\n\n#define\tBRDCTL          \t\t0x1d\n#define\t\tBRDDAT7         \t0x80\n#define\t\tBRDDAT6         \t0x40\n#define\t\tBRDDAT5         \t0x20\n#define\t\tBRDSTB          \t0x10\n#define\t\tBRDDAT4         \t0x10\n#define\t\tBRDDAT3         \t0x08\n#define\t\tBRDCS           \t0x08\n#define\t\tBRDDAT2         \t0x04\n#define\t\tBRDRW           \t0x04\n#define\t\tBRDRW_ULTRA2    \t0x02\n#define\t\tBRDCTL1         \t0x02\n#define\t\tBRDCTL0         \t0x01\n#define\t\tBRDSTB_ULTRA2   \t0x01\n\n#define\tSEECTL          \t\t0x1e\n#define\t\tEXTARBACK       \t0x80\n#define\t\tEXTARBREQ       \t0x40\n#define\t\tSEEMS           \t0x20\n#define\t\tSEERDY          \t0x10\n#define\t\tSEECS           \t0x08\n#define\t\tSEECK           \t0x04\n#define\t\tSEEDO           \t0x02\n#define\t\tSEEDI           \t0x01\n\n#define\tSBLKCTL         \t\t0x1f\n#define\t\tDIAGLEDEN       \t0x80\n#define\t\tDIAGLEDON       \t0x40\n#define\t\tAUTOFLUSHDIS    \t0x20\n#define\t\tSELBUSB         \t0x08\n#define\t\tENAB40          \t0x08\n#define\t\tENAB20          \t0x04\n#define\t\tSELWIDE         \t0x02\n#define\t\tXCVR            \t0x01\n\n#define\tBUSY_TARGETS    \t\t0x20\n#define\tTARG_SCSIRATE   \t\t0x20\n\n#define\tULTRA_ENB       \t\t0x30\n#define\tCMDSIZE_TABLE   \t\t0x30\n\n#define\tDISC_DSB        \t\t0x32\n\n#define\tCMDSIZE_TABLE_TAIL\t\t0x34\n\n#define\tMWI_RESIDUAL    \t\t0x38\n\n#define\tNEXT_QUEUED_SCB \t\t0x39\n\n#define\tMSG_OUT         \t\t0x3a\n\n#define\tDMAPARAMS       \t\t0x3b\n#define\t\tPRELOADEN       \t0x80\n#define\t\tWIDEODD         \t0x40\n#define\t\tSCSIEN          \t0x20\n#define\t\tSDMAEN          \t0x10\n#define\t\tSDMAENACK       \t0x10\n#define\t\tHDMAEN          \t0x08\n#define\t\tHDMAENACK       \t0x08\n#define\t\tDIRECTION       \t0x04\n#define\t\tFIFOFLUSH       \t0x02\n#define\t\tFIFORESET       \t0x01\n\n#define\tSEQ_FLAGS       \t\t0x3c\n#define\t\tNOT_IDENTIFIED  \t0x80\n#define\t\tNO_CDB_SENT     \t0x40\n#define\t\tTARGET_CMD_IS_TAGGED\t0x40\n#define\t\tDPHASE          \t0x20\n#define\t\tTARG_CMD_PENDING\t0x10\n#define\t\tCMDPHASE_PENDING\t0x08\n#define\t\tDPHASE_PENDING  \t0x04\n#define\t\tSPHASE_PENDING  \t0x02\n#define\t\tNO_DISCONNECT   \t0x01\n\n#define\tSAVED_SCSIID    \t\t0x3d\n\n#define\tSAVED_LUN       \t\t0x3e\n\n#define\tLASTPHASE       \t\t0x3f\n#define\t\tP_MESGIN        \t0xe0\n#define\t\tPHASE_MASK      \t0xe0\n#define\t\tP_STATUS        \t0xc0\n#define\t\tP_MESGOUT       \t0xa0\n#define\t\tP_COMMAND       \t0x80\n#define\t\tP_DATAIN        \t0x40\n#define\t\tP_BUSFREE       \t0x01\n#define\t\tP_DATAOUT       \t0x00\n#define\t\tCDI             \t0x80\n#define\t\tIOI             \t0x40\n#define\t\tMSGI            \t0x20\n\n#define\tWAITING_SCBH    \t\t0x40\n\n#define\tDISCONNECTED_SCBH\t\t0x41\n\n#define\tFREE_SCBH       \t\t0x42\n\n#define\tCOMPLETE_SCBH   \t\t0x43\n\n#define\tHSCB_ADDR       \t\t0x44\n\n#define\tSHARED_DATA_ADDR\t\t0x48\n\n#define\tKERNEL_QINPOS   \t\t0x4c\n\n#define\tQINPOS          \t\t0x4d\n\n#define\tQOUTPOS         \t\t0x4e\n\n#define\tKERNEL_TQINPOS  \t\t0x4f\n\n#define\tTQINPOS         \t\t0x50\n\n#define\tARG_1           \t\t0x51\n#define\tRETURN_1        \t\t0x51\n#define\t\tSEND_MSG        \t0x80\n#define\t\tSEND_SENSE      \t0x40\n#define\t\tSEND_REJ        \t0x20\n#define\t\tMSGOUT_PHASEMIS \t0x10\n#define\t\tEXIT_MSG_LOOP   \t0x08\n#define\t\tCONT_MSG_LOOP   \t0x04\n#define\t\tCONT_TARG_SESSION\t0x02\n\n#define\tARG_2           \t\t0x52\n#define\tRETURN_2        \t\t0x52\n\n#define\tLAST_MSG        \t\t0x53\n#define\tTARG_IMMEDIATE_SCB\t\t0x53\n\n#define\tSCSISEQ_TEMPLATE\t\t0x54\n#define\t\tENSELO          \t0x40\n#define\t\tENSELI          \t0x20\n#define\t\tENRSELI         \t0x10\n#define\t\tENAUTOATNO      \t0x08\n#define\t\tENAUTOATNI      \t0x04\n#define\t\tENAUTOATNP      \t0x02\n\n#define\tHA_274_BIOSGLOBAL\t\t0x56\n#define\tINITIATOR_TAG   \t\t0x56\n#define\t\tHA_274_EXTENDED_TRANS\t0x01\n\n#define\tSEQ_FLAGS2      \t\t0x57\n#define\t\tTARGET_MSG_PENDING\t0x02\n#define\t\tSCB_DMA         \t0x01\n\n#define\tSCSICONF        \t\t0x5a\n#define\t\tHWSCSIID        \t0x0f\n#define\t\tHSCSIID         \t0x07\n#define\t\tTERM_ENB        \t0x80\n#define\t\tRESET_SCSI      \t0x40\n#define\t\tENSPCHK         \t0x20\n\n#define\tINTDEF          \t\t0x5c\n#define\t\tVECTOR          \t0x0f\n#define\t\tEDGE_TRIG       \t0x80\n\n#define\tHOSTCONF        \t\t0x5d\n\n#define\tHA_274_BIOSCTRL \t\t0x5f\n#define\t\tBIOSDISABLED    \t0x30\n#define\t\tBIOSMODE        \t0x30\n#define\t\tCHANNEL_B_PRIMARY\t0x08\n\n#define\tSEQCTL          \t\t0x60\n#define\t\tPERRORDIS       \t0x80\n#define\t\tPAUSEDIS        \t0x40\n#define\t\tFAILDIS         \t0x20\n#define\t\tFASTMODE        \t0x10\n#define\t\tBRKADRINTEN     \t0x08\n#define\t\tSTEP            \t0x04\n#define\t\tSEQRESET        \t0x02\n#define\t\tLOADRAM         \t0x01\n\n#define\tSEQRAM          \t\t0x61\n\n#define\tSEQADDR0        \t\t0x62\n\n#define\tSEQADDR1        \t\t0x63\n#define\t\tSEQADDR1_MASK   \t0x01\n\n#define\tACCUM           \t\t0x64\n\n#define\tSINDEX          \t\t0x65\n\n#define\tDINDEX          \t\t0x66\n\n#define\tALLONES         \t\t0x69\n\n#define\tALLZEROS        \t\t0x6a\n\n#define\tNONE            \t\t0x6a\n\n#define\tFLAGS           \t\t0x6b\n#define\t\tZERO            \t0x02\n#define\t\tCARRY           \t0x01\n\n#define\tSINDIR          \t\t0x6c\n\n#define\tDINDIR          \t\t0x6d\n\n#define\tFUNCTION1       \t\t0x6e\n\n#define\tSTACK           \t\t0x6f\n\n#define\tTARG_OFFSET     \t\t0x70\n\n#define\tSRAM_BASE       \t\t0x70\n\n#define\tBCTL            \t\t0x84\n#define\t\tACE             \t0x08\n#define\t\tENABLE          \t0x01\n\n#define\tDSCOMMAND0      \t\t0x84\n#define\t\tCACHETHEN       \t0x80\n#define\t\tDPARCKEN        \t0x40\n#define\t\tMPARCKEN        \t0x20\n#define\t\tEXTREQLCK       \t0x10\n#define\t\tINTSCBRAMSEL    \t0x08\n#define\t\tRAMPS           \t0x04\n#define\t\tUSCBSIZE32      \t0x02\n#define\t\tCIOPARCKEN      \t0x01\n\n#define\tBUSTIME         \t\t0x85\n#define\t\tBOFF            \t0xf0\n#define\t\tBON             \t0x0f\n\n#define\tDSCOMMAND1      \t\t0x85\n#define\t\tDSLATT          \t0xfc\n#define\t\tHADDLDSEL1      \t0x02\n#define\t\tHADDLDSEL0      \t0x01\n\n#define\tBUSSPD          \t\t0x86\n#define\t\tDFTHRSH         \t0xc0\n#define\t\tDFTHRSH_75      \t0x80\n#define\t\tSTBOFF          \t0x38\n#define\t\tSTBON           \t0x07\n\n#define\tHS_MAILBOX      \t\t0x86\n#define\t\tHOST_MAILBOX    \t0xf0\n#define\t\tHOST_TQINPOS    \t0x80\n#define\t\tSEQ_MAILBOX     \t0x0f\n\n#define\tDSPCISTATUS     \t\t0x86\n#define\t\tDFTHRSH_100     \t0xc0\n\n#define\tHCNTRL          \t\t0x87\n#define\t\tPOWRDN          \t0x40\n#define\t\tSWINT           \t0x10\n#define\t\tIRQMS           \t0x08\n#define\t\tPAUSE           \t0x04\n#define\t\tINTEN           \t0x02\n#define\t\tCHIPRST         \t0x01\n#define\t\tCHIPRSTACK      \t0x01\n\n#define\tHADDR           \t\t0x88\n\n#define\tHCNT            \t\t0x8c\n\n#define\tSCBPTR          \t\t0x90\n\n#define\tINTSTAT         \t\t0x91\n#define\t\tSEQINT_MASK     \t0xf1\n#define\t\tOUT_OF_RANGE    \t0xe1\n#define\t\tNO_FREE_SCB     \t0xd1\n#define\t\tSCB_MISMATCH    \t0xc1\n#define\t\tMISSED_BUSFREE  \t0xb1\n#define\t\tMKMSG_FAILED    \t0xa1\n#define\t\tDATA_OVERRUN    \t0x91\n#define\t\tPERR_DETECTED   \t0x81\n#define\t\tBAD_STATUS      \t0x71\n#define\t\tHOST_MSG_LOOP   \t0x61\n#define\t\tPDATA_REINIT    \t0x51\n#define\t\tIGN_WIDE_RES    \t0x41\n#define\t\tNO_MATCH        \t0x31\n#define\t\tPROTO_VIOLATION \t0x21\n#define\t\tSEND_REJECT     \t0x11\n#define\t\tINT_PEND        \t0x0f\n#define\t\tBAD_PHASE       \t0x01\n#define\t\tBRKADRINT       \t0x08\n#define\t\tSCSIINT         \t0x04\n#define\t\tCMDCMPLT        \t0x02\n#define\t\tSEQINT          \t0x01\n\n#define\tCLRINT          \t\t0x92\n#define\t\tCLRPARERR       \t0x10\n#define\t\tCLRBRKADRINT    \t0x08\n#define\t\tCLRSCSIINT      \t0x04\n#define\t\tCLRCMDINT       \t0x02\n#define\t\tCLRSEQINT       \t0x01\n\n#define\tERROR           \t\t0x92\n#define\t\tCIOPARERR       \t0x80\n#define\t\tPCIERRSTAT      \t0x40\n#define\t\tMPARERR         \t0x20\n#define\t\tDPARERR         \t0x10\n#define\t\tSQPARERR        \t0x08\n#define\t\tILLOPCODE       \t0x04\n#define\t\tILLSADDR        \t0x02\n#define\t\tILLHADDR        \t0x01\n\n#define\tDFCNTRL         \t\t0x93\n\n#define\tDFSTATUS        \t\t0x94\n#define\t\tPRELOAD_AVAIL   \t0x80\n#define\t\tDFCACHETH       \t0x40\n#define\t\tFIFOQWDEMP      \t0x20\n#define\t\tMREQPEND        \t0x10\n#define\t\tHDONE           \t0x08\n#define\t\tDFTHRESH        \t0x04\n#define\t\tFIFOFULL        \t0x02\n#define\t\tFIFOEMP         \t0x01\n\n#define\tDFWADDR         \t\t0x95\n\n#define\tDFRADDR         \t\t0x97\n\n#define\tDFDAT           \t\t0x99\n\n#define\tSCBCNT          \t\t0x9a\n#define\t\tSCBCNT_MASK     \t0x1f\n#define\t\tSCBAUTO         \t0x80\n\n#define\tQINFIFO         \t\t0x9b\n\n#define\tQINCNT          \t\t0x9c\n\n#define\tQOUTFIFO        \t\t0x9d\n\n#define\tCRCCONTROL1     \t\t0x9d\n#define\t\tCRCONSEEN       \t0x80\n#define\t\tCRCVALCHKEN     \t0x40\n#define\t\tCRCENDCHKEN     \t0x20\n#define\t\tCRCREQCHKEN     \t0x10\n#define\t\tTARGCRCENDEN    \t0x08\n#define\t\tTARGCRCCNTEN    \t0x04\n\n#define\tQOUTCNT         \t\t0x9e\n\n#define\tSCSIPHASE       \t\t0x9e\n#define\t\tDATA_PHASE_MASK \t0x03\n#define\t\tSTATUS_PHASE    \t0x20\n#define\t\tCOMMAND_PHASE   \t0x10\n#define\t\tMSG_IN_PHASE    \t0x08\n#define\t\tMSG_OUT_PHASE   \t0x04\n#define\t\tDATA_IN_PHASE   \t0x02\n#define\t\tDATA_OUT_PHASE  \t0x01\n\n#define\tSFUNCT          \t\t0x9f\n#define\t\tALT_MODE        \t0x80\n\n#define\tSCB_BASE        \t\t0xa0\n\n#define\tSCB_CDB_PTR     \t\t0xa0\n#define\tSCB_CDB_STORE   \t\t0xa0\n#define\tSCB_RESIDUAL_DATACNT\t\t0xa0\n\n#define\tSCB_RESIDUAL_SGPTR\t\t0xa4\n\n#define\tSCB_SCSI_STATUS \t\t0xa8\n\n#define\tSCB_TARGET_PHASES\t\t0xa9\n\n#define\tSCB_TARGET_DATA_DIR\t\t0xaa\n\n#define\tSCB_TARGET_ITAG \t\t0xab\n\n#define\tSCB_DATAPTR     \t\t0xac\n\n#define\tSCB_DATACNT     \t\t0xb0\n#define\t\tSG_HIGH_ADDR_BITS\t0x7f\n#define\t\tSG_LAST_SEG     \t0x80\n\n#define\tSCB_SGPTR       \t\t0xb4\n#define\t\tSG_RESID_VALID  \t0x04\n#define\t\tSG_FULL_RESID   \t0x02\n#define\t\tSG_LIST_NULL    \t0x01\n\n#define\tSCB_CONTROL     \t\t0xb8\n#define\t\tSCB_TAG_TYPE    \t0x03\n#define\t\tTARGET_SCB      \t0x80\n#define\t\tSTATUS_RCVD     \t0x80\n#define\t\tDISCENB         \t0x40\n#define\t\tTAG_ENB         \t0x20\n#define\t\tMK_MESSAGE      \t0x10\n#define\t\tULTRAENB        \t0x08\n#define\t\tDISCONNECTED    \t0x04\n\n#define\tSCB_SCSIID      \t\t0xb9\n#define\t\tTID             \t0xf0\n#define\t\tTWIN_TID        \t0x70\n#define\t\tOID             \t0x0f\n#define\t\tTWIN_CHNLB      \t0x80\n\n#define\tSCB_LUN         \t\t0xba\n#define\t\tLID             \t0x3f\n#define\t\tSCB_XFERLEN_ODD \t0x80\n\n#define\tSCB_TAG         \t\t0xbb\n\n#define\tSCB_CDB_LEN     \t\t0xbc\n\n#define\tSCB_SCSIRATE    \t\t0xbd\n\n#define\tSCB_SCSIOFFSET  \t\t0xbe\n\n#define\tSCB_NEXT        \t\t0xbf\n\n#define\tSCB_64_SPARE    \t\t0xc0\n\n#define\tSEECTL_2840     \t\t0xc0\n#define\t\tCS_2840         \t0x04\n#define\t\tCK_2840         \t0x02\n#define\t\tDO_2840         \t0x01\n\n#define\tSTATUS_2840     \t\t0xc1\n#define\t\tBIOS_SEL        \t0x60\n#define\t\tADSEL           \t0x1e\n#define\t\tEEPROM_TF       \t0x80\n#define\t\tDI_2840         \t0x01\n\n#define\tSCB_64_BTT      \t\t0xd0\n\n#define\tCCHADDR         \t\t0xe0\n\n#define\tCCHCNT          \t\t0xe8\n\n#define\tCCSGRAM         \t\t0xe9\n\n#define\tCCSGADDR        \t\t0xea\n\n#define\tCCSGCTL         \t\t0xeb\n#define\t\tCCSGDONE        \t0x80\n#define\t\tCCSGEN          \t0x08\n#define\t\tSG_FETCH_NEEDED \t0x02\n#define\t\tCCSGRESET       \t0x01\n\n#define\tCCSCBRAM        \t\t0xec\n\n#define\tCCSCBADDR       \t\t0xed\n\n#define\tCCSCBCTL        \t\t0xee\n#define\t\tCCSCBDONE       \t0x80\n#define\t\tARRDONE         \t0x40\n#define\t\tCCARREN         \t0x10\n#define\t\tCCSCBEN         \t0x08\n#define\t\tCCSCBDIR        \t0x04\n#define\t\tCCSCBRESET      \t0x01\n\n#define\tCCSCBCNT        \t\t0xef\n\n#define\tSCBBADDR        \t\t0xf0\n\n#define\tCCSCBPTR        \t\t0xf1\n\n#define\tHNSCB_QOFF      \t\t0xf4\n\n#define\tSNSCB_QOFF      \t\t0xf6\n\n#define\tSDSCB_QOFF      \t\t0xf8\n\n#define\tQOFF_CTLSTA     \t\t0xfa\n#define\t\tSCB_QSIZE       \t0x07\n#define\t\tSCB_QSIZE_256   \t0x06\n#define\t\tSCB_AVAIL       \t0x40\n#define\t\tSNSCB_ROLLOVER  \t0x20\n#define\t\tSDSCB_ROLLOVER  \t0x10\n\n#define\tDFF_THRSH       \t\t0xfb\n#define\t\tWR_DFTHRSH      \t0x70\n#define\t\tWR_DFTHRSH_MAX  \t0x70\n#define\t\tWR_DFTHRSH_90   \t0x60\n#define\t\tWR_DFTHRSH_85   \t0x50\n#define\t\tWR_DFTHRSH_75   \t0x40\n#define\t\tWR_DFTHRSH_63   \t0x30\n#define\t\tWR_DFTHRSH_50   \t0x20\n#define\t\tWR_DFTHRSH_25   \t0x10\n#define\t\tRD_DFTHRSH      \t0x07\n#define\t\tRD_DFTHRSH_MAX  \t0x07\n#define\t\tRD_DFTHRSH_90   \t0x06\n#define\t\tRD_DFTHRSH_85   \t0x05\n#define\t\tRD_DFTHRSH_75   \t0x04\n#define\t\tRD_DFTHRSH_63   \t0x03\n#define\t\tRD_DFTHRSH_50   \t0x02\n#define\t\tRD_DFTHRSH_25   \t0x01\n#define\t\tRD_DFTHRSH_MIN  \t0x00\n#define\t\tWR_DFTHRSH_MIN  \t0x00\n\n#define\tSG_CACHE_SHADOW \t\t0xfc\n#define\t\tSG_ADDR_MASK    \t0xf8\n#define\t\tLAST_SEG        \t0x02\n#define\t\tLAST_SEG_DONE   \t0x01\n\n#define\tSG_CACHE_PRE    \t\t0xfc\n\n\n#define\tTARGET_CMD_CMPLT\t0xfe\n#define\tMAX_OFFSET_ULTRA2\t0x7f\n#define\tMAX_OFFSET_16BIT\t0x08\n#define\tBUS_8_BIT\t0x00\n#define\tTID_SHIFT\t0x04\n#define\tSTATUS_QUEUE_FULL\t0x28\n#define\tSTATUS_BUSY\t0x08\n#define\tSCB_DOWNLOAD_SIZE_64\t0x30\n#define\tMAX_OFFSET_8BIT\t0x0f\n#define\tHOST_MAILBOX_SHIFT\t0x04\n#define\tCCSGADDR_MAX\t0x80\n#define\tBUS_32_BIT\t0x02\n#define\tSG_SIZEOF\t0x08\n#define\tSEQ_MAILBOX_SHIFT\t0x00\n#define\tSCB_LIST_NULL\t0xff\n#define\tSCB_DOWNLOAD_SIZE\t0x20\n#define\tCMD_GROUP_CODE_SHIFT\t0x05\n#define\tCCSGRAM_MAXSEGS\t0x10\n#define\tTARGET_DATA_IN\t0x01\n#define\tSTACK_SIZE\t0x04\n#define\tSCB_UPLOAD_SIZE\t0x20\n#define\tMAX_OFFSET\t0x7f\n#define\tHOST_MSG\t0xff\n#define\tBUS_16_BIT\t0x01\n\n\n/* Downloaded Constant Definitions */\n#define\tINVERTED_CACHESIZE_MASK\t0x03\n#define\tSG_PREFETCH_ALIGN_MASK\t0x05\n#define\tSG_PREFETCH_ADDR_MASK\t0x06\n#define\tQOUTFIFO_OFFSET\t0x00\n#define\tSG_PREFETCH_CNT\t0x04\n#define\tQINFIFO_OFFSET\t0x01\n#define\tCACHESIZE_MASK\t0x02\n#define\tDOWNLOAD_CONST_COUNT\t0x07\n\n\n/* Exported Labels */\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}