<img width=100% src="https://capsule-render.vercel.app/api?type=waving&color=00bfbf&height=120&section=header"/>

[![Typing SVG](https://readme-typing-svg.herokuapp.com/?color=00bfbf&size=35&center=true&vCenter=true&width=1000&lines=+Lógica+Digital+:%29)](https://git.io/typing-svg) 

<p>Bora começar aos aprendizados de ld, aqui estão labs e demais ferramentas para os estudos!</p>





## ☕︎ Minhas listas

 `Aqui estão os meus exercícios de verilog pelo HDLBits`
Tópico       | Meus Arquivos | Link HDLBits
:----------- | :----: | :----:
Vectors		|  [[Vector 0](hdl/Vetores)]   | [[0](https://hdlbits.01xz.net/wiki/Vector0)] 
Vectors  |  [[Vector 1](hdl/Vetores)] |  [[01](https://hdlbits.01xz.net/wiki/Vector1)]
Vectors  |  [[Vector 2](hdl/Vetores/Vector2.v)] |  [[02](https://hdlbits.01xz.net/wiki/Vector2)]
Vectors  |  [[VectorGates](hdl/Vetores/Vectorgates)] |  [[03](https://hdlbits.01xz.net/wiki/Vectorgates)]
Vectors  |  [[Gates 4](hdl/Vetores/Vectorgates/Gates4.v)] |  [[04](https://hdlbits.01xz.net/wiki/Gates4)]
Vectors  |  [[Vector 3](hdl/Vetores/Vectorgates/Vector3.v)] |  [[05](https://hdlbits.01xz.net/wiki/Vector3)]
Vectors  |  [[Vectorr](hdl/Vetores/017_vectorr)] |  [[06](https://hdlbits.01xz.net/wiki/Vectorr)]
Vectors  |  [[Vector 4](hdl/Vetores/018_vector4.v)] |  [[07](https://hdlbits.01xz.net/wiki/Vector4)]
Vectors  |  [[Vector 5](hdl/Vetores/019_vector5.v)] |  [[08](https://hdlbits.01xz.net/wiki/Vector5)]
Module  |  [[Module](hdl/modulos/modulo.v)] |  [[09](https://hdlbits.01xz.net/wiki/Module)]
Module  |  [[Module Pos](hdl/modulos/module_pos.v)] |  [[10](https://hdlbits.01xz.net/wiki/Module_pos)]
Module  |  [[Module Shift](hdl/modulos/module_shift)] |  [[11](https://hdlbits.01xz.net/wiki/Module_shift)]
Module  |  [[Module Shift8](hdl/modulos/module_shift8)] |  [[12](https://hdlbits.01xz.net/wiki/Module_shift8)]
Module  |  [[Module Add](hdl/modulos/module_add/module_add.v)] |  [[13](https://hdlbits.01xz.net/wiki/Module_add)]
Module  |  [[Module Fadd](hdl/modulos/module_fadd)] |  [[14](https://hdlbits.01xz.net/wiki/Module_fadd)]
Module  |  [[Module cseladd](hdl/modulos/module_cseladd)] |  [[15](https://hdlbits.01xz.net/wiki/Module_cseladd)]
Module  |  [[Module addsub](hdl/modulos/module_addsub)] |  [[16](https://hdlbits.01xz.net/wiki/Module_addsub)]
Procedures  |  [[Always Block1](hdl/Always/always_block1)] |  [[17](https://hdlbits.01xz.net/wiki/Alwaysblock1)]
Procedures  |  [[Always Block2](hdl/Always/Always_block2)] |  [[18](https://hdlbits.01xz.net/wiki/Alwaysblock2)]
Procedures  |  [[Always if](hdl/Always/always_if)] |  [[19](https://hdlbits.01xz.net/wiki/Always_if)]
Procedures  |  [[Always if2](hdl/Always/always_if2)] |  [[20](https://hdlbits.01xz.net/wiki/Always_if2)]
Procedures  |  [[Always case](hdl/Always/always_case)] |  [[21](https://hdlbits.01xz.net/wiki/Always_case)]
Procedures  |  [[Always case2](hdl/Always/always_case2)] |  [[22](https://hdlbits.01xz.net/wiki/Always_case2)]
Procedures  |  [[Always casez](hdl/Always/always_casez)] |  [[23](https://hdlbits.01xz.net/wiki/Always_casez)]
Circuits  |  [[Mux2to1](hdl/circuits/Mux2to1)] |  [[24](https://hdlbits.01xz.net/wiki/Mux2to1)]
Circuits  |  [[Mux2to1v](hdl/circuits/Mux2to1v)] |  [[25](https://hdlbits.01xz.net/wiki/Mux2to1v)]
Circuits  |  [[2013_q2](hdl/circuits/ece241_2013_q2)] |  [[26](https://hdlbits.01xz.net/wiki/Exams/ece241_2013_q2)]
Circuits  |  [[2014_q4a](hdl/circuits/2014_q4a)] |  [[27](https://hdlbits.01xz.net/wiki/Exams/2014_q4a)]

## ☞ Sobre HDLBits
- HDL BIts nada mais é que uma coleção de pequenos exercícios de design de circuitos para praticar o design de hardware digital usando a Verilog Hardware Description Language (HDL). Problemas anteriores seguem um estilo tutorial, enquanto problemas posteriores desafiarão cada vez mais suas habilidades de design de circuito.
 - [HDLBits — Verilog Practice](https://hdlbits.01xz.net/wiki/Main_Page)

<img width=100% src="https://capsule-render.vercel.app/api?type=waving&color=00bfbf&height=120&section=footer"/>
