
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)
	S3= ICache[addr]={12,rS,rD,UIMM}                            Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F4)
	S7= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F5)
	S8= ALUOut_MEM.Out=>ALUOut_WB.In                            Premise(F6)
	S9= FU.OutID1=>A_EX.In                                      Premise(F7)
	S10= A_MEM.Out=>A_WB.In                                     Premise(F8)
	S11= LIMMEXT.Out=>B_EX.In                                   Premise(F9)
	S12= B_MEM.Out=>B_WB.In                                     Premise(F10)
	S13= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F11)
	S14= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F12)
	S15= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F13)
	S16= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F14)
	S17= FU.Bub_ID=>CU_ID.Bub                                   Premise(F15)
	S18= FU.Halt_ID=>CU_ID.Halt                                 Premise(F16)
	S19= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F17)
	S20= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F18)
	S21= FU.Bub_IF=>CU_IF.Bub                                   Premise(F19)
	S22= FU.Halt_IF=>CU_IF.Halt                                 Premise(F20)
	S23= ICache.Hit=>CU_IF.ICacheHit                            Premise(F21)
	S24= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F22)
	S25= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F23)
	S26= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F24)
	S27= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F25)
	S28= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F26)
	S29= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F27)
	S30= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F28)
	S31= ICache.Hit=>FU.ICacheHit                               Premise(F29)
	S32= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F30)
	S33= IR_ID.Out=>FU.IR_ID                                    Premise(F31)
	S34= IR_MEM.Out=>FU.IR_MEM                                  Premise(F32)
	S35= IR_WB.Out=>FU.IR_WB                                    Premise(F33)
	S36= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F34)
	S37= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F35)
	S38= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F36)
	S39= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F37)
	S40= GPR.Rdata1=>FU.InID1                                   Premise(F38)
	S41= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F39)
	S42= ALUOut_MEM.Out=>FU.InMEM                               Premise(F40)
	S43= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F41)
	S44= ALUOut_WB.Out=>FU.InWB                                 Premise(F42)
	S45= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F43)
	S46= IR_ID.Out25_21=>GPR.RReg1                              Premise(F44)
	S47= ALUOut_WB.Out=>GPR.WData                               Premise(F45)
	S48= IR_WB.Out20_16=>GPR.WReg                               Premise(F46)
	S49= IMMU.Addr=>IAddrReg.In                                 Premise(F47)
	S50= PC.Out=>ICache.IEA                                     Premise(F48)
	S51= ICache.IEA=addr                                        Path(S5,S50)
	S52= ICache.Hit=ICacheHit(addr)                             ICache-Search(S51)
	S53= ICache.Out={12,rS,rD,UIMM}                             ICache-Search(S51,S3)
	S54= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S52,S23)
	S55= FU.ICacheHit=ICacheHit(addr)                           Path(S52,S31)
	S56= ICache.Out=>ICacheReg.In                               Premise(F49)
	S57= ICacheReg.In={12,rS,rD,UIMM}                           Path(S53,S56)
	S58= PC.Out=>IMMU.IEA                                       Premise(F50)
	S59= IMMU.IEA=addr                                          Path(S5,S58)
	S60= CP0.ASID=>IMMU.PID                                     Premise(F51)
	S61= IMMU.PID=pid                                           Path(S4,S60)
	S62= IMMU.Addr={pid,addr}                                   IMMU-Search(S61,S59)
	S63= IAddrReg.In={pid,addr}                                 Path(S62,S49)
	S64= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S61,S59)
	S65= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S64,S24)
	S66= IR_MEM.Out=>IR_DMMU1.In                                Premise(F52)
	S67= IR_ID.Out=>IR_EX.In                                    Premise(F53)
	S68= ICache.Out=>IR_ID.In                                   Premise(F54)
	S69= IR_ID.In={12,rS,rD,UIMM}                               Path(S53,S68)
	S70= ICache.Out=>IR_IMMU.In                                 Premise(F55)
	S71= IR_IMMU.In={12,rS,rD,UIMM}                             Path(S53,S70)
	S72= IR_DMMU2.Out=>IR_WB.In                                 Premise(F56)
	S73= IR_MEM.Out=>IR_WB.In                                   Premise(F57)
	S74= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F58)
	S75= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F59)
	S76= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F60)
	S77= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F61)
	S78= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F62)
	S79= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F63)
	S80= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F64)
	S81= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F65)
	S82= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F66)
	S83= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F67)
	S84= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F68)
	S85= IR_EX.Out31_26=>CU_EX.Op                               Premise(F69)
	S86= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F70)
	S87= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F71)
	S88= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F72)
	S89= IR_ID.Out31_26=>CU_ID.Op                               Premise(F73)
	S90= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F74)
	S91= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F75)
	S92= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F76)
	S93= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F77)
	S94= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F78)
	S95= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F79)
	S96= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F80)
	S97= IR_WB.Out31_26=>CU_WB.Op                               Premise(F81)
	S98= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F82)
	S99= CtrlA_EX=0                                             Premise(F83)
	S100= CtrlB_EX=0                                            Premise(F84)
	S101= CtrlALUOut_MEM=0                                      Premise(F85)
	S102= CtrlALUOut_DMMU1=0                                    Premise(F86)
	S103= CtrlALUOut_DMMU2=0                                    Premise(F87)
	S104= CtrlALUOut_WB=0                                       Premise(F88)
	S105= CtrlA_MEM=0                                           Premise(F89)
	S106= CtrlA_WB=0                                            Premise(F90)
	S107= CtrlB_MEM=0                                           Premise(F91)
	S108= CtrlB_WB=0                                            Premise(F92)
	S109= CtrlICache=0                                          Premise(F93)
	S110= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S3,S109)
	S111= CtrlIMMU=0                                            Premise(F94)
	S112= CtrlIR_DMMU1=0                                        Premise(F95)
	S113= CtrlIR_DMMU2=0                                        Premise(F96)
	S114= CtrlIR_EX=0                                           Premise(F97)
	S115= CtrlIR_ID=1                                           Premise(F98)
	S116= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S69,S115)
	S117= CtrlIR_IMMU=0                                         Premise(F99)
	S118= CtrlIR_MEM=0                                          Premise(F100)
	S119= CtrlIR_WB=0                                           Premise(F101)
	S120= CtrlGPR=0                                             Premise(F102)
	S121= CtrlIAddrReg=0                                        Premise(F103)
	S122= CtrlPC=0                                              Premise(F104)
	S123= CtrlPCInc=1                                           Premise(F105)
	S124= PC[Out]=addr+4                                        PC-Inc(S1,S122,S123)
	S125= PC[CIA]=addr                                          PC-Inc(S1,S122,S123)
	S126= CtrlIMem=0                                            Premise(F106)
	S127= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S126)
	S128= CtrlICacheReg=0                                       Premise(F107)
	S129= CtrlASIDIn=0                                          Premise(F108)
	S130= CtrlCP0=0                                             Premise(F109)
	S131= CP0[ASID]=pid                                         CP0-Hold(S0,S130)
	S132= CtrlEPCIn=0                                           Premise(F110)
	S133= CtrlExCodeIn=0                                        Premise(F111)
	S134= CtrlIRMux=0                                           Premise(F112)
	S135= GPR[rS]=a                                             Premise(F113)

ID	S136= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S116)
	S137= IR_ID.Out31_26=12                                     IR-Out(S116)
	S138= IR_ID.Out25_21=rS                                     IR-Out(S116)
	S139= IR_ID.Out20_16=rD                                     IR-Out(S116)
	S140= IR_ID.Out15_0=UIMM                                    IR-Out(S116)
	S141= PC.Out=addr+4                                         PC-Out(S124)
	S142= PC.CIA=addr                                           PC-Out(S125)
	S143= PC.CIA31_28=addr[31:28]                               PC-Out(S125)
	S144= CP0.ASID=pid                                          CP0-Read-ASID(S131)
	S145= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F223)
	S146= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F224)
	S147= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F225)
	S148= FU.OutID1=>A_EX.In                                    Premise(F226)
	S149= A_MEM.Out=>A_WB.In                                    Premise(F227)
	S150= LIMMEXT.Out=>B_EX.In                                  Premise(F228)
	S151= B_MEM.Out=>B_WB.In                                    Premise(F229)
	S152= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F230)
	S153= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F231)
	S154= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F232)
	S155= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F233)
	S156= FU.Bub_ID=>CU_ID.Bub                                  Premise(F234)
	S157= FU.Halt_ID=>CU_ID.Halt                                Premise(F235)
	S158= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F236)
	S159= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F237)
	S160= FU.Bub_IF=>CU_IF.Bub                                  Premise(F238)
	S161= FU.Halt_IF=>CU_IF.Halt                                Premise(F239)
	S162= ICache.Hit=>CU_IF.ICacheHit                           Premise(F240)
	S163= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F241)
	S164= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F242)
	S165= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F243)
	S166= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F244)
	S167= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F245)
	S168= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F246)
	S169= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F247)
	S170= ICache.Hit=>FU.ICacheHit                              Premise(F248)
	S171= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F249)
	S172= IR_ID.Out=>FU.IR_ID                                   Premise(F250)
	S173= FU.IR_ID={12,rS,rD,UIMM}                              Path(S136,S172)
	S174= IR_MEM.Out=>FU.IR_MEM                                 Premise(F251)
	S175= IR_WB.Out=>FU.IR_WB                                   Premise(F252)
	S176= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F253)
	S177= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F254)
	S178= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F255)
	S179= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F256)
	S180= GPR.Rdata1=>FU.InID1                                  Premise(F257)
	S181= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F258)
	S182= FU.InID1_RReg=rS                                      Path(S138,S181)
	S183= FU.InID2_RReg=5'b00000                                Premise(F259)
	S184= ALUOut_MEM.Out=>FU.InMEM                              Premise(F260)
	S185= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F261)
	S186= ALUOut_WB.Out=>FU.InWB                                Premise(F262)
	S187= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F263)
	S188= IR_ID.Out25_21=>GPR.RReg1                             Premise(F264)
	S189= GPR.RReg1=rS                                          Path(S138,S188)
	S190= GPR.Rdata1=a                                          GPR-Read(S189,S135)
	S191= FU.InID1=a                                            Path(S190,S180)
	S192= FU.OutID1=FU(a)                                       FU-Forward(S191)
	S193= A_EX.In=FU(a)                                         Path(S192,S148)
	S194= ALUOut_WB.Out=>GPR.WData                              Premise(F265)
	S195= IR_WB.Out20_16=>GPR.WReg                              Premise(F266)
	S196= IMMU.Addr=>IAddrReg.In                                Premise(F267)
	S197= PC.Out=>ICache.IEA                                    Premise(F268)
	S198= ICache.IEA=addr+4                                     Path(S141,S197)
	S199= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S198)
	S200= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S199,S162)
	S201= FU.ICacheHit=ICacheHit(addr+4)                        Path(S199,S170)
	S202= ICache.Out=>ICacheReg.In                              Premise(F269)
	S203= PC.Out=>IMMU.IEA                                      Premise(F270)
	S204= IMMU.IEA=addr+4                                       Path(S141,S203)
	S205= CP0.ASID=>IMMU.PID                                    Premise(F271)
	S206= IMMU.PID=pid                                          Path(S144,S205)
	S207= IMMU.Addr={pid,addr+4}                                IMMU-Search(S206,S204)
	S208= IAddrReg.In={pid,addr+4}                              Path(S207,S196)
	S209= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S206,S204)
	S210= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S209,S163)
	S211= IR_MEM.Out=>IR_DMMU1.In                               Premise(F272)
	S212= IR_ID.Out=>IR_EX.In                                   Premise(F273)
	S213= IR_EX.In={12,rS,rD,UIMM}                              Path(S136,S212)
	S214= ICache.Out=>IR_ID.In                                  Premise(F274)
	S215= ICache.Out=>IR_IMMU.In                                Premise(F275)
	S216= IR_DMMU2.Out=>IR_WB.In                                Premise(F276)
	S217= IR_MEM.Out=>IR_WB.In                                  Premise(F277)
	S218= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F278)
	S219= LIMMEXT.In=UIMM                                       Path(S140,S218)
	S220= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S219)
	S221= B_EX.In={16{0},UIMM}                                  Path(S220,S150)
	S222= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F279)
	S223= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F280)
	S224= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F281)
	S225= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F282)
	S226= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F283)
	S227= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F284)
	S228= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F285)
	S229= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F286)
	S230= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F287)
	S231= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F288)
	S232= IR_EX.Out31_26=>CU_EX.Op                              Premise(F289)
	S233= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F290)
	S234= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F291)
	S235= CU_ID.IRFunc1=rD                                      Path(S139,S234)
	S236= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F292)
	S237= CU_ID.IRFunc2=rS                                      Path(S138,S236)
	S238= IR_ID.Out31_26=>CU_ID.Op                              Premise(F293)
	S239= CU_ID.Op=12                                           Path(S137,S238)
	S240= CU_ID.Func=alu_add                                    CU_ID(S239)
	S241= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F294)
	S242= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F295)
	S243= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F296)
	S244= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F297)
	S245= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F298)
	S246= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F299)
	S247= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F300)
	S248= IR_WB.Out31_26=>CU_WB.Op                              Premise(F301)
	S249= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F302)
	S250= CtrlA_EX=1                                            Premise(F303)
	S251= [A_EX]=FU(a)                                          A_EX-Write(S193,S250)
	S252= CtrlB_EX=1                                            Premise(F304)
	S253= [B_EX]={16{0},UIMM}                                   B_EX-Write(S221,S252)
	S254= CtrlALUOut_MEM=0                                      Premise(F305)
	S255= CtrlALUOut_DMMU1=0                                    Premise(F306)
	S256= CtrlALUOut_DMMU2=0                                    Premise(F307)
	S257= CtrlALUOut_WB=0                                       Premise(F308)
	S258= CtrlA_MEM=0                                           Premise(F309)
	S259= CtrlA_WB=0                                            Premise(F310)
	S260= CtrlB_MEM=0                                           Premise(F311)
	S261= CtrlB_WB=0                                            Premise(F312)
	S262= CtrlICache=0                                          Premise(F313)
	S263= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S110,S262)
	S264= CtrlIMMU=0                                            Premise(F314)
	S265= CtrlIR_DMMU1=0                                        Premise(F315)
	S266= CtrlIR_DMMU2=0                                        Premise(F316)
	S267= CtrlIR_EX=1                                           Premise(F317)
	S268= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Write(S213,S267)
	S269= CtrlIR_ID=0                                           Premise(F318)
	S270= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S116,S269)
	S271= CtrlIR_IMMU=0                                         Premise(F319)
	S272= CtrlIR_MEM=0                                          Premise(F320)
	S273= CtrlIR_WB=0                                           Premise(F321)
	S274= CtrlGPR=0                                             Premise(F322)
	S275= GPR[rS]=a                                             GPR-Hold(S135,S274)
	S276= CtrlIAddrReg=0                                        Premise(F323)
	S277= CtrlPC=0                                              Premise(F324)
	S278= CtrlPCInc=0                                           Premise(F325)
	S279= PC[CIA]=addr                                          PC-Hold(S125,S278)
	S280= PC[Out]=addr+4                                        PC-Hold(S124,S277,S278)
	S281= CtrlIMem=0                                            Premise(F326)
	S282= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S127,S281)
	S283= CtrlICacheReg=0                                       Premise(F327)
	S284= CtrlASIDIn=0                                          Premise(F328)
	S285= CtrlCP0=0                                             Premise(F329)
	S286= CP0[ASID]=pid                                         CP0-Hold(S131,S285)
	S287= CtrlEPCIn=0                                           Premise(F330)
	S288= CtrlExCodeIn=0                                        Premise(F331)
	S289= CtrlIRMux=0                                           Premise(F332)

EX	S290= A_EX.Out=FU(a)                                        A_EX-Out(S251)
	S291= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S251)
	S292= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S251)
	S293= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S253)
	S294= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S253)
	S295= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S253)
	S296= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S268)
	S297= IR_EX.Out31_26=12                                     IR_EX-Out(S268)
	S298= IR_EX.Out25_21=rS                                     IR_EX-Out(S268)
	S299= IR_EX.Out20_16=rD                                     IR_EX-Out(S268)
	S300= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S268)
	S301= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S270)
	S302= IR_ID.Out31_26=12                                     IR-Out(S270)
	S303= IR_ID.Out25_21=rS                                     IR-Out(S270)
	S304= IR_ID.Out20_16=rD                                     IR-Out(S270)
	S305= IR_ID.Out15_0=UIMM                                    IR-Out(S270)
	S306= PC.CIA=addr                                           PC-Out(S279)
	S307= PC.CIA31_28=addr[31:28]                               PC-Out(S279)
	S308= PC.Out=addr+4                                         PC-Out(S280)
	S309= CP0.ASID=pid                                          CP0-Read-ASID(S286)
	S310= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F333)
	S311= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F334)
	S312= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F335)
	S313= FU.OutID1=>A_EX.In                                    Premise(F336)
	S314= A_MEM.Out=>A_WB.In                                    Premise(F337)
	S315= LIMMEXT.Out=>B_EX.In                                  Premise(F338)
	S316= B_MEM.Out=>B_WB.In                                    Premise(F339)
	S317= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F340)
	S318= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F341)
	S319= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F342)
	S320= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F343)
	S321= FU.Bub_ID=>CU_ID.Bub                                  Premise(F344)
	S322= FU.Halt_ID=>CU_ID.Halt                                Premise(F345)
	S323= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F346)
	S324= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F347)
	S325= FU.Bub_IF=>CU_IF.Bub                                  Premise(F348)
	S326= FU.Halt_IF=>CU_IF.Halt                                Premise(F349)
	S327= ICache.Hit=>CU_IF.ICacheHit                           Premise(F350)
	S328= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F351)
	S329= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F352)
	S330= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F353)
	S331= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F354)
	S332= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F355)
	S333= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F356)
	S334= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F357)
	S335= ICache.Hit=>FU.ICacheHit                              Premise(F358)
	S336= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F359)
	S337= IR_ID.Out=>FU.IR_ID                                   Premise(F360)
	S338= FU.IR_ID={12,rS,rD,UIMM}                              Path(S301,S337)
	S339= IR_MEM.Out=>FU.IR_MEM                                 Premise(F361)
	S340= IR_WB.Out=>FU.IR_WB                                   Premise(F362)
	S341= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F363)
	S342= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F364)
	S343= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F365)
	S344= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F366)
	S345= FU.InEX_WReg=rD                                       Path(S299,S344)
	S346= GPR.Rdata1=>FU.InID1                                  Premise(F367)
	S347= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F368)
	S348= FU.InID1_RReg=rS                                      Path(S303,S347)
	S349= ALUOut_MEM.Out=>FU.InMEM                              Premise(F369)
	S350= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F370)
	S351= ALUOut_WB.Out=>FU.InWB                                Premise(F371)
	S352= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F372)
	S353= IR_ID.Out25_21=>GPR.RReg1                             Premise(F373)
	S354= GPR.RReg1=rS                                          Path(S303,S353)
	S355= GPR.Rdata1=a                                          GPR-Read(S354,S275)
	S356= FU.InID1=a                                            Path(S355,S346)
	S357= FU.OutID1=FU(a)                                       FU-Forward(S356)
	S358= A_EX.In=FU(a)                                         Path(S357,S313)
	S359= ALUOut_WB.Out=>GPR.WData                              Premise(F374)
	S360= IR_WB.Out20_16=>GPR.WReg                              Premise(F375)
	S361= IMMU.Addr=>IAddrReg.In                                Premise(F376)
	S362= PC.Out=>ICache.IEA                                    Premise(F377)
	S363= ICache.IEA=addr+4                                     Path(S308,S362)
	S364= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S363)
	S365= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S364,S327)
	S366= FU.ICacheHit=ICacheHit(addr+4)                        Path(S364,S335)
	S367= ICache.Out=>ICacheReg.In                              Premise(F378)
	S368= PC.Out=>IMMU.IEA                                      Premise(F379)
	S369= IMMU.IEA=addr+4                                       Path(S308,S368)
	S370= CP0.ASID=>IMMU.PID                                    Premise(F380)
	S371= IMMU.PID=pid                                          Path(S309,S370)
	S372= IMMU.Addr={pid,addr+4}                                IMMU-Search(S371,S369)
	S373= IAddrReg.In={pid,addr+4}                              Path(S372,S361)
	S374= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S371,S369)
	S375= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S374,S328)
	S376= IR_MEM.Out=>IR_DMMU1.In                               Premise(F381)
	S377= IR_ID.Out=>IR_EX.In                                   Premise(F382)
	S378= IR_EX.In={12,rS,rD,UIMM}                              Path(S301,S377)
	S379= ICache.Out=>IR_ID.In                                  Premise(F383)
	S380= ICache.Out=>IR_IMMU.In                                Premise(F384)
	S381= IR_DMMU2.Out=>IR_WB.In                                Premise(F385)
	S382= IR_MEM.Out=>IR_WB.In                                  Premise(F386)
	S383= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F387)
	S384= LIMMEXT.In=UIMM                                       Path(S305,S383)
	S385= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S384)
	S386= B_EX.In={16{0},UIMM}                                  Path(S385,S315)
	S387= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F388)
	S388= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F389)
	S389= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F390)
	S390= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F391)
	S391= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F392)
	S392= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F393)
	S393= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F394)
	S394= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F395)
	S395= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F396)
	S396= CU_EX.IRFunc1=rD                                      Path(S299,S395)
	S397= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F397)
	S398= CU_EX.IRFunc2=rS                                      Path(S298,S397)
	S399= IR_EX.Out31_26=>CU_EX.Op                              Premise(F398)
	S400= CU_EX.Op=12                                           Path(S297,S399)
	S401= CU_EX.Func=alu_add                                    CU_EX(S400)
	S402= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F399)
	S403= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F400)
	S404= CU_ID.IRFunc1=rD                                      Path(S304,S403)
	S405= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F401)
	S406= CU_ID.IRFunc2=rS                                      Path(S303,S405)
	S407= IR_ID.Out31_26=>CU_ID.Op                              Premise(F402)
	S408= CU_ID.Op=12                                           Path(S302,S407)
	S409= CU_ID.Func=alu_add                                    CU_ID(S408)
	S410= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F403)
	S411= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F404)
	S412= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F405)
	S413= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F406)
	S414= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F407)
	S415= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F408)
	S416= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F409)
	S417= IR_WB.Out31_26=>CU_WB.Op                              Premise(F410)
	S418= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F411)
	S419= CtrlA_EX=0                                            Premise(F412)
	S420= [A_EX]=FU(a)                                          A_EX-Hold(S251,S419)
	S421= CtrlB_EX=0                                            Premise(F413)
	S422= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S253,S421)
	S423= CtrlALUOut_MEM=1                                      Premise(F414)
	S424= CtrlALUOut_DMMU1=0                                    Premise(F415)
	S425= CtrlALUOut_DMMU2=0                                    Premise(F416)
	S426= CtrlALUOut_WB=0                                       Premise(F417)
	S427= CtrlA_MEM=0                                           Premise(F418)
	S428= CtrlA_WB=0                                            Premise(F419)
	S429= CtrlB_MEM=0                                           Premise(F420)
	S430= CtrlB_WB=0                                            Premise(F421)
	S431= CtrlICache=0                                          Premise(F422)
	S432= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S263,S431)
	S433= CtrlIMMU=0                                            Premise(F423)
	S434= CtrlIR_DMMU1=0                                        Premise(F424)
	S435= CtrlIR_DMMU2=0                                        Premise(F425)
	S436= CtrlIR_EX=0                                           Premise(F426)
	S437= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S268,S436)
	S438= CtrlIR_ID=0                                           Premise(F427)
	S439= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S270,S438)
	S440= CtrlIR_IMMU=0                                         Premise(F428)
	S441= CtrlIR_MEM=1                                          Premise(F429)
	S442= CtrlIR_WB=0                                           Premise(F430)
	S443= CtrlGPR=0                                             Premise(F431)
	S444= GPR[rS]=a                                             GPR-Hold(S275,S443)
	S445= CtrlIAddrReg=0                                        Premise(F432)
	S446= CtrlPC=0                                              Premise(F433)
	S447= CtrlPCInc=0                                           Premise(F434)
	S448= PC[CIA]=addr                                          PC-Hold(S279,S447)
	S449= PC[Out]=addr+4                                        PC-Hold(S280,S446,S447)
	S450= CtrlIMem=0                                            Premise(F435)
	S451= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S282,S450)
	S452= CtrlICacheReg=0                                       Premise(F436)
	S453= CtrlASIDIn=0                                          Premise(F437)
	S454= CtrlCP0=0                                             Premise(F438)
	S455= CP0[ASID]=pid                                         CP0-Hold(S286,S454)
	S456= CtrlEPCIn=0                                           Premise(F439)
	S457= CtrlExCodeIn=0                                        Premise(F440)
	S458= CtrlIRMux=0                                           Premise(F441)

MEM	S459= A_EX.Out=FU(a)                                        A_EX-Out(S420)
	S460= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S420)
	S461= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S420)
	S462= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S422)
	S463= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S422)
	S464= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S422)
	S465= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S437)
	S466= IR_EX.Out31_26=12                                     IR_EX-Out(S437)
	S467= IR_EX.Out25_21=rS                                     IR_EX-Out(S437)
	S468= IR_EX.Out20_16=rD                                     IR_EX-Out(S437)
	S469= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S437)
	S470= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S439)
	S471= IR_ID.Out31_26=12                                     IR-Out(S439)
	S472= IR_ID.Out25_21=rS                                     IR-Out(S439)
	S473= IR_ID.Out20_16=rD                                     IR-Out(S439)
	S474= IR_ID.Out15_0=UIMM                                    IR-Out(S439)
	S475= PC.CIA=addr                                           PC-Out(S448)
	S476= PC.CIA31_28=addr[31:28]                               PC-Out(S448)
	S477= PC.Out=addr+4                                         PC-Out(S449)
	S478= CP0.ASID=pid                                          CP0-Read-ASID(S455)
	S479= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F442)
	S480= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F443)
	S481= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F444)
	S482= FU.OutID1=>A_EX.In                                    Premise(F445)
	S483= A_MEM.Out=>A_WB.In                                    Premise(F446)
	S484= LIMMEXT.Out=>B_EX.In                                  Premise(F447)
	S485= B_MEM.Out=>B_WB.In                                    Premise(F448)
	S486= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F449)
	S487= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F450)
	S488= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F451)
	S489= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F452)
	S490= FU.Bub_ID=>CU_ID.Bub                                  Premise(F453)
	S491= FU.Halt_ID=>CU_ID.Halt                                Premise(F454)
	S492= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F455)
	S493= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F456)
	S494= FU.Bub_IF=>CU_IF.Bub                                  Premise(F457)
	S495= FU.Halt_IF=>CU_IF.Halt                                Premise(F458)
	S496= ICache.Hit=>CU_IF.ICacheHit                           Premise(F459)
	S497= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F460)
	S498= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F461)
	S499= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F462)
	S500= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F463)
	S501= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F464)
	S502= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F465)
	S503= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F466)
	S504= ICache.Hit=>FU.ICacheHit                              Premise(F467)
	S505= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F468)
	S506= IR_ID.Out=>FU.IR_ID                                   Premise(F469)
	S507= FU.IR_ID={12,rS,rD,UIMM}                              Path(S470,S506)
	S508= IR_MEM.Out=>FU.IR_MEM                                 Premise(F470)
	S509= IR_WB.Out=>FU.IR_WB                                   Premise(F471)
	S510= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F472)
	S511= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F473)
	S512= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F474)
	S513= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F475)
	S514= FU.InEX_WReg=rD                                       Path(S468,S513)
	S515= GPR.Rdata1=>FU.InID1                                  Premise(F476)
	S516= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F477)
	S517= FU.InID1_RReg=rS                                      Path(S472,S516)
	S518= ALUOut_MEM.Out=>FU.InMEM                              Premise(F478)
	S519= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F479)
	S520= ALUOut_WB.Out=>FU.InWB                                Premise(F480)
	S521= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F481)
	S522= IR_ID.Out25_21=>GPR.RReg1                             Premise(F482)
	S523= GPR.RReg1=rS                                          Path(S472,S522)
	S524= GPR.Rdata1=a                                          GPR-Read(S523,S444)
	S525= FU.InID1=a                                            Path(S524,S515)
	S526= FU.OutID1=FU(a)                                       FU-Forward(S525)
	S527= A_EX.In=FU(a)                                         Path(S526,S482)
	S528= ALUOut_WB.Out=>GPR.WData                              Premise(F483)
	S529= IR_WB.Out20_16=>GPR.WReg                              Premise(F484)
	S530= IMMU.Addr=>IAddrReg.In                                Premise(F485)
	S531= PC.Out=>ICache.IEA                                    Premise(F486)
	S532= ICache.IEA=addr+4                                     Path(S477,S531)
	S533= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S532)
	S534= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S533,S496)
	S535= FU.ICacheHit=ICacheHit(addr+4)                        Path(S533,S504)
	S536= ICache.Out=>ICacheReg.In                              Premise(F487)
	S537= PC.Out=>IMMU.IEA                                      Premise(F488)
	S538= IMMU.IEA=addr+4                                       Path(S477,S537)
	S539= CP0.ASID=>IMMU.PID                                    Premise(F489)
	S540= IMMU.PID=pid                                          Path(S478,S539)
	S541= IMMU.Addr={pid,addr+4}                                IMMU-Search(S540,S538)
	S542= IAddrReg.In={pid,addr+4}                              Path(S541,S530)
	S543= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S540,S538)
	S544= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S543,S497)
	S545= IR_MEM.Out=>IR_DMMU1.In                               Premise(F490)
	S546= IR_ID.Out=>IR_EX.In                                   Premise(F491)
	S547= IR_EX.In={12,rS,rD,UIMM}                              Path(S470,S546)
	S548= ICache.Out=>IR_ID.In                                  Premise(F492)
	S549= ICache.Out=>IR_IMMU.In                                Premise(F493)
	S550= IR_DMMU2.Out=>IR_WB.In                                Premise(F494)
	S551= IR_MEM.Out=>IR_WB.In                                  Premise(F495)
	S552= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F496)
	S553= LIMMEXT.In=UIMM                                       Path(S474,S552)
	S554= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S553)
	S555= B_EX.In={16{0},UIMM}                                  Path(S554,S484)
	S556= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F497)
	S557= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F498)
	S558= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F499)
	S559= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F500)
	S560= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F501)
	S561= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F502)
	S562= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F503)
	S563= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F504)
	S564= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F505)
	S565= CU_EX.IRFunc1=rD                                      Path(S468,S564)
	S566= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F506)
	S567= CU_EX.IRFunc2=rS                                      Path(S467,S566)
	S568= IR_EX.Out31_26=>CU_EX.Op                              Premise(F507)
	S569= CU_EX.Op=12                                           Path(S466,S568)
	S570= CU_EX.Func=alu_add                                    CU_EX(S569)
	S571= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F508)
	S572= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F509)
	S573= CU_ID.IRFunc1=rD                                      Path(S473,S572)
	S574= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F510)
	S575= CU_ID.IRFunc2=rS                                      Path(S472,S574)
	S576= IR_ID.Out31_26=>CU_ID.Op                              Premise(F511)
	S577= CU_ID.Op=12                                           Path(S471,S576)
	S578= CU_ID.Func=alu_add                                    CU_ID(S577)
	S579= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F512)
	S580= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F513)
	S581= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F514)
	S582= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F515)
	S583= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F516)
	S584= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F517)
	S585= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F518)
	S586= IR_WB.Out31_26=>CU_WB.Op                              Premise(F519)
	S587= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F520)
	S588= CtrlA_EX=0                                            Premise(F521)
	S589= [A_EX]=FU(a)                                          A_EX-Hold(S420,S588)
	S590= CtrlB_EX=0                                            Premise(F522)
	S591= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S422,S590)
	S592= CtrlALUOut_MEM=0                                      Premise(F523)
	S593= CtrlALUOut_DMMU1=1                                    Premise(F524)
	S594= CtrlALUOut_DMMU2=0                                    Premise(F525)
	S595= CtrlALUOut_WB=1                                       Premise(F526)
	S596= CtrlA_MEM=0                                           Premise(F527)
	S597= CtrlA_WB=1                                            Premise(F528)
	S598= CtrlB_MEM=0                                           Premise(F529)
	S599= CtrlB_WB=1                                            Premise(F530)
	S600= CtrlICache=0                                          Premise(F531)
	S601= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S432,S600)
	S602= CtrlIMMU=0                                            Premise(F532)
	S603= CtrlIR_DMMU1=1                                        Premise(F533)
	S604= CtrlIR_DMMU2=0                                        Premise(F534)
	S605= CtrlIR_EX=0                                           Premise(F535)
	S606= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S437,S605)
	S607= CtrlIR_ID=0                                           Premise(F536)
	S608= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S439,S607)
	S609= CtrlIR_IMMU=0                                         Premise(F537)
	S610= CtrlIR_MEM=0                                          Premise(F538)
	S611= CtrlIR_WB=1                                           Premise(F539)
	S612= CtrlGPR=0                                             Premise(F540)
	S613= GPR[rS]=a                                             GPR-Hold(S444,S612)
	S614= CtrlIAddrReg=0                                        Premise(F541)
	S615= CtrlPC=0                                              Premise(F542)
	S616= CtrlPCInc=0                                           Premise(F543)
	S617= PC[CIA]=addr                                          PC-Hold(S448,S616)
	S618= PC[Out]=addr+4                                        PC-Hold(S449,S615,S616)
	S619= CtrlIMem=0                                            Premise(F544)
	S620= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S451,S619)
	S621= CtrlICacheReg=0                                       Premise(F545)
	S622= CtrlASIDIn=0                                          Premise(F546)
	S623= CtrlCP0=0                                             Premise(F547)
	S624= CP0[ASID]=pid                                         CP0-Hold(S455,S623)
	S625= CtrlEPCIn=0                                           Premise(F548)
	S626= CtrlExCodeIn=0                                        Premise(F549)
	S627= CtrlIRMux=0                                           Premise(F550)

WB	S628= A_EX.Out=FU(a)                                        A_EX-Out(S589)
	S629= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S589)
	S630= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S589)
	S631= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S591)
	S632= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S591)
	S633= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S591)
	S634= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S606)
	S635= IR_EX.Out31_26=12                                     IR_EX-Out(S606)
	S636= IR_EX.Out25_21=rS                                     IR_EX-Out(S606)
	S637= IR_EX.Out20_16=rD                                     IR_EX-Out(S606)
	S638= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S606)
	S639= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S608)
	S640= IR_ID.Out31_26=12                                     IR-Out(S608)
	S641= IR_ID.Out25_21=rS                                     IR-Out(S608)
	S642= IR_ID.Out20_16=rD                                     IR-Out(S608)
	S643= IR_ID.Out15_0=UIMM                                    IR-Out(S608)
	S644= PC.CIA=addr                                           PC-Out(S617)
	S645= PC.CIA31_28=addr[31:28]                               PC-Out(S617)
	S646= PC.Out=addr+4                                         PC-Out(S618)
	S647= CP0.ASID=pid                                          CP0-Read-ASID(S624)
	S648= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F769)
	S649= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F770)
	S650= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F771)
	S651= FU.OutID1=>A_EX.In                                    Premise(F772)
	S652= A_MEM.Out=>A_WB.In                                    Premise(F773)
	S653= LIMMEXT.Out=>B_EX.In                                  Premise(F774)
	S654= B_MEM.Out=>B_WB.In                                    Premise(F775)
	S655= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F776)
	S656= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F777)
	S657= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F778)
	S658= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F779)
	S659= FU.Bub_ID=>CU_ID.Bub                                  Premise(F780)
	S660= FU.Halt_ID=>CU_ID.Halt                                Premise(F781)
	S661= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F782)
	S662= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F783)
	S663= FU.Bub_IF=>CU_IF.Bub                                  Premise(F784)
	S664= FU.Halt_IF=>CU_IF.Halt                                Premise(F785)
	S665= ICache.Hit=>CU_IF.ICacheHit                           Premise(F786)
	S666= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F787)
	S667= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F788)
	S668= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F789)
	S669= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F790)
	S670= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F791)
	S671= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F792)
	S672= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F793)
	S673= ICache.Hit=>FU.ICacheHit                              Premise(F794)
	S674= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F795)
	S675= IR_ID.Out=>FU.IR_ID                                   Premise(F796)
	S676= FU.IR_ID={12,rS,rD,UIMM}                              Path(S639,S675)
	S677= IR_MEM.Out=>FU.IR_MEM                                 Premise(F797)
	S678= IR_WB.Out=>FU.IR_WB                                   Premise(F798)
	S679= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F799)
	S680= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F800)
	S681= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F801)
	S682= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F802)
	S683= FU.InEX_WReg=rD                                       Path(S637,S682)
	S684= GPR.Rdata1=>FU.InID1                                  Premise(F803)
	S685= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F804)
	S686= FU.InID1_RReg=rS                                      Path(S641,S685)
	S687= ALUOut_MEM.Out=>FU.InMEM                              Premise(F805)
	S688= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F806)
	S689= ALUOut_WB.Out=>FU.InWB                                Premise(F807)
	S690= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F808)
	S691= IR_ID.Out25_21=>GPR.RReg1                             Premise(F809)
	S692= GPR.RReg1=rS                                          Path(S641,S691)
	S693= GPR.Rdata1=a                                          GPR-Read(S692,S613)
	S694= FU.InID1=a                                            Path(S693,S684)
	S695= FU.OutID1=FU(a)                                       FU-Forward(S694)
	S696= A_EX.In=FU(a)                                         Path(S695,S651)
	S697= ALUOut_WB.Out=>GPR.WData                              Premise(F810)
	S698= IR_WB.Out20_16=>GPR.WReg                              Premise(F811)
	S699= IMMU.Addr=>IAddrReg.In                                Premise(F812)
	S700= PC.Out=>ICache.IEA                                    Premise(F813)
	S701= ICache.IEA=addr+4                                     Path(S646,S700)
	S702= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S701)
	S703= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S702,S665)
	S704= FU.ICacheHit=ICacheHit(addr+4)                        Path(S702,S673)
	S705= ICache.Out=>ICacheReg.In                              Premise(F814)
	S706= PC.Out=>IMMU.IEA                                      Premise(F815)
	S707= IMMU.IEA=addr+4                                       Path(S646,S706)
	S708= CP0.ASID=>IMMU.PID                                    Premise(F816)
	S709= IMMU.PID=pid                                          Path(S647,S708)
	S710= IMMU.Addr={pid,addr+4}                                IMMU-Search(S709,S707)
	S711= IAddrReg.In={pid,addr+4}                              Path(S710,S699)
	S712= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S709,S707)
	S713= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S712,S666)
	S714= IR_MEM.Out=>IR_DMMU1.In                               Premise(F817)
	S715= IR_ID.Out=>IR_EX.In                                   Premise(F818)
	S716= IR_EX.In={12,rS,rD,UIMM}                              Path(S639,S715)
	S717= ICache.Out=>IR_ID.In                                  Premise(F819)
	S718= ICache.Out=>IR_IMMU.In                                Premise(F820)
	S719= IR_DMMU2.Out=>IR_WB.In                                Premise(F821)
	S720= IR_MEM.Out=>IR_WB.In                                  Premise(F822)
	S721= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F823)
	S722= LIMMEXT.In=UIMM                                       Path(S643,S721)
	S723= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S722)
	S724= B_EX.In={16{0},UIMM}                                  Path(S723,S653)
	S725= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F824)
	S726= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F825)
	S727= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F826)
	S728= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F827)
	S729= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F828)
	S730= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F829)
	S731= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F830)
	S732= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F831)
	S733= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F832)
	S734= CU_EX.IRFunc1=rD                                      Path(S637,S733)
	S735= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F833)
	S736= CU_EX.IRFunc2=rS                                      Path(S636,S735)
	S737= IR_EX.Out31_26=>CU_EX.Op                              Premise(F834)
	S738= CU_EX.Op=12                                           Path(S635,S737)
	S739= CU_EX.Func=alu_add                                    CU_EX(S738)
	S740= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F835)
	S741= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F836)
	S742= CU_ID.IRFunc1=rD                                      Path(S642,S741)
	S743= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F837)
	S744= CU_ID.IRFunc2=rS                                      Path(S641,S743)
	S745= IR_ID.Out31_26=>CU_ID.Op                              Premise(F838)
	S746= CU_ID.Op=12                                           Path(S640,S745)
	S747= CU_ID.Func=alu_add                                    CU_ID(S746)
	S748= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F839)
	S749= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F840)
	S750= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F841)
	S751= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F842)
	S752= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F843)
	S753= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F844)
	S754= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F845)
	S755= IR_WB.Out31_26=>CU_WB.Op                              Premise(F846)
	S756= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F847)
	S757= CtrlA_EX=0                                            Premise(F848)
	S758= [A_EX]=FU(a)                                          A_EX-Hold(S589,S757)
	S759= CtrlB_EX=0                                            Premise(F849)
	S760= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S591,S759)
	S761= CtrlALUOut_MEM=0                                      Premise(F850)
	S762= CtrlALUOut_DMMU1=0                                    Premise(F851)
	S763= CtrlALUOut_DMMU2=0                                    Premise(F852)
	S764= CtrlALUOut_WB=0                                       Premise(F853)
	S765= CtrlA_MEM=0                                           Premise(F854)
	S766= CtrlA_WB=0                                            Premise(F855)
	S767= CtrlB_MEM=0                                           Premise(F856)
	S768= CtrlB_WB=0                                            Premise(F857)
	S769= CtrlICache=0                                          Premise(F858)
	S770= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S601,S769)
	S771= CtrlIMMU=0                                            Premise(F859)
	S772= CtrlIR_DMMU1=0                                        Premise(F860)
	S773= CtrlIR_DMMU2=0                                        Premise(F861)
	S774= CtrlIR_EX=0                                           Premise(F862)
	S775= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S606,S774)
	S776= CtrlIR_ID=0                                           Premise(F863)
	S777= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S608,S776)
	S778= CtrlIR_IMMU=0                                         Premise(F864)
	S779= CtrlIR_MEM=0                                          Premise(F865)
	S780= CtrlIR_WB=0                                           Premise(F866)
	S781= CtrlGPR=1                                             Premise(F867)
	S782= CtrlIAddrReg=0                                        Premise(F868)
	S783= CtrlPC=0                                              Premise(F869)
	S784= CtrlPCInc=0                                           Premise(F870)
	S785= PC[CIA]=addr                                          PC-Hold(S617,S784)
	S786= PC[Out]=addr+4                                        PC-Hold(S618,S783,S784)
	S787= CtrlIMem=0                                            Premise(F871)
	S788= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S620,S787)
	S789= CtrlICacheReg=0                                       Premise(F872)
	S790= CtrlASIDIn=0                                          Premise(F873)
	S791= CtrlCP0=0                                             Premise(F874)
	S792= CP0[ASID]=pid                                         CP0-Hold(S624,S791)
	S793= CtrlEPCIn=0                                           Premise(F875)
	S794= CtrlExCodeIn=0                                        Premise(F876)
	S795= CtrlIRMux=0                                           Premise(F877)

POST	S758= [A_EX]=FU(a)                                          A_EX-Hold(S589,S757)
	S760= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S591,S759)
	S770= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S601,S769)
	S775= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S606,S774)
	S777= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S608,S776)
	S785= PC[CIA]=addr                                          PC-Hold(S617,S784)
	S786= PC[Out]=addr+4                                        PC-Hold(S618,S783,S784)
	S788= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S620,S787)
	S792= CP0[ASID]=pid                                         CP0-Hold(S624,S791)

