// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2.0.1.281.2
// Netlist written on Thu Mar 26 16:48:20 2020
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/lscc/radiant/2.0/ip/pmi/pmi_ice40up.v"
// file 1 "c:/lscc/radiant/2.0/ip/pmi/pmi_ice40up.vhd"
// file 2 "d:/eurorack/addatone/addatone_ice40/src/adc_spi_in.v"
// file 3 "d:/eurorack/addatone/addatone_ice40/src/adder.v"
// file 4 "d:/eurorack/addatone/addatone_ice40/src/dac_spi_out.v"
// file 5 "d:/eurorack/addatone/addatone_ice40/src/pll_48mhz/rtl/pll_48mhz.v"
// file 6 "d:/eurorack/addatone/addatone_ice40/src/pll_primitive_48mhz.v"
// file 7 "d:/eurorack/addatone/addatone_ice40/src/samplepos_ram/rtl/samplepos_ram.v"
// file 8 "d:/eurorack/addatone/addatone_ice40/src/sample_output.v"
// file 9 "d:/eurorack/addatone/addatone_ice40/src/sample_position.v"
// file 10 "d:/eurorack/addatone/addatone_ice40/src/scale_mult.v"
// file 11 "d:/eurorack/addatone/addatone_ice40/src/sine_lut/rtl/sine_lut.v"
// file 12 "d:/eurorack/addatone/addatone_ice40/src/top.v"
// file 13 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 14 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 15 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 16 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 17 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 18 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 19 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 20 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ib.v"
// file 21 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 22 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 23 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 24 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ob.v"
// file 25 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 26 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 27 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 28 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/rgb.v"
// file 29 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 30 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 31 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/legacy.v"
// file 32 "c:/lscc/radiant/2.0/ip/common/adder/rtl/lscc_adder.v"
// file 33 "c:/lscc/radiant/2.0/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 34 "c:/lscc/radiant/2.0/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 35 "c:/lscc/radiant/2.0/ip/common/counter/rtl/lscc_cntr.v"
// file 36 "c:/lscc/radiant/2.0/ip/common/fifo/rtl/lscc_fifo.v"
// file 37 "c:/lscc/radiant/2.0/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 38 "c:/lscc/radiant/2.0/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 39 "c:/lscc/radiant/2.0/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 40 "c:/lscc/radiant/2.0/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 41 "c:/lscc/radiant/2.0/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 42 "c:/lscc/radiant/2.0/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 43 "c:/lscc/radiant/2.0/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 44 "c:/lscc/radiant/2.0/ip/common/rom/rtl/lscc_rom.v"
// file 45 "c:/lscc/radiant/2.0/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 46 "c:/lscc/radiant/2.0/ip/pmi/pmi_add.v"
// file 47 "c:/lscc/radiant/2.0/ip/pmi/pmi_addsub.v"
// file 48 "c:/lscc/radiant/2.0/ip/pmi/pmi_complex_mult.v"
// file 49 "c:/lscc/radiant/2.0/ip/pmi/pmi_counter.v"
// file 50 "c:/lscc/radiant/2.0/ip/pmi/pmi_dsp.v"
// file 51 "c:/lscc/radiant/2.0/ip/pmi/pmi_fifo.v"
// file 52 "c:/lscc/radiant/2.0/ip/pmi/pmi_fifo_dc.v"
// file 53 "c:/lscc/radiant/2.0/ip/pmi/pmi_mac.v"
// file 54 "c:/lscc/radiant/2.0/ip/pmi/pmi_mult.v"
// file 55 "c:/lscc/radiant/2.0/ip/pmi/pmi_multaddsub.v"
// file 56 "c:/lscc/radiant/2.0/ip/pmi/pmi_multaddsubsum.v"
// file 57 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dp.v"
// file 58 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dp_be.v"
// file 59 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dq.v"
// file 60 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dq_be.v"
// file 61 "c:/lscc/radiant/2.0/ip/pmi/pmi_rom.v"
// file 62 "c:/lscc/radiant/2.0/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input i_Clock, input reset_n, output debug, output test, 
            input i_ADC_Data, input i_ADC_Clock, input i_ADC_CS, output o_DAC_MOSI, 
            output o_DAC_SCK, output o_DAC_CS);   /* synthesis lineinfo="@12(1[8],1[11])"*/
    
    (* is_clock=1 *) wire i_Clock_c;   /* synthesis lineinfo="@12(3[14],3[21])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    (* is_clock=1 *) wire ADC_Data_Received;   /* synthesis lineinfo="@12(49[7],49[24])"*/
    
    wire GND_net, VCC_net, reset_n_c, test_c, i_ADC_Data_c, i_ADC_Clock_c, 
        o_DAC_MOSI_c, o_DAC_SCK_c, o_DAC_CS_c, reset_n_N_191;
    wire [15:0]Sample_Timer;   /* synthesis lineinfo="@12(27[13],27[25])"*/
    wire [7:0]Harmonic;   /* synthesis lineinfo="@12(28[12],28[20])"*/
    
    wire Next_Sample;
    wire [15:0]Sample_Value;   /* synthesis lineinfo="@12(30[21],30[33])"*/
    wire [15:0]Frequency;   /* synthesis lineinfo="@12(31[13],31[22])"*/
    
    wire Sample_Ready, Freq_Too_High;
    wire [15:0]\ADC_Data[2] ;   /* synthesis lineinfo="@12(48[14],48[22])"*/
    wire [15:0]\ADC_Data[1] ;   /* synthesis lineinfo="@12(48[14],48[22])"*/
    wire [15:0]\ADC_Data[0] ;   /* synthesis lineinfo="@12(48[14],48[22])"*/
    wire [8:0]\Harmonic_Scale[0] ;   /* synthesis lineinfo="@12(66[22],66[36])"*/
    wire [8:0]\Scale_Initial[0] ;   /* synthesis lineinfo="@12(67[22],67[35])"*/
    wire [1:0]Adder_Start;   /* synthesis lineinfo="@12(68[12],68[23])"*/
    
    wire Adder_Clear;
    wire [8:0]Adder_Mult;   /* synthesis lineinfo="@12(72[23],72[33])"*/
    wire [31:0]\Adder_Total[1] ;   /* synthesis lineinfo="@12(73[21],73[32])"*/
    wire [31:0]\Adder_Total[0] ;   /* synthesis lineinfo="@12(73[21],73[32])"*/
    
    wire n46, n45, n44, n43, n42, n41, n40, n39, n8142;
    wire [31:0]\r_Adder_Total[1] ;   /* synthesis lineinfo="@12(74[20],74[33])"*/
    
    wire n5565;
    wire [31:0]\r_Adder_Total[0] ;   /* synthesis lineinfo="@12(74[20],74[33])"*/
    
    wire Start_Mult_Scaler, Reset_Mult_Scaler, Mult_Ready, DAC_Send;
    wire [3:0]SM_Top;   /* synthesis lineinfo="@12(130[12],130[18])"*/
    
    wire test_N_190, n5567, n6689, _47, n8132, n7806, n5566, n5985, 
        n5564;
    wire [1:0]Adder_Start_1__N_111;
    
    wire n2617, n2616, n2615, n2614, n5618, n5614, n5571, n5572, 
        n5573, n5574, n8106;
    wire [15:0]Accumulated_Frequency;   /* synthesis lineinfo="@9(49[13],49[34])"*/
    wire [2:0]SM_Sample_Position;   /* synthesis lineinfo="@9(58[12],58[30])"*/
    
    wire n6685, \<NoName> , n8100, n5, n70, n7587, n6515, n5960, 
        n2964, n8094, n17_2, n7834, n5932, n10, n65, n56, n21, 
        n86, n85, n18, n84, n83, n7807, n50, n82;
    wire [3:0]Receive_Byte;   /* synthesis lineinfo="@2(22[12],22[24])"*/
    
    wire SM_ADC_In, CS_Stable, n5910, n5434, n5570, n13, n15, 
        n7825, n2341, n5625, n5420, n5520, n8110, n6687, n6681, 
        n81, _20, n80, _17, n79, n78, _16, n77, n76, n75;
    wire [31:0]Working_Total;   /* synthesis lineinfo="@3(16[20],16[33])"*/
    wire [1:0]SM_Adder;   /* synthesis lineinfo="@3(20[12],20[20])"*/
    
    wire n8473, n7, n8_2, n9, n10_adj_1151, n11, n12, n13_adj_1152, 
        n14, n15_adj_1153, n16, n17_adj_1154, n18_adj_1155, n19, 
        n20, n21_adj_1156, n22, n23, n24, n25_2, n2968, n4, 
        n6679, n4895, n8136, n5401, n74, _18, n73, n72, n71, 
        n5604, n5569, n7813, _48, n5568;
    wire [31:0]Working_Total_adj_1188;   /* synthesis lineinfo="@3(16[20],16[33])"*/
    
    wire n6, n5390, n2966, n1932, n17_adj_1176, n16_adj_1177, n9669, 
        n6312, n8477, n5878, n5877, n15_adj_1178, n7_adj_1179, n2787, 
        _23;
    wire [1:0]SM_Scale_Mult;   /* synthesis lineinfo="@10(21[12],21[25])"*/
    
    wire n5551, n6382, n9663, n12_adj_1180, n7808, n9783, n6683, 
        n5874, n5868, n2972, n9780, n5863, n31, n9777;
    wire [23:0]Output_Data;   /* synthesis lineinfo="@8(16[13],16[24])"*/
    
    wire DAC_Ready, DAC_Send_adj_1181;
    wire [3:0]SM_Sample_Output;   /* synthesis lineinfo="@8(27[12],27[28])"*/
    
    wire n6_adj_1182, _25, n9774, _19, n5506, n7819, n3009, n9771, 
        n5559, n5561, n5560, n5860, n5563, n5562, n24_adj_1183, 
        n5858, n5857, n5856, n5855, n5854, n5853, n5852, n5851, 
        n5850, n5849, n5848, n5847, n5846, n5845, n5844, n5843, 
        n5842, n5841, n5840, n8447, n5834, n5833, n5832, n5831, 
        n5830, n5829, n5828, n5827, n5826, n5825, n5824, n5823, 
        n5822, n5821, n5820, n5819, Clock_Counter;
    wire [4:0]SM_DAC_Out;   /* synthesis lineinfo="@4(21[12],21[22])"*/
    
    wire n5818, n5817, n5816, n5815, n1892, n5813, n2154, n1899, 
        n6094, n15_adj_1184, n12_adj_1185, n2621, n9681, n8431, 
        n4891, n3817, n6693, _45, _44, n9672, _41, n6691, n7805, 
        n2620, n9666, n9660, n7_adj_1186, n7816, _46, n9765, _40, 
        n2619, n2618, n6378, _42, _21, n9762, n7809, _43, n9759, 
        n9690, n9756, n6165, n9753, n9750, n9618, n9747, _22, 
        n9744, n9687, n9738, n6852, n6850, n6848, n6846, n6843, 
        n6841, n6839, n8152, n6837, n6835, n6833, n9684, n6831, 
        n6829, n6827, _24, n9_adj_1187;
    
    VHI i2 (.Z(VCC_net));
    Scale_Mult mult (.GND_net(GND_net), .Adder_Mult({Adder_Mult}), .VCC_net(VCC_net), 
            .\Harmonic_Scale[0] ({\Harmonic_Scale[0] }), .n5910(n5910), 
            .Main_Clock(Main_Clock), .Reset_Mult_Scaler(Reset_Mult_Scaler), 
            .\Scale_Initial[0] ({\Scale_Initial[0] }), .Start_Mult_Scaler(Start_Mult_Scaler), 
            .SM_Scale_Mult({SM_Scale_Mult}), .Mult_Ready(Mult_Ready), .n5860(n5860), 
            .n7834(n7834));   /* synthesis lineinfo="@12(95[34],105[3])"*/
    FD1P3XZ test_i0 (.D(test_N_190), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(test_c));   /* synthesis lineinfo="@12(133[9],142[5])"*/
    defparam test_i0.REGSET = "RESET";
    defparam test_i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i0 (.D(\ADC_Data[0] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[0]));   /* synthesis lineinfo="@12(133[9],142[5])"*/
    defparam Frequency_i0.REGSET = "RESET";
    defparam Frequency_i0.SRMODE = "CE_OVER_LSR";
    FA2 add_18_add_5_9 (.A0(GND_net), .B0(Harmonic[7]), .C0(GND_net), 
        .D0(n6852), .CI0(n6852), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n9690), .CI1(n9690), .CO0(n9690), .S0(n39));   /* synthesis lineinfo="@12(202[19],202[34])"*/
    defparam add_18_add_5_9.INIT0 = "0xc33c";
    defparam add_18_add_5_9.INIT1 = "0xc33c";
    FA2 add_18_add_5_7 (.A0(GND_net), .B0(Harmonic[5]), .C0(GND_net), 
        .D0(n6850), .CI0(n6850), .A1(GND_net), .B1(Harmonic[6]), .C1(GND_net), 
        .D1(n9687), .CI1(n9687), .CO0(n9687), .CO1(n6852), .S0(n41), 
        .S1(n40));   /* synthesis lineinfo="@12(202[19],202[34])"*/
    defparam add_18_add_5_7.INIT0 = "0xc33c";
    defparam add_18_add_5_7.INIT1 = "0xc33c";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i1 (.D(\ADC_Data[0] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[1]));   /* synthesis lineinfo="@12(133[9],142[5])"*/
    defparam Frequency_i1.REGSET = "RESET";
    defparam Frequency_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i2 (.D(\ADC_Data[0] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[2]));   /* synthesis lineinfo="@12(133[9],142[5])"*/
    defparam Frequency_i2.REGSET = "RESET";
    defparam Frequency_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i3 (.D(\ADC_Data[0] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[3]));   /* synthesis lineinfo="@12(133[9],142[5])"*/
    defparam Frequency_i3.REGSET = "RESET";
    defparam Frequency_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i4 (.D(\ADC_Data[0] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[4]));   /* synthesis lineinfo="@12(133[9],142[5])"*/
    defparam Frequency_i4.REGSET = "RESET";
    defparam Frequency_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i5 (.D(\ADC_Data[0] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[5]));   /* synthesis lineinfo="@12(133[9],142[5])"*/
    defparam Frequency_i5.REGSET = "RESET";
    defparam Frequency_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i6 (.D(\ADC_Data[0] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[6]));   /* synthesis lineinfo="@12(133[9],142[5])"*/
    defparam Frequency_i6.REGSET = "RESET";
    defparam Frequency_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i7 (.D(\ADC_Data[0] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[7]));   /* synthesis lineinfo="@12(133[9],142[5])"*/
    defparam Frequency_i7.REGSET = "RESET";
    defparam Frequency_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i8 (.D(\ADC_Data[0] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[8]));   /* synthesis lineinfo="@12(133[9],142[5])"*/
    defparam Frequency_i8.REGSET = "RESET";
    defparam Frequency_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i9 (.D(\ADC_Data[0] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[9]));   /* synthesis lineinfo="@12(133[9],142[5])"*/
    defparam Frequency_i9.REGSET = "RESET";
    defparam Frequency_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i10 (.D(\ADC_Data[0] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[10]));   /* synthesis lineinfo="@12(133[9],142[5])"*/
    defparam Frequency_i10.REGSET = "RESET";
    defparam Frequency_i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i11 (.D(\ADC_Data[0] [11]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[11]));   /* synthesis lineinfo="@12(133[9],142[5])"*/
    defparam Frequency_i11.REGSET = "RESET";
    defparam Frequency_i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i12 (.D(\ADC_Data[0] [12]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[12]));   /* synthesis lineinfo="@12(133[9],142[5])"*/
    defparam Frequency_i12.REGSET = "RESET";
    defparam Frequency_i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i13 (.D(\ADC_Data[0] [13]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[13]));   /* synthesis lineinfo="@12(133[9],142[5])"*/
    defparam Frequency_i13.REGSET = "RESET";
    defparam Frequency_i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i14 (.D(\ADC_Data[0] [14]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[14]));   /* synthesis lineinfo="@12(133[9],142[5])"*/
    defparam Frequency_i14.REGSET = "RESET";
    defparam Frequency_i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i15 (.D(\ADC_Data[0] [15]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[15]));   /* synthesis lineinfo="@12(133[9],142[5])"*/
    defparam Frequency_i15.REGSET = "RESET";
    defparam Frequency_i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i0 (.D(n2621), .SP(n2972), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(Harmonic[0]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam Harmonic__i0.REGSET = "RESET";
    defparam Harmonic__i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Adder_Start__i0 (.D(Adder_Start_1__N_111[0]), .SP(VCC_net), 
            .CK(Main_Clock), .SR(reset_n_N_191), .Q(Adder_Start[0]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam Adder_Start__i0.REGSET = "RESET";
    defparam Adder_Start__i0.SRMODE = "CE_OVER_LSR";
    FA2 add_18_add_5_5 (.A0(GND_net), .B0(Harmonic[3]), .C0(GND_net), 
        .D0(n6848), .CI0(n6848), .A1(GND_net), .B1(Harmonic[4]), .C1(GND_net), 
        .D1(n9684), .CI1(n9684), .CO0(n9684), .CO1(n6850), .S0(n43), 
        .S1(n42));   /* synthesis lineinfo="@12(202[19],202[34])"*/
    defparam add_18_add_5_5.INIT0 = "0xc33c";
    defparam add_18_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i3477_2_lut (.A(reset_n_c), .B(Clock_Counter), 
            .Z(n5858));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i3477_2_lut.INIT = "0x2222";
    FA2 add_18_add_5_3 (.A0(GND_net), .B0(Harmonic[1]), .C0(GND_net), 
        .D0(n6846), .CI0(n6846), .A1(GND_net), .B1(Harmonic[2]), .C1(GND_net), 
        .D1(n9681), .CI1(n9681), .CO0(n9681), .CO1(n6848), .S0(n45), 
        .S1(n44));   /* synthesis lineinfo="@12(202[19],202[34])"*/
    defparam add_18_add_5_3.INIT0 = "0xc33c";
    defparam add_18_add_5_3.INIT1 = "0xc33c";
    FA2 add_18_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Harmonic[0]), .C1(VCC_net), .D1(n9618), .CI1(n9618), .CO0(n9618), 
        .CO1(n6846), .S1(n46));   /* synthesis lineinfo="@12(202[19],202[34])"*/
    defparam add_18_add_5_1.INIT0 = "0xc33c";
    defparam add_18_add_5_1.INIT1 = "0xc33c";
    FA2 add_3197_19 (.A0(GND_net), .B0(\Adder_Total[0] [17]), .C0(\Adder_Total[1] [17]), 
        .D0(n6843), .CI0(n6843), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n9783), .CI1(n9783), .CO0(n9783), .S0(n5559));   /* synthesis lineinfo="@12(210[27],210[58])"*/
    defparam add_3197_19.INIT0 = "0xc33c";
    defparam add_3197_19.INIT1 = "0xc33c";
    FA2 add_3197_17 (.A0(GND_net), .B0(\Adder_Total[0] [15]), .C0(\Adder_Total[1] [15]), 
        .D0(n6841), .CI0(n6841), .A1(GND_net), .B1(\Adder_Total[0] [16]), 
        .C1(\Adder_Total[1] [16]), .D1(n9780), .CI1(n9780), .CO0(n9780), 
        .CO1(n6843), .S0(n5561), .S1(n5560));   /* synthesis lineinfo="@12(210[27],210[58])"*/
    defparam add_3197_17.INIT0 = "0xc33c";
    defparam add_3197_17.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3476_3_lut (.A(Working_Total[10]), 
            .B(n24), .C(n2966), .Z(n5857));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3476_3_lut.INIT = "0xcaca";
    FA2 add_3197_15 (.A0(GND_net), .B0(\Adder_Total[0] [13]), .C0(\Adder_Total[1] [13]), 
        .D0(n6839), .CI0(n6839), .A1(GND_net), .B1(\Adder_Total[0] [14]), 
        .C1(\Adder_Total[1] [14]), .D1(n9777), .CI1(n9777), .CO0(n9777), 
        .CO1(n6841), .S0(n5563), .S1(n5562));   /* synthesis lineinfo="@12(210[27],210[58])"*/
    defparam add_3197_15.INIT0 = "0xc33c";
    defparam add_3197_15.INIT1 = "0xc33c";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(Harmonic[7]), .B(Harmonic[6]), 
            .Z(n65));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B)+!A))" *) LUT4 i3970_2_lut (.A(n39), .B(SM_Top[1]), 
            .Z(n2614));
    defparam i3970_2_lut.INIT = "0x2222";
    FA2 add_3197_13 (.A0(GND_net), .B0(\Adder_Total[0] [11]), .C0(\Adder_Total[1] [11]), 
        .D0(n6837), .CI0(n6837), .A1(GND_net), .B1(\Adder_Total[0] [12]), 
        .C1(\Adder_Total[1] [12]), .D1(n9774), .CI1(n9774), .CO0(n9774), 
        .CO1(n6839), .S0(n5565), .S1(n5564));   /* synthesis lineinfo="@12(210[27],210[58])"*/
    defparam add_3197_13.INIT0 = "0xc33c";
    defparam add_3197_13.INIT1 = "0xc33c";
    FA2 add_3197_11 (.A0(GND_net), .B0(\Adder_Total[0] [9]), .C0(\Adder_Total[1] [9]), 
        .D0(n6835), .CI0(n6835), .A1(GND_net), .B1(\Adder_Total[0] [10]), 
        .C1(\Adder_Total[1] [10]), .D1(n9771), .CI1(n9771), .CO0(n9771), 
        .CO1(n6837), .S0(n5567), .S1(n5566));   /* synthesis lineinfo="@12(210[27],210[58])"*/
    defparam add_3197_11.INIT0 = "0xc33c";
    defparam add_3197_11.INIT1 = "0xc33c";
    FA2 add_3197_9 (.A0(GND_net), .B0(\Adder_Total[0] [7]), .C0(\Adder_Total[1] [7]), 
        .D0(n6833), .CI0(n6833), .A1(GND_net), .B1(\Adder_Total[0] [8]), 
        .C1(\Adder_Total[1] [8]), .D1(n9672), .CI1(n9672), .CO0(n9672), 
        .CO1(n6835), .S0(n5569), .S1(n5568));   /* synthesis lineinfo="@12(210[27],210[58])"*/
    defparam add_3197_9.INIT0 = "0xc33c";
    defparam add_3197_9.INIT1 = "0xc33c";
    (* lut_function="(A (B)+!A (B+!((D)+!C)))" *) LUT4 i905_4_lut (.A(SM_Sample_Output[2]), 
            .B(reset_n_N_191), .C(n6_adj_1182), .D(n5), .Z(n3009));
    defparam i905_4_lut.INIT = "0xccdc";
    FA2 add_3197_7 (.A0(GND_net), .B0(\Adder_Total[0] [5]), .C0(\Adder_Total[1] [5]), 
        .D0(n6831), .CI0(n6831), .A1(GND_net), .B1(\Adder_Total[0] [6]), 
        .C1(\Adder_Total[1] [6]), .D1(n9669), .CI1(n9669), .CO0(n9669), 
        .CO1(n6833), .S0(n5571), .S1(n5570));   /* synthesis lineinfo="@12(210[27],210[58])"*/
    defparam add_3197_7.INIT0 = "0xc33c";
    defparam add_3197_7.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (D)+!B !((D)+!C))+!A (B (D)+!B (C))))" *) LUT4 i4126_4_lut (.A(n6515), 
            .B(SM_Top[1]), .C(SM_Top[2]), .D(SM_Top[0]), .Z(n5604));   /* synthesis lineinfo="@12(130[12],130[18])"*/
    defparam i4126_4_lut.INIT = "0x23cf";
    (* lut_function="(A ((C+!(D))+!B)+!A ((C)+!B))" *) LUT4 i2_4_lut (.A(Mult_Ready), 
            .B(n7816), .C(n18), .D(SM_Top[0]), .Z(n5434));
    defparam i2_4_lut.INIT = "0xf3fb";
    (* lut_function="(A (B (C+(D))+!B !(C (D)+!C !(D)))+!A (B (C)+!B !((D)+!C)))" *) LUT4 i25_4_lut (.A(Sample_Ready), 
            .B(n8473), .C(SM_Top[2]), .D(SM_Top[0]), .Z(n18));
    defparam i25_4_lut.INIT = "0xcaf0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3475_3_lut (.A(Working_Total[11]), 
            .B(n23), .C(n2966), .Z(n5856));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3475_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B)))" *) LUT4 i5811_2_lut (.A(reset_n_c), .B(n15), 
            .Z(n13));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam i5811_2_lut.INIT = "0x7777";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3474_3_lut (.A(Working_Total[12]), 
            .B(n22), .C(n2966), .Z(n5855));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3474_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+(D))+!B (C (D))))" *) LUT4 i2_4_lut_adj_443 (.A(DAC_Ready), 
            .B(SM_Sample_Output[2]), .C(SM_Sample_Output[0]), .D(SM_Sample_Output[1]), 
            .Z(n15));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam i2_4_lut_adj_443.INIT = "0xdec8";
    FA2 add_3197_5 (.A0(GND_net), .B0(\Adder_Total[0] [3]), .C0(\Adder_Total[1] [3]), 
        .D0(n6829), .CI0(n6829), .A1(GND_net), .B1(\Adder_Total[0] [4]), 
        .C1(\Adder_Total[1] [4]), .D1(n9666), .CI1(n9666), .CO0(n9666), 
        .CO1(n6831), .S0(n5573), .S1(n5572));   /* synthesis lineinfo="@12(210[27],210[58])"*/
    defparam add_3197_5.INIT0 = "0xc33c";
    defparam add_3197_5.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3468_3_lut (.A(Working_Total[18]), 
            .B(n16), .C(n2966), .Z(n5849));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3468_3_lut.INIT = "0xcaca";
    FA2 add_3197_3 (.A0(GND_net), .B0(\Adder_Total[0] [1]), .C0(\Adder_Total[1] [1]), 
        .D0(n6827), .CI0(n6827), .A1(GND_net), .B1(\Adder_Total[0] [2]), 
        .C1(\Adder_Total[1] [2]), .D1(n9663), .CI1(n9663), .CO0(n9663), 
        .CO1(n6829), .S1(n5574));   /* synthesis lineinfo="@12(210[27],210[58])"*/
    defparam add_3197_3.INIT0 = "0xc33c";
    defparam add_3197_3.INIT1 = "0xc33c";
    FA2 add_3197_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\Adder_Total[0] [0]), .C1(\Adder_Total[1] [0]), .D1(n9660), 
        .CI1(n9660), .CO0(n9660), .CO1(n6827));   /* synthesis lineinfo="@12(210[27],210[58])"*/
    defparam add_3197_1.INIT0 = "0xc33c";
    defparam add_3197_1.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i5594_4_lut (.A(n8110), 
            .B(n8132), .C(Sample_Timer[3]), .D(n8106), .Z(n8473));
    defparam i5594_4_lut.INIT = "0x4000";
    (* lut_function="(!((B)+!A))" *) LUT4 i3969_2_lut (.A(n40), .B(SM_Top[1]), 
            .Z(n2615));
    defparam i3969_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B+(C (D))))" *) LUT4 i1_4_lut (.A(n65), .B(Freq_Too_High), 
            .C(Harmonic[4]), .D(n4), .Z(n6515));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam i1_4_lut.INIT = "0xfeee";
    (* lut_function="(A+(B+(C)))" *) LUT4 i2_3_lut (.A(Harmonic[3]), .B(Harmonic[1]), 
            .C(Harmonic[2]), .Z(n56));   /* synthesis lineinfo="@12(28[12],28[20])"*/
    defparam i2_3_lut.INIT = "0xfefe";
    OB o_DAC_MOSI_pad (.I(o_DAC_MOSI_c), .O(o_DAC_MOSI));   /* synthesis lineinfo="@12(10[15],10[25])"*/
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_444 (.A(reset_n_c), .B(SM_Top[1]), 
            .Z(n7816));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam i1_2_lut_adj_444.INIT = "0x8888";
    PLL_Primitive_48MHz pll_48 (.GND_net(GND_net), .i_Clock_c(i_Clock_c), 
            .Main_Clock(Main_Clock), .reset_n_c(reset_n_c));   /* synthesis lineinfo="@12(21[22],21[91])"*/
    Sample_Output sample_output (.n3009(n3009), .Main_Clock(Main_Clock), 
            .reset_n_N_191(reset_n_N_191), .n13(n13), .DAC_Send_adj_1(DAC_Send_adj_1181), 
            .\r_Adder_Total[1][7] (\r_Adder_Total[1] [7]), .\r_Adder_Total[1][6] (\r_Adder_Total[1] [6]), 
            .\r_Adder_Total[1][5] (\r_Adder_Total[1] [5]), .\r_Adder_Total[1][4] (\r_Adder_Total[1] [4]), 
            .\r_Adder_Total[1][3] (\r_Adder_Total[1] [3]), .\r_Adder_Total[1][2] (\r_Adder_Total[1] [2]), 
            .n2787(n2787), .\SM_Sample_Output[0] (SM_Sample_Output[0]), 
            .DAC_Send(DAC_Send), .DAC_Ready(DAC_Ready), .n6(n6_adj_1182), 
            .\SM_Sample_Output[1] (SM_Sample_Output[1]), .n5(n5), .\SM_Sample_Output[2] (SM_Sample_Output[2]), 
            .n5401(n5401), .n5985(n5985), .n17(n17_2), .reset_n_c(reset_n_c), 
            .n5878(n5878), .\Output_Data[17] (Output_Data[17]), .\r_Adder_Total[0][7] (\r_Adder_Total[0] [7]), 
            .\r_Adder_Total[0][6] (\r_Adder_Total[0] [6]), .\r_Adder_Total[0][5] (\r_Adder_Total[0] [5]), 
            .\r_Adder_Total[0][4] (\r_Adder_Total[0] [4]), .\r_Adder_Total[0][3] (\r_Adder_Total[0] [3]), 
            .\r_Adder_Total[0][2] (\r_Adder_Total[0] [2]), .GND_net(GND_net), 
            ._16(_16), .VCC_net(VCC_net), ._18(_18), ._17(_17), ._20(_20), 
            ._19(_19), ._22(_22), ._21(_21), ._24(_24), ._23(_23), 
            ._25(_25), ._40(_40), ._42(_42), ._41(_41), ._44(_44), 
            ._43(_43), ._46(_46), ._45(_45), ._48(_48), ._47(_47), 
            .\<NoName> (\<NoName> ), .\SM_DAC_Out[0] (SM_DAC_Out[0]), .\SM_DAC_Out[3] (SM_DAC_Out[3]), 
            .\SM_DAC_Out[2] (SM_DAC_Out[2]), .\SM_DAC_Out[1] (SM_DAC_Out[1]), 
            .n2341(n2341), .Clock_Counter(Clock_Counter), .o_DAC_SCK_c(o_DAC_SCK_c), 
            .n7819(n7819), .n7825(n7825), .n4895(n4895), .n1892(n1892), 
            .n5618(n5618), .n6382(n6382), .n5932(n5932), .o_DAC_MOSI_c(o_DAC_MOSI_c), 
            .n1932(n1932), .n6378(n6378), .n7587(n7587), .n5868(n5868), 
            .n5858(n5858), .n1899(n1899), .o_DAC_CS_c(o_DAC_CS_c));   /* synthesis lineinfo="@12(109[16],118[3])"*/
    OB test_pad (.I(test_c), .O(test));   /* synthesis lineinfo="@12(6[14],6[18])"*/
    OB debug_pad (.I(GND_net), .O(debug));   /* synthesis lineinfo="@12(5[14],5[19])"*/
    (* lut_function="(!((B)+!A))" *) LUT4 i3853_2_lut (.A(n46), .B(SM_Top[1]), 
            .Z(n2621));
    defparam i3853_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i3968_2_lut (.A(n41), .B(SM_Top[1]), 
            .Z(n2616));
    defparam i3968_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B ((D)+!C))+!A !((C)+!B)))" *) LUT4 i5777_4_lut (.A(n31), 
            .B(reset_n_c), .C(n6312), .D(SM_Top[1]), .Z(n2972));
    defparam i5777_4_lut.INIT = "0x73f3";
    FD1P3XZ \Harmonic_Scale[0]_i5  (.D(\ADC_Data[1] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [5]));   /* synthesis lineinfo="@12(133[9],142[5])"*/
    defparam \Harmonic_Scale[0]_i5 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i4  (.D(\ADC_Data[1] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [4]));   /* synthesis lineinfo="@12(133[9],142[5])"*/
    defparam \Harmonic_Scale[0]_i4 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i3  (.D(\ADC_Data[1] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [3]));   /* synthesis lineinfo="@12(133[9],142[5])"*/
    defparam \Harmonic_Scale[0]_i3 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i3 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3460_3_lut (.A(Working_Total[26]), 
            .B(n8_2), .C(n2966), .Z(n5841));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3460_3_lut.INIT = "0xcaca";
    FD1P3XZ \Harmonic_Scale[0]_i2  (.D(\ADC_Data[1] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [2]));   /* synthesis lineinfo="@12(133[9],142[5])"*/
    defparam \Harmonic_Scale[0]_i2 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i2 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i1  (.D(\ADC_Data[1] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [1]));   /* synthesis lineinfo="@12(133[9],142[5])"*/
    defparam \Harmonic_Scale[0]_i1 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i1 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i0  (.D(\ADC_Data[1] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [0]));   /* synthesis lineinfo="@12(133[9],142[5])"*/
    defparam \Harmonic_Scale[0]_i0 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i0 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(((C+!(D))+!B)+!A)" *) LUT4 i4_4_lut (.A(n8106), .B(Sample_Timer[3]), 
            .C(n8110), .D(n8132), .Z(n31));
    defparam i4_4_lut.INIT = "0xf7ff";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i1 (.D(n5604), .SP(n5434), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(SM_Top[1]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam SM_Top__i1.REGSET = "RESET";
    defparam SM_Top__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B (C)+!B (C+(D)))+!A)" *) LUT4 i1_4_lut_4_lut (.A(reset_n_c), 
            .B(DAC_Ready), .C(n24_adj_1183), .D(n17_2), .Z(n5985));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam i1_4_lut_4_lut.INIT = "0xf7f5";
    (* lut_function="(A (C)+!A (B (C+!(D))))" *) LUT4 i3432_4_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(ADC_Data_Received), .D(n6165), .Z(n5813));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i3432_4_lut_4_lut.INIT = "0xe0e4";
    (* lut_function="(A (B))" *) LUT4 i3930_2_lut (.A(SM_Top[0]), .B(SM_Top[2]), 
            .Z(n6312));
    defparam i3930_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B (C)))" *) LUT4 i1_3_lut (.A(reset_n_N_191), .B(n10), 
            .C(n7819), .Z(n5932));
    defparam i1_3_lut.INIT = "0xeaea";
    (* lut_function="(!(A (B (C))+!A (B+!(C))))" *) LUT4 i23_3_lut (.A(SM_DAC_Out[2]), 
            .B(SM_DAC_Out[0]), .C(n2341), .Z(n10));
    defparam i23_3_lut.INIT = "0x3a3a";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(Start_Mult_Scaler), 
            .B(SM_Scale_Mult[0]), .C(SM_Scale_Mult[1]), .D(Reset_Mult_Scaler), 
            .Z(n7834));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam i1_2_lut_3_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A (C+(D))+!A ((C+(D))+!B)))" *) LUT4 i3479_3_lut_4_lut_4_lut (.A(Start_Mult_Scaler), 
            .B(SM_Scale_Mult[0]), .C(SM_Scale_Mult[1]), .D(Reset_Mult_Scaler), 
            .Z(n5860));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam i3479_3_lut_4_lut_4_lut.INIT = "0x000e";
    FD1P3XZ \r_Adder_Total[0]_res2_i0_i0  (.D(n5568), .SP(n2964), .CK(Main_Clock), 
            .SR(GND_net), .Q(\<NoName> ));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam \r_Adder_Total[0]_res2_i0_i0 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res2_i0_i0 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A ((C+!(D))+!B)+!A (B+(D))))" *) LUT4 i13_4_lut_4_lut (.A(SM_Top[2]), 
            .B(SM_Top[0]), .C(n31), .D(SM_Top[1]), .Z(n7_adj_1186));
    defparam i13_4_lut_4_lut.INIT = "0x0811";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i2 (.D(n2154), .SP(n5434), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(SM_Top[2]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam SM_Top__i2.REGSET = "RESET";
    defparam SM_Top__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Next_Sample_c (.D(n5551), .SP(n5506), .CK(Main_Clock), .SR(n7809), 
            .Q(Next_Sample));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam Next_Sample_c.REGSET = "RESET";
    defparam Next_Sample_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i3967_2_lut (.A(n42), .B(SM_Top[1]), 
            .Z(n2617));
    defparam i3967_2_lut.INIT = "0x2222";
    (* lut_function="(A (B))" *) LUT4 i5260_2_lut (.A(Sample_Timer[5]), .B(Sample_Timer[8]), 
            .Z(n8106));
    defparam i5260_2_lut.INIT = "0x8888";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i5264_4_lut (.A(n17_adj_1176), 
            .B(Sample_Timer[9]), .C(n15_adj_1178), .D(n16_adj_1177), .Z(n8110));
    defparam i5264_4_lut.INIT = "0xfffb";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i7 (.D(n2614), .SP(n2972), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(Harmonic[7]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam Harmonic__i7.REGSET = "RESET";
    defparam Harmonic__i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(Sample_Timer[1]), 
            .B(Sample_Timer[13]), .C(Sample_Timer[15]), .D(Sample_Timer[0]), 
            .Z(n17_adj_1176));   /* synthesis lineinfo="@12(220[10],220[40])"*/
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i5_2_lut (.A(Sample_Timer[11]), .B(Sample_Timer[12]), 
            .Z(n15_adj_1178));   /* synthesis lineinfo="@12(220[10],220[40])"*/
    defparam i5_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3459_3_lut (.A(Working_Total[27]), 
            .B(n7), .C(n2966), .Z(n5840));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3459_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B ((D)+!C))+!A !((C)+!B))" *) LUT4 i1_4_lut_adj_445 (.A(SM_Top[1]), 
            .B(n7805), .C(SM_Top[2]), .D(n7813), .Z(n7806));
    defparam i1_4_lut_adj_445.INIT = "0x8c0c";
    (* lut_function="(!((B)+!A))" *) LUT4 i3966_2_lut (.A(n43), .B(SM_Top[1]), 
            .Z(n2618));
    defparam i3966_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i3965_2_lut (.A(n44), .B(SM_Top[1]), 
            .Z(n2619));
    defparam i3965_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut (.A(Sample_Timer[4]), 
            .B(Sample_Timer[14]), .C(Sample_Timer[10]), .D(Sample_Timer[2]), 
            .Z(n16_adj_1177));   /* synthesis lineinfo="@12(220[10],220[40])"*/
    defparam i6_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3467_3_lut (.A(Working_Total[19]), 
            .B(n15_adj_1153), .C(n2966), .Z(n5848));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3467_3_lut.INIT = "0xcaca";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut_2_lut (.A(reset_n_c), .B(n7_adj_1186), 
            .Z(n5390));
    defparam i1_2_lut_2_lut.INIT = "0xdddd";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3466_3_lut (.A(Working_Total[20]), 
            .B(n14), .C(n2966), .Z(n5847));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3466_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i5286_2_lut (.A(Sample_Timer[6]), .B(Sample_Timer[7]), 
            .Z(n8132));
    defparam i5286_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+((C)+!B)))" *) LUT4 i1_2_lut_3_lut (.A(SM_Top[1]), 
            .B(reset_n_c), .C(SM_Top[2]), .Z(n7809));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam i1_2_lut_3_lut.INIT = "0x0404";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3465_3_lut (.A(Working_Total[21]), 
            .B(n13_adj_1152), .C(n2966), .Z(n5846));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3465_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A !(C)))" *) LUT4 i5599_2_lut_3_lut (.A(SM_Top[0]), 
            .B(n31), .C(SM_Top[2]), .Z(n8477));
    defparam i5599_2_lut_3_lut.INIT = "0x7070";
    (* lut_function="(!((B)+!A))" *) LUT4 i3964_2_lut (.A(n45), .B(SM_Top[1]), 
            .Z(n2620));
    defparam i3964_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B)+!A !((C (D))+!B)))" *) LUT4 i5783_4_lut (.A(n31), 
            .B(reset_n_c), .C(n6312), .D(SM_Top[1]), .Z(n5614));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam i5783_4_lut.INIT = "0x7333";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3464_3_lut (.A(Working_Total[22]), 
            .B(n12), .C(n2966), .Z(n5845));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3464_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3463_3_lut (.A(Working_Total[23]), 
            .B(n11), .C(n2966), .Z(n5844));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3463_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+!(D))+!B (C)))" *) LUT4 i1_4_lut_adj_446 (.A(reset_n_c), 
            .B(SM_DAC_Out[1]), .C(n9_adj_1187), .D(Clock_Counter), .Z(n7587));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_4_lut_adj_446.INIT = "0xa0a8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3462_3_lut (.A(Working_Total[24]), 
            .B(n10_adj_1151), .C(n2966), .Z(n5843));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3462_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3461_3_lut (.A(Working_Total[25]), 
            .B(n9), .C(n2966), .Z(n5842));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3461_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+(B (C (D))+!B (C+!(D)))))" *) LUT4 i1_4_lut_adj_447 (.A(n6382), 
            .B(n8447), .C(n6378), .D(SM_DAC_Out[1]), .Z(n9_adj_1187));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_4_lut_adj_447.INIT = "0x0544";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i6 (.D(n2615), .SP(n2972), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(Harmonic[6]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam Harmonic__i6.REGSET = "RESET";
    defparam Harmonic__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i5 (.D(n2616), .SP(n2972), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(Harmonic[5]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam Harmonic__i5.REGSET = "RESET";
    defparam Harmonic__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i4 (.D(n2617), .SP(n2972), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(Harmonic[4]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam Harmonic__i4.REGSET = "RESET";
    defparam Harmonic__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i3 (.D(n2618), .SP(n2972), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(Harmonic[3]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam Harmonic__i3.REGSET = "RESET";
    defparam Harmonic__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i2 (.D(n2619), .SP(n2972), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(Harmonic[2]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam Harmonic__i2.REGSET = "RESET";
    defparam Harmonic__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i1 (.D(n2620), .SP(n2972), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(Harmonic[1]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam Harmonic__i1.REGSET = "RESET";
    defparam Harmonic__i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i16  (.D(\Adder_Total[1] [7]), .SP(n2964), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [7]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam \r_Adder_Total[0]__i16 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i16 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i15  (.D(\Adder_Total[1] [6]), .SP(n2964), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [6]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam \r_Adder_Total[0]__i15 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i15 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i14  (.D(\Adder_Total[1] [5]), .SP(n2964), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [5]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam \r_Adder_Total[0]__i14 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i14 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i13  (.D(\Adder_Total[1] [4]), .SP(n2964), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [4]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam \r_Adder_Total[0]__i13 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i13 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i12  (.D(\Adder_Total[1] [3]), .SP(n2964), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [3]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam \r_Adder_Total[0]__i12 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i12 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i11  (.D(\Adder_Total[1] [2]), .SP(n2964), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [2]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam \r_Adder_Total[0]__i11 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i11 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i8  (.D(n5569), .SP(n2964), .CK(Main_Clock), 
            .SR(GND_net), .Q(\r_Adder_Total[0] [7]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam \r_Adder_Total[0]__i8 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i7  (.D(n5570), .SP(n2964), .CK(Main_Clock), 
            .SR(GND_net), .Q(\r_Adder_Total[0] [6]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam \r_Adder_Total[0]__i7 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i6  (.D(n5571), .SP(n2964), .CK(Main_Clock), 
            .SR(GND_net), .Q(\r_Adder_Total[0] [5]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam \r_Adder_Total[0]__i6 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i5  (.D(n5572), .SP(n2964), .CK(Main_Clock), 
            .SR(GND_net), .Q(\r_Adder_Total[0] [4]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam \r_Adder_Total[0]__i5 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i4  (.D(n5573), .SP(n2964), .CK(Main_Clock), 
            .SR(GND_net), .Q(\r_Adder_Total[0] [3]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam \r_Adder_Total[0]__i4 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i3  (.D(n5574), .SP(n2964), .CK(Main_Clock), 
            .SR(GND_net), .Q(\r_Adder_Total[0] [2]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam \r_Adder_Total[0]__i3 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Adder_Start__i1 (.D(Adder_Start_1__N_111[1]), .SP(VCC_net), 
            .CK(Main_Clock), .SR(reset_n_N_191), .Q(Adder_Start[1]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam Adder_Start__i1.REGSET = "RESET";
    defparam Adder_Start__i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Start_Mult_Scaler_c (.D(n5877), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(Start_Mult_Scaler));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam Start_Mult_Scaler_c.REGSET = "RESET";
    defparam Start_Mult_Scaler_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3473_3_lut (.A(Working_Total[13]), 
            .B(n21_adj_1156), .C(n2966), .Z(n5854));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3473_3_lut.INIT = "0xcaca";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i0 (.D(n70), .SP(n5434), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(SM_Top[0]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam SM_Top__i0.REGSET = "RESET";
    defparam SM_Top__i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Adder_Clear_c (.D(n5863), .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), 
            .Q(Adder_Clear));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam Adder_Clear_c.REGSET = "RESET";
    defparam Adder_Clear_c.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i8  (.D(\ADC_Data[2] [8]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [8]));   /* synthesis lineinfo="@12(133[9],142[5])"*/
    defparam \Scale_Initial[0]_i8 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i8 .SRMODE = "CE_OVER_LSR";
    IB i_ADC_Clock_pad (.I(i_ADC_Clock), .O(i_ADC_Clock_c));   /* synthesis lineinfo="@12(8[14],8[25])"*/
    FD1P3XZ \Scale_Initial[0]_i7  (.D(\ADC_Data[2] [7]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [7]));   /* synthesis lineinfo="@12(133[9],142[5])"*/
    defparam \Scale_Initial[0]_i7 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i7 .SRMODE = "CE_OVER_LSR";
    IB i_ADC_Data_pad (.I(i_ADC_Data), .O(i_ADC_Data_c));   /* synthesis lineinfo="@12(7[14],7[24])"*/
    IB reset_n_pad (.I(reset_n), .O(reset_n_c));   /* synthesis lineinfo="@12(4[14],4[21])"*/
    IB i_Clock_pad (.I(i_Clock), .O(i_Clock_c));   /* synthesis lineinfo="@12(3[14],3[21])"*/
    OB o_DAC_CS_pad (.I(o_DAC_CS_c), .O(o_DAC_CS));   /* synthesis lineinfo="@12(12[15],12[23])"*/
    FD1P3XZ \Scale_Initial[0]_i6  (.D(\ADC_Data[2] [6]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [6]));   /* synthesis lineinfo="@12(133[9],142[5])"*/
    defparam \Scale_Initial[0]_i6 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i5  (.D(\ADC_Data[2] [5]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [5]));   /* synthesis lineinfo="@12(133[9],142[5])"*/
    defparam \Scale_Initial[0]_i5 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i4  (.D(\ADC_Data[2] [4]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [4]));   /* synthesis lineinfo="@12(133[9],142[5])"*/
    defparam \Scale_Initial[0]_i4 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i3  (.D(\ADC_Data[2] [3]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [3]));   /* synthesis lineinfo="@12(133[9],142[5])"*/
    defparam \Scale_Initial[0]_i3 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i2  (.D(\ADC_Data[2] [2]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [2]));   /* synthesis lineinfo="@12(133[9],142[5])"*/
    defparam \Scale_Initial[0]_i2 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i2 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i1  (.D(\ADC_Data[2] [1]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [1]));   /* synthesis lineinfo="@12(133[9],142[5])"*/
    defparam \Scale_Initial[0]_i1 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i1 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i8  (.D(\ADC_Data[1] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [8]));   /* synthesis lineinfo="@12(133[9],142[5])"*/
    defparam \Harmonic_Scale[0]_i8 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i7  (.D(\ADC_Data[1] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [7]));   /* synthesis lineinfo="@12(133[9],142[5])"*/
    defparam \Harmonic_Scale[0]_i7 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i7 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i0 (.D(n86), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5614), .Q(Sample_Timer[0]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam Sample_Timer__i0.REGSET = "RESET";
    defparam Sample_Timer__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (D))+!A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_448 (.A(SM_Top[2]), 
            .B(Adder_Start[0]), .C(n12_adj_1185), .D(n15_adj_1184), .Z(Adder_Start_1__N_111[0]));
    defparam i1_4_lut_adj_448.INIT = "0xdc50";
    FD1P3XZ \Harmonic_Scale[0]_i6  (.D(\ADC_Data[1] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [6]));   /* synthesis lineinfo="@12(133[9],142[5])"*/
    defparam \Harmonic_Scale[0]_i6 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i6 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A ((D)+!C)+!A !(B+!(C (D))))" *) LUT4 i32_4_lut (.A(Adder_Start[0]), 
            .B(n3817), .C(SM_Top[0]), .D(SM_Top[1]), .Z(n12_adj_1185));
    defparam i32_4_lut.INIT = "0xba0a";
    (* lut_function="(A+!(B))" *) LUT4 i1483_2_lut (.A(Harmonic[0]), .B(Sample_Ready), 
            .Z(n3817));   /* synthesis lineinfo="@12(187[7],190[10])"*/
    defparam i1483_2_lut.INIT = "0xbbbb";
    (* lut_function="(!(A+(B (C (D))+!B (C+!(D)))))" *) LUT4 i3487_4_lut (.A(n5618), 
            .B(SM_DAC_Out[3]), .C(n1899), .D(n1892), .Z(n5868));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i3487_4_lut.INIT = "0x0544";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3453_3_lut (.A(Working_Total_adj_1188[10]), 
            .B(n24), .C(n2968), .Z(n5834));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3453_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut_adj_449 (.A(Harmonic[5]), 
            .B(Harmonic[7]), .C(Harmonic[6]), .Z(n6));   /* synthesis lineinfo="@12(28[12],28[20])"*/
    defparam i1_2_lut_3_lut_adj_449.INIT = "0xfefe";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3452_3_lut (.A(Working_Total_adj_1188[11]), 
            .B(n23), .C(n2968), .Z(n5833));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3452_3_lut.INIT = "0xcaca";
    FD1P3XZ DAC_Send_c (.D(SM_Top[2]), .SP(n5390), .CK(Main_Clock), .SR(reset_n_N_191), 
            .Q(DAC_Send));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam DAC_Send_c.REGSET = "RESET";
    defparam DAC_Send_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3451_3_lut (.A(Working_Total_adj_1188[12]), 
            .B(n22), .C(n2968), .Z(n5832));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3451_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3450_3_lut (.A(Working_Total_adj_1188[13]), 
            .B(n21_adj_1156), .C(n2968), .Z(n5831));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3450_3_lut.INIT = "0xcaca";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i15 (.D(n71), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5614), .Q(Sample_Timer[15]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam Sample_Timer__i15.REGSET = "RESET";
    defparam Sample_Timer__i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i3523_2_lut (.A(SM_Scale_Mult[0]), .B(Reset_Mult_Scaler), 
            .Z(n5910));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam i3523_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3449_3_lut (.A(Working_Total_adj_1188[14]), 
            .B(n20), .C(n2968), .Z(n5830));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3449_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+((D)+!C))))" *) LUT4 i1_4_lut_4_lut_adj_450 (.A(reset_n_c), 
            .B(SM_Sample_Position[0]), .C(SM_Sample_Position[1]), .D(SM_Sample_Position[2]), 
            .Z(n6094));   /* synthesis lineinfo="@12(17[17],17[25])"*/
    defparam i1_4_lut_4_lut_adj_450.INIT = "0x5575";
    (* lut_function="(!(A (B ((D)+!C)+!B !(C))+!A (B (C (D)))))" *) LUT4 i411_4_lut (.A(reset_n_c), 
            .B(n4891), .C(Clock_Counter), .D(n7825), .Z(n1892));   /* synthesis lineinfo="@4(15[6],15[19])"*/
    defparam i411_4_lut.INIT = "0x35f5";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3448_3_lut (.A(Working_Total_adj_1188[15]), 
            .B(n19), .C(n2968), .Z(n5829));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3448_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C+(D))+!B (C))))" *) LUT4 i5913_4_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[0]), .C(SM_Sample_Position[2]), .D(SM_Sample_Position[1]), 
            .Z(n7_adj_1179));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam i5913_4_lut.INIT = "0x575f";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3472_3_lut (.A(Working_Total[14]), 
            .B(n20), .C(n2966), .Z(n5853));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3472_3_lut.INIT = "0xcaca";
    FA2 add_10_add_5_13 (.A0(GND_net), .B0(Sample_Timer[11]), .C0(GND_net), 
        .D0(n6689), .CI0(n6689), .A1(GND_net), .B1(Sample_Timer[12]), 
        .C1(GND_net), .D1(n9759), .CI1(n9759), .CO0(n9759), .CO1(n6691), 
        .S0(n75), .S1(n74));   /* synthesis lineinfo="@12(153[20],153[39])"*/
    defparam add_10_add_5_13.INIT0 = "0xc33c";
    defparam add_10_add_5_13.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3447_3_lut (.A(Working_Total_adj_1188[16]), 
            .B(n18_adj_1155), .C(n2968), .Z(n5828));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3447_3_lut.INIT = "0xcaca";
    OB o_DAC_SCK_pad (.I(o_DAC_SCK_c), .O(o_DAC_SCK));   /* synthesis lineinfo="@12(11[15],11[24])"*/
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i1_2_lut_4_lut (.A(Harmonic[3]), 
            .B(Harmonic[1]), .C(Harmonic[2]), .D(Harmonic[5]), .Z(n4));
    defparam i1_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3446_3_lut (.A(Working_Total_adj_1188[9]), 
            .B(n25_2), .C(n2968), .Z(n5827));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3446_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B ((D)+!C))+!A !(B (D))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_451 (.A(SM_Top[2]), 
            .B(SM_Top[0]), .C(n6515), .D(SM_Top[1]), .Z(n2154));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_451.INIT = "0x66a2";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3445_3_lut (.A(Working_Total_adj_1188[17]), 
            .B(n17_adj_1154), .C(n2968), .Z(n5826));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3445_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3444_3_lut (.A(Working_Total_adj_1188[18]), 
            .B(n16), .C(n2968), .Z(n5825));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3444_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_452 (.A(SM_Top[2]), 
            .B(SM_Top[0]), .C(reset_n_c), .D(SM_Top[1]), .Z(n2964));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_452.INIT = "0x2000";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3443_3_lut (.A(Working_Total[9]), 
            .B(n25_2), .C(n2966), .Z(n5824));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3443_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3442_3_lut (.A(Working_Total_adj_1188[19]), 
            .B(n15_adj_1153), .C(n2968), .Z(n5823));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3442_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3441_3_lut (.A(Working_Total_adj_1188[20]), 
            .B(n14), .C(n2968), .Z(n5822));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3441_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3440_3_lut (.A(Working_Total_adj_1188[21]), 
            .B(n13_adj_1152), .C(n2968), .Z(n5821));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3440_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B)+!A (B ((D)+!C))))" *) LUT4 i3500_3_lut_4_lut (.A(SM_Sample_Position[2]), 
            .B(reset_n_c), .C(SM_Sample_Position[0]), .D(SM_Sample_Position[1]), 
            .Z(n5960));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam i3500_3_lut_4_lut.INIT = "0x3373";
    (* lut_function="(!(A (B)+!A (B (C+!(D)))))" *) LUT4 i5802_3_lut_4_lut (.A(n6515), 
            .B(SM_Top[0]), .C(SM_Top[1]), .D(SM_Top[2]), .Z(n70));
    defparam i5802_3_lut_4_lut.INIT = "0x3733";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i14 (.D(n72), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5614), .Q(Sample_Timer[14]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam Sample_Timer__i14.REGSET = "RESET";
    defparam Sample_Timer__i14.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+!(B))" *) LUT4 i1_2_lut_adj_453 (.A(SM_Top[1]), .B(SM_Top[2]), 
            .Z(n5520));
    defparam i1_2_lut_adj_453.INIT = "0xbbbb";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i13 (.D(n73), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5614), .Q(Sample_Timer[13]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam Sample_Timer__i13.REGSET = "RESET";
    defparam Sample_Timer__i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i12 (.D(n74), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5614), .Q(Sample_Timer[12]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam Sample_Timer__i12.REGSET = "RESET";
    defparam Sample_Timer__i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i11 (.D(n75), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5614), .Q(Sample_Timer[11]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam Sample_Timer__i11.REGSET = "RESET";
    defparam Sample_Timer__i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i10 (.D(n76), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5614), .Q(Sample_Timer[10]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam Sample_Timer__i10.REGSET = "RESET";
    defparam Sample_Timer__i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i9 (.D(n77), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5614), .Q(Sample_Timer[9]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam Sample_Timer__i9.REGSET = "RESET";
    defparam Sample_Timer__i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i8 (.D(n78), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5614), .Q(Sample_Timer[8]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam Sample_Timer__i8.REGSET = "RESET";
    defparam Sample_Timer__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i7 (.D(n79), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5614), .Q(Sample_Timer[7]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam Sample_Timer__i7.REGSET = "RESET";
    defparam Sample_Timer__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i6 (.D(n80), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5614), .Q(Sample_Timer[6]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam Sample_Timer__i6.REGSET = "RESET";
    defparam Sample_Timer__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i5 (.D(n81), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5614), .Q(Sample_Timer[5]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam Sample_Timer__i5.REGSET = "RESET";
    defparam Sample_Timer__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i4 (.D(n82), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5614), .Q(Sample_Timer[4]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam Sample_Timer__i4.REGSET = "RESET";
    defparam Sample_Timer__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i3 (.D(n83), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5614), .Q(Sample_Timer[3]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam Sample_Timer__i3.REGSET = "RESET";
    defparam Sample_Timer__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i2 (.D(n84), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5614), .Q(Sample_Timer[2]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam Sample_Timer__i2.REGSET = "RESET";
    defparam Sample_Timer__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i1 (.D(n85), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5614), .Q(Sample_Timer[1]));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam Sample_Timer__i1.REGSET = "RESET";
    defparam Sample_Timer__i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Reset_Mult_Scaler_c (.D(SM_Top[2]), .SP(n7806), .CK(Main_Clock), 
            .SR(GND_net), .Q(Reset_Mult_Scaler));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam Reset_Mult_Scaler_c.REGSET = "RESET";
    defparam Reset_Mult_Scaler_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3439_3_lut (.A(Working_Total_adj_1188[22]), 
            .B(n12), .C(n2968), .Z(n5820));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3439_3_lut.INIT = "0xcaca";
    FD1P3XZ \r_Adder_Total[0]_res1_i0_i0  (.D(\Adder_Total[1] [8]), .SP(n2964), 
            .CK(Main_Clock), .SR(GND_net), .Q(_25));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam \r_Adder_Total[0]_res1_i0_i0 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res1_i0_i0 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A ((D)+!B)+!A !(C (D))))" *) LUT4 i2538_4_lut_4_lut (.A(SM_DAC_Out[0]), 
            .B(DAC_Send_adj_1181), .C(n1932), .D(SM_DAC_Out[1]), .Z(n4895));   /* synthesis lineinfo="@4(21[12],21[22])"*/
    defparam i2538_4_lut_4_lut.INIT = "0x5088";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3438_3_lut (.A(Working_Total_adj_1188[23]), 
            .B(n11), .C(n2968), .Z(n5819));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3438_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3437_3_lut (.A(Working_Total_adj_1188[24]), 
            .B(n10_adj_1151), .C(n2968), .Z(n5818));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3437_3_lut.INIT = "0xcaca";
    (* lut_function="(A+!(B))" *) LUT4 i3883_2_lut (.A(SM_Top[0]), .B(SM_Top[1]), 
            .Z(n5551));   /* synthesis lineinfo="@12(155[4],236[11])"*/
    defparam i3883_2_lut.INIT = "0xbbbb";
    FD1P3XZ \r_Adder_Total[0]_res2_i0_i1  (.D(n5567), .SP(n2964), .CK(Main_Clock), 
            .SR(GND_net), .Q(_48));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam \r_Adder_Total[0]_res2_i0_i1 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res2_i0_i1 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res2_i0_i2  (.D(n5566), .SP(n2964), .CK(Main_Clock), 
            .SR(GND_net), .Q(_47));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam \r_Adder_Total[0]_res2_i0_i2 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res2_i0_i2 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3436_3_lut (.A(Working_Total_adj_1188[25]), 
            .B(n9), .C(n2968), .Z(n5817));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3436_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3435_3_lut (.A(Working_Total_adj_1188[26]), 
            .B(n8_2), .C(n2968), .Z(n5816));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3435_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3434_3_lut (.A(Working_Total_adj_1188[27]), 
            .B(n7), .C(n2968), .Z(n5815));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3434_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+(C+!(D)))+!A (B (D)+!B (C+!(D)))))" *) LUT4 i2534_3_lut_4_lut (.A(DAC_Send_adj_1181), 
            .B(SM_DAC_Out[0]), .C(n1932), .D(SM_DAC_Out[1]), .Z(n4891));   /* synthesis lineinfo="@4(21[12],21[22])"*/
    defparam i2534_3_lut_4_lut.INIT = "0x0344";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))" *) LUT4 i1_4_lut_adj_454 (.A(reset_n_c), 
            .B(n50), .C(n8477), .D(SM_Top[1]), .Z(n5506));
    defparam i1_4_lut_adj_454.INIT = "0xa088";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3471_3_lut (.A(Working_Total[15]), 
            .B(n19), .C(n2966), .Z(n5852));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3471_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (D))+!A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_455 (.A(SM_Top[2]), 
            .B(Adder_Start[1]), .C(n12_adj_1180), .D(n15_adj_1184), .Z(Adder_Start_1__N_111[1]));
    defparam i1_4_lut_adj_455.INIT = "0xdc50";
    FD1P3XZ \r_Adder_Total[0]_res2_i0_i3  (.D(n5565), .SP(n2964), .CK(Main_Clock), 
            .SR(GND_net), .Q(_46));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam \r_Adder_Total[0]_res2_i0_i3 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res2_i0_i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res2_i0_i4  (.D(n5564), .SP(n2964), .CK(Main_Clock), 
            .SR(GND_net), .Q(_45));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam \r_Adder_Total[0]_res2_i0_i4 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res2_i0_i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res2_i0_i5  (.D(n5563), .SP(n2964), .CK(Main_Clock), 
            .SR(GND_net), .Q(_44));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam \r_Adder_Total[0]_res2_i0_i5 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res2_i0_i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res2_i0_i6  (.D(n5562), .SP(n2964), .CK(Main_Clock), 
            .SR(GND_net), .Q(_43));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam \r_Adder_Total[0]_res2_i0_i6 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res2_i0_i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res2_i0_i7  (.D(n5561), .SP(n2964), .CK(Main_Clock), 
            .SR(GND_net), .Q(_42));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam \r_Adder_Total[0]_res2_i0_i7 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res2_i0_i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res2_i0_i8  (.D(n5560), .SP(n2964), .CK(Main_Clock), 
            .SR(GND_net), .Q(_41));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam \r_Adder_Total[0]_res2_i0_i8 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res2_i0_i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res2_i0_i9  (.D(n5559), .SP(n2964), .CK(Main_Clock), 
            .SR(GND_net), .Q(_40));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam \r_Adder_Total[0]_res2_i0_i9 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res2_i0_i9 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res1_i0_i1  (.D(\Adder_Total[1] [9]), .SP(n2964), 
            .CK(Main_Clock), .SR(GND_net), .Q(_24));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam \r_Adder_Total[0]_res1_i0_i1 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res1_i0_i1 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A ((D)+!C)+!A (B (C (D))))" *) LUT4 i32_4_lut_adj_456 (.A(Adder_Start[1]), 
            .B(n8431), .C(SM_Top[0]), .D(SM_Top[1]), .Z(n12_adj_1180));
    defparam i32_4_lut_adj_456.INIT = "0xea0a";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3470_3_lut (.A(Working_Total[16]), 
            .B(n18_adj_1155), .C(n2966), .Z(n5851));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3470_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i30_3_lut (.A(SM_Top[1]), 
            .B(SM_Top[2]), .C(SM_Top[0]), .Z(n15_adj_1184));
    defparam i30_3_lut.INIT = "0xcaca";
    VLO i1 (.Z(GND_net));
    (* lut_function="(!(A (B (C (D)))+!A (B ((D)+!C)+!B !(C))))" *) LUT4 i4155_4_lut (.A(n2964), 
            .B(n50), .C(Adder_Clear), .D(n7807), .Z(n5863));   /* synthesis lineinfo="@12(70[6],70[17])"*/
    defparam i4155_4_lut.INIT = "0x3afa";
    (* lut_function="(A (B (C)))" *) LUT4 i5590_3_lut_3_lut (.A(DAC_Send_adj_1181), 
            .B(SM_DAC_Out[0]), .C(Clock_Counter), .Z(n8447));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i5590_3_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!(A (((D)+!C)+!B)+!A !(B (C))))" *) LUT4 i1_4_lut_adj_457 (.A(n8094), 
            .B(n7805), .C(n5520), .D(n8100), .Z(n7807));
    defparam i1_4_lut_adj_457.INIT = "0x40c0";
    FD1P3XZ \r_Adder_Total[0]_res1_i0_i2  (.D(\Adder_Total[1] [10]), .SP(n2964), 
            .CK(Main_Clock), .SR(GND_net), .Q(_23));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam \r_Adder_Total[0]_res1_i0_i2 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res1_i0_i2 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_458 (.A(reset_n_c), 
            .B(SM_Top[2]), .Z(n7808));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam i1_2_lut_adj_458.INIT = "0x2222";
    (* lut_function="(A (B))" *) LUT4 i5254_2_lut (.A(SM_Top[1]), .B(SM_Top[2]), 
            .Z(n8100));
    defparam i5254_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C)+!B (C+!(D))))" *) LUT4 i1_4_lut_adj_459 (.A(reset_n_c), 
            .B(SM_Top[0]), .C(SM_Top[2]), .D(SM_Top[1]), .Z(n7805));
    defparam i1_4_lut_adj_459.INIT = "0xa0a2";
    FA2 add_10_add_5_11 (.A0(GND_net), .B0(Sample_Timer[9]), .C0(GND_net), 
        .D0(n6687), .CI0(n6687), .A1(GND_net), .B1(Sample_Timer[10]), 
        .C1(GND_net), .D1(n9756), .CI1(n9756), .CO0(n9756), .CO1(n6689), 
        .S0(n77), .S1(n76));   /* synthesis lineinfo="@12(153[20],153[39])"*/
    defparam add_10_add_5_11.INIT0 = "0xc33c";
    defparam add_10_add_5_11.INIT1 = "0xc33c";
    FA2 add_10_add_5_3 (.A0(GND_net), .B0(Sample_Timer[1]), .C0(GND_net), 
        .D0(n6679), .CI0(n6679), .A1(GND_net), .B1(Sample_Timer[2]), 
        .C1(GND_net), .D1(n9744), .CI1(n9744), .CO0(n9744), .CO1(n6681), 
        .S0(n85), .S1(n84));   /* synthesis lineinfo="@12(153[20],153[39])"*/
    defparam add_10_add_5_3.INIT0 = "0xc33c";
    defparam add_10_add_5_3.INIT1 = "0xc33c";
    FA2 add_10_add_5_15 (.A0(GND_net), .B0(Sample_Timer[13]), .C0(GND_net), 
        .D0(n6691), .CI0(n6691), .A1(GND_net), .B1(Sample_Timer[14]), 
        .C1(GND_net), .D1(n9762), .CI1(n9762), .CO0(n9762), .CO1(n6693), 
        .S0(n73), .S1(n72));   /* synthesis lineinfo="@12(153[20],153[39])"*/
    defparam add_10_add_5_15.INIT0 = "0xc33c";
    defparam add_10_add_5_15.INIT1 = "0xc33c";
    FA2 add_10_add_5_5 (.A0(GND_net), .B0(Sample_Timer[3]), .C0(GND_net), 
        .D0(n6681), .CI0(n6681), .A1(GND_net), .B1(Sample_Timer[4]), 
        .C1(GND_net), .D1(n9747), .CI1(n9747), .CO0(n9747), .CO1(n6683), 
        .S0(n83), .S1(n82));   /* synthesis lineinfo="@12(153[20],153[39])"*/
    defparam add_10_add_5_5.INIT0 = "0xc33c";
    defparam add_10_add_5_5.INIT1 = "0xc33c";
    FA2 add_10_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Sample_Timer[0]), .C1(VCC_net), .D1(n9738), .CI1(n9738), 
        .CO0(n9738), .CO1(n6679), .S1(n86));   /* synthesis lineinfo="@12(153[20],153[39])"*/
    defparam add_10_add_5_1.INIT0 = "0xc33c";
    defparam add_10_add_5_1.INIT1 = "0xc33c";
    FA2 add_10_add_5_9 (.A0(GND_net), .B0(Sample_Timer[7]), .C0(GND_net), 
        .D0(n6685), .CI0(n6685), .A1(GND_net), .B1(Sample_Timer[8]), 
        .C1(GND_net), .D1(n9753), .CI1(n9753), .CO0(n9753), .CO1(n6687), 
        .S0(n79), .S1(n78));   /* synthesis lineinfo="@12(153[20],153[39])"*/
    defparam add_10_add_5_9.INIT0 = "0xc33c";
    defparam add_10_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i5597_2_lut (.A(Sample_Ready), .B(Harmonic[0]), 
            .Z(n8431));
    defparam i5597_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B+(C+(D)))))" *) LUT4 i5920_4_lut (.A(reset_n_c), 
            .B(n8136), .C(SM_Sample_Position[0]), .D(SM_Sample_Position[1]), 
            .Z(n8152));
    defparam i5920_4_lut.INIT = "0x5557";
    (* lut_function="(!((B+(C (D)))+!A))" *) LUT4 i5290_4_lut (.A(SM_Sample_Position[2]), 
            .B(Accumulated_Frequency[15]), .C(Accumulated_Frequency[14]), 
            .D(n8142), .Z(n8136));
    defparam i5290_4_lut.INIT = "0x0222";
    Adder \genadder[1].adder  (.\Adder_Total[1][15] (\Adder_Total[1] [15]), 
          .Main_Clock(Main_Clock), .Adder_Clear(Adder_Clear), .\Adder_Total[1][14] (\Adder_Total[1] [14]), 
          .\Adder_Total[1][13] (\Adder_Total[1] [13]), .\Adder_Total[1][12] (\Adder_Total[1] [12]), 
          .reset_n_c(reset_n_c), .\Adder_Total[1][17] (\Adder_Total[1] [17]), 
          .\Adder_Total[1][11] (\Adder_Total[1] [11]), .\Adder_Total[1][16] (\Adder_Total[1] [16]), 
          .\Adder_Total[1][10] (\Adder_Total[1] [10]), .\Adder_Total[1][9] (\Adder_Total[1] [9]), 
          .\Adder_Total[1][8] (\Adder_Total[1] [8]), .\SM_Adder[0] (SM_Adder[0]), 
          .Adder_Start({Adder_Start}), .n2966(n2966), .GND_net(GND_net), 
          .\Working_Total[26] (Working_Total_adj_1188[26]), .\Working_Total[27] (Working_Total_adj_1188[27]), 
          .\Working_Total[24] (Working_Total_adj_1188[24]), .\Working_Total[25] (Working_Total_adj_1188[25]), 
          .\Working_Total[22] (Working_Total_adj_1188[22]), .\Working_Total[23] (Working_Total_adj_1188[23]), 
          .\Working_Total[20] (Working_Total_adj_1188[20]), .\Working_Total[21] (Working_Total_adj_1188[21]), 
          .\Adder_Total[1][7] (\Adder_Total[1] [7]), .\Working_Total[18] (Working_Total_adj_1188[18]), 
          .\Working_Total[19] (Working_Total_adj_1188[19]), .\Adder_Total[1][6] (\Adder_Total[1] [6]), 
          .\Working_Total[16] (Working_Total_adj_1188[16]), .\Working_Total[17] (Working_Total_adj_1188[17]), 
          .\Adder_Total[1][5] (\Adder_Total[1] [5]), .\Working_Total[14] (Working_Total_adj_1188[14]), 
          .\Working_Total[15] (Working_Total_adj_1188[15]), .\Adder_Total[1][3] (\Adder_Total[1] [3]), 
          .\Working_Total[12] (Working_Total_adj_1188[12]), .\Adder_Total[1][4] (\Adder_Total[1] [4]), 
          .\Working_Total[13] (Working_Total_adj_1188[13]), .\Adder_Total[1][1] (\Adder_Total[1] [1]), 
          .\Working_Total[10] (Working_Total_adj_1188[10]), .\Adder_Total[1][2] (\Adder_Total[1] [2]), 
          .\Working_Total[11] (Working_Total_adj_1188[11]), .\Adder_Total[1][0] (\Adder_Total[1] [0]), 
          .\Working_Total[9] (Working_Total_adj_1188[9]), .n2968(n2968), 
          .n5834(n5834), .n5833(n5833), .n5832(n5832), .n5831(n5831), 
          .n5830(n5830), .n5829(n5829), .n5828(n5828), .n5827(n5827), 
          .n5826(n5826), .n5825(n5825), .n5823(n5823), .n5822(n5822), 
          .n5821(n5821), .n5820(n5820), .n5819(n5819), .n5818(n5818), 
          .n5817(n5817), .n5816(n5816), .n5815(n5815));   /* synthesis lineinfo="@12(80[35],89[4])"*/
    FA2 add_10_add_5_17 (.A0(GND_net), .B0(Sample_Timer[15]), .C0(GND_net), 
        .D0(n6693), .CI0(n6693), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n9765), .CI1(n9765), .CO0(n9765), .S0(n71));   /* synthesis lineinfo="@12(153[20],153[39])"*/
    defparam add_10_add_5_17.INIT0 = "0xc33c";
    defparam add_10_add_5_17.INIT1 = "0xc33c";
    FA2 add_10_add_5_7 (.A0(GND_net), .B0(Sample_Timer[5]), .C0(GND_net), 
        .D0(n6683), .CI0(n6683), .A1(GND_net), .B1(Sample_Timer[6]), 
        .C1(GND_net), .D1(n9750), .CI1(n9750), .CO0(n9750), .CO1(n6685), 
        .S0(n81), .S1(n80));   /* synthesis lineinfo="@12(153[20],153[39])"*/
    defparam add_10_add_5_7.INIT0 = "0xc33c";
    defparam add_10_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 test_I_99_1_lut (.A(test_c), .Z(test_N_190));   /* synthesis lineinfo="@12(141[11],141[16])"*/
    defparam test_I_99_1_lut.INIT = "0x5555";
    (* lut_function="(A (B))" *) LUT4 i5248_2_lut (.A(SM_Top[0]), .B(n31), 
            .Z(n8094));
    defparam i5248_2_lut.INIT = "0x8888";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_460 (.A(SM_Top[0]), 
            .B(n31), .Z(n7813));
    defparam i1_2_lut_adj_460.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3469_3_lut (.A(Working_Total[17]), 
            .B(n17_adj_1154), .C(n2966), .Z(n5850));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3469_3_lut.INIT = "0xcaca";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut_adj_461 (.A(SM_Top[2]), .B(SM_Top[0]), 
            .Z(n50));   /* synthesis lineinfo="@12(130[12],130[18])"*/
    defparam i1_2_lut_adj_461.INIT = "0xdddd";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3497_3_lut (.A(Output_Data[17]), 
            .B(n2787), .C(n5401), .Z(n5878));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam i3497_3_lut.INIT = "0xcaca";
    (* lut_function="(A ((C+!(D))+!B)+!A !(B+!(C (D))))" *) LUT4 i3496_4_lut (.A(Start_Mult_Scaler), 
            .B(SM_Top[1]), .C(SM_Top[0]), .D(n7808), .Z(n5877));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam i3496_4_lut.INIT = "0xb2aa";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C))))" *) LUT4 i2_4_lut_adj_462 (.A(SM_Sample_Output[0]), 
            .B(SM_Sample_Output[2]), .C(n21), .D(SM_Sample_Output[1]), 
            .Z(n24_adj_1183));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam i2_4_lut_adj_462.INIT = "0x3032";
    (* lut_function="(A (B (C+!(D))+!B (C)))" *) LUT4 i1_4_lut_adj_463 (.A(DAC_Ready), 
            .B(DAC_Send), .C(SM_Sample_Output[0]), .D(SM_Sample_Output[1]), 
            .Z(n21));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam i1_4_lut_adj_463.INIT = "0xa0a8";
    (* lut_function="(!(A+(B (C)+!B !(C))))" *) LUT4 i3493_3_lut (.A(n5625), 
            .B(Receive_Byte[0]), .C(n5420), .Z(n5874));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i3493_3_lut.INIT = "0x1414";
    FD1P3XZ \r_Adder_Total[0]_res1_i0_i3  (.D(\Adder_Total[1] [11]), .SP(n2964), 
            .CK(Main_Clock), .SR(GND_net), .Q(_22));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam \r_Adder_Total[0]_res1_i0_i3 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res1_i0_i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res1_i0_i4  (.D(\Adder_Total[1] [12]), .SP(n2964), 
            .CK(Main_Clock), .SR(GND_net), .Q(_21));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam \r_Adder_Total[0]_res1_i0_i4 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res1_i0_i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res1_i0_i5  (.D(\Adder_Total[1] [13]), .SP(n2964), 
            .CK(Main_Clock), .SR(GND_net), .Q(_20));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam \r_Adder_Total[0]_res1_i0_i5 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res1_i0_i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res1_i0_i6  (.D(\Adder_Total[1] [14]), .SP(n2964), 
            .CK(Main_Clock), .SR(GND_net), .Q(_19));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam \r_Adder_Total[0]_res1_i0_i6 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res1_i0_i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res1_i0_i7  (.D(\Adder_Total[1] [15]), .SP(n2964), 
            .CK(Main_Clock), .SR(GND_net), .Q(_18));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam \r_Adder_Total[0]_res1_i0_i7 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res1_i0_i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res1_i0_i8  (.D(\Adder_Total[1] [16]), .SP(n2964), 
            .CK(Main_Clock), .SR(GND_net), .Q(_17));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam \r_Adder_Total[0]_res1_i0_i8 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res1_i0_i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res1_i0_i9  (.D(\Adder_Total[1] [17]), .SP(n2964), 
            .CK(Main_Clock), .SR(GND_net), .Q(_16));   /* synthesis lineinfo="@12(144[9],239[5])"*/
    defparam \r_Adder_Total[0]_res1_i0_i9 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res1_i0_i9 .SRMODE = "CE_OVER_LSR";
    Adder_U0 \genadder[0].adder  (.reset_n_c(reset_n_c), .\Adder_Total[0][11] (\Adder_Total[0] [11]), 
            .Main_Clock(Main_Clock), .Adder_Clear(Adder_Clear), .\SM_Adder[0] (SM_Adder[0]), 
            .\Adder_Total[0][1] (\Adder_Total[0] [1]), .\Adder_Total[0][12] (\Adder_Total[0] [12]), 
            .GND_net(GND_net), .\Adder_Total[0][17] (\Adder_Total[0] [17]), 
            .\Working_Total[26] (Working_Total[26]), .\Working_Total[27] (Working_Total[27]), 
            .\Adder_Total[0][15] (\Adder_Total[0] [15]), .\Working_Total[24] (Working_Total[24]), 
            .\Adder_Total[0][16] (\Adder_Total[0] [16]), .\Working_Total[25] (Working_Total[25]), 
            .\Adder_Total[0][13] (\Adder_Total[0] [13]), .\Working_Total[22] (Working_Total[22]), 
            .\Adder_Total[0][14] (\Adder_Total[0] [14]), .\Working_Total[23] (Working_Total[23]), 
            .\Working_Total[20] (Working_Total[20]), .\Working_Total[21] (Working_Total[21]), 
            .\Adder_Total[0][9] (\Adder_Total[0] [9]), .\Working_Total[18] (Working_Total[18]), 
            .\Adder_Total[0][10] (\Adder_Total[0] [10]), .\Working_Total[19] (Working_Total[19]), 
            .\Adder_Total[0][7] (\Adder_Total[0] [7]), .\Working_Total[16] (Working_Total[16]), 
            .\Adder_Total[0][8] (\Adder_Total[0] [8]), .\Working_Total[17] (Working_Total[17]), 
            .\Adder_Total[0][5] (\Adder_Total[0] [5]), .\Working_Total[14] (Working_Total[14]), 
            .\Adder_Total[0][6] (\Adder_Total[0] [6]), .\Working_Total[15] (Working_Total[15]), 
            .\Adder_Total[0][3] (\Adder_Total[0] [3]), .\Working_Total[12] (Working_Total[12]), 
            .\Adder_Total[0][4] (\Adder_Total[0] [4]), .\Working_Total[13] (Working_Total[13]), 
            .\Working_Total[10] (Working_Total[10]), .\Adder_Total[0][2] (\Adder_Total[0] [2]), 
            .\Working_Total[11] (Working_Total[11]), .\Adder_Total[0][0] (\Adder_Total[0] [0]), 
            .\Working_Total[9] (Working_Total[9]), .n5857(n5857), .n5856(n5856), 
            .n5855(n5855), .n5854(n5854), .n5853(n5853), .n5852(n5852), 
            .n5851(n5851), .n5850(n5850), .n5849(n5849), .n5848(n5848), 
            .n5847(n5847), .n5846(n5846), .n5845(n5845), .n5844(n5844), 
            .n5843(n5843), .n5842(n5842), .n5841(n5841), .n5840(n5840), 
            .Adder_Mult({Adder_Mult}), .Sample_Value({Sample_Value}), .n25(n25_2), 
            .n24(n24), .n23(n23), .n22(n22), .n21(n21_adj_1156), .n20(n20), 
            .n19(n19), .n18(n18_adj_1155), .n17(n17_adj_1154), .n16(n16), 
            .n15(n15_adj_1153), .n14(n14), .n13(n13_adj_1152), .n12(n12), 
            .n11(n11), .n10(n10_adj_1151), .n9(n9), .n8(n8_2), .n7(n7), 
            .n5824(n5824), .\Adder_Start[0] (Adder_Start[0]));   /* synthesis lineinfo="@12(80[35],89[4])"*/
    ADC_SPI_In adc (.\Receive_Byte[0] (Receive_Byte[0]), .CS_Stable(CS_Stable), 
            .SM_ADC_In(SM_ADC_In), .reset_n_c(reset_n_c), .Main_Clock(Main_Clock), 
            .\ADC_Data[0] ({\ADC_Data[0] }), .i_ADC_Data_c(i_ADC_Data_c), 
            .\ADC_Data[1][0] (\ADC_Data[1] [0]), .\ADC_Data[1][1] (\ADC_Data[1] [1]), 
            .\ADC_Data[1][2] (\ADC_Data[1] [2]), .\ADC_Data[1][3] (\ADC_Data[1] [3]), 
            .\ADC_Data[1][4] (\ADC_Data[1] [4]), .\ADC_Data[1][5] (\ADC_Data[1] [5]), 
            .\ADC_Data[1][6] (\ADC_Data[1] [6]), .\ADC_Data[1][7] (\ADC_Data[1] [7]), 
            .\ADC_Data[1][8] (\ADC_Data[1] [8]), .\ADC_Data[2][0] (\ADC_Data[2] [0]), 
            .\ADC_Data[2][1] (\ADC_Data[2] [1]), .\ADC_Data[2][2] (\ADC_Data[2] [2]), 
            .\ADC_Data[2][3] (\ADC_Data[2] [3]), .n5420(n5420), .\ADC_Data[2][4] (\ADC_Data[2] [4]), 
            .\ADC_Data[2][5] (\ADC_Data[2] [5]), .\ADC_Data[2][6] (\ADC_Data[2] [6]), 
            .\ADC_Data[2][7] (\ADC_Data[2] [7]), .\ADC_Data[2][8] (\ADC_Data[2] [8]), 
            .reset_n_N_191(reset_n_N_191), .n5813(n5813), .ADC_Data_Received(ADC_Data_Received), 
            .n5874(n5874), .VCC_net(VCC_net), .n5625(n5625), .i_ADC_CS(i_ADC_CS), 
            .i_ADC_Clock_c(i_ADC_Clock_c), .n6165(n6165));   /* synthesis lineinfo="@12(50[13],62[3])"*/
    Sample_Position sample_position (.n5960(n5960), .Main_Clock(Main_Clock), 
            .reset_n_N_191(reset_n_N_191), .SM_Sample_Position({SM_Sample_Position}), 
            .\Accumulated_Frequency[15] (Accumulated_Frequency[15]), .n6094(n6094), 
            .n56(n56), .Harmonic({Harmonic}), .n6(n6), .Next_Sample(Next_Sample), 
            .n7(n7_adj_1179), .n8152(n8152), .Freq_Too_High(Freq_Too_High), 
            .Frequency({Frequency}), .GND_net(GND_net), .\Accumulated_Frequency[14] (Accumulated_Frequency[14]), 
            .reset_n_c(reset_n_c), .Sample_Ready(Sample_Ready), .n8142(n8142), 
            .VCC_net(VCC_net), .Sample_Value({Sample_Value}));   /* synthesis lineinfo="@12(35[18],45[3])"*/
    FD1P3XZ \Scale_Initial[0]_i0  (.D(\ADC_Data[2] [0]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [0]));   /* synthesis lineinfo="@12(133[9],142[5])"*/
    defparam \Scale_Initial[0]_i0 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i0 .SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module Scale_Mult
//

module Scale_Mult (input GND_net, output [8:0]Adder_Mult, input VCC_net, 
            input [8:0]\Harmonic_Scale[0] , input n5910, input Main_Clock, 
            input Reset_Mult_Scaler, input [8:0]\Scale_Initial[0] , input Start_Mult_Scaler, 
            output [1:0]SM_Scale_Mult, output Mult_Ready, input n5860, 
            input n7834);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    wire n9627;
    wire [8:0]n1;
    
    wire n6855;
    wire [9:0]n57;
    
    wire n6824, n9651;
    wire [7:0]Comb_Counter;   /* synthesis lineinfo="@10(19[12],19[24])"*/
    wire [7:0]n47;
    
    wire n6822, n9648, n3821, n6820, n9645, n6818, n9642, n9621;
    wire [8:0]o_Mult_8__N_788;
    
    wire n5513, n4134, n4136, n4138, n4140, n4142, n4144, n4146, 
        cout, o_Mult_Ready_N_829, n6, n14, n10_adj_1149, n7539, 
        n9630, n6857, n9633, n6859, n9636, n6861, n9639, n7767, 
        GND_net_c, VCC_net_c;
    
    FA2 add_1380_2 (.A0(GND_net), .B0(Adder_Mult[0]), .C0(n1[0]), .D0(VCC_net), 
        .A1(GND_net), .B1(Adder_Mult[1]), .C1(n1[1]), .D1(n9627), .CI1(n9627), 
        .CO0(n9627), .CO1(n6855), .S0(n57[1]), .S1(n57[2]));   /* synthesis lineinfo="@10(47[18],47[34])"*/
    defparam add_1380_2.INIT0 = "0xc33c";
    defparam add_1380_2.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i1_1_lut (.A(\Harmonic_Scale[0] [0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@10(47[18],47[34])"*/
    defparam sub_4_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i2_1_lut (.A(\Harmonic_Scale[0] [1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@10(47[18],47[34])"*/
    defparam sub_4_inv_0_i2_1_lut.INIT = "0x5555";
    FA2 add_12_add_5_9 (.A0(GND_net), .B0(Comb_Counter[7]), .C0(GND_net), 
        .D0(n6824), .CI0(n6824), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n9651), .CI1(n9651), .CO0(n9651), .S0(n47[7]));   /* synthesis lineinfo="@10(58[23],58[42])"*/
    defparam add_12_add_5_9.INIT0 = "0xc33c";
    defparam add_12_add_5_9.INIT1 = "0xc33c";
    FA2 add_12_add_5_7 (.A0(GND_net), .B0(Comb_Counter[5]), .C0(GND_net), 
        .D0(n6822), .CI0(n6822), .A1(GND_net), .B1(Comb_Counter[6]), 
        .C1(GND_net), .D1(n9648), .CI1(n9648), .CO0(n9648), .CO1(n6824), 
        .S0(n47[5]), .S1(n47[6]));   /* synthesis lineinfo="@10(58[23],58[42])"*/
    defparam add_12_add_5_7.INIT0 = "0xc33c";
    defparam add_12_add_5_7.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=95, LSE_RLINE=105 *) FD1P3XZ o_Mult_i0 (.D(o_Mult_8__N_788[0]), 
            .SP(n5513), .CK(Main_Clock), .SR(GND_net_c), .Q(Adder_Mult[0]));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam o_Mult_i0.REGSET = "RESET";
    defparam o_Mult_i0.SRMODE = "CE_OVER_LSR";
    FA2 add_12_add_5_5 (.A0(GND_net), .B0(Comb_Counter[3]), .C0(GND_net), 
        .D0(n6820), .CI0(n6820), .A1(GND_net), .B1(Comb_Counter[4]), 
        .C1(GND_net), .D1(n9645), .CI1(n9645), .CO0(n9645), .CO1(n6822), 
        .S0(n47[3]), .S1(n47[4]));   /* synthesis lineinfo="@10(58[23],58[42])"*/
    defparam add_12_add_5_5.INIT0 = "0xc33c";
    defparam add_12_add_5_5.INIT1 = "0xc33c";
    FA2 add_12_add_5_3 (.A0(GND_net), .B0(Comb_Counter[1]), .C0(GND_net), 
        .D0(n6818), .CI0(n6818), .A1(GND_net), .B1(Comb_Counter[2]), 
        .C1(GND_net), .D1(n9642), .CI1(n9642), .CO0(n9642), .CO1(n6820), 
        .S0(n47[1]), .S1(n47[2]));   /* synthesis lineinfo="@10(58[23],58[42])"*/
    defparam add_12_add_5_3.INIT0 = "0xc33c";
    defparam add_12_add_5_3.INIT1 = "0xc33c";
    FA2 add_12_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Comb_Counter[0]), .C1(VCC_net), .D1(n9621), .CI1(n9621), 
        .CO0(n9621), .CO1(n6818), .S1(n47[0]));   /* synthesis lineinfo="@10(58[23],58[42])"*/
    defparam add_12_add_5_1.INIT0 = "0xc33c";
    defparam add_12_add_5_1.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=95, LSE_RLINE=105 *) FD1P3XZ Comb_Counter__i7 (.D(n4134), 
            .SP(n5910), .CK(Main_Clock), .SR(Reset_Mult_Scaler), .Q(Comb_Counter[7]));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam Comb_Counter__i7.REGSET = "RESET";
    defparam Comb_Counter__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=95, LSE_RLINE=105 *) FD1P3XZ Comb_Counter__i6 (.D(n4136), 
            .SP(n5910), .CK(Main_Clock), .SR(Reset_Mult_Scaler), .Q(Comb_Counter[6]));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam Comb_Counter__i6.REGSET = "RESET";
    defparam Comb_Counter__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=95, LSE_RLINE=105 *) FD1P3XZ Comb_Counter__i5 (.D(n4138), 
            .SP(n5910), .CK(Main_Clock), .SR(Reset_Mult_Scaler), .Q(Comb_Counter[5]));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam Comb_Counter__i5.REGSET = "RESET";
    defparam Comb_Counter__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=95, LSE_RLINE=105 *) FD1P3XZ Comb_Counter__i4 (.D(n4140), 
            .SP(n5910), .CK(Main_Clock), .SR(Reset_Mult_Scaler), .Q(Comb_Counter[4]));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam Comb_Counter__i4.REGSET = "RESET";
    defparam Comb_Counter__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=95, LSE_RLINE=105 *) FD1P3XZ Comb_Counter__i3 (.D(n4142), 
            .SP(n5910), .CK(Main_Clock), .SR(Reset_Mult_Scaler), .Q(Comb_Counter[3]));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam Comb_Counter__i3.REGSET = "RESET";
    defparam Comb_Counter__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=95, LSE_RLINE=105 *) FD1P3XZ Comb_Counter__i2 (.D(n4144), 
            .SP(n5910), .CK(Main_Clock), .SR(Reset_Mult_Scaler), .Q(Comb_Counter[2]));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam Comb_Counter__i2.REGSET = "RESET";
    defparam Comb_Counter__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=95, LSE_RLINE=105 *) FD1P3XZ Comb_Counter__i1 (.D(n4146), 
            .SP(n5910), .CK(Main_Clock), .SR(Reset_Mult_Scaler), .Q(Comb_Counter[1]));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam Comb_Counter__i1.REGSET = "RESET";
    defparam Comb_Counter__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=95, LSE_RLINE=105 *) FD1P3XZ SM_Scale_Mult__i1 (.D(n5860), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(SM_Scale_Mult[1]));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam SM_Scale_Mult__i1.REGSET = "RESET";
    defparam SM_Scale_Mult__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i9_4_lut (.A(n57[9]), 
            .B(\Scale_Initial[0] [8]), .C(Reset_Mult_Scaler), .D(cout), 
            .Z(o_Mult_8__N_788[8]));   /* synthesis lineinfo="@10(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i9_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i8_4_lut (.A(n57[8]), 
            .B(\Scale_Initial[0] [7]), .C(Reset_Mult_Scaler), .D(cout), 
            .Z(o_Mult_8__N_788[7]));   /* synthesis lineinfo="@10(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i8_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i7_4_lut (.A(n57[7]), 
            .B(\Scale_Initial[0] [6]), .C(Reset_Mult_Scaler), .D(cout), 
            .Z(o_Mult_8__N_788[6]));   /* synthesis lineinfo="@10(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i7_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (C))" *) LUT4 i1_3_lut_4_lut (.A(Start_Mult_Scaler), 
            .B(SM_Scale_Mult[0]), .C(Reset_Mult_Scaler), .D(SM_Scale_Mult[1]), 
            .Z(n5513));   /* synthesis lineinfo="@10(40[4],77[11])"*/
    defparam i1_3_lut_4_lut.INIT = "0xf0f2";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i6_4_lut (.A(n57[6]), 
            .B(\Scale_Initial[0] [5]), .C(Reset_Mult_Scaler), .D(cout), 
            .Z(o_Mult_8__N_788[5]));   /* synthesis lineinfo="@10(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i6_4_lut.INIT = "0xcac0";
    (* lut_function="(!((B)+!A))" *) LUT4 i3850_2_lut (.A(n47[7]), .B(SM_Scale_Mult[1]), 
            .Z(n4134));   /* synthesis lineinfo="@10(40[4],77[11])"*/
    defparam i3850_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i5_4_lut (.A(n57[5]), 
            .B(\Scale_Initial[0] [4]), .C(Reset_Mult_Scaler), .D(cout), 
            .Z(o_Mult_8__N_788[4]));   /* synthesis lineinfo="@10(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i5_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B (D))+!A (C+(D)))" *) LUT4 i5915_3_lut_4_lut (.A(Start_Mult_Scaler), 
            .B(SM_Scale_Mult[0]), .C(Mult_Ready), .D(o_Mult_Ready_N_829), 
            .Z(n6));   /* synthesis lineinfo="@10(40[4],77[11])"*/
    defparam i5915_3_lut_4_lut.INIT = "0xffd0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i4_4_lut (.A(n57[4]), 
            .B(\Scale_Initial[0] [3]), .C(Reset_Mult_Scaler), .D(cout), 
            .Z(o_Mult_8__N_788[3]));   /* synthesis lineinfo="@10(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i4_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i3_4_lut (.A(n57[3]), 
            .B(\Scale_Initial[0] [2]), .C(Reset_Mult_Scaler), .D(cout), 
            .Z(o_Mult_8__N_788[2]));   /* synthesis lineinfo="@10(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i2_4_lut (.A(n57[2]), 
            .B(\Scale_Initial[0] [1]), .C(Reset_Mult_Scaler), .D(cout), 
            .Z(o_Mult_8__N_788[1]));   /* synthesis lineinfo="@10(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i2_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i5838_4_lut (.A(Comb_Counter[0]), 
            .B(n14), .C(n10_adj_1149), .D(Comb_Counter[6]), .Z(n7539));   /* synthesis lineinfo="@10(59[11],59[42])"*/
    defparam i5838_4_lut.INIT = "0x0001";
    (* lut_function="(!((B)+!A))" *) LUT4 i3974_2_lut (.A(n47[6]), .B(SM_Scale_Mult[1]), 
            .Z(n4136));   /* synthesis lineinfo="@10(40[4],77[11])"*/
    defparam i3974_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i3975_2_lut (.A(n47[5]), .B(SM_Scale_Mult[1]), 
            .Z(n4138));   /* synthesis lineinfo="@10(40[4],77[11])"*/
    defparam i3975_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut (.A(Comb_Counter[3]), 
            .B(Comb_Counter[1]), .C(Comb_Counter[5]), .D(Comb_Counter[7]), 
            .Z(n14));   /* synthesis lineinfo="@10(59[11],59[42])"*/
    defparam i6_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i2_2_lut (.A(Comb_Counter[2]), .B(Comb_Counter[4]), 
            .Z(n10_adj_1149));   /* synthesis lineinfo="@10(59[11],59[42])"*/
    defparam i2_2_lut.INIT = "0xeeee";
    FA2 add_1380_4 (.A0(GND_net), .B0(Adder_Mult[2]), .C0(n1[2]), .D0(n6855), 
        .CI0(n6855), .A1(GND_net), .B1(Adder_Mult[3]), .C1(n1[3]), .D1(n9630), 
        .CI1(n9630), .CO0(n9630), .CO1(n6857), .S0(n57[3]), .S1(n57[4]));   /* synthesis lineinfo="@10(47[18],47[34])"*/
    defparam add_1380_4.INIT0 = "0xc33c";
    defparam add_1380_4.INIT1 = "0xc33c";
    FA2 add_1380_6 (.A0(GND_net), .B0(Adder_Mult[4]), .C0(n1[4]), .D0(n6857), 
        .CI0(n6857), .A1(GND_net), .B1(Adder_Mult[5]), .C1(n1[5]), .D1(n9633), 
        .CI1(n9633), .CO0(n9633), .CO1(n6859), .S0(n57[5]), .S1(n57[6]));   /* synthesis lineinfo="@10(47[18],47[34])"*/
    defparam add_1380_6.INIT0 = "0xc33c";
    defparam add_1380_6.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i3_1_lut (.A(\Harmonic_Scale[0] [2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@10(47[18],47[34])"*/
    defparam sub_4_inv_0_i3_1_lut.INIT = "0x5555";
    FA2 add_1380_8 (.A0(GND_net), .B0(Adder_Mult[6]), .C0(n1[6]), .D0(n6859), 
        .CI0(n6859), .A1(GND_net), .B1(Adder_Mult[7]), .C1(n1[7]), .D1(n9636), 
        .CI1(n9636), .CO0(n9636), .CO1(n6861), .S0(n57[7]), .S1(n57[8]));   /* synthesis lineinfo="@10(47[18],47[34])"*/
    defparam add_1380_8.INIT0 = "0xc33c";
    defparam add_1380_8.INIT1 = "0xc33c";
    FA2 add_1380_10 (.A0(GND_net), .B0(Adder_Mult[8]), .C0(n1[8]), .D0(n6861), 
        .CI0(n6861), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n9639), 
        .CI1(n9639), .CO0(n9639), .S0(n57[9]), .S1(cout));   /* synthesis lineinfo="@10(47[18],47[34])"*/
    defparam add_1380_10.INIT0 = "0xc33c";
    defparam add_1380_10.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i3976_2_lut (.A(n47[4]), .B(SM_Scale_Mult[1]), 
            .Z(n4140));   /* synthesis lineinfo="@10(40[4],77[11])"*/
    defparam i3976_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i3977_2_lut (.A(n47[3]), .B(SM_Scale_Mult[1]), 
            .Z(n4142));   /* synthesis lineinfo="@10(40[4],77[11])"*/
    defparam i3977_2_lut.INIT = "0x2222";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=95, LSE_RLINE=105 *) FD1P3XZ SM_Scale_Mult__i0 (.D(n7539), 
            .SP(n7834), .CK(Main_Clock), .SR(n7767), .Q(SM_Scale_Mult[0]));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam SM_Scale_Mult__i0.REGSET = "RESET";
    defparam SM_Scale_Mult__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i3978_2_lut (.A(n47[2]), .B(SM_Scale_Mult[1]), 
            .Z(n4144));   /* synthesis lineinfo="@10(40[4],77[11])"*/
    defparam i3978_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i3979_2_lut (.A(n47[1]), .B(SM_Scale_Mult[1]), 
            .Z(n4146));   /* synthesis lineinfo="@10(40[4],77[11])"*/
    defparam i3979_2_lut.INIT = "0x2222";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i4_1_lut (.A(\Harmonic_Scale[0] [3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@10(47[18],47[34])"*/
    defparam sub_4_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!((B)+!A))" *) LUT4 i3831_2_lut (.A(n47[0]), .B(SM_Scale_Mult[1]), 
            .Z(n3821));   /* synthesis lineinfo="@10(40[4],77[11])"*/
    defparam i3831_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=95, LSE_RLINE=105 *) FD1P3XZ o_Mult_i8 (.D(o_Mult_8__N_788[8]), 
            .SP(n5513), .CK(Main_Clock), .SR(GND_net_c), .Q(Adder_Mult[8]));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam o_Mult_i8.REGSET = "RESET";
    defparam o_Mult_i8.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i5_1_lut (.A(\Harmonic_Scale[0] [4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@10(47[18],47[34])"*/
    defparam sub_4_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i6_1_lut (.A(\Harmonic_Scale[0] [5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@10(47[18],47[34])"*/
    defparam sub_4_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i7_1_lut (.A(\Harmonic_Scale[0] [6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@10(47[18],47[34])"*/
    defparam sub_4_inv_0_i7_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=95, LSE_RLINE=105 *) FD1P3XZ o_Mult_i7 (.D(o_Mult_8__N_788[7]), 
            .SP(n5513), .CK(Main_Clock), .SR(GND_net_c), .Q(Adder_Mult[7]));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam o_Mult_i7.REGSET = "RESET";
    defparam o_Mult_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=95, LSE_RLINE=105 *) FD1P3XZ o_Mult_i6 (.D(o_Mult_8__N_788[6]), 
            .SP(n5513), .CK(Main_Clock), .SR(GND_net_c), .Q(Adder_Mult[6]));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam o_Mult_i6.REGSET = "RESET";
    defparam o_Mult_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=95, LSE_RLINE=105 *) FD1P3XZ o_Mult_i5 (.D(o_Mult_8__N_788[5]), 
            .SP(n5513), .CK(Main_Clock), .SR(GND_net_c), .Q(Adder_Mult[5]));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam o_Mult_i5.REGSET = "RESET";
    defparam o_Mult_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=95, LSE_RLINE=105 *) FD1P3XZ o_Mult_i4 (.D(o_Mult_8__N_788[4]), 
            .SP(n5513), .CK(Main_Clock), .SR(GND_net_c), .Q(Adder_Mult[4]));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam o_Mult_i4.REGSET = "RESET";
    defparam o_Mult_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=95, LSE_RLINE=105 *) FD1P3XZ o_Mult_i3 (.D(o_Mult_8__N_788[3]), 
            .SP(n5513), .CK(Main_Clock), .SR(GND_net_c), .Q(Adder_Mult[3]));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam o_Mult_i3.REGSET = "RESET";
    defparam o_Mult_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=95, LSE_RLINE=105 *) FD1P3XZ o_Mult_i2 (.D(o_Mult_8__N_788[2]), 
            .SP(n5513), .CK(Main_Clock), .SR(GND_net_c), .Q(Adder_Mult[2]));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam o_Mult_i2.REGSET = "RESET";
    defparam o_Mult_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=95, LSE_RLINE=105 *) FD1P3XZ o_Mult_i1 (.D(o_Mult_8__N_788[1]), 
            .SP(n5513), .CK(Main_Clock), .SR(GND_net_c), .Q(Adder_Mult[1]));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam o_Mult_i1.REGSET = "RESET";
    defparam o_Mult_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=95, LSE_RLINE=105 *) FD1P3XZ o_Mult_Ready (.D(n6), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(Mult_Ready));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam o_Mult_Ready.REGSET = "RESET";
    defparam o_Mult_Ready.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i8_1_lut (.A(\Harmonic_Scale[0] [7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@10(47[18],47[34])"*/
    defparam sub_4_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i9_1_lut (.A(\Harmonic_Scale[0] [8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@10(47[18],47[34])"*/
    defparam sub_4_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(A+(B))" *) LUT4 i1463_2_lut (.A(SM_Scale_Mult[1]), .B(Reset_Mult_Scaler), 
            .Z(o_Mult_Ready_N_829));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam i1463_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i1_4_lut (.A(n57[1]), 
            .B(\Scale_Initial[0] [0]), .C(Reset_Mult_Scaler), .D(cout), 
            .Z(o_Mult_8__N_788[0]));   /* synthesis lineinfo="@10(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i1_4_lut.INIT = "0xcac0";
    (* lut_function="(A ((C+(D))+!B)+!A (C+(D)))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(Start_Mult_Scaler), 
            .B(SM_Scale_Mult[0]), .C(SM_Scale_Mult[1]), .D(Reset_Mult_Scaler), 
            .Z(n7767));   /* synthesis lineinfo="@10(40[4],77[11])"*/
    defparam i1_2_lut_3_lut_4_lut.INIT = "0xfff2";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=95, LSE_RLINE=105 *) FD1P3XZ Comb_Counter__i0 (.D(n3821), 
            .SP(n5910), .CK(Main_Clock), .SR(Reset_Mult_Scaler), .Q(Comb_Counter[0]));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam Comb_Counter__i0.REGSET = "RESET";
    defparam Comb_Counter__i0.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module PLL_Primitive_48MHz
//

module PLL_Primitive_48MHz (input GND_net, input i_Clock_c, output Main_Clock, 
            input reset_n_c);
    
    (* is_clock=1 *) wire i_Clock_c;   /* synthesis lineinfo="@12(3[14],3[21])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    wire Feedback;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=55, LSE_LCOL=22, LSE_RCOL=91, LSE_LLINE=21, LSE_RLINE=21 *) PLL_B u_PLL_B (.REFERENCECLK(i_Clock_c), 
            .FEEDBACK(Feedback), .DYNAMICDELAY7(GND_net), .DYNAMICDELAY6(GND_net), 
            .DYNAMICDELAY5(GND_net), .DYNAMICDELAY4(GND_net), .DYNAMICDELAY3(GND_net), 
            .DYNAMICDELAY2(GND_net), .DYNAMICDELAY1(GND_net), .DYNAMICDELAY0(GND_net), 
            .BYPASS(GND_net), .RESET_N(reset_n_c), .SCLK(GND_net), .SDI(GND_net), 
            .LATCH(GND_net), .INTFBOUT(Feedback), .OUTCORE(Main_Clock));   /* synthesis lineinfo="@12(21[22],21[91])"*/
    defparam u_PLL_B.FEEDBACK_PATH = "SIMPLE";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
    defparam u_PLL_B.FDA_FEEDBACK = "0";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
    defparam u_PLL_B.FDA_RELATIVE = "0";
    defparam u_PLL_B.SHIFTREG_DIV_MODE = "0";
    defparam u_PLL_B.PLLOUT_SELECT_PORTA = "GENCLK";
    defparam u_PLL_B.PLLOUT_SELECT_PORTB = "GENCLK";
    defparam u_PLL_B.DIVR = "0";
    defparam u_PLL_B.DIVF = "63";
    defparam u_PLL_B.DIVQ = "4";
    defparam u_PLL_B.FILTER_RANGE = "1";
    defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR = "NONE";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTA = "0";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTB = "0";
    defparam u_PLL_B.TEST_MODE = "0";
    defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK = "12.000000";
    
endmodule

//
// Verilog Description of module Sample_Output
//

module Sample_Output (input n3009, input Main_Clock, input reset_n_N_191, 
            input n13, output DAC_Send_adj_1, input \r_Adder_Total[1][7] , 
            input \r_Adder_Total[1][6] , input \r_Adder_Total[1][5] , input \r_Adder_Total[1][4] , 
            input \r_Adder_Total[1][3] , input \r_Adder_Total[1][2] , output n2787, 
            output \SM_Sample_Output[0] , input DAC_Send, output DAC_Ready, 
            output n6, output \SM_Sample_Output[1] , output n5, output \SM_Sample_Output[2] , 
            output n5401, input n5985, output n17, input reset_n_c, 
            input n5878, output \Output_Data[17] , input \r_Adder_Total[0][7] , 
            input \r_Adder_Total[0][6] , input \r_Adder_Total[0][5] , input \r_Adder_Total[0][4] , 
            input \r_Adder_Total[0][3] , input \r_Adder_Total[0][2] , input GND_net, 
            input _16, input VCC_net, input _18, input _17, input _20, 
            input _19, input _22, input _21, input _24, input _23, 
            input _25, input _40, input _42, input _41, input _44, 
            input _43, input _46, input _45, input _48, input _47, 
            input \<NoName> , output \SM_DAC_Out[0] , output \SM_DAC_Out[3] , 
            output \SM_DAC_Out[2] , output \SM_DAC_Out[1] , output n2341, 
            output Clock_Counter, output o_DAC_SCK_c, output n7819, output n7825, 
            input n4895, input n1892, output n5618, output n6382, input n5932, 
            output o_DAC_MOSI_c, output n1932, output n6378, input n7587, 
            input n5868, input n5858, output n1899, output o_DAC_CS_c);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    wire [9:0]n4026;
    wire [31:0]r_Sample_R;   /* synthesis lineinfo="@8(15[13],15[23])"*/
    
    wire n7755;
    wire [31:0]r_Sample_L;   /* synthesis lineinfo="@8(14[13],14[23])"*/
    wire [19:0]n3733;
    
    wire n2770;
    wire [23:0]Output_Data;   /* synthesis lineinfo="@8(16[13],16[24])"*/
    
    wire n5876, n5875, n7735, n5739, n4;
    wire [9:0]n4068;
    
    wire n6715, n9768, n6713, n9657, n6711, n9654, n6709, n9594, 
        n6707, n9591, n8108, n9588, n6704, n9735, n6702, n9732, 
        n6700, n9729, n6698, n9726, n6696, n9723, n9720, GND_net_c, 
        VCC_net_c;
    
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_R__i12 (.D(n4026[3]), 
            .SP(n3009), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[11]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i12.REGSET = "RESET";
    defparam r_Sample_R__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ DAC_Send_c (.D(n7755), 
            .SP(n13), .CK(Main_Clock), .SR(reset_n_N_191), .Q(DAC_Send_adj_1));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam DAC_Send_c.REGSET = "RESET";
    defparam DAC_Send_c.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_R__i11 (.D(n4026[2]), 
            .SP(n3009), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[10]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i11.REGSET = "RESET";
    defparam r_Sample_R__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_R__i10 (.D(n4026[1]), 
            .SP(n3009), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[9]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i10.REGSET = "RESET";
    defparam r_Sample_R__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_R__i9 (.D(n4026[0]), 
            .SP(n3009), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[8]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i9.REGSET = "RESET";
    defparam r_Sample_R__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_R__i8 (.D(\r_Adder_Total[1][7] ), 
            .SP(n3009), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[7]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i8.REGSET = "RESET";
    defparam r_Sample_R__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_R__i7 (.D(\r_Adder_Total[1][6] ), 
            .SP(n3009), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[6]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i7.REGSET = "RESET";
    defparam r_Sample_R__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_R__i6 (.D(\r_Adder_Total[1][5] ), 
            .SP(n3009), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[5]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i6.REGSET = "RESET";
    defparam r_Sample_R__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_R__i5 (.D(\r_Adder_Total[1][4] ), 
            .SP(n3009), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[4]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i5.REGSET = "RESET";
    defparam r_Sample_R__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_R__i4 (.D(\r_Adder_Total[1][3] ), 
            .SP(n3009), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[3]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i4.REGSET = "RESET";
    defparam r_Sample_R__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_R__i3 (.D(\r_Adder_Total[1][2] ), 
            .SP(n3009), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[2]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i3.REGSET = "RESET";
    defparam r_Sample_R__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ Output_Data__i0 (.D(n3733[0]), 
            .SP(n5401), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[0]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i0.REGSET = "RESET";
    defparam Output_Data__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1420_i2_4_lut (.A(r_Sample_L[3]), 
            .B(r_Sample_R[3]), .C(n2787), .D(\SM_Sample_Output[0] ), .Z(n3733[1]));
    defparam mux_1420_i2_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B))" *) LUT4 i4_2_lut (.A(DAC_Send), .B(DAC_Ready), 
            .Z(n6));   /* synthesis lineinfo="@8(43[10],43[30])"*/
    defparam i4_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B))" *) LUT4 SM_Sample_Output_3__I_0_64_i5_2_lut (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[1] ), .Z(n5));   /* synthesis lineinfo="@8(39[4],39[14])"*/
    defparam SM_Sample_Output_3__I_0_64_i5_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[2] ), .Z(n7755));   /* synthesis lineinfo="@8(38[4],80[11])"*/
    defparam i1_2_lut.INIT = "0x2222";
    (* lut_function="(!(A+!(B+((D)+!C))))" *) LUT4 i3844_3_lut_4_lut_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[1] ), .C(\SM_Sample_Output[2] ), .D(DAC_Ready), 
            .Z(n2770));   /* synthesis lineinfo="@8(74[4],74[14])"*/
    defparam i3844_3_lut_4_lut_4_lut.INIT = "0x5545";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1420_i3_4_lut (.A(r_Sample_L[4]), 
            .B(r_Sample_R[4]), .C(n2787), .D(\SM_Sample_Output[0] ), .Z(n3733[2]));
    defparam mux_1420_i3_4_lut.INIT = "0xcac0";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ SM_Sample_Output__i0 (.D(n2770), 
            .SP(n5985), .CK(Main_Clock), .SR(reset_n_N_191), .Q(\SM_Sample_Output[0] ));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam SM_Sample_Output__i0.REGSET = "RESET";
    defparam SM_Sample_Output__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_R__i16 (.D(n4026[7]), 
            .SP(n3009), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[15]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i16.REGSET = "RESET";
    defparam r_Sample_R__i16.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1420_i4_4_lut (.A(r_Sample_L[5]), 
            .B(r_Sample_R[5]), .C(n2787), .D(\SM_Sample_Output[0] ), .Z(n3733[3]));
    defparam mux_1420_i4_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A+(B (C)+!B !(C))))" *) LUT4 i1_4_lut_4_lut_3_lut (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[1] ), .C(\SM_Sample_Output[2] ), .Z(n17));   /* synthesis lineinfo="@8(74[4],74[14])"*/
    defparam i1_4_lut_4_lut_3_lut.INIT = "0x1414";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 i3495_3_lut_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(n2787), .C(n5401), .D(Output_Data[20]), .Z(n5876));
    defparam i3495_3_lut_4_lut.INIT = "0xefe0";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 i3494_3_lut_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(n2787), .C(n5401), .D(Output_Data[21]), .Z(n5875));
    defparam i3494_3_lut_4_lut.INIT = "0xefe0";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i717_3_lut_4_lut (.A(\SM_Sample_Output[2] ), 
            .B(DAC_Ready), .C(\SM_Sample_Output[1] ), .D(\SM_Sample_Output[0] ), 
            .Z(n2787));
    defparam i717_3_lut_4_lut.INIT = "0x4000";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ Output_Data__i1 (.D(n3733[1]), 
            .SP(n5401), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[1]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i1.REGSET = "RESET";
    defparam Output_Data__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i15_2_lut (.A(\SM_Sample_Output[1] ), 
            .B(\SM_Sample_Output[0] ), .Z(n7735));   /* synthesis lineinfo="@8(38[4],80[11])"*/
    defparam i15_2_lut.INIT = "0x6666";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ Output_Data__i2 (.D(n3733[2]), 
            .SP(n5401), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[2]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i2.REGSET = "RESET";
    defparam Output_Data__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ Output_Data__i3 (.D(n3733[3]), 
            .SP(n5401), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[3]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i3.REGSET = "RESET";
    defparam Output_Data__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ Output_Data__i4 (.D(n3733[4]), 
            .SP(n5401), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[4]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i4.REGSET = "RESET";
    defparam Output_Data__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ Output_Data__i5 (.D(n3733[5]), 
            .SP(n5401), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[5]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i5.REGSET = "RESET";
    defparam Output_Data__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ Output_Data__i16 (.D(\SM_Sample_Output[0] ), 
            .SP(n5401), .CK(Main_Clock), .SR(n5739), .Q(Output_Data[16]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i16.REGSET = "RESET";
    defparam Output_Data__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ Output_Data__i17 (.D(n5878), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(\Output_Data[17] ));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i17.REGSET = "RESET";
    defparam Output_Data__i17.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1420_i1_4_lut (.A(r_Sample_L[2]), 
            .B(r_Sample_R[2]), .C(n2787), .D(\SM_Sample_Output[0] ), .Z(n3733[0]));
    defparam mux_1420_i1_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+!(D))))" *) LUT4 i2_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(n4), .C(DAC_Ready), .D(\SM_Sample_Output[1] ), .Z(n5401));
    defparam i2_4_lut.INIT = "0x8088";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1420_i5_4_lut (.A(r_Sample_L[6]), 
            .B(r_Sample_R[6]), .C(n2787), .D(\SM_Sample_Output[0] ), .Z(n3733[4]));
    defparam mux_1420_i5_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1420_i6_4_lut (.A(r_Sample_L[7]), 
            .B(r_Sample_R[7]), .C(n2787), .D(\SM_Sample_Output[0] ), .Z(n3733[5]));
    defparam mux_1420_i6_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1420_i16_4_lut (.A(r_Sample_L[17]), 
            .B(r_Sample_R[17]), .C(n2787), .D(\SM_Sample_Output[0] ), 
            .Z(n3733[15]));
    defparam mux_1420_i16_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1420_i15_4_lut (.A(r_Sample_L[16]), 
            .B(r_Sample_R[16]), .C(n2787), .D(\SM_Sample_Output[0] ), 
            .Z(n3733[14]));
    defparam mux_1420_i15_4_lut.INIT = "0xcac0";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_442 (.A(reset_n_c), 
            .B(\SM_Sample_Output[2] ), .Z(n4));
    defparam i1_2_lut_adj_442.INIT = "0x2222";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1420_i14_4_lut (.A(r_Sample_L[15]), 
            .B(r_Sample_R[15]), .C(n2787), .D(\SM_Sample_Output[0] ), 
            .Z(n3733[13]));
    defparam mux_1420_i14_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1420_i13_4_lut (.A(r_Sample_L[14]), 
            .B(r_Sample_R[14]), .C(n2787), .D(\SM_Sample_Output[0] ), 
            .Z(n3733[12]));
    defparam mux_1420_i13_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ Output_Data__i20 (.D(n5876), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[20]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i20.REGSET = "RESET";
    defparam Output_Data__i20.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ Output_Data__i21 (.D(n5875), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[21]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i21.REGSET = "RESET";
    defparam Output_Data__i21.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_L__i18 (.D(n4068[9]), 
            .SP(n3009), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[17]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i18.REGSET = "RESET";
    defparam r_Sample_L__i18.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1420_i12_4_lut (.A(r_Sample_L[13]), 
            .B(r_Sample_R[13]), .C(n2787), .D(\SM_Sample_Output[0] ), 
            .Z(n3733[11]));
    defparam mux_1420_i12_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1420_i11_4_lut (.A(r_Sample_L[12]), 
            .B(r_Sample_R[12]), .C(n2787), .D(\SM_Sample_Output[0] ), 
            .Z(n3733[10]));
    defparam mux_1420_i11_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1420_i10_4_lut (.A(r_Sample_L[11]), 
            .B(r_Sample_R[11]), .C(n2787), .D(\SM_Sample_Output[0] ), 
            .Z(n3733[9]));
    defparam mux_1420_i10_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1420_i9_4_lut (.A(r_Sample_L[10]), 
            .B(r_Sample_R[10]), .C(n2787), .D(\SM_Sample_Output[0] ), 
            .Z(n3733[8]));
    defparam mux_1420_i9_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1420_i8_4_lut (.A(r_Sample_L[9]), 
            .B(r_Sample_R[9]), .C(n2787), .D(\SM_Sample_Output[0] ), .Z(n3733[7]));
    defparam mux_1420_i8_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1420_i7_4_lut (.A(r_Sample_L[8]), 
            .B(r_Sample_R[8]), .C(n2787), .D(\SM_Sample_Output[0] ), .Z(n3733[6]));
    defparam mux_1420_i7_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_L__i17 (.D(n4068[8]), 
            .SP(n3009), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[16]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i17.REGSET = "RESET";
    defparam r_Sample_L__i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_L__i16 (.D(n4068[7]), 
            .SP(n3009), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[15]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i16.REGSET = "RESET";
    defparam r_Sample_L__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_L__i15 (.D(n4068[6]), 
            .SP(n3009), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[14]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i15.REGSET = "RESET";
    defparam r_Sample_L__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_L__i14 (.D(n4068[5]), 
            .SP(n3009), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[13]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i14.REGSET = "RESET";
    defparam r_Sample_L__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_L__i13 (.D(n4068[4]), 
            .SP(n3009), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[12]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i13.REGSET = "RESET";
    defparam r_Sample_L__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_L__i12 (.D(n4068[3]), 
            .SP(n3009), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[11]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i12.REGSET = "RESET";
    defparam r_Sample_L__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_L__i11 (.D(n4068[2]), 
            .SP(n3009), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[10]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i11.REGSET = "RESET";
    defparam r_Sample_L__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_L__i10 (.D(n4068[1]), 
            .SP(n3009), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[9]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i10.REGSET = "RESET";
    defparam r_Sample_L__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_L__i9 (.D(n4068[0]), 
            .SP(n3009), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[8]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i9.REGSET = "RESET";
    defparam r_Sample_L__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_L__i8 (.D(\r_Adder_Total[0][7] ), 
            .SP(n3009), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[7]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i8.REGSET = "RESET";
    defparam r_Sample_L__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_L__i7 (.D(\r_Adder_Total[0][6] ), 
            .SP(n3009), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[6]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i7.REGSET = "RESET";
    defparam r_Sample_L__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_L__i6 (.D(\r_Adder_Total[0][5] ), 
            .SP(n3009), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[5]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i6.REGSET = "RESET";
    defparam r_Sample_L__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_L__i5 (.D(\r_Adder_Total[0][4] ), 
            .SP(n3009), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[4]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i5.REGSET = "RESET";
    defparam r_Sample_L__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_L__i4 (.D(\r_Adder_Total[0][3] ), 
            .SP(n3009), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[3]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i4.REGSET = "RESET";
    defparam r_Sample_L__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_L__i3 (.D(\r_Adder_Total[0][2] ), 
            .SP(n3009), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[2]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i3.REGSET = "RESET";
    defparam r_Sample_L__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_R__i15 (.D(n4026[6]), 
            .SP(n3009), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[14]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i15.REGSET = "RESET";
    defparam r_Sample_R__i15.SRMODE = "CE_OVER_LSR";
    FA2 add_1691_11 (.A0(GND_net), .B0(_16), .C0(VCC_net), .D0(n6715), 
        .CI0(n6715), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n9768), 
        .CI1(n9768), .CO0(n9768), .S0(n4026[9]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1691_11.INIT0 = "0xc33c";
    defparam add_1691_11.INIT1 = "0xc33c";
    FA2 add_1691_9 (.A0(GND_net), .B0(_18), .C0(GND_net), .D0(n6713), 
        .CI0(n6713), .A1(GND_net), .B1(_17), .C1(GND_net), .D1(n9657), 
        .CI1(n9657), .CO0(n9657), .CO1(n6715), .S0(n4026[7]), .S1(n4026[8]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1691_9.INIT0 = "0xc33c";
    defparam add_1691_9.INIT1 = "0xc33c";
    FA2 add_1691_7 (.A0(GND_net), .B0(_20), .C0(GND_net), .D0(n6711), 
        .CI0(n6711), .A1(GND_net), .B1(_19), .C1(GND_net), .D1(n9654), 
        .CI1(n9654), .CO0(n9654), .CO1(n6713), .S0(n4026[5]), .S1(n4026[6]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1691_7.INIT0 = "0xc33c";
    defparam add_1691_7.INIT1 = "0xc33c";
    FA2 add_1691_5 (.A0(GND_net), .B0(_22), .C0(GND_net), .D0(n6709), 
        .CI0(n6709), .A1(GND_net), .B1(_21), .C1(GND_net), .D1(n9594), 
        .CI1(n9594), .CO0(n9594), .CO1(n6711), .S0(n4026[3]), .S1(n4026[4]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1691_5.INIT0 = "0xc33c";
    defparam add_1691_5.INIT1 = "0xc33c";
    FA2 add_1691_3 (.A0(GND_net), .B0(_24), .C0(GND_net), .D0(n6707), 
        .CI0(n6707), .A1(GND_net), .B1(_23), .C1(VCC_net), .D1(n9591), 
        .CI1(n9591), .CO0(n9591), .CO1(n6709), .S0(n4026[1]), .S1(n4026[2]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1691_3.INIT0 = "0xc33c";
    defparam add_1691_3.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ SM_Sample_Output__i2 (.D(n8108), 
            .SP(n5985), .CK(Main_Clock), .SR(reset_n_N_191), .Q(\SM_Sample_Output[2] ));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam SM_Sample_Output__i2.REGSET = "RESET";
    defparam SM_Sample_Output__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ SM_Sample_Output__i1 (.D(n7735), 
            .SP(n5985), .CK(Main_Clock), .SR(reset_n_N_191), .Q(\SM_Sample_Output[1] ));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam SM_Sample_Output__i1.REGSET = "RESET";
    defparam SM_Sample_Output__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ Output_Data__i15 (.D(n3733[15]), 
            .SP(n5401), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[15]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i15.REGSET = "RESET";
    defparam Output_Data__i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i3358_2_lut (.A(n5401), .B(n2787), 
            .Z(n5739));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam i3358_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ Output_Data__i14 (.D(n3733[14]), 
            .SP(n5401), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[14]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i14.REGSET = "RESET";
    defparam Output_Data__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ Output_Data__i13 (.D(n3733[13]), 
            .SP(n5401), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[13]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i13.REGSET = "RESET";
    defparam Output_Data__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ Output_Data__i12 (.D(n3733[12]), 
            .SP(n5401), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[12]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i12.REGSET = "RESET";
    defparam Output_Data__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ Output_Data__i11 (.D(n3733[11]), 
            .SP(n5401), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[11]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i11.REGSET = "RESET";
    defparam Output_Data__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ Output_Data__i10 (.D(n3733[10]), 
            .SP(n5401), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[10]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i10.REGSET = "RESET";
    defparam Output_Data__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ Output_Data__i9 (.D(n3733[9]), 
            .SP(n5401), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[9]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i9.REGSET = "RESET";
    defparam Output_Data__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_R__i18 (.D(n4026[9]), 
            .SP(n3009), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[17]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i18.REGSET = "RESET";
    defparam r_Sample_R__i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ Output_Data__i8 (.D(n3733[8]), 
            .SP(n5401), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[8]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i8.REGSET = "RESET";
    defparam Output_Data__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ Output_Data__i7 (.D(n3733[7]), 
            .SP(n5401), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[7]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i7.REGSET = "RESET";
    defparam Output_Data__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ Output_Data__i6 (.D(n3733[6]), 
            .SP(n5401), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[6]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i6.REGSET = "RESET";
    defparam Output_Data__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_R__i17 (.D(n4026[8]), 
            .SP(n3009), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[16]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i17.REGSET = "RESET";
    defparam r_Sample_R__i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_R__i14 (.D(n4026[5]), 
            .SP(n3009), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[13]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i14.REGSET = "RESET";
    defparam r_Sample_R__i14.SRMODE = "CE_OVER_LSR";
    FA2 add_1691_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(_25), .C1(VCC_net), .D1(n9588), .CI1(n9588), .CO0(n9588), 
        .CO1(n6707), .S1(n4026[0]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1691_1.INIT0 = "0xc33c";
    defparam add_1691_1.INIT1 = "0xc33c";
    FA2 add_1722_11 (.A0(GND_net), .B0(_40), .C0(VCC_net), .D0(n6704), 
        .CI0(n6704), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n9735), 
        .CI1(n9735), .CO0(n9735), .S0(n4068[9]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1722_11.INIT0 = "0xc33c";
    defparam add_1722_11.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i5262_2_lut (.A(\SM_Sample_Output[1] ), 
            .B(\SM_Sample_Output[0] ), .Z(n8108));
    defparam i5262_2_lut.INIT = "0x8888";
    FA2 add_1722_9 (.A0(GND_net), .B0(_42), .C0(GND_net), .D0(n6702), 
        .CI0(n6702), .A1(GND_net), .B1(_41), .C1(GND_net), .D1(n9732), 
        .CI1(n9732), .CO0(n9732), .CO1(n6704), .S0(n4068[7]), .S1(n4068[8]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1722_9.INIT0 = "0xc33c";
    defparam add_1722_9.INIT1 = "0xc33c";
    FA2 add_1722_7 (.A0(GND_net), .B0(_44), .C0(GND_net), .D0(n6700), 
        .CI0(n6700), .A1(GND_net), .B1(_43), .C1(GND_net), .D1(n9729), 
        .CI1(n9729), .CO0(n9729), .CO1(n6702), .S0(n4068[5]), .S1(n4068[6]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1722_7.INIT0 = "0xc33c";
    defparam add_1722_7.INIT1 = "0xc33c";
    FA2 add_1722_5 (.A0(GND_net), .B0(_46), .C0(GND_net), .D0(n6698), 
        .CI0(n6698), .A1(GND_net), .B1(_45), .C1(GND_net), .D1(n9726), 
        .CI1(n9726), .CO0(n9726), .CO1(n6700), .S0(n4068[3]), .S1(n4068[4]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1722_5.INIT0 = "0xc33c";
    defparam add_1722_5.INIT1 = "0xc33c";
    FA2 add_1722_3 (.A0(GND_net), .B0(_48), .C0(GND_net), .D0(n6696), 
        .CI0(n6696), .A1(GND_net), .B1(_47), .C1(VCC_net), .D1(n9723), 
        .CI1(n9723), .CO0(n9723), .CO1(n6698), .S0(n4068[1]), .S1(n4068[2]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1722_3.INIT0 = "0xc33c";
    defparam add_1722_3.INIT1 = "0xc33c";
    FA2 add_1722_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\<NoName> ), .C1(VCC_net), .D1(n9720), .CI1(n9720), .CO0(n9720), 
        .CO1(n6696), .S1(n4068[0]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1722_1.INIT0 = "0xc33c";
    defparam add_1722_1.INIT1 = "0xc33c";
    DAC_SPI_Out dac (.reset_n_N_191(reset_n_N_191), .DAC_Send(DAC_Send_adj_1), 
            .Main_Clock(Main_Clock), .\SM_DAC_Out[0] (\SM_DAC_Out[0] ), 
            .\SM_DAC_Out[3] (\SM_DAC_Out[3] ), .\SM_DAC_Out[2] (\SM_DAC_Out[2] ), 
            .\SM_DAC_Out[1] (\SM_DAC_Out[1] ), .n2341(n2341), .Clock_Counter(Clock_Counter), 
            .\Output_Data[0] (Output_Data[0]), .o_DAC_SCK_c(o_DAC_SCK_c), 
            .n7819(n7819), .n7825(n7825), .n4895(n4895), .n1892(n1892), 
            .n5618(n5618), .n6382(n6382), .n5932(n5932), .o_DAC_MOSI_c(o_DAC_MOSI_c), 
            .n1932(n1932), .n6378(n6378), .n7587(n7587), .VCC_net(VCC_net), 
            .n5868(n5868), .n5858(n5858), .n1899(n1899), .DAC_Ready(DAC_Ready), 
            .reset_n_c(reset_n_c), .\Output_Data[21] (Output_Data[21]), 
            .\Output_Data[20] (Output_Data[20]), .\Output_Data[17] (\Output_Data[17] ), 
            .\Output_Data[16] (Output_Data[16]), .\Output_Data[15] (Output_Data[15]), 
            .\Output_Data[14] (Output_Data[14]), .\Output_Data[13] (Output_Data[13]), 
            .\Output_Data[12] (Output_Data[12]), .\Output_Data[11] (Output_Data[11]), 
            .\Output_Data[10] (Output_Data[10]), .\Output_Data[9] (Output_Data[9]), 
            .\Output_Data[8] (Output_Data[8]), .\Output_Data[7] (Output_Data[7]), 
            .\Output_Data[6] (Output_Data[6]), .\Output_Data[5] (Output_Data[5]), 
            .\Output_Data[4] (Output_Data[4]), .\Output_Data[3] (Output_Data[3]), 
            .\Output_Data[2] (Output_Data[2]), .\Output_Data[1] (Output_Data[1]), 
            .o_DAC_CS_c(o_DAC_CS_c));   /* synthesis lineinfo="@8(20[14],20[190])"*/
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_R__i13 (.D(n4026[4]), 
            .SP(n3009), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[12]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i13.REGSET = "RESET";
    defparam r_Sample_R__i13.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module DAC_SPI_Out
//

module DAC_SPI_Out (input reset_n_N_191, input DAC_Send, input Main_Clock, 
            output \SM_DAC_Out[0] , output \SM_DAC_Out[3] , output \SM_DAC_Out[2] , 
            output \SM_DAC_Out[1] , output n2341, output Clock_Counter, 
            input \Output_Data[0] , output o_DAC_SCK_c, output n7819, 
            output n7825, input n4895, input n1892, output n5618, output n6382, 
            input n5932, output o_DAC_MOSI_c, output n1932, output n6378, 
            input n7587, input VCC_net, input n5868, input n5858, output n1899, 
            output DAC_Ready, input reset_n_c, input \Output_Data[21] , 
            input \Output_Data[20] , input \Output_Data[17] , input \Output_Data[16] , 
            input \Output_Data[15] , input \Output_Data[14] , input \Output_Data[13] , 
            input \Output_Data[12] , input \Output_Data[11] , input \Output_Data[10] , 
            input \Output_Data[9] , input \Output_Data[8] , input \Output_Data[7] , 
            input \Output_Data[6] , input \Output_Data[5] , input \Output_Data[4] , 
            input \Output_Data[3] , input \Output_Data[2] , input \Output_Data[1] , 
            output o_DAC_CS_c);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    wire [0:0]n2319;
    
    wire n7781, n5412;
    wire [4:0]n25;
    
    wire n5534;
    wire [4:0]Current_Bit;   /* synthesis lineinfo="@4(14[12],14[23])"*/
    
    wire n5709, n24, n2970;
    wire [0:23]r_Data_To_Send;   /* synthesis lineinfo="@4(13[13],13[27])"*/
    
    wire n8122, n22, n8114;
    wire [0:0]n2291;
    
    wire o_Ready_N_1118, n4, o_SPI_Data_N_1116, n7565, n5277, n7822, 
        n8938, n8419, n8418, n8941, n15, n8953, n8947, n8421, 
        n8422, n6216, n8944, n8416, n8415, n8412, n8413, n8950, 
        n6384, n6661, n10, n8, n6, n5270, n15_adj_1147, n5482, 
        GND_net, VCC_net_c;
    
    (* lut_function="(A+(B+!(C+(D))))" *) LUT4 i2_4_lut (.A(reset_n_N_191), 
            .B(DAC_Send), .C(n2319[0]), .D(n7781), .Z(n5412));
    defparam i2_4_lut.INIT = "0xeeef";
    FD1P3XZ Current_Bit_863__i3 (.D(n25[3]), .SP(n5534), .CK(Main_Clock), 
            .SR(n5709), .Q(Current_Bit[3]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_863__i3.REGSET = "RESET";
    defparam Current_Bit_863__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+(C+(D)))+!A (B+(C+!(D)))))" *) LUT4 i1_3_lut_4_lut (.A(\SM_DAC_Out[0] ), 
            .B(\SM_DAC_Out[3] ), .C(\SM_DAC_Out[2] ), .D(\SM_DAC_Out[1] ), 
            .Z(n2341));
    defparam i1_3_lut_4_lut.INIT = "0x0102";
    FD1P3XZ Current_Bit_863__i2 (.D(n25[2]), .SP(n5534), .CK(Main_Clock), 
            .SR(n5709), .Q(Current_Bit[2]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_863__i2.REGSET = "RESET";
    defparam Current_Bit_863__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Current_Bit_863__i1 (.D(n25[1]), .SP(n5534), .CK(Main_Clock), 
            .SR(n5709), .Q(Current_Bit[1]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_863__i1.REGSET = "RESET";
    defparam Current_Bit_863__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i23 (.D(\Output_Data[0] ), 
            .SP(n2970), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[23]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i23.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i23.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (C (D))+!A !(B+!(C (D)))))" *) LUT4 i1_3_lut_4_lut_adj_431 (.A(\SM_DAC_Out[0] ), 
            .B(n2341), .C(n24), .D(Clock_Counter), .Z(n7781));   /* synthesis lineinfo="@4(43[5],80[12])"*/
    defparam i1_3_lut_4_lut_adj_431.INIT = "0x4fff";
    (* lut_function="(!((B)+!A))" *) LUT4 i3849_2_lut (.A(\SM_DAC_Out[2] ), 
            .B(n2341), .Z(n2319[0]));   /* synthesis lineinfo="@4(43[5],80[12])"*/
    defparam i3849_2_lut.INIT = "0x2222";
    FD1P3XZ Current_Bit_863__i0 (.D(n25[0]), .SP(n5534), .CK(Main_Clock), 
            .SR(n5709), .Q(Current_Bit[0]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_863__i0.REGSET = "RESET";
    defparam Current_Bit_863__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B (C)+!B (C+!(D)))+!A)" *) LUT4 i1_4_lut (.A(Clock_Counter), 
            .B(n8122), .C(n22), .D(n8114), .Z(o_DAC_SCK_c));
    defparam i1_4_lut.INIT = "0xf5f7";
    (* lut_function="(A (B (C (D)))+!A (B (C+!(D))))" *) LUT4 i1_4_lut_adj_432 (.A(\SM_DAC_Out[2] ), 
            .B(n7819), .C(n2291[0]), .D(n2341), .Z(o_Ready_N_1118));   /* synthesis lineinfo="@4(41[4],81[7])"*/
    defparam i1_4_lut_adj_432.INIT = "0xc044";
    (* lut_function="(A (B (C)+!B (C (D)))+!A !(B+!(C (D))))" *) LUT4 i1_4_lut_4_lut (.A(\SM_DAC_Out[0] ), 
            .B(n2341), .C(n24), .D(\SM_DAC_Out[2] ), .Z(n4));   /* synthesis lineinfo="@4(43[5],80[12])"*/
    defparam i1_4_lut_4_lut.INIT = "0xb080";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3237_2_lut_4_lut (.A(n7825), 
            .B(Clock_Counter), .C(n4895), .D(n1892), .Z(n5618));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i3237_2_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i2_3_lut (.A(n2341), .B(o_SPI_Data_N_1116), 
            .C(\SM_DAC_Out[0] ), .Z(n7565));
    defparam i2_3_lut.INIT = "0x0808";
    (* lut_function="(A+(B+(C)))" *) LUT4 i5276_3_lut (.A(Current_Bit[2]), 
            .B(Current_Bit[1]), .C(Current_Bit[4]), .Z(n8122));
    defparam i5276_3_lut.INIT = "0xfefe";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i2_3_lut_4_lut (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[1] ), .C(n5277), .D(n7822), .Z(n2970));
    defparam i2_3_lut_4_lut.INIT = "0x1000";
    (* lut_function="(A+(B))" *) LUT4 i5268_2_lut (.A(Current_Bit[3]), .B(Current_Bit[0]), 
            .Z(n8114));
    defparam i5268_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+(B+(C (D)+!C !(D)))))" *) LUT4 i2_3_lut_4_lut_adj_433 (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[1] ), .C(\SM_DAC_Out[3] ), .D(\SM_DAC_Out[0] ), 
            .Z(n22));
    defparam i2_3_lut_4_lut_adj_433.INIT = "0x0110";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n8938_bdd_4_lut (.A(n8938), 
            .B(n8419), .C(n8418), .D(Current_Bit[2]), .Z(n8941));
    defparam n8938_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 Current_Bit_4__I_0_i31_4_lut (.A(n15), 
            .B(n8941), .C(Current_Bit[4]), .D(Current_Bit[3]), .Z(o_SPI_Data_N_1116));   /* synthesis lineinfo="@4(60[37],60[48])"*/
    defparam Current_Bit_4__I_0_i31_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 Current_Bit_4__I_0_i15_4_lut (.A(n8953), 
            .B(n8947), .C(Current_Bit[3]), .D(Current_Bit[1]), .Z(n15));   /* synthesis lineinfo="@4(60[37],60[48])"*/
    defparam Current_Bit_4__I_0_i15_4_lut.INIT = "0xcac0";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Current_Bit[1]_bdd_4_lut_120  (.A(Current_Bit[1]), 
            .B(n8421), .C(n8422), .D(Current_Bit[2]), .Z(n8938));
    defparam \Current_Bit[1]_bdd_4_lut_120 .INIT = "0xe4aa";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(n24), .B(Clock_Counter), 
            .Z(n7819));   /* synthesis lineinfo="@4(41[4],81[7])"*/
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C+!(D))+!B !(D))+!A !(D)))" *) LUT4 i5786_2_lut_4_lut (.A(n7825), 
            .B(Clock_Counter), .C(n4895), .D(n1892), .Z(n6216));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i5786_2_lut_4_lut.INIT = "0x7f00";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n8944_bdd_4_lut (.A(n8944), 
            .B(n8416), .C(n8415), .D(Current_Bit[2]), .Z(n8947));
    defparam n8944_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Current_Bit[1]_bdd_4_lut  (.A(Current_Bit[1]), 
            .B(n8412), .C(n8413), .D(Current_Bit[2]), .Z(n8944));
    defparam \Current_Bit[1]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A+(B))" *) LUT4 i4000_2_lut (.A(\SM_DAC_Out[3] ), .B(\SM_DAC_Out[2] ), 
            .Z(n6382));
    defparam i4000_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n8950_bdd_4_lut (.A(n8950), 
            .B(r_Data_To_Send[3]), .C(r_Data_To_Send[2]), .D(Current_Bit[2]), 
            .Z(n8953));
    defparam n8950_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B))" *) LUT4 i4002_2_lut (.A(\SM_DAC_Out[0] ), .B(\SM_DAC_Out[3] ), 
            .Z(n6384));
    defparam i4002_2_lut.INIT = "0xeeee";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Current_Bit[0]_bdd_4_lut  (.A(Current_Bit[0]), 
            .B(r_Data_To_Send[6]), .C(r_Data_To_Send[7]), .D(Current_Bit[2]), 
            .Z(n8950));
    defparam \Current_Bit[0]_bdd_4_lut .INIT = "0xe4aa";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ o_SPI_Data (.D(n7565), 
            .SP(n5932), .CK(Main_Clock), .SR(reset_n_N_191), .Q(o_DAC_MOSI_c));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam o_SPI_Data.REGSET = "RESET";
    defparam o_SPI_Data.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C))+!A !(B (C))))" *) LUT4 i4280_3_lut (.A(Current_Bit[4]), 
            .B(Current_Bit[3]), .C(n6661), .Z(n25[4]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i4280_3_lut.INIT = "0x6a6a";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i2_3_lut_adj_434 (.A(n7822), 
            .B(\SM_DAC_Out[2] ), .C(n10), .Z(n5534));
    defparam i2_3_lut_adj_434.INIT = "0x2020";
    (* lut_function="(!(A (B)+!A !(B (C))))" *) LUT4 i21_3_lut (.A(\SM_DAC_Out[1] ), 
            .B(\SM_DAC_Out[0] ), .C(DAC_Send), .Z(n10));
    defparam i21_3_lut.INIT = "0x6262";
    (* lut_function="(A (B+((D)+!C)))" *) LUT4 i3328_4_lut (.A(n5534), .B(n8), 
            .C(\SM_DAC_Out[1] ), .D(\SM_DAC_Out[0] ), .Z(n5709));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i3328_4_lut.INIT = "0xaa8a";
    (* lut_function="(A+(B))" *) LUT4 SM_DAC_Out_4__I_0_69_i8_2_lut (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[3] ), .Z(n8));   /* synthesis lineinfo="@4(44[6],44[13])"*/
    defparam SM_DAC_Out_4__I_0_69_i8_2_lut.INIT = "0xeeee";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ SM_DAC_Out_i1 (.D(n7587), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(\SM_DAC_Out[1] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i1.REGSET = "RESET";
    defparam SM_DAC_Out_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i3996_2_lut (.A(\SM_DAC_Out[0] ), .B(n1932), 
            .Z(n6378));
    defparam i3996_2_lut.INIT = "0xeeee";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ SM_DAC_Out_i3 (.D(n5868), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(\SM_DAC_Out[3] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i3.REGSET = "RESET";
    defparam SM_DAC_Out_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ Clock_Counter_c (.D(n5858), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net), .Q(Clock_Counter));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam Clock_Counter_c.REGSET = "RESET";
    defparam Clock_Counter_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B)))" *) LUT4 i3848_2_lut (.A(DAC_Send), .B(\SM_DAC_Out[0] ), 
            .Z(n2291[0]));   /* synthesis lineinfo="@4(43[5],80[12])"*/
    defparam i3848_2_lut.INIT = "0x4444";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ SM_DAC_Out_i2 (.D(\SM_DAC_Out[1] ), 
            .SP(n1892), .CK(Main_Clock), .SR(n6216), .Q(\SM_DAC_Out[2] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i2.REGSET = "RESET";
    defparam SM_DAC_Out_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D)))+!A !(B (C (D)))))" *) LUT4 i4273_2_lut_4_lut (.A(Current_Bit[3]), 
            .B(Current_Bit[1]), .C(Current_Bit[0]), .D(Current_Bit[2]), 
            .Z(n25[3]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i4273_2_lut_4_lut.INIT = "0x6aaa";
    (* lse_init_val=1, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ SM_DAC_Out_i0 (.D(n1899), 
            .SP(n1892), .CK(Main_Clock), .SR(n5618), .Q(\SM_DAC_Out[0] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i0.REGSET = "RESET";
    defparam SM_DAC_Out_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ o_Ready (.D(o_Ready_N_1118), 
            .SP(n5412), .CK(Main_Clock), .SR(reset_n_N_191), .Q(DAC_Ready));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam o_Ready.REGSET = "SET";
    defparam o_Ready.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i2 (.D(\Output_Data[21] ), 
            .SP(n2970), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[2]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i2.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i4_4_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[3]), .C(Current_Bit[4]), .D(n6), .Z(n1932));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i4_4_lut.INIT = "0x2000";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i1_2_lut_3_lut (.A(reset_n_c), 
            .B(Clock_Counter), .C(\SM_DAC_Out[3] ), .Z(n7822));
    defparam i1_2_lut_3_lut.INIT = "0x0808";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_435 (.A(Current_Bit[2]), 
            .B(Current_Bit[0]), .Z(n6));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_2_lut_adj_435.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_436 (.A(reset_n_c), .B(Clock_Counter), 
            .Z(n5270));
    defparam i1_2_lut_adj_436.INIT = "0x8888";
    (* lut_function="((B+(C+!(D)))+!A)" *) LUT4 i5790_4_lut (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[1] ), .C(n6384), .D(n5270), .Z(n1899));   /* synthesis lineinfo="@4(26[3],82[6])"*/
    defparam i5790_4_lut.INIT = "0xfdff";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i3 (.D(\Output_Data[20] ), 
            .SP(n2970), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[3]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i3.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i6 (.D(\Output_Data[17] ), 
            .SP(n2970), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[6]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i6.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i7 (.D(\Output_Data[16] ), 
            .SP(n2970), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[7]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i7.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i4259_2_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[0]), .Z(n25[1]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i4259_2_lut.INIT = "0x6666";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i8 (.D(\Output_Data[15] ), 
            .SP(n2970), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[8]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i8.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i9 (.D(\Output_Data[14] ), 
            .SP(n2970), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[9]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i9.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i10 (.D(\Output_Data[13] ), 
            .SP(n2970), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[10]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i10.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i10.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)))" *) LUT4 i4269_2_lut_3_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[0]), .C(Current_Bit[2]), .Z(n6661));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i4269_2_lut_3_lut.INIT = "0x8080";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i11 (.D(\Output_Data[12] ), 
            .SP(n2970), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[11]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i11.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i11.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i4266_2_lut_3_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[0]), .C(Current_Bit[2]), .Z(n25[2]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i4266_2_lut_3_lut.INIT = "0x7878";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i12 (.D(\Output_Data[11] ), 
            .SP(n2970), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[12]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i12.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i13 (.D(\Output_Data[10] ), 
            .SP(n2970), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[13]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i13.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i14 (.D(\Output_Data[9] ), 
            .SP(n2970), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[14]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i14.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i15 (.D(\Output_Data[8] ), 
            .SP(n2970), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[15]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i15.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i16 (.D(\Output_Data[7] ), 
            .SP(n2970), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[16]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i16.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i17 (.D(\Output_Data[6] ), 
            .SP(n2970), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[17]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i17.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i18 (.D(\Output_Data[5] ), 
            .SP(n2970), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[18]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i18.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i19 (.D(\Output_Data[4] ), 
            .SP(n2970), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[19]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i19.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i20 (.D(\Output_Data[3] ), 
            .SP(n2970), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[20]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i20.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i20.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i21 (.D(\Output_Data[2] ), 
            .SP(n2970), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[21]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i21.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i21.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i22 (.D(\Output_Data[1] ), 
            .SP(n2970), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[22]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i22.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i22.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B+!(C))+!A)" *) LUT4 i2_3_lut_adj_437 (.A(\SM_DAC_Out[0] ), 
            .B(DAC_Send), .C(n2341), .Z(n15_adj_1147));
    defparam i2_3_lut_adj_437.INIT = "0xdfdf";
    (* lse_init_val=1, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ o_SPI_CS (.D(n2319[0]), 
            .SP(n5482), .CK(Main_Clock), .SR(reset_n_N_191), .Q(o_DAC_CS_c));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam o_SPI_CS.REGSET = "SET";
    defparam o_SPI_CS.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B (C (D)))+!A)" *) LUT4 i1_4_lut_4_lut_adj_438 (.A(reset_n_c), 
            .B(Clock_Counter), .C(n15_adj_1147), .D(n4), .Z(n5482));
    defparam i1_4_lut_4_lut_adj_438.INIT = "0xd555";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i1_2_lut_3_lut_adj_439 (.A(reset_n_c), 
            .B(\SM_DAC_Out[3] ), .C(\SM_DAC_Out[2] ), .Z(n7825));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_2_lut_3_lut_adj_439.INIT = "0x0202";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5481_3_lut (.A(r_Data_To_Send[12]), 
            .B(r_Data_To_Send[13]), .C(Current_Bit[0]), .Z(n8412));
    defparam i5481_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5482_3_lut (.A(r_Data_To_Send[14]), 
            .B(r_Data_To_Send[15]), .C(Current_Bit[0]), .Z(n8413));
    defparam i5482_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5485_3_lut (.A(r_Data_To_Send[10]), 
            .B(r_Data_To_Send[11]), .C(Current_Bit[0]), .Z(n8416));
    defparam i5485_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5484_3_lut (.A(r_Data_To_Send[8]), 
            .B(r_Data_To_Send[9]), .C(Current_Bit[0]), .Z(n8415));
    defparam i5484_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5490_3_lut (.A(r_Data_To_Send[20]), 
            .B(r_Data_To_Send[21]), .C(Current_Bit[0]), .Z(n8421));
    defparam i5490_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5491_3_lut (.A(r_Data_To_Send[22]), 
            .B(r_Data_To_Send[23]), .C(Current_Bit[0]), .Z(n8422));
    defparam i5491_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5488_3_lut (.A(r_Data_To_Send[18]), 
            .B(r_Data_To_Send[19]), .C(Current_Bit[0]), .Z(n8419));
    defparam i5488_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5487_3_lut (.A(r_Data_To_Send[16]), 
            .B(r_Data_To_Send[17]), .C(Current_Bit[0]), .Z(n8418));
    defparam i5487_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+(C+(D)))+!A (B (C+(D))+!B (C (D)+!C !(D)))))" *) LUT4 i1_4_lut_4_lut_adj_440 (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[1] ), .C(\SM_DAC_Out[3] ), .D(\SM_DAC_Out[0] ), 
            .Z(n24));
    defparam i1_4_lut_4_lut_adj_440.INIT = "0x0116";
    (* lut_function="(!(A))" *) LUT4 i4257_1_lut (.A(Current_Bit[0]), .Z(n25[0]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i4257_1_lut.INIT = "0x5555";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_441 (.A(\SM_DAC_Out[0] ), 
            .B(DAC_Send), .Z(n5277));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_2_lut_adj_441.INIT = "0x8888";
    FD1P3XZ Current_Bit_863__i4 (.D(n25[4]), .SP(n5534), .CK(Main_Clock), 
            .SR(n5709), .Q(Current_Bit[4]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_863__i4.REGSET = "RESET";
    defparam Current_Bit_863__i4.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module Adder
//

module Adder (output \Adder_Total[1][15] , input Main_Clock, input Adder_Clear, 
            output \Adder_Total[1][14] , output \Adder_Total[1][13] , output \Adder_Total[1][12] , 
            input reset_n_c, output \Adder_Total[1][17] , output \Adder_Total[1][11] , 
            output \Adder_Total[1][16] , output \Adder_Total[1][10] , output \Adder_Total[1][9] , 
            output \Adder_Total[1][8] , input \SM_Adder[0] , input [1:0]Adder_Start, 
            output n2966, input GND_net, output \Working_Total[26] , output \Working_Total[27] , 
            output \Working_Total[24] , output \Working_Total[25] , output \Working_Total[22] , 
            output \Working_Total[23] , output \Working_Total[20] , output \Working_Total[21] , 
            output \Adder_Total[1][7] , output \Working_Total[18] , output \Working_Total[19] , 
            output \Adder_Total[1][6] , output \Working_Total[16] , output \Working_Total[17] , 
            output \Adder_Total[1][5] , output \Working_Total[14] , output \Working_Total[15] , 
            output \Adder_Total[1][3] , output \Working_Total[12] , output \Adder_Total[1][4] , 
            output \Working_Total[13] , output \Adder_Total[1][1] , output \Working_Total[10] , 
            output \Adder_Total[1][2] , output \Working_Total[11] , output \Adder_Total[1][0] , 
            output \Working_Total[9] , output n2968, input n5834, input n5833, 
            input n5832, input n5831, input n5830, input n5829, input n5828, 
            input n5827, input n5826, input n5825, input n5823, input n5822, 
            input n5821, input n5820, input n5819, input n5818, input n5817, 
            input n5816, input n5815);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    wire n5768, n3004, n5766, n5764, n5762;
    wire [31:0]n167;
    
    wire n5744, n5774;
    wire [31:0]\Adder_Total[1] ;   /* synthesis lineinfo="@12(73[21],73[32])"*/
    
    wire n5772, n5760, n5770, n5758, n5756, n5754, n6801, n9624, 
        n6799, n9585, n6797, n9582, n6795, n9579;
    wire [1:0]n8;
    wire [1:0]SM_Adder;   /* synthesis lineinfo="@3(20[12],20[20])"*/
    
    wire n5752, n6793, n9576, n5750, n6791, n9573, n6789, n9570, 
        n6787, n9567, n5748, n5746, n6785, n9564, n5742, n5740, 
        n9561, n5628, VCC_net, GND_net_c;
    
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i14 (.D(n5766), 
            .SP(n3004), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][14] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i14.REGSET = "RESET";
    defparam o_Accumulator__i14.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i13 (.D(n5764), 
            .SP(n3004), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][13] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i13.REGSET = "RESET";
    defparam o_Accumulator__i13.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i12 (.D(n5762), 
            .SP(n3004), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][12] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i12.REGSET = "RESET";
    defparam o_Accumulator__i12.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i18 (.D(n5774), 
            .SP(n3004), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [18]));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i18.REGSET = "RESET";
    defparam o_Accumulator__i18.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i3935_2_lut (.A(n167[3]), .B(reset_n_c), 
            .Z(n5744));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3935_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3947_2_lut (.A(n167[15]), .B(reset_n_c), 
            .Z(n5768));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3947_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3946_2_lut (.A(n167[14]), .B(reset_n_c), 
            .Z(n5766));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3946_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3945_2_lut (.A(n167[13]), .B(reset_n_c), 
            .Z(n5764));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3945_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3944_2_lut (.A(n167[12]), .B(reset_n_c), 
            .Z(n5762));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3944_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i17 (.D(n5772), 
            .SP(n3004), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][17] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i17.REGSET = "RESET";
    defparam o_Accumulator__i17.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i11 (.D(n5760), 
            .SP(n3004), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][11] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i11.REGSET = "RESET";
    defparam o_Accumulator__i11.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i16 (.D(n5770), 
            .SP(n3004), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][16] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i16.REGSET = "RESET";
    defparam o_Accumulator__i16.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i10 (.D(n5758), 
            .SP(n3004), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][10] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i10.REGSET = "RESET";
    defparam o_Accumulator__i10.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i9 (.D(n5756), 
            .SP(n3004), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][9] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i9.REGSET = "RESET";
    defparam o_Accumulator__i9.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i8 (.D(n5754), 
            .SP(n3004), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][8] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i8.REGSET = "RESET";
    defparam o_Accumulator__i8.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ SM_Adder__i0 (.D(n8[0]), 
            .SP(VCC_net), .CK(Main_Clock), .SR(Adder_Clear), .Q(SM_Adder[0]));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam SM_Adder__i0.REGSET = "RESET";
    defparam SM_Adder__i0.SRMODE = "ASYNC";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i2_3_lut_4_lut (.A(reset_n_c), 
            .B(Adder_Clear), .C(\SM_Adder[0] ), .D(Adder_Start[0]), .Z(n2966));
    defparam i2_3_lut_4_lut.INIT = "0x0200";
    FA2 add_7_add_5_19 (.A0(GND_net), .B0(\Adder_Total[1][17] ), .C0(\Working_Total[26] ), 
        .D0(n6801), .CI0(n6801), .A1(GND_net), .B1(\Adder_Total[1] [18]), 
        .C1(\Working_Total[27] ), .D1(n9624), .CI1(n9624), .CO0(n9624), 
        .S0(n167[17]), .S1(n167[18]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_19.INIT0 = "0xc33c";
    defparam add_7_add_5_19.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i3941_2_lut (.A(n167[9]), .B(reset_n_c), 
            .Z(n5756));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3941_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_17 (.A0(GND_net), .B0(\Adder_Total[1][15] ), .C0(\Working_Total[24] ), 
        .D0(n6799), .CI0(n6799), .A1(GND_net), .B1(\Adder_Total[1][16] ), 
        .C1(\Working_Total[25] ), .D1(n9585), .CI1(n9585), .CO0(n9585), 
        .CO1(n6801), .S0(n167[15]), .S1(n167[16]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_17.INIT0 = "0xc33c";
    defparam add_7_add_5_17.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i3940_2_lut (.A(n167[8]), .B(reset_n_c), 
            .Z(n5754));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3940_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_15 (.A0(GND_net), .B0(\Adder_Total[1][13] ), .C0(\Working_Total[22] ), 
        .D0(n6797), .CI0(n6797), .A1(GND_net), .B1(\Adder_Total[1][14] ), 
        .C1(\Working_Total[23] ), .D1(n9582), .CI1(n9582), .CO0(n9582), 
        .CO1(n6799), .S0(n167[13]), .S1(n167[14]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_15.INIT0 = "0xc33c";
    defparam add_7_add_5_15.INIT1 = "0xc33c";
    FA2 add_7_add_5_13 (.A0(GND_net), .B0(\Adder_Total[1][11] ), .C0(\Working_Total[20] ), 
        .D0(n6795), .CI0(n6795), .A1(GND_net), .B1(\Adder_Total[1][12] ), 
        .C1(\Working_Total[21] ), .D1(n9579), .CI1(n9579), .CO0(n9579), 
        .CO1(n6797), .S0(n167[11]), .S1(n167[12]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_13.INIT0 = "0xc33c";
    defparam add_7_add_5_13.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i7 (.D(n5752), 
            .SP(n3004), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][7] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i7.REGSET = "RESET";
    defparam o_Accumulator__i7.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i6 (.D(n5750), 
            .SP(n3004), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][6] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i6.REGSET = "RESET";
    defparam o_Accumulator__i6.SRMODE = "ASYNC";
    FA2 add_7_add_5_11 (.A0(GND_net), .B0(\Adder_Total[1][9] ), .C0(\Working_Total[18] ), 
        .D0(n6793), .CI0(n6793), .A1(GND_net), .B1(\Adder_Total[1][10] ), 
        .C1(\Working_Total[19] ), .D1(n9576), .CI1(n9576), .CO0(n9576), 
        .CO1(n6795), .S0(n167[9]), .S1(n167[10]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_11.INIT0 = "0xc33c";
    defparam add_7_add_5_11.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i5 (.D(n5748), 
            .SP(n3004), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][5] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i5.REGSET = "RESET";
    defparam o_Accumulator__i5.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i3949_2_lut (.A(n167[17]), .B(reset_n_c), 
            .Z(n5772));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3949_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_9 (.A0(GND_net), .B0(\Adder_Total[1][7] ), .C0(\Working_Total[16] ), 
        .D0(n6791), .CI0(n6791), .A1(GND_net), .B1(\Adder_Total[1][8] ), 
        .C1(\Working_Total[17] ), .D1(n9573), .CI1(n9573), .CO0(n9573), 
        .CO1(n6793), .S0(n167[7]), .S1(n167[8]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_9.INIT0 = "0xc33c";
    defparam add_7_add_5_9.INIT1 = "0xc33c";
    FA2 add_7_add_5_7 (.A0(GND_net), .B0(\Adder_Total[1][5] ), .C0(\Working_Total[14] ), 
        .D0(n6789), .CI0(n6789), .A1(GND_net), .B1(\Adder_Total[1][6] ), 
        .C1(\Working_Total[15] ), .D1(n9570), .CI1(n9570), .CO0(n9570), 
        .CO1(n6791), .S0(n167[5]), .S1(n167[6]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_7.INIT0 = "0xc33c";
    defparam add_7_add_5_7.INIT1 = "0xc33c";
    FA2 add_7_add_5_5 (.A0(GND_net), .B0(\Adder_Total[1][3] ), .C0(\Working_Total[12] ), 
        .D0(n6787), .CI0(n6787), .A1(GND_net), .B1(\Adder_Total[1][4] ), 
        .C1(\Working_Total[13] ), .D1(n9567), .CI1(n9567), .CO0(n9567), 
        .CO1(n6789), .S0(n167[3]), .S1(n167[4]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_5.INIT0 = "0xc33c";
    defparam add_7_add_5_5.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i4 (.D(n5746), 
            .SP(n3004), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][4] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i4.REGSET = "RESET";
    defparam o_Accumulator__i4.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i3 (.D(n5744), 
            .SP(n3004), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][3] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i3.REGSET = "RESET";
    defparam o_Accumulator__i3.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i3943_2_lut (.A(n167[11]), .B(reset_n_c), 
            .Z(n5760));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3943_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_3 (.A0(GND_net), .B0(\Adder_Total[1][1] ), .C0(\Working_Total[10] ), 
        .D0(n6785), .CI0(n6785), .A1(GND_net), .B1(\Adder_Total[1][2] ), 
        .C1(\Working_Total[11] ), .D1(n9564), .CI1(n9564), .CO0(n9564), 
        .CO1(n6787), .S0(n167[1]), .S1(n167[2]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_3.INIT0 = "0xc33c";
    defparam add_7_add_5_3.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i2 (.D(n5742), 
            .SP(n3004), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][2] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i2.REGSET = "RESET";
    defparam o_Accumulator__i2.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i1 (.D(n5740), 
            .SP(n3004), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][1] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i1.REGSET = "RESET";
    defparam o_Accumulator__i1.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i0 (.D(n5628), 
            .SP(n3004), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][0] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i0.REGSET = "RESET";
    defparam o_Accumulator__i0.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i3948_2_lut (.A(n167[16]), .B(reset_n_c), 
            .Z(n5770));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3948_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\Adder_Total[1][0] ), .C1(\Working_Total[9] ), .D1(n9561), 
        .CI1(n9561), .CO0(n9561), .CO1(n6785), .S1(n167[0]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_1.INIT0 = "0xc33c";
    defparam add_7_add_5_1.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i2 (.D(n5834), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[10] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i2.REGSET = "RESET";
    defparam Working_Total__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i2_3_lut_4_lut_adj_430 (.A(reset_n_c), 
            .B(Adder_Clear), .C(SM_Adder[0]), .D(Adder_Start[1]), .Z(n2968));
    defparam i2_3_lut_4_lut_adj_430.INIT = "0x0200";
    (* lut_function="(A (B))" *) LUT4 i3934_2_lut (.A(n167[2]), .B(reset_n_c), 
            .Z(n5742));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3934_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3939_2_lut (.A(n167[7]), .B(reset_n_c), 
            .Z(n5752));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3939_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3938_2_lut (.A(n167[6]), .B(reset_n_c), 
            .Z(n5750));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3938_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3933_2_lut (.A(n167[1]), .B(reset_n_c), 
            .Z(n5740));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3933_2_lut.INIT = "0x8888";
    (* lut_function="(A+!(B))" *) LUT4 i2388_2_lut_2_lut (.A(SM_Adder[0]), 
            .B(reset_n_c), .Z(n3004));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i2388_2_lut_2_lut.INIT = "0xbbbb";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i3 (.D(n5833), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[11] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i3.REGSET = "RESET";
    defparam Working_Total__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i4 (.D(n5832), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[12] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i4.REGSET = "RESET";
    defparam Working_Total__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i5 (.D(n5831), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[13] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i5.REGSET = "RESET";
    defparam Working_Total__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i6 (.D(n5830), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[14] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i6.REGSET = "RESET";
    defparam Working_Total__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i7 (.D(n5829), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[15] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i7.REGSET = "RESET";
    defparam Working_Total__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i8 (.D(n5828), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[16] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i8.REGSET = "RESET";
    defparam Working_Total__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i1 (.D(n5827), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[9] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i1.REGSET = "RESET";
    defparam Working_Total__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i9 (.D(n5826), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[17] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i9.REGSET = "RESET";
    defparam Working_Total__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i10 (.D(n5825), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[18] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i10.REGSET = "RESET";
    defparam Working_Total__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i11 (.D(n5823), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[19] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i11.REGSET = "RESET";
    defparam Working_Total__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i12 (.D(n5822), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[20] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i12.REGSET = "RESET";
    defparam Working_Total__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i13 (.D(n5821), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[21] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i13.REGSET = "RESET";
    defparam Working_Total__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i14 (.D(n5820), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[22] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i14.REGSET = "RESET";
    defparam Working_Total__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i15 (.D(n5819), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[23] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i15.REGSET = "RESET";
    defparam Working_Total__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i16 (.D(n5818), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[24] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i16.REGSET = "RESET";
    defparam Working_Total__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i17 (.D(n5817), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[25] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i17.REGSET = "RESET";
    defparam Working_Total__i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i18 (.D(n5816), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[26] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i18.REGSET = "RESET";
    defparam Working_Total__i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i19 (.D(n5815), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[27] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i19.REGSET = "RESET";
    defparam Working_Total__i19.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i3786_3_lut_3_lut (.A(SM_Adder[0]), 
            .B(reset_n_c), .C(Adder_Start[1]), .Z(n8[0]));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3786_3_lut_3_lut.INIT = "0x4040";
    (* lut_function="(A (B))" *) LUT4 i3937_2_lut (.A(n167[5]), .B(reset_n_c), 
            .Z(n5748));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3937_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3936_2_lut (.A(n167[4]), .B(reset_n_c), 
            .Z(n5746));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3936_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3852_2_lut (.A(n167[0]), .B(reset_n_c), 
            .Z(n5628));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3852_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3950_2_lut (.A(n167[18]), .B(reset_n_c), 
            .Z(n5774));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3950_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3942_2_lut (.A(n167[10]), .B(reset_n_c), 
            .Z(n5758));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3942_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i15 (.D(n5768), 
            .SP(n3004), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][15] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i15.REGSET = "RESET";
    defparam o_Accumulator__i15.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module Adder_U0
//

module Adder_U0 (input reset_n_c, output \Adder_Total[0][11] , input Main_Clock, 
            input Adder_Clear, output \SM_Adder[0] , output \Adder_Total[0][1] , 
            output \Adder_Total[0][12] , input GND_net, output \Adder_Total[0][17] , 
            output \Working_Total[26] , output \Working_Total[27] , output \Adder_Total[0][15] , 
            output \Working_Total[24] , output \Adder_Total[0][16] , output \Working_Total[25] , 
            output \Adder_Total[0][13] , output \Working_Total[22] , output \Adder_Total[0][14] , 
            output \Working_Total[23] , output \Working_Total[20] , output \Working_Total[21] , 
            output \Adder_Total[0][9] , output \Working_Total[18] , output \Adder_Total[0][10] , 
            output \Working_Total[19] , output \Adder_Total[0][7] , output \Working_Total[16] , 
            output \Adder_Total[0][8] , output \Working_Total[17] , output \Adder_Total[0][5] , 
            output \Working_Total[14] , output \Adder_Total[0][6] , output \Working_Total[15] , 
            output \Adder_Total[0][3] , output \Working_Total[12] , output \Adder_Total[0][4] , 
            output \Working_Total[13] , output \Working_Total[10] , output \Adder_Total[0][2] , 
            output \Working_Total[11] , output \Adder_Total[0][0] , output \Working_Total[9] , 
            input n5857, input n5856, input n5855, input n5854, input n5853, 
            input n5852, input n5851, input n5850, input n5849, input n5848, 
            input n5847, input n5846, input n5845, input n5844, input n5843, 
            input n5842, input n5841, input n5840, input [8:0]Adder_Mult, 
            input [15:0]Sample_Value, output n25, output n24, output n23, 
            output n22, output n21, output n20, output n19, output n18, 
            output n17, output n16, output n15, output n14, output n13, 
            output n12, output n11, output n10, output n9, output n8, 
            output n7, input n5824, input \Adder_Start[0] );
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    wire [31:0]n167;
    
    wire n5701, n5714, n2999;
    wire [1:0]n8_c;
    
    wire n5728, n5615, n5726, n5724, n5734, n5712, n6768, n9693;
    wire [31:0]\Adder_Total[0] ;   /* synthesis lineinfo="@12(73[21],73[32])"*/
    
    wire n6766, n9678, n5710, n6764, n9675, n5705, n5699, n5703, 
        n5697, n6762, n9615, n6760, n9612, n6758, n9609, n5722, 
        n6756, n9606, n6754, n9603, n6752, n9600, n9597, n5732, 
        n5730, n5716, n5720, n5718, VCC_net, GND_net_c;
    
    (* lut_function="(A (B))" *) LUT4 i3910_2_lut (.A(n167[16]), .B(reset_n_c), 
            .Z(n5701));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3910_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ SM_Adder__i0 (.D(n8_c[0]), 
            .SP(VCC_net), .CK(Main_Clock), .SR(Adder_Clear), .Q(\SM_Adder[0] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam SM_Adder__i0.REGSET = "RESET";
    defparam SM_Adder__i0.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i3915_2_lut (.A(n167[11]), .B(reset_n_c), 
            .Z(n5714));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3915_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i1 (.D(n5734), 
            .SP(n2999), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][1] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i1.REGSET = "RESET";
    defparam o_Accumulator__i1.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i3922_2_lut (.A(n167[4]), .B(reset_n_c), 
            .Z(n5728));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3922_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3832_2_lut (.A(n167[0]), .B(reset_n_c), 
            .Z(n5615));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3832_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3921_2_lut (.A(n167[5]), .B(reset_n_c), 
            .Z(n5726));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3921_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3920_2_lut (.A(n167[6]), .B(reset_n_c), 
            .Z(n5724));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3920_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i12 (.D(n5712), 
            .SP(n2999), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][12] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i12.REGSET = "RESET";
    defparam o_Accumulator__i12.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i13 (.D(n5710), 
            .SP(n2999), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][13] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i13.REGSET = "RESET";
    defparam o_Accumulator__i13.SRMODE = "ASYNC";
    FA2 add_7_add_5_19 (.A0(GND_net), .B0(\Adder_Total[0][17] ), .C0(\Working_Total[26] ), 
        .D0(n6768), .CI0(n6768), .A1(GND_net), .B1(\Adder_Total[0] [18]), 
        .C1(\Working_Total[27] ), .D1(n9693), .CI1(n9693), .CO0(n9693), 
        .S0(n167[17]), .S1(n167[18]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_19.INIT0 = "0xc33c";
    defparam add_7_add_5_19.INIT1 = "0xc33c";
    FA2 add_7_add_5_17 (.A0(GND_net), .B0(\Adder_Total[0][15] ), .C0(\Working_Total[24] ), 
        .D0(n6766), .CI0(n6766), .A1(GND_net), .B1(\Adder_Total[0][16] ), 
        .C1(\Working_Total[25] ), .D1(n9678), .CI1(n9678), .CO0(n9678), 
        .CO1(n6768), .S0(n167[15]), .S1(n167[16]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_17.INIT0 = "0xc33c";
    defparam add_7_add_5_17.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i14 (.D(n5705), 
            .SP(n2999), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][14] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i14.REGSET = "RESET";
    defparam o_Accumulator__i14.SRMODE = "ASYNC";
    FA2 add_7_add_5_15 (.A0(GND_net), .B0(\Adder_Total[0][13] ), .C0(\Working_Total[22] ), 
        .D0(n6764), .CI0(n6764), .A1(GND_net), .B1(\Adder_Total[0][14] ), 
        .C1(\Working_Total[23] ), .D1(n9675), .CI1(n9675), .CO0(n9675), 
        .CO1(n6766), .S0(n167[13]), .S1(n167[14]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_15.INIT0 = "0xc33c";
    defparam add_7_add_5_15.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i15 (.D(n5703), 
            .SP(n2999), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][15] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i15.REGSET = "RESET";
    defparam o_Accumulator__i15.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i3909_2_lut (.A(n167[17]), .B(reset_n_c), 
            .Z(n5699));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3909_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i16 (.D(n5701), 
            .SP(n2999), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][16] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i16.REGSET = "RESET";
    defparam o_Accumulator__i16.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i3908_2_lut (.A(n167[18]), .B(reset_n_c), 
            .Z(n5697));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3908_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i17 (.D(n5699), 
            .SP(n2999), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][17] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i17.REGSET = "RESET";
    defparam o_Accumulator__i17.SRMODE = "ASYNC";
    FA2 add_7_add_5_13 (.A0(GND_net), .B0(\Adder_Total[0][11] ), .C0(\Working_Total[20] ), 
        .D0(n6762), .CI0(n6762), .A1(GND_net), .B1(\Adder_Total[0][12] ), 
        .C1(\Working_Total[21] ), .D1(n9615), .CI1(n9615), .CO0(n9615), 
        .CO1(n6764), .S0(n167[11]), .S1(n167[12]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_13.INIT0 = "0xc33c";
    defparam add_7_add_5_13.INIT1 = "0xc33c";
    FA2 add_7_add_5_11 (.A0(GND_net), .B0(\Adder_Total[0][9] ), .C0(\Working_Total[18] ), 
        .D0(n6760), .CI0(n6760), .A1(GND_net), .B1(\Adder_Total[0][10] ), 
        .C1(\Working_Total[19] ), .D1(n9612), .CI1(n9612), .CO0(n9612), 
        .CO1(n6762), .S0(n167[9]), .S1(n167[10]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_11.INIT0 = "0xc33c";
    defparam add_7_add_5_11.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i18 (.D(n5697), 
            .SP(n2999), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [18]));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i18.REGSET = "RESET";
    defparam o_Accumulator__i18.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i2 (.D(n5732), 
            .SP(n2999), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][2] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i2.REGSET = "RESET";
    defparam o_Accumulator__i2.SRMODE = "ASYNC";
    FA2 add_7_add_5_9 (.A0(GND_net), .B0(\Adder_Total[0][7] ), .C0(\Working_Total[16] ), 
        .D0(n6758), .CI0(n6758), .A1(GND_net), .B1(\Adder_Total[0][8] ), 
        .C1(\Working_Total[17] ), .D1(n9609), .CI1(n9609), .CO0(n9609), 
        .CO1(n6760), .S0(n167[7]), .S1(n167[8]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_9.INIT0 = "0xc33c";
    defparam add_7_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i3919_2_lut (.A(n167[7]), .B(reset_n_c), 
            .Z(n5722));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3919_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_7 (.A0(GND_net), .B0(\Adder_Total[0][5] ), .C0(\Working_Total[14] ), 
        .D0(n6756), .CI0(n6756), .A1(GND_net), .B1(\Adder_Total[0][6] ), 
        .C1(\Working_Total[15] ), .D1(n9606), .CI1(n9606), .CO0(n9606), 
        .CO1(n6758), .S0(n167[5]), .S1(n167[6]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_7.INIT0 = "0xc33c";
    defparam add_7_add_5_7.INIT1 = "0xc33c";
    FA2 add_7_add_5_5 (.A0(GND_net), .B0(\Adder_Total[0][3] ), .C0(\Working_Total[12] ), 
        .D0(n6754), .CI0(n6754), .A1(GND_net), .B1(\Adder_Total[0][4] ), 
        .C1(\Working_Total[13] ), .D1(n9603), .CI1(n9603), .CO0(n9603), 
        .CO1(n6756), .S0(n167[3]), .S1(n167[4]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_5.INIT0 = "0xc33c";
    defparam add_7_add_5_5.INIT1 = "0xc33c";
    FA2 add_7_add_5_3 (.A0(GND_net), .B0(\Adder_Total[0][1] ), .C0(\Working_Total[10] ), 
        .D0(n6752), .CI0(n6752), .A1(GND_net), .B1(\Adder_Total[0][2] ), 
        .C1(\Working_Total[11] ), .D1(n9600), .CI1(n9600), .CO0(n9600), 
        .CO1(n6754), .S0(n167[1]), .S1(n167[2]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_3.INIT0 = "0xc33c";
    defparam add_7_add_5_3.INIT1 = "0xc33c";
    FA2 add_7_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\Adder_Total[0][0] ), .C1(\Working_Total[9] ), .D1(n9597), 
        .CI1(n9597), .CO0(n9597), .CO1(n6752), .S1(n167[0]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_1.INIT0 = "0xc33c";
    defparam add_7_add_5_1.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i3 (.D(n5730), 
            .SP(n2999), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][3] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i3.REGSET = "RESET";
    defparam o_Accumulator__i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i2 (.D(n5857), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[10] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i2.REGSET = "RESET";
    defparam Working_Total__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i3 (.D(n5856), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[11] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i3.REGSET = "RESET";
    defparam Working_Total__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i4 (.D(n5855), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[12] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i4.REGSET = "RESET";
    defparam Working_Total__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i0 (.D(n5615), 
            .SP(n2999), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][0] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i0.REGSET = "RESET";
    defparam o_Accumulator__i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i5 (.D(n5854), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[13] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i5.REGSET = "RESET";
    defparam Working_Total__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i10 (.D(n5716), 
            .SP(n2999), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][10] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i10.REGSET = "RESET";
    defparam o_Accumulator__i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i6 (.D(n5853), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[14] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i6.REGSET = "RESET";
    defparam Working_Total__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i7 (.D(n5852), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[15] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i7.REGSET = "RESET";
    defparam Working_Total__i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+!(B))" *) LUT4 i901_2_lut_2_lut (.A(\SM_Adder[0] ), 
            .B(reset_n_c), .Z(n2999));
    defparam i901_2_lut_2_lut.INIT = "0xbbbb";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i8 (.D(n5851), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[16] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i8.REGSET = "RESET";
    defparam Working_Total__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i9 (.D(n5850), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[17] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i9.REGSET = "RESET";
    defparam Working_Total__i9.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i3916_2_lut (.A(n167[10]), .B(reset_n_c), 
            .Z(n5716));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3916_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i10 (.D(n5849), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[18] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i10.REGSET = "RESET";
    defparam Working_Total__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i11 (.D(n5848), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[19] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i11.REGSET = "RESET";
    defparam Working_Total__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i12 (.D(n5847), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[20] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i12.REGSET = "RESET";
    defparam Working_Total__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i13 (.D(n5846), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[21] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i13.REGSET = "RESET";
    defparam Working_Total__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i14 (.D(n5845), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[22] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i14.REGSET = "RESET";
    defparam Working_Total__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i15 (.D(n5844), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[23] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i15.REGSET = "RESET";
    defparam Working_Total__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i16 (.D(n5843), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[24] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i16.REGSET = "RESET";
    defparam Working_Total__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i17 (.D(n5842), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[25] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i17.REGSET = "RESET";
    defparam Working_Total__i17.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i4 (.D(n5728), 
            .SP(n2999), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][4] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i4.REGSET = "RESET";
    defparam o_Accumulator__i4.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i3918_2_lut (.A(n167[8]), .B(reset_n_c), 
            .Z(n5720));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3918_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i18 (.D(n5841), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[26] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i18.REGSET = "RESET";
    defparam Working_Total__i18.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i3917_2_lut (.A(n167[9]), .B(reset_n_c), 
            .Z(n5718));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3917_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i5 (.D(n5726), 
            .SP(n2999), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][5] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i5.REGSET = "RESET";
    defparam o_Accumulator__i5.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i6 (.D(n5724), 
            .SP(n2999), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][6] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i6.REGSET = "RESET";
    defparam o_Accumulator__i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i19 (.D(n5840), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[27] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i19.REGSET = "RESET";
    defparam Working_Total__i19.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i7 (.D(n5722), 
            .SP(n2999), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][7] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i7.REGSET = "RESET";
    defparam o_Accumulator__i7.SRMODE = "ASYNC";
    MAC16 mult_3 (.CLK(GND_net), .CE(GND_net), .C15(GND_net), .C14(GND_net), 
          .C13(GND_net), .C12(GND_net), .C11(GND_net), .C10(GND_net), 
          .C9(GND_net), .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
          .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
          .A15(GND_net), .A14(GND_net), .A13(GND_net), .A12(GND_net), 
          .A11(GND_net), .A10(GND_net), .A9(GND_net), .A8(Adder_Mult[8]), 
          .A7(Adder_Mult[7]), .A6(Adder_Mult[6]), .A5(Adder_Mult[5]), 
          .A4(Adder_Mult[4]), .A3(Adder_Mult[3]), .A2(Adder_Mult[2]), 
          .A1(Adder_Mult[1]), .A0(Adder_Mult[0]), .B15(Sample_Value[15]), 
          .B14(Sample_Value[14]), .B13(Sample_Value[13]), .B12(Sample_Value[12]), 
          .B11(Sample_Value[11]), .B10(Sample_Value[10]), .B9(Sample_Value[9]), 
          .B8(Sample_Value[8]), .B7(Sample_Value[7]), .B6(Sample_Value[6]), 
          .B5(Sample_Value[5]), .B4(Sample_Value[4]), .B3(Sample_Value[3]), 
          .B2(Sample_Value[2]), .B1(Sample_Value[1]), .B0(Sample_Value[0]), 
          .D15(GND_net), .D14(GND_net), .D13(GND_net), .D12(GND_net), 
          .D11(GND_net), .D10(GND_net), .D9(GND_net), .D8(GND_net), 
          .D7(GND_net), .D6(GND_net), .D5(GND_net), .D4(GND_net), .D3(GND_net), 
          .D2(GND_net), .D1(GND_net), .D0(GND_net), .AHOLD(GND_net), 
          .BHOLD(GND_net), .CHOLD(GND_net), .DHOLD(GND_net), .IRSTTOP(GND_net), 
          .IRSTBOT(GND_net), .ORSTTOP(GND_net), .ORSTBOT(GND_net), .OLOADTOP(GND_net), 
          .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), 
          .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), 
          .SIGNEXTIN(GND_net), .O27(n7), .O26(n8), .O25(n9), .O24(n10), 
          .O23(n11), .O22(n12), .O21(n13), .O20(n14), .O19(n15), .O18(n16), 
          .O17(n17), .O16(n18), .O15(n19), .O14(n20), .O13(n21), .O12(n22), 
          .O11(n23), .O10(n24), .O9(n25));   /* synthesis lineinfo="@3(40[25],40[46])"*/
    defparam mult_3.NEG_TRIGGER = "0b0";
    defparam mult_3.A_REG = "0b0";
    defparam mult_3.B_REG = "0b0";
    defparam mult_3.C_REG = "0b0";
    defparam mult_3.D_REG = "0b0";
    defparam mult_3.TOP_8x8_MULT_REG = "0b0";
    defparam mult_3.BOT_8x8_MULT_REG = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam mult_3.TOPOUTPUT_SELECT = "0b11";
    defparam mult_3.TOPADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.TOPADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.TOPADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.BOTOUTPUT_SELECT = "0b11";
    defparam mult_3.BOTADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.BOTADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.BOTADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.MODE_8x8 = "0b0";
    defparam mult_3.A_SIGNED = "0b1";
    defparam mult_3.B_SIGNED = "0b1";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i1 (.D(n5824), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[9] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i1.REGSET = "RESET";
    defparam Working_Total__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i8 (.D(n5720), 
            .SP(n2999), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][8] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i8.REGSET = "RESET";
    defparam o_Accumulator__i8.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i9 (.D(n5718), 
            .SP(n2999), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][9] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i9.REGSET = "RESET";
    defparam o_Accumulator__i9.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i3923_2_lut (.A(n167[3]), .B(reset_n_c), 
            .Z(n5730));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3923_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i3871_3_lut_3_lut (.A(\SM_Adder[0] ), 
            .B(reset_n_c), .C(\Adder_Start[0] ), .Z(n8_c[0]));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3871_3_lut_3_lut.INIT = "0x4040";
    (* lut_function="(A (B))" *) LUT4 i3924_2_lut (.A(n167[2]), .B(reset_n_c), 
            .Z(n5732));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3924_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3925_2_lut (.A(n167[1]), .B(reset_n_c), 
            .Z(n5734));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3925_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3914_2_lut (.A(n167[12]), .B(reset_n_c), 
            .Z(n5712));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3914_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3913_2_lut (.A(n167[13]), .B(reset_n_c), 
            .Z(n5710));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3913_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3912_2_lut (.A(n167[14]), .B(reset_n_c), 
            .Z(n5705));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3912_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3911_2_lut (.A(n167[15]), .B(reset_n_c), 
            .Z(n5703));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3911_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i11 (.D(n5714), 
            .SP(n2999), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][11] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i11.REGSET = "RESET";
    defparam o_Accumulator__i11.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module ADC_SPI_In
//

module ADC_SPI_In (output \Receive_Byte[0] , output CS_Stable, output SM_ADC_In, 
            input reset_n_c, input Main_Clock, output [15:0]\ADC_Data[0] , 
            input i_ADC_Data_c, output \ADC_Data[1][0] , output \ADC_Data[1][1] , 
            output \ADC_Data[1][2] , output \ADC_Data[1][3] , output \ADC_Data[1][4] , 
            output \ADC_Data[1][5] , output \ADC_Data[1][6] , output \ADC_Data[1][7] , 
            output \ADC_Data[1][8] , output \ADC_Data[2][0] , output \ADC_Data[2][1] , 
            output \ADC_Data[2][2] , output \ADC_Data[2][3] , output n5420, 
            output \ADC_Data[2][4] , output \ADC_Data[2][5] , output \ADC_Data[2][6] , 
            output \ADC_Data[2][7] , output \ADC_Data[2][8] , input reset_n_N_191, 
            input n5813, output ADC_Data_Received, input n5874, input VCC_net, 
            output n5625, input i_ADC_CS, input i_ADC_Clock_c, output n6165);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    (* is_clock=1 *) wire Clock_Stable;   /* synthesis lineinfo="@2(31[6],31[18])"*/
    (* is_clock=1 *) wire ADC_Data_Received;   /* synthesis lineinfo="@12(49[7],49[24])"*/
    wire [3:0]Receive_Bit;   /* synthesis lineinfo="@2(21[12],21[23])"*/
    
    wire o_Data_Received_N_626;
    wire [3:0]n402;
    wire [3:0]Receive_Byte;   /* synthesis lineinfo="@2(22[12],22[24])"*/
    
    wire n12, n8, n5331;
    wire [2:0]n17;
    wire [2:0]Count_Stable;   /* synthesis lineinfo="@2(35[12],35[24])"*/
    
    wire n5802, i_ADC_CS_c, CS_State, n3780, Data_State, n5365, 
        n3784, n5339, n5364, n5356, n5332, n5355, n5354, n5353, 
        n5352, n5351, n7529, n5279, n5338, n5349, n5333, n2991, 
        n5640, n5340, n5362, n5334, n5348, n5347, n7522, n4787, 
        n11, n5336, n12_adj_1139, n9, n5344, n9_adj_1140, n5345, 
        n9_adj_1141, n5346, n8_adj_1142, n12_adj_1143, n7528, n8104, 
        n5358, n7, n2;
    wire [3:0]n409;
    
    wire n5369, n5361, n5335, n5368, n5367, n5341, n11_adj_1144, 
        n12_adj_1145, n5366, Clock_State, CS_Stable_N_645, CS_State_N_635, 
        n6402, n3788, n1, n4220, n5360, n5359, n6171, GND_net, 
        VCC_net_c;
    
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[3]), .D(Receive_Bit[2]), 
            .Z(o_Data_Received_N_626));
    defparam i3_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i1005_2_lut_3_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[2]), .Z(n402[2]));
    defparam i1005_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(A+(B+!(C (D))))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(\Receive_Byte[0] ), .D(Receive_Bit[3]), 
            .Z(n12));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i1_2_lut_3_lut_4_lut.INIT = "0xefff";
    (* lut_function="(A+(((D)+!C)+!B))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_427 (.A(CS_Stable), 
            .B(SM_ADC_In), .C(Receive_Bit[0]), .D(n8), .Z(n5331));
    defparam i1_2_lut_3_lut_4_lut_adj_427.INIT = "0xffbf";
    FD1P3XZ Count_Stable_862__i1 (.D(n17[1]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n5802), .Q(Count_Stable[1]));   /* synthesis lineinfo="@2(61[21],61[40])"*/
    defparam Count_Stable_862__i1.REGSET = "RESET";
    defparam Count_Stable_862__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i7  (.D(Data_State), 
            .SP(n5365), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [6]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i7 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i7 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i1012_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[2]), .D(Receive_Bit[3]), 
            .Z(n402[3]));
    defparam i1012_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1446_2_lut_3_lut (.A(i_ADC_CS_c), 
            .B(CS_State), .C(reset_n_c), .Z(n3780));   /* synthesis lineinfo="@2(46[9],71[5])"*/
    defparam i1446_2_lut_3_lut.INIT = "0x6060";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i17  (.D(Data_State), 
            .SP(n5339), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][0] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i17 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i17 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1450_2_lut_3_lut (.A(i_ADC_Data_c), 
            .B(Data_State), .C(reset_n_c), .Z(n3784));   /* synthesis lineinfo="@2(46[9],71[5])"*/
    defparam i1450_2_lut_3_lut.INIT = "0x6060";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i8  (.D(Data_State), 
            .SP(n5364), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [7]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i8 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i8 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i18  (.D(Data_State), 
            .SP(n5356), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][1] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i18 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i18 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i19  (.D(Data_State), 
            .SP(n5332), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][2] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i19 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i19 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i20  (.D(Data_State), 
            .SP(n5355), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][3] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i20 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i20 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i21  (.D(Data_State), 
            .SP(n5354), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][4] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i21 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i21 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i22  (.D(Data_State), 
            .SP(n5353), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][5] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i22 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i22 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i23  (.D(Data_State), 
            .SP(n5352), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][6] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i23 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i23 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i24  (.D(Data_State), 
            .SP(n5351), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][7] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i24 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i24 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i25  (.D(Data_State), 
            .SP(n7529), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][8] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i25 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i25 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i33  (.D(Data_State), 
            .SP(n5338), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][0] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i33 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i33 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+!(B))" *) LUT4 i1_2_lut (.A(CS_Stable), .B(SM_ADC_In), 
            .Z(n5279));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i1_2_lut.INIT = "0xbbbb";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i34  (.D(Data_State), 
            .SP(n5349), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][1] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i34 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i34 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i35  (.D(Data_State), 
            .SP(n5333), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][2] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i35 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i35 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ Receive_Bit_i0_i1 (.D(n402[1]), 
            .SP(n2991), .CK(Clock_Stable), .SR(n5640), .Q(Receive_Bit[1]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam Receive_Bit_i0_i1.REGSET = "RESET";
    defparam Receive_Bit_i0_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ Receive_Bit_i0_i2 (.D(n402[2]), 
            .SP(n2991), .CK(Clock_Stable), .SR(n5640), .Q(Receive_Bit[2]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam Receive_Bit_i0_i2.REGSET = "RESET";
    defparam Receive_Bit_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ Receive_Bit_i0_i3 (.D(n402[3]), 
            .SP(n2991), .CK(Clock_Stable), .SR(n5640), .Q(Receive_Bit[3]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam Receive_Bit_i0_i3.REGSET = "RESET";
    defparam Receive_Bit_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i9  (.D(Data_State), 
            .SP(n5340), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [8]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i9 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i9 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i10  (.D(Data_State), 
            .SP(n5362), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [9]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i10 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i10 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i11  (.D(Data_State), 
            .SP(n5334), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [10]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i11 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i11 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i36  (.D(Data_State), 
            .SP(n5348), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][3] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i36 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i36 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i37  (.D(Data_State), 
            .SP(n5347), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][4] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i37 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i37 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A (B+(C))))" *) LUT4 i1_3_lut_3_lut (.A(o_Data_Received_N_626), 
            .B(CS_Stable), .C(SM_ADC_In), .Z(n5420));
    defparam i1_3_lut_3_lut.INIT = "0x2323";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i38  (.D(Data_State), 
            .SP(n5346), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][5] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i38 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i38 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i2_2_lut (.A(reset_n_c), .B(n7522), 
            .Z(n4787));
    defparam i2_2_lut.INIT = "0x2222";
    (* lut_function="(!(A+(B)))" *) LUT4 i5856_2_lut (.A(n12), .B(n5331), 
            .Z(n5332));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5856_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i5835_3_lut_4_lut (.A(n11), 
            .B(\Receive_Byte[0] ), .C(Receive_Bit[3]), .D(n5336), .Z(n7529));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i5835_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A+!(B))" *) LUT4 equal_831_i8_2_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .Z(n8));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_831_i8_2_lut.INIT = "0xbbbb";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i5805_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1139), .D(n9), .Z(n5344));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5805_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i5808_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1139), .D(n9_adj_1140), .Z(n5345));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5808_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i5829_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1139), .D(n9_adj_1141), .Z(n5349));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5829_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i39  (.D(Data_State), 
            .SP(n5345), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][6] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i39 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i39 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i40  (.D(Data_State), 
            .SP(n5344), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][7] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i40 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i40 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i41  (.D(Data_State), 
            .SP(n7528), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][8] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i41 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i41 .SRMODE = "CE_OVER_LSR";
    (* lut_function="((B)+!A)" *) LUT4 equal_799_i8_2_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .Z(n8_adj_1142));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_799_i8_2_lut.INIT = "0xdddd";
    (* lut_function="((((D)+!C)+!B)+!A)" *) LUT4 i1_2_lut_3_lut_4_lut_adj_428 (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .D(n5279), .Z(n5336));
    defparam i1_2_lut_3_lut_4_lut_adj_428.INIT = "0xff7f";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 equal_829_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[1]), .D(Receive_Byte[2]), 
            .Z(n12_adj_1143));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_829_i12_2_lut_3_lut_4_lut.INIT = "0xfffe";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ CS_Stable_c (.D(i_ADC_CS_c), 
            .SP(n8104), .CK(Main_Clock), .SR(reset_n_N_191), .Q(CS_Stable));   /* synthesis lineinfo="@2(46[9],71[5])"*/
    defparam CS_Stable_c.REGSET = "SET";
    defparam CS_Stable_c.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Count_Stable_862__i0 (.D(n17[0]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n5802), .Q(Count_Stable[0]));   /* synthesis lineinfo="@2(61[21],61[40])"*/
    defparam Count_Stable_862__i0.REGSET = "RESET";
    defparam Count_Stable_862__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(((C)+!B)+!A)" *) LUT4 equal_821_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9_adj_1141));
    defparam equal_821_i9_2_lut_3_lut.INIT = "0xf7f7";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i5868_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1143), .D(n9_adj_1140), .Z(n5358));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5868_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="((B+!(C))+!A)" *) LUT4 i5917_2_lut_3_lut (.A(SM_ADC_In), 
            .B(n7), .C(o_Data_Received_N_626), .Z(n2));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5917_2_lut_3_lut.INIT = "0xdfdf";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i2  (.D(Data_State), 
            .SP(n5369), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [1]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i2 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i2 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i1034_2_lut_3_lut (.A(Receive_Byte[1]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .Z(n409[2]));   /* synthesis lineinfo="@2(95[24],95[43])"*/
    defparam i1034_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(A+(B+!(C)))" *) LUT4 equal_804_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9_adj_1140));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_804_i9_2_lut_3_lut.INIT = "0xefef";
    (* lut_function="(A+(B+(C)))" *) LUT4 equal_810_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_810_i9_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i1041_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .D(Receive_Byte[3]), 
            .Z(n409[3]));   /* synthesis lineinfo="@2(95[24],95[43])"*/
    defparam i1041_3_lut_4_lut.INIT = "0x7f80";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i12  (.D(Data_State), 
            .SP(n5361), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [11]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i12 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i12 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i3  (.D(Data_State), 
            .SP(n5335), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [2]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i3 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i3 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i4  (.D(Data_State), 
            .SP(n5368), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [3]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i4 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i4 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 equal_834_i11_2_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .Z(n11));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_834_i11_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ o_Data_Received (.D(n5813), 
            .SP(VCC_net_c), .CK(Clock_Stable), .SR(GND_net), .Q(ADC_Data_Received));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam o_Data_Received.REGSET = "RESET";
    defparam o_Data_Received.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ Receive_Byte_i0_i0 (.D(n5874), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\Receive_Byte[0] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam Receive_Byte_i0_i0.REGSET = "RESET";
    defparam Receive_Byte_i0_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ Receive_Byte_i0_i1 (.D(n409[1]), 
            .SP(n5420), .CK(Clock_Stable), .SR(n5625), .Q(Receive_Byte[1]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam Receive_Byte_i0_i1.REGSET = "RESET";
    defparam Receive_Byte_i0_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ Receive_Byte_i0_i2 (.D(n409[2]), 
            .SP(n5420), .CK(Clock_Stable), .SR(n5625), .Q(Receive_Byte[2]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam Receive_Byte_i0_i2.REGSET = "RESET";
    defparam Receive_Byte_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ Receive_Byte_i0_i3 (.D(n409[3]), 
            .SP(n5420), .CK(Clock_Stable), .SR(n5625), .Q(Receive_Byte[3]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam Receive_Byte_i0_i3.REGSET = "RESET";
    defparam Receive_Byte_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i5  (.D(Data_State), 
            .SP(n5367), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [4]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i5 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i5 .SRMODE = "CE_OVER_LSR";
    IB i_ADC_CS_pad (.I(i_ADC_CS), .O(i_ADC_CS_c));   /* synthesis lineinfo="@12(9[14],9[22])"*/
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i5853_2_lut_3_lut_4_lut (.A(n5279), 
            .B(n12), .C(n8), .D(Receive_Bit[0]), .Z(n5355));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5853_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i1  (.D(Data_State), 
            .SP(n5341), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [0]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i1 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i1 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i5850_2_lut_3_lut_4_lut (.A(n5279), 
            .B(n12), .C(n8_adj_1142), .D(Receive_Bit[0]), .Z(n5354));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5850_2_lut_3_lut_4_lut.INIT = "0x0100";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i5847_2_lut_3_lut_4_lut (.A(n5279), 
            .B(n12), .C(n8_adj_1142), .D(Receive_Bit[0]), .Z(n5353));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5847_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i5883_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1143), .D(n9_adj_1141), .Z(n5362));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5883_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+(B)))" *) LUT4 i5832_2_lut (.A(n12_adj_1139), .B(n5336), 
            .Z(n5338));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5832_2_lut.INIT = "0x1111";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ SM_ADC_In_c (.D(n2), 
            .SP(VCC_net_c), .CK(Clock_Stable), .SR(CS_Stable), .Q(SM_ADC_In));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam SM_ADC_In_c.REGSET = "RESET";
    defparam SM_ADC_In_c.SRMODE = "ASYNC";
    (* lut_function="((B)+!A)" *) LUT4 equal_832_i11_2_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .Z(n11_adj_1144));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_832_i11_2_lut.INIT = "0xdddd";
    (* lut_function="(!(A+(B)))" *) LUT4 i5862_2_lut (.A(n12), .B(n5336), 
            .Z(n5339));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5862_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i5898_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8_adj_1142), .C(n12_adj_1145), .D(n5279), .Z(n5366));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i5898_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A ((C+(D))+!B)+!A (B+(C+(D))))" *) LUT4 i2_3_lut_4_lut (.A(i_ADC_Clock_c), 
            .B(Clock_State), .C(CS_Stable_N_645), .D(CS_State_N_635), 
            .Z(n6402));   /* synthesis lineinfo="@2(50[8],50[34])"*/
    defparam i2_3_lut_4_lut.INIT = "0xfff6";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1454_2_lut_3_lut (.A(i_ADC_Clock_c), 
            .B(Clock_State), .C(reset_n_c), .Z(n3788));   /* synthesis lineinfo="@2(50[8],50[34])"*/
    defparam i1454_2_lut_3_lut.INIT = "0x6060";
    (* lut_function="(!(A (B (C))+!A !(B (C))))" *) LUT4 i4244_3_lut (.A(Count_Stable[2]), 
            .B(Count_Stable[1]), .C(Count_Stable[0]), .Z(n17[2]));   /* synthesis lineinfo="@2(61[21],61[40])"*/
    defparam i4244_3_lut.INIT = "0x6a6a";
    (* lut_function="(A (B))" *) LUT4 i3421_2_lut (.A(reset_n_c), .B(n6402), 
            .Z(n5802));   /* synthesis lineinfo="@2(61[21],61[40])"*/
    defparam i3421_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i_SPI_CS_I_0_2_lut (.A(i_ADC_CS_c), 
            .B(CS_State), .Z(CS_State_N_635));   /* synthesis lineinfo="@2(56[8],56[28])"*/
    defparam i_SPI_CS_I_0_2_lut.INIT = "0x6666";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ Clock_Stable_c (.D(i_ADC_Clock_c), 
            .SP(n4787), .CK(Main_Clock), .SR(GND_net), .Q(Clock_Stable));   /* synthesis lineinfo="@2(46[9],71[5])"*/
    defparam Clock_Stable_c.REGSET = "RESET";
    defparam Clock_Stable_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i5826_2_lut (.A(n12_adj_1139), .B(n5331), 
            .Z(n5333));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5826_2_lut.INIT = "0x1111";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i998_2_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .Z(n402[1]));   /* synthesis lineinfo="@2(92[22],92[40])"*/
    defparam i998_2_lut.INIT = "0x6666";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ Clock_State_c (.D(i_ADC_Clock_c), 
            .SP(n3788), .CK(Main_Clock), .SR(GND_net), .Q(Clock_State));   /* synthesis lineinfo="@2(46[9],71[5])"*/
    defparam Clock_State_c.REGSET = "RESET";
    defparam Clock_State_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ Data_State_c (.D(i_ADC_Data_c), 
            .SP(n3784), .CK(Main_Clock), .SR(GND_net), .Q(Data_State));   /* synthesis lineinfo="@2(46[9],71[5])"*/
    defparam Data_State_c.REGSET = "RESET";
    defparam Data_State_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ CS_State_c (.D(i_ADC_CS_c), 
            .SP(n3780), .CK(Main_Clock), .SR(GND_net), .Q(CS_State));   /* synthesis lineinfo="@2(46[9],71[5])"*/
    defparam CS_State_c.REGSET = "RESET";
    defparam CS_State_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 i896_1_lut (.A(CS_Stable), .Z(n2991));   /* synthesis lineinfo="@2(46[9],71[5])"*/
    defparam i896_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i13  (.D(Data_State), 
            .SP(n5360), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [12]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i13 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i13 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1027_2_lut (.A(Receive_Byte[1]), 
            .B(\Receive_Byte[0] ), .Z(n409[1]));   /* synthesis lineinfo="@2(95[24],95[43])"*/
    defparam i1027_2_lut.INIT = "0x6666";
    (* lut_function="(!(A+!(B ((D)+!C)+!B !(C))))" *) LUT4 i5823_4_lut (.A(CS_Stable), 
            .B(n7), .C(SM_ADC_In), .D(o_Data_Received_N_626), .Z(n5640));
    defparam i5823_4_lut.INIT = "0x4505";
    (* lut_function="((B+(C+!(D)))+!A)" *) LUT4 i3_4_lut (.A(\Receive_Byte[0] ), 
            .B(Receive_Byte[3]), .C(Receive_Byte[1]), .D(Receive_Byte[2]), 
            .Z(n7));
    defparam i3_4_lut.INIT = "0xfdff";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i5841_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12), .D(n9), .Z(n5351));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5841_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A))" *) LUT4 i4033_1_lut (.A(Receive_Bit[0]), .Z(n1));
    defparam i4033_1_lut.INIT = "0x5555";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i5844_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12), .D(n9_adj_1140), .Z(n5352));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5844_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A (B+(C))+!A (B+(C (D)))))" *) LUT4 i5865_4_lut (.A(n9), 
            .B(CS_Stable), .C(SM_ADC_In), .D(n12_adj_1143), .Z(n4220));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5865_4_lut.INIT = "0x0313";
    (* lut_function="(!(A+(B)))" *) LUT4 i5886_2_lut (.A(n12_adj_1143), .B(n5336), 
            .Z(n5340));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5886_2_lut.INIT = "0x1111";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i_SPI_Data_I_0_2_lut (.A(i_ADC_Data_c), 
            .B(Data_State), .Z(CS_Stable_N_645));   /* synthesis lineinfo="@2(53[8],53[32])"*/
    defparam i_SPI_Data_I_0_2_lut.INIT = "0x6666";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i5859_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12), .D(n9_adj_1141), .Z(n5356));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5859_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i5910_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1145), .D(n9_adj_1141), .Z(n5369));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5910_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+(B)))" *) LUT4 i5780_2_lut (.A(n12_adj_1145), .B(n5336), 
            .Z(n5341));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5780_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i5889_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1145), .D(n9), .Z(n5364));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5889_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i6  (.D(Data_State), 
            .SP(n5366), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [5]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i6 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i6 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i5892_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1145), .D(n9_adj_1140), .Z(n5365));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5892_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="((B+((D)+!C))+!A)" *) LUT4 equal_773_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[1]), .D(Receive_Byte[2]), 
            .Z(n12_adj_1139));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_773_i12_2_lut_3_lut_4_lut.INIT = "0xffdf";
    (* lut_function="(!(A+(B)))" *) LUT4 i5880_2_lut (.A(n12_adj_1143), .B(n5331), 
            .Z(n5334));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5880_2_lut.INIT = "0x1111";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i4237_2_lut (.A(Count_Stable[1]), 
            .B(Count_Stable[0]), .Z(n17[1]));   /* synthesis lineinfo="@2(61[21],61[40])"*/
    defparam i4237_2_lut.INIT = "0x6666";
    (* lut_function="((B+(C+(D)))+!A)" *) LUT4 equal_775_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[1]), .D(Receive_Byte[2]), 
            .Z(n12_adj_1145));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_775_i12_2_lut_3_lut_4_lut.INIT = "0xfffd";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i5814_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8_adj_1142), .C(n12_adj_1139), .D(n5279), .Z(n5346));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i5814_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B)))" *) LUT4 i5907_2_lut (.A(n12_adj_1145), .B(n5331), 
            .Z(n5335));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i5907_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i5871_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8_adj_1142), .C(n12_adj_1143), .D(n5279), .Z(n5359));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i5871_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i14  (.D(Data_State), 
            .SP(n5359), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [13]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i14 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i14 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ Receive_Bit_i0_i0 (.D(n1), 
            .SP(n2991), .CK(Clock_Stable), .SR(n6171), .Q(Receive_Bit[0]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam Receive_Bit_i0_i0.REGSET = "SET";
    defparam Receive_Bit_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i5774_2_lut (.A(CS_Stable), .B(SM_ADC_In), 
            .Z(n6171));
    defparam i5774_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i5793_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(n5336), .D(n11_adj_1144), .Z(n7528));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i5793_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i5874_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8_adj_1142), .C(n12_adj_1143), .D(n5279), .Z(n5360));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i5874_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A+!(B))" *) LUT4 i3783_2_lut (.A(n7), .B(o_Data_Received_N_626), 
            .Z(n6165));
    defparam i3783_2_lut.INIT = "0xbbbb";
    (* lut_function="(!(A (B)))" *) LUT4 i5796_2_lut (.A(n7522), .B(reset_n_c), 
            .Z(n8104));
    defparam i5796_2_lut.INIT = "0x7777";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i5817_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8_adj_1142), .C(n12_adj_1139), .D(n5279), .Z(n5347));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i5817_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i5901_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8_adj_1142), .C(n12_adj_1145), .D(n5279), .Z(n5367));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i5901_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A+(B+(C+!(D))))" *) LUT4 i3_4_lut_adj_429 (.A(Count_Stable[2]), 
            .B(Count_Stable[0]), .C(n6402), .D(Count_Stable[1]), .Z(n7522));
    defparam i3_4_lut_adj_429.INIT = "0xfeff";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i16  (.D(Data_State), 
            .SP(n4220), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [15]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i16 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i16 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i15  (.D(Data_State), 
            .SP(n5358), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [14]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i15 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i15 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B (C))+!A))" *) LUT4 i3229_3_lut (.A(n5420), .B(n7), 
            .C(SM_ADC_In), .Z(n5625));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i3229_3_lut.INIT = "0x2a2a";
    (* lut_function="(!(A))" *) LUT4 i4235_1_lut (.A(Count_Stable[0]), .Z(n17[0]));   /* synthesis lineinfo="@2(61[21],61[40])"*/
    defparam i4235_1_lut.INIT = "0x5555";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i5904_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8), .C(n12_adj_1145), .D(n5279), .Z(n5368));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i5904_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i5820_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8), .C(n12_adj_1139), .D(n5279), .Z(n5348));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i5820_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i5877_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8), .C(n12_adj_1143), .D(n5279), .Z(n5361));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i5877_2_lut_3_lut_4_lut.INIT = "0x0001";
    FD1P3XZ Count_Stable_862__i2 (.D(n17[2]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n5802), .Q(Count_Stable[2]));   /* synthesis lineinfo="@2(61[21],61[40])"*/
    defparam Count_Stable_862__i2.REGSET = "RESET";
    defparam Count_Stable_862__i2.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module Sample_Position
//

module Sample_Position (input n5960, input Main_Clock, output reset_n_N_191, 
            output [2:0]SM_Sample_Position, output \Accumulated_Frequency[15] , 
            output p1, output \Accumulated_Frequency[13] , output \Accumulated_Frequency[12] , 
            output \Accumulated_Frequency[11] , output \Accumulated_Frequency[10] , 
            output \Accumulated_Frequency[9] , output \Accumulated_Frequency[8] , 
            output \Accumulated_Frequency[7] , output \Accumulated_Frequency[6] , 
            output \Accumulated_Frequency[5] , output \Accumulated_Frequency[4] , 
            output \Accumulated_Frequency[3] , output \Accumulated_Frequency[2] , 
            output \Accumulated_Frequency[1] , output \Accumulated_Frequency[0] , 
            input n6094, input n56, input [7:0]Harmonic, input n6, input Next_Sample, 
            input n7, input n8152, output Freq_Too_High, input [15:0]Frequency, 
            input GND_net, output \Accumulated_Frequency[14] , input reset_n_c, 
            output Sample_Ready, output n8142, input VCC_net, output [15:0]Sample_Value);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    wire [15:0]n87;
    wire [15:0]Sample_Position;   /* synthesis lineinfo="@9(23[13],23[28])"*/
    
    wire n5319, n6586;
    wire [10:0]LUT_Pos;   /* synthesis lineinfo="@9(24[13],24[20])"*/
    
    wire n3;
    wire [2:0]SM_Sample_Position_2__N_328;
    
    wire n8452, n5476, Sample_Pos_WE, n2, n5380, n7723, n7203, 
        n7207, n7178, n6749, n9717;
    wire [15:0]Sample_Pos_Read;   /* synthesis lineinfo="@9(22[14],22[29])"*/
    
    wire n6747, n9714;
    wire [15:0]Accumulated_Frequency;   /* synthesis lineinfo="@9(49[13],49[34])"*/
    
    wire n6745, n9711, n7176, n6743, n9708, n6741, n9705, n6739, 
        n9702, n6737, n9699, n6735, n9696, n9555, n6732, n9807;
    wire [15:0]n69;
    
    wire n7196, n6730, n9804, n7192, n6590, n7209, n6588, n6728, 
        n9801, n7183, n6594, n7187, n6592, n6726, n9798, n6598, 
        n6596, n6724, n9795, n6602, n6600, n6722, n9792, n7161, 
        n6606, n7169, n6604, n6720, n9789, n7189, n6610, n7199, 
        n6608, n6718, n9786, n7171, n6614, n7180, n6612, n9741, 
        n7166, n6616, n7803, n5382, n7659, n8126, n7537, n29, 
        n8, VCC_net_c, GND_net_c;
    
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i0 (.D(Sample_Position[5]), 
            .SP(n6094), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[0]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i0.REGSET = "RESET";
    defparam LUT_Pos__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i4486_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5319), .C(SM_Sample_Position[2]), .D(\Accumulated_Frequency[15] ), 
            .Z(n6586));
    defparam i4486_2_lut_4_lut.INIT = "0xfe00";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ SM_Sample_Position__i0 (.D(SM_Sample_Position_2__N_328[0]), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(reset_n_N_191), .Q(SM_Sample_Position[0]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam SM_Sample_Position__i0.REGSET = "RESET";
    defparam SM_Sample_Position__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i3873_2_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .Z(n3));   /* synthesis lineinfo="@9(71[4],127[11])"*/
    defparam i3873_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Pos_WE_c (.D(n3), 
            .SP(n7), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Pos_WE));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Pos_WE_c.REGSET = "RESET";
    defparam Sample_Pos_WE_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i5551_4_lut (.A(n56), .B(Harmonic[4]), 
            .C(Harmonic[0]), .D(n6), .Z(n8452));   /* synthesis lineinfo="@9(58[12],58[30])"*/
    defparam i5551_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A (B+(C))+!A (B+!((D)+!C))))" *) LUT4 i5799_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5319), .C(SM_Sample_Position[2]), .D(Next_Sample), .Z(n5476));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i5799_4_lut.INIT = "0x1303";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ o_Freq_Too_High (.D(SM_Sample_Position[2]), 
            .SP(n8152), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Freq_Too_High));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam o_Freq_Too_High.REGSET = "RESET";
    defparam o_Freq_Too_High.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ SM_Sample_Position__i2 (.D(SM_Sample_Position[0]), 
            .SP(n5380), .CK(Main_Clock), .SR(n7723), .Q(SM_Sample_Position[2]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam SM_Sample_Position__i2.REGSET = "RESET";
    defparam SM_Sample_Position__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (C)+!A (B ((D)+!C)+!B !(C)))" *) LUT4 i3739_4_lut (.A(SM_Sample_Position[0]), 
            .B(n8452), .C(SM_Sample_Position[2]), .D(n2), .Z(SM_Sample_Position_2__N_328[0]));   /* synthesis lineinfo="@9(58[12],58[30])"*/
    defparam i3739_4_lut.INIT = "0xe5a5";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut (.A(Next_Sample), .B(SM_Sample_Position[1]), 
            .Z(n2));
    defparam i1_2_lut.INIT = "0x2222";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ SM_Sample_Position__i1 (.D(SM_Sample_Position_2__N_328[1]), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(reset_n_N_191), .Q(SM_Sample_Position[1]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam SM_Sample_Position__i1.REGSET = "RESET";
    defparam SM_Sample_Position__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B)))" *) LUT4 i4527_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[9]), .Z(n7203));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4527_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i4531_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[15]), .Z(n7207));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4531_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i4502_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[10]), .Z(n7178));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4502_2_lut.INIT = "0x4444";
    (* lut_function="(A (B (C)+!B !(C))+!A (B))" *) LUT4 i3746_3_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .C(SM_Sample_Position[2]), .Z(SM_Sample_Position_2__N_328[1]));   /* synthesis lineinfo="@9(58[12],58[30])"*/
    defparam i3746_3_lut.INIT = "0xc6c6";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i10 (.D(Sample_Position[15]), 
            .SP(n6094), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[10]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i10.REGSET = "RESET";
    defparam LUT_Pos__i10.SRMODE = "CE_OVER_LSR";
    FA2 add_3_add_5_17 (.A0(GND_net), .B0(Sample_Pos_Read[15]), .C0(\Accumulated_Frequency[15] ), 
        .D0(n6749), .CI0(n6749), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n9717), .CI1(n9717), .CO0(n9717), .S0(n87[15]));   /* synthesis lineinfo="@9(85[26],85[65])"*/
    defparam add_3_add_5_17.INIT0 = "0xc33c";
    defparam add_3_add_5_17.INIT1 = "0xc33c";
    FA2 add_3_add_5_15 (.A0(GND_net), .B0(Sample_Pos_Read[13]), .C0(Accumulated_Frequency[13]), 
        .D0(n6747), .CI0(n6747), .A1(GND_net), .B1(Sample_Pos_Read[14]), 
        .C1(\Accumulated_Frequency[14] ), .D1(n9714), .CI1(n9714), .CO0(n9714), 
        .CO1(n6749), .S0(n87[13]), .S1(n87[14]));   /* synthesis lineinfo="@9(85[26],85[65])"*/
    defparam add_3_add_5_15.INIT0 = "0xc33c";
    defparam add_3_add_5_15.INIT1 = "0xc33c";
    FA2 add_3_add_5_13 (.A0(GND_net), .B0(Sample_Pos_Read[11]), .C0(Accumulated_Frequency[11]), 
        .D0(n6745), .CI0(n6745), .A1(GND_net), .B1(Sample_Pos_Read[12]), 
        .C1(Accumulated_Frequency[12]), .D1(n9711), .CI1(n9711), .CO0(n9711), 
        .CO1(n6747), .S0(n87[11]), .S1(n87[12]));   /* synthesis lineinfo="@9(85[26],85[65])"*/
    defparam add_3_add_5_13.INIT0 = "0xc33c";
    defparam add_3_add_5_13.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B)))" *) LUT4 i4500_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[7]), .Z(n7176));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4500_2_lut.INIT = "0x4444";
    FA2 add_3_add_5_11 (.A0(GND_net), .B0(Sample_Pos_Read[9]), .C0(Accumulated_Frequency[9]), 
        .D0(n6743), .CI0(n6743), .A1(GND_net), .B1(Sample_Pos_Read[10]), 
        .C1(Accumulated_Frequency[10]), .D1(n9708), .CI1(n9708), .CO0(n9708), 
        .CO1(n6745), .S0(n87[9]), .S1(n87[10]));   /* synthesis lineinfo="@9(85[26],85[65])"*/
    defparam add_3_add_5_11.INIT0 = "0xc33c";
    defparam add_3_add_5_11.INIT1 = "0xc33c";
    FA2 add_3_add_5_9 (.A0(GND_net), .B0(Sample_Pos_Read[7]), .C0(Accumulated_Frequency[7]), 
        .D0(n6741), .CI0(n6741), .A1(GND_net), .B1(Sample_Pos_Read[8]), 
        .C1(Accumulated_Frequency[8]), .D1(n9705), .CI1(n9705), .CO0(n9705), 
        .CO1(n6743), .S0(n87[7]), .S1(n87[8]));   /* synthesis lineinfo="@9(85[26],85[65])"*/
    defparam add_3_add_5_9.INIT0 = "0xc33c";
    defparam add_3_add_5_9.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i9 (.D(Sample_Position[14]), 
            .SP(n6094), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[9]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i9.REGSET = "RESET";
    defparam LUT_Pos__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i8 (.D(Sample_Position[13]), 
            .SP(n6094), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[8]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i8.REGSET = "RESET";
    defparam LUT_Pos__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i7 (.D(Sample_Position[12]), 
            .SP(n6094), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[7]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i7.REGSET = "RESET";
    defparam LUT_Pos__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i6 (.D(Sample_Position[11]), 
            .SP(n6094), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[6]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i6.REGSET = "RESET";
    defparam LUT_Pos__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i5 (.D(Sample_Position[10]), 
            .SP(n6094), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[5]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i5.REGSET = "RESET";
    defparam LUT_Pos__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i4 (.D(Sample_Position[9]), 
            .SP(n6094), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[4]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i4.REGSET = "RESET";
    defparam LUT_Pos__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i3 (.D(Sample_Position[8]), 
            .SP(n6094), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[3]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i3.REGSET = "RESET";
    defparam LUT_Pos__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i2 (.D(Sample_Position[7]), 
            .SP(n6094), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[2]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i2.REGSET = "RESET";
    defparam LUT_Pos__i2.SRMODE = "CE_OVER_LSR";
    FA2 add_3_add_5_7 (.A0(GND_net), .B0(Sample_Pos_Read[5]), .C0(Accumulated_Frequency[5]), 
        .D0(n6739), .CI0(n6739), .A1(GND_net), .B1(Sample_Pos_Read[6]), 
        .C1(Accumulated_Frequency[6]), .D1(n9702), .CI1(n9702), .CO0(n9702), 
        .CO1(n6741), .S0(n87[5]), .S1(n87[6]));   /* synthesis lineinfo="@9(85[26],85[65])"*/
    defparam add_3_add_5_7.INIT0 = "0xc33c";
    defparam add_3_add_5_7.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i1 (.D(Sample_Position[6]), 
            .SP(n6094), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[1]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i1.REGSET = "RESET";
    defparam LUT_Pos__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i15 (.D(n87[15]), 
            .SP(n5960), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[15]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i15.REGSET = "RESET";
    defparam Sample_Position__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i14 (.D(n87[14]), 
            .SP(n5960), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[14]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i14.REGSET = "RESET";
    defparam Sample_Position__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i13 (.D(n87[13]), 
            .SP(n5960), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[13]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i13.REGSET = "RESET";
    defparam Sample_Position__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i12 (.D(n87[12]), 
            .SP(n5960), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[12]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i12.REGSET = "RESET";
    defparam Sample_Position__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i11 (.D(n87[11]), 
            .SP(n5960), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[11]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i11.REGSET = "RESET";
    defparam Sample_Position__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i10 (.D(n87[10]), 
            .SP(n5960), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[10]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i10.REGSET = "RESET";
    defparam Sample_Position__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i9 (.D(n87[9]), 
            .SP(n5960), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[9]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i9.REGSET = "RESET";
    defparam Sample_Position__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i8 (.D(n87[8]), 
            .SP(n5960), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[8]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i8.REGSET = "RESET";
    defparam Sample_Position__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i7 (.D(n87[7]), 
            .SP(n5960), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[7]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i7.REGSET = "RESET";
    defparam Sample_Position__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i6 (.D(n87[6]), 
            .SP(n5960), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[6]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i6.REGSET = "RESET";
    defparam Sample_Position__i6.SRMODE = "CE_OVER_LSR";
    FA2 add_3_add_5_5 (.A0(GND_net), .B0(Sample_Pos_Read[3]), .C0(Accumulated_Frequency[3]), 
        .D0(n6737), .CI0(n6737), .A1(GND_net), .B1(Sample_Pos_Read[4]), 
        .C1(Accumulated_Frequency[4]), .D1(n9699), .CI1(n9699), .CO0(n9699), 
        .CO1(n6739), .S0(n87[3]), .S1(n87[4]));   /* synthesis lineinfo="@9(85[26],85[65])"*/
    defparam add_3_add_5_5.INIT0 = "0xc33c";
    defparam add_3_add_5_5.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i5 (.D(n87[5]), 
            .SP(n5960), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[5]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i5.REGSET = "RESET";
    defparam Sample_Position__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i4 (.D(n87[4]), 
            .SP(n5960), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[4]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i4.REGSET = "RESET";
    defparam Sample_Position__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i3 (.D(n87[3]), 
            .SP(n5960), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[3]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i3.REGSET = "RESET";
    defparam Sample_Position__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i2 (.D(n87[2]), 
            .SP(n5960), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[2]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i2.REGSET = "RESET";
    defparam Sample_Position__i2.SRMODE = "CE_OVER_LSR";
    FA2 add_3_add_5_3 (.A0(GND_net), .B0(Sample_Pos_Read[1]), .C0(Accumulated_Frequency[1]), 
        .D0(n6735), .CI0(n6735), .A1(GND_net), .B1(Sample_Pos_Read[2]), 
        .C1(Accumulated_Frequency[2]), .D1(n9696), .CI1(n9696), .CO0(n9696), 
        .CO1(n6737), .S0(n87[1]), .S1(n87[2]));   /* synthesis lineinfo="@9(85[26],85[65])"*/
    defparam add_3_add_5_3.INIT0 = "0xc33c";
    defparam add_3_add_5_3.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i1 (.D(n87[1]), 
            .SP(n5960), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[1]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i1.REGSET = "RESET";
    defparam Sample_Position__i1.SRMODE = "CE_OVER_LSR";
    FA2 add_3_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Sample_Pos_Read[0]), .C1(Accumulated_Frequency[0]), .D1(n9555), 
        .CI1(n9555), .CO0(n9555), .CO1(n6735), .S1(n87[0]));   /* synthesis lineinfo="@9(85[26],85[65])"*/
    defparam add_3_add_5_1.INIT0 = "0xc33c";
    defparam add_3_add_5_1.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_864__i0 (.D(n69[0]), 
            .SP(n5476), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[0]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_864__i0.REGSET = "RESET";
    defparam Accumulated_Frequency_864__i0.SRMODE = "CE_OVER_LSR";
    FA2 Accumulated_Frequency_864_add_4_17 (.A0(GND_net), .B0(n7207), .C0(n6586), 
        .D0(n6732), .CI0(n6732), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n9807), .CI1(n9807), .CO0(n9807), .S0(n69[15]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_864_add_4_17.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_864_add_4_17.INIT1 = "0xc33c";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut_2_lut (.A(reset_n_c), .B(SM_Sample_Position[0]), 
            .Z(n5319));
    defparam i1_2_lut_2_lut.INIT = "0xdddd";
    (* lut_function="(!(A+!(B)))" *) LUT4 i4520_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[8]), .Z(n7196));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4520_2_lut.INIT = "0x4444";
    FA2 Accumulated_Frequency_864_add_4_15 (.A0(GND_net), .B0(n7192), .C0(n6590), 
        .D0(n6730), .CI0(n6730), .A1(GND_net), .B1(n7209), .C1(n6588), 
        .D1(n9804), .CI1(n9804), .CO0(n9804), .CO1(n6732), .S0(n69[13]), 
        .S1(n69[14]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_864_add_4_15.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_864_add_4_15.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_864_add_4_13 (.A0(GND_net), .B0(n7183), .C0(n6594), 
        .D0(n6728), .CI0(n6728), .A1(GND_net), .B1(n7187), .C1(n6592), 
        .D1(n9801), .CI1(n9801), .CO0(n9801), .CO1(n6730), .S0(n69[11]), 
        .S1(n69[12]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_864_add_4_13.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_864_add_4_13.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ o_Sample_Ready (.D(SM_Sample_Position[1]), 
            .SP(n5382), .CK(Main_Clock), .SR(n7659), .Q(Sample_Ready));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam o_Sample_Ready.REGSET = "RESET";
    defparam o_Sample_Ready.SRMODE = "CE_OVER_LSR";
    FA2 Accumulated_Frequency_864_add_4_11 (.A0(GND_net), .B0(n7203), .C0(n6598), 
        .D0(n6726), .CI0(n6726), .A1(GND_net), .B1(n7178), .C1(n6596), 
        .D1(n9798), .CI1(n9798), .CO0(n9798), .CO1(n6728), .S0(n69[9]), 
        .S1(n69[10]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_864_add_4_11.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_864_add_4_11.INIT1 = "0xc33c";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i4517_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5319), .C(SM_Sample_Position[2]), .D(\Accumulated_Frequency[14] ), 
            .Z(n6588));
    defparam i4517_2_lut_4_lut.INIT = "0xfe00";
    FA2 Accumulated_Frequency_864_add_4_9 (.A0(GND_net), .B0(n7176), .C0(n6602), 
        .D0(n6724), .CI0(n6724), .A1(GND_net), .B1(n7196), .C1(n6600), 
        .D1(n9795), .CI1(n9795), .CO0(n9795), .CO1(n6726), .S0(n69[7]), 
        .S1(n69[8]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_864_add_4_9.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_864_add_4_9.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_864_add_4_7 (.A0(GND_net), .B0(n7161), .C0(n6606), 
        .D0(n6722), .CI0(n6722), .A1(GND_net), .B1(n7169), .C1(n6604), 
        .D1(n9792), .CI1(n9792), .CO0(n9792), .CO1(n6724), .S0(n69[5]), 
        .S1(n69[6]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_864_add_4_7.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_864_add_4_7.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_864_add_4_5 (.A0(GND_net), .B0(n7189), .C0(n6610), 
        .D0(n6720), .CI0(n6720), .A1(GND_net), .B1(n7199), .C1(n6608), 
        .D1(n9789), .CI1(n9789), .CO0(n9789), .CO1(n6722), .S0(n69[3]), 
        .S1(n69[4]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_864_add_4_5.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_864_add_4_5.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_864_add_4_3 (.A0(GND_net), .B0(n7171), .C0(n6614), 
        .D0(n6718), .CI0(n6718), .A1(GND_net), .B1(n7180), .C1(n6612), 
        .D1(n9786), .CI1(n9786), .CO0(n9786), .CO1(n6720), .S0(n69[1]), 
        .S1(n69[2]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_864_add_4_3.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_864_add_4_3.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_864_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(n7166), .C1(n6616), .D1(n9741), .CI1(n9741), 
        .CO0(n9741), .CO1(n6718), .S1(n69[0]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_864_add_4_1.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_864_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i4514_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5319), .C(SM_Sample_Position[2]), .D(Accumulated_Frequency[13]), 
            .Z(n6590));
    defparam i4514_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A+!(B+!(C+!(D))))" *) LUT4 i1_4_lut (.A(reset_n_N_191), 
            .B(SM_Sample_Position[1]), .C(n7803), .D(SM_Sample_Position[2]), 
            .Z(n7723));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam i1_4_lut.INIT = "0xbabb";
    (* lut_function="(A+!(B+!(C+!(D))))" *) LUT4 i1_4_lut_adj_423 (.A(reset_n_N_191), 
            .B(SM_Sample_Position[0]), .C(n2), .D(SM_Sample_Position[2]), 
            .Z(n5382));
    defparam i1_4_lut_adj_423.INIT = "0xbabb";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_424 (.A(SM_Sample_Position[0]), 
            .B(Next_Sample), .Z(n7803));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam i1_2_lut_adj_424.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i4485_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[5]), .Z(n7161));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4485_2_lut.INIT = "0x4444";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i4508_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5319), .C(SM_Sample_Position[2]), .D(Accumulated_Frequency[11]), 
            .Z(n6594));
    defparam i4508_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (B+!((D)+!C))+!A (B))" *) LUT4 i1_4_lut_adj_425 (.A(n7803), 
            .B(reset_n_N_191), .C(SM_Sample_Position[2]), .D(SM_Sample_Position[1]), 
            .Z(n7659));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam i1_4_lut_adj_425.INIT = "0xccec";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i4509_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5319), .C(SM_Sample_Position[2]), .D(Accumulated_Frequency[12]), 
            .Z(n6592));
    defparam i4509_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i4524_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5319), .C(SM_Sample_Position[2]), .D(Accumulated_Frequency[9]), 
            .Z(n6598));
    defparam i4524_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(!(A (B (C)+!B !((D)+!C))))" *) LUT4 i2_4_lut_4_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[0]), .C(SM_Sample_Position[2]), .D(n2), 
            .Z(n5380));
    defparam i2_4_lut_4_lut.INIT = "0x7f5f";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i4498_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5319), .C(SM_Sample_Position[2]), .D(Accumulated_Frequency[10]), 
            .Z(n6596));
    defparam i4498_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i4496_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5319), .C(SM_Sample_Position[2]), .D(Accumulated_Frequency[7]), 
            .Z(n6602));
    defparam i4496_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i4518_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5319), .C(SM_Sample_Position[2]), .D(Accumulated_Frequency[8]), 
            .Z(n6600));
    defparam i4518_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(!(A+!(B)))" *) LUT4 i4493_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[6]), .Z(n7169));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4493_2_lut.INIT = "0x4444";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i4525_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5319), .C(SM_Sample_Position[2]), .D(Accumulated_Frequency[5]), 
            .Z(n6606));
    defparam i4525_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i4487_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5319), .C(SM_Sample_Position[2]), .D(Accumulated_Frequency[6]), 
            .Z(n6604));
    defparam i4487_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i4505_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5319), .C(SM_Sample_Position[2]), .D(Accumulated_Frequency[3]), 
            .Z(n6610));
    defparam i4505_2_lut_4_lut.INIT = "0xfe00";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_864__i1 (.D(n69[1]), 
            .SP(n5476), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[1]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_864__i1.REGSET = "RESET";
    defparam Accumulated_Frequency_864__i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_864__i2 (.D(n69[2]), 
            .SP(n5476), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[2]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_864__i2.REGSET = "RESET";
    defparam Accumulated_Frequency_864__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_864__i3 (.D(n69[3]), 
            .SP(n5476), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[3]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_864__i3.REGSET = "RESET";
    defparam Accumulated_Frequency_864__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_864__i4 (.D(n69[4]), 
            .SP(n5476), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[4]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_864__i4.REGSET = "RESET";
    defparam Accumulated_Frequency_864__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_864__i5 (.D(n69[5]), 
            .SP(n5476), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[5]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_864__i5.REGSET = "RESET";
    defparam Accumulated_Frequency_864__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_864__i6 (.D(n69[6]), 
            .SP(n5476), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[6]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_864__i6.REGSET = "RESET";
    defparam Accumulated_Frequency_864__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_864__i7 (.D(n69[7]), 
            .SP(n5476), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[7]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_864__i7.REGSET = "RESET";
    defparam Accumulated_Frequency_864__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_864__i8 (.D(n69[8]), 
            .SP(n5476), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[8]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_864__i8.REGSET = "RESET";
    defparam Accumulated_Frequency_864__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_864__i9 (.D(n69[9]), 
            .SP(n5476), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[9]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_864__i9.REGSET = "RESET";
    defparam Accumulated_Frequency_864__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_864__i10 (.D(n69[10]), 
            .SP(n5476), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[10]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_864__i10.REGSET = "RESET";
    defparam Accumulated_Frequency_864__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_864__i11 (.D(n69[11]), 
            .SP(n5476), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[11]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_864__i11.REGSET = "RESET";
    defparam Accumulated_Frequency_864__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_864__i12 (.D(n69[12]), 
            .SP(n5476), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[12]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_864__i12.REGSET = "RESET";
    defparam Accumulated_Frequency_864__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_864__i13 (.D(n69[13]), 
            .SP(n5476), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[13]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_864__i13.REGSET = "RESET";
    defparam Accumulated_Frequency_864__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_864__i14 (.D(n69[14]), 
            .SP(n5476), .CK(Main_Clock), .SR(GND_net_c), .Q(\Accumulated_Frequency[14] ));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_864__i14.REGSET = "RESET";
    defparam Accumulated_Frequency_864__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_864__i15 (.D(n69[15]), 
            .SP(n5476), .CK(Main_Clock), .SR(GND_net_c), .Q(\Accumulated_Frequency[15] ));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_864__i15.REGSET = "RESET";
    defparam Accumulated_Frequency_864__i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B)))" *) LUT4 i4513_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[3]), .Z(n7189));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4513_2_lut.INIT = "0x4444";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i4521_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5319), .C(SM_Sample_Position[2]), .D(Accumulated_Frequency[4]), 
            .Z(n6608));
    defparam i4521_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i4491_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5319), .C(SM_Sample_Position[2]), .D(Accumulated_Frequency[1]), 
            .Z(n6614));
    defparam i4491_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i4497_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5319), .C(SM_Sample_Position[2]), .D(Accumulated_Frequency[2]), 
            .Z(n6612));
    defparam i4497_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A+(B+(C)))" *) LUT4 i5296_3_lut (.A(n8126), .B(Accumulated_Frequency[12]), 
            .C(Accumulated_Frequency[13]), .Z(n8142));
    defparam i5296_3_lut.INIT = "0xfefe";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i4488_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5319), .C(SM_Sample_Position[2]), .D(Accumulated_Frequency[0]), 
            .Z(n6616));
    defparam i4488_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(!(A))" *) LUT4 i5_1_lut (.A(reset_n_c), .Z(reset_n_N_191));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam i5_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C (D))))" *) LUT4 i5280_4_lut (.A(n7537), .B(Accumulated_Frequency[10]), 
            .C(Accumulated_Frequency[9]), .D(Accumulated_Frequency[11]), 
            .Z(n8126));
    defparam i5280_4_lut.INIT = "0x8000";
    (* lut_function="(!(A+!(B)))" *) LUT4 i4523_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[4]), .Z(n7199));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4523_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i4516_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[13]), .Z(n7192));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4516_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i4495_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[1]), .Z(n7171));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4495_2_lut.INIT = "0x4444";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i3_4_lut (.A(Accumulated_Frequency[7]), 
            .B(Accumulated_Frequency[6]), .C(Accumulated_Frequency[8]), 
            .D(n29), .Z(n7537));   /* synthesis lineinfo="@9(49[13],49[34])"*/
    defparam i3_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A+!(B)))" *) LUT4 i4533_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[14]), .Z(n7209));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4533_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i4504_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[2]), .Z(n7180));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4504_2_lut.INIT = "0x4444";
    (* lut_function="(A (B+(C+(D))))" *) LUT4 i1_4_lut_adj_426 (.A(Accumulated_Frequency[5]), 
            .B(Accumulated_Frequency[2]), .C(n8), .D(Accumulated_Frequency[0]), 
            .Z(n29));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i1_4_lut_adj_426.INIT = "0xaaa8";
    (* lut_function="(!(A+!(B)))" *) LUT4 i4507_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[11]), .Z(n7183));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4507_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i4490_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[0]), .Z(n7166));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4490_2_lut.INIT = "0x4444";
    (* lut_function="(A+(B+(C)))" *) LUT4 i3_3_lut (.A(Accumulated_Frequency[4]), 
            .B(Accumulated_Frequency[3]), .C(Accumulated_Frequency[1]), 
            .Z(n8));
    defparam i3_3_lut.INIT = "0xfefe";
    (* lut_function="(!(A+!(B)))" *) LUT4 i4511_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[12]), .Z(n7187));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4511_2_lut.INIT = "0x4444";
    SamplePos_RAM sp_ram (.GND_net(GND_net), .Main_Clock(Main_Clock), .VCC_net(VCC_net), 
            .Sample_Pos_WE(Sample_Pos_WE), .Sample_Pos_Read({Sample_Pos_Read}), 
            .Harmonic({Harmonic}), .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@9(28[16],36[3])"*/
    Sine_LUT sin_lut (.GND_net(GND_net), .Main_Clock(Main_Clock), .VCC_net(VCC_net), 
            .Sample_Value({Sample_Value}), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@9(40[12],47[3])"*/
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i0 (.D(n87[0]), 
            .SP(n5960), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[0]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i0.REGSET = "RESET";
    defparam Sample_Position__i0.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module SamplePos_RAM
//

module SamplePos_RAM (input GND_net, input Main_Clock, input VCC_net, 
            input Sample_Pos_WE, output [15:0]Sample_Pos_Read, input [7:0]Harmonic, 
            input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  lscc_ram_dq_inst (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_WE(Sample_Pos_WE), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@7(104[99],114[34])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  (input GND_net, 
            input Main_Clock, input VCC_net, input Sample_Pos_WE, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  inst0 (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_WE(Sample_Pos_WE), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@7(376[44],386[47])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  (input GND_net, 
            input Main_Clock, input VCC_net, input Sample_Pos_WE, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_WE(Sample_Pos_WE), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@7(820[222],828[71])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, input Sample_Pos_WE, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    wire wr_en_i_N_389;
    
    (* lut_function="(!(A))" *) LUT4 wr_en_i_I_0_1_lut (.A(Sample_Pos_WE), 
            .Z(wr_en_i_N_389));   /* synthesis lineinfo="@7(1952[37],1952[47])"*/
    defparam wr_en_i_I_0_1_lut.INIT = "0x5555";
    (* syn_instantiated=1, LSE_LINE_FILE_ID=64, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=820, LSE_RLINE=828 *) EBR_B \iCE40UP.sp4k  (.RADDR10(GND_net), 
            .RADDR9(GND_net), .RADDR8(GND_net), .RADDR7(Harmonic[7]), 
            .RADDR6(Harmonic[6]), .RADDR5(Harmonic[5]), .RADDR4(Harmonic[4]), 
            .RADDR3(Harmonic[3]), .RADDR2(Harmonic[2]), .RADDR1(Harmonic[1]), 
            .RADDR0(Harmonic[0]), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(Harmonic[7]), .WADDR6(Harmonic[6]), 
            .WADDR5(Harmonic[5]), .WADDR4(Harmonic[4]), .WADDR3(Harmonic[3]), 
            .WADDR2(Harmonic[2]), .WADDR1(Harmonic[1]), .WADDR0(Harmonic[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(Sample_Position[15]), 
            .WDATA14(Sample_Position[14]), .WDATA13(Sample_Position[13]), 
            .WDATA12(Sample_Position[12]), .WDATA11(Sample_Position[11]), 
            .WDATA10(Sample_Position[10]), .WDATA9(Sample_Position[9]), 
            .WDATA8(Sample_Position[8]), .WDATA7(Sample_Position[7]), .WDATA6(Sample_Position[6]), 
            .WDATA5(Sample_Position[5]), .WDATA4(Sample_Position[4]), .WDATA3(Sample_Position[3]), 
            .WDATA2(Sample_Position[2]), .WDATA1(Sample_Position[1]), .WDATA0(Sample_Position[0]), 
            .RCLKE(VCC_net), .RCLK(Main_Clock), .RE(wr_en_i_N_389), .WCLKE(VCC_net), 
            .WCLK(Main_Clock), .WE(Sample_Pos_WE), .RDATA15(Sample_Pos_Read[15]), 
            .RDATA14(Sample_Pos_Read[14]), .RDATA13(Sample_Pos_Read[13]), 
            .RDATA12(Sample_Pos_Read[12]), .RDATA11(Sample_Pos_Read[11]), 
            .RDATA10(Sample_Pos_Read[10]), .RDATA9(Sample_Pos_Read[9]), 
            .RDATA8(Sample_Pos_Read[8]), .RDATA7(Sample_Pos_Read[7]), .RDATA6(Sample_Pos_Read[6]), 
            .RDATA5(Sample_Pos_Read[5]), .RDATA4(Sample_Pos_Read[4]), .RDATA3(Sample_Pos_Read[3]), 
            .RDATA2(Sample_Pos_Read[2]), .RDATA1(Sample_Pos_Read[1]), .RDATA0(Sample_Pos_Read[0]));   /* synthesis lineinfo="@7(820[222],828[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000";
    defparam \iCE40UP.sp4k .INIT_1 = "0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E";
    defparam \iCE40UP.sp4k .INIT_2 = "0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28";
    defparam \iCE40UP.sp4k .INIT_3 = "0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85";
    defparam \iCE40UP.sp4k .INIT_4 = "0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E";
    defparam \iCE40UP.sp4k .INIT_5 = "0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2";
    defparam \iCE40UP.sp4k .INIT_6 = "0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666";
    defparam \iCE40UP.sp4k .INIT_7 = "0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E";
    defparam \iCE40UP.sp4k .INIT_8 = "0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB";
    defparam \iCE40UP.sp4k .INIT_9 = "0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB";
    defparam \iCE40UP.sp4k .INIT_A = "0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28";
    defparam \iCE40UP.sp4k .INIT_B = "0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7";
    defparam \iCE40UP.sp4k .INIT_C = "0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147";
    defparam \iCE40UP.sp4k .INIT_D = "0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28";
    defparam \iCE40UP.sp4k .INIT_E = "0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E";
    defparam \iCE40UP.sp4k .INIT_F = "0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "16";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "16";
    
endmodule

//
// Verilog Description of module Sine_LUT
//

module Sine_LUT (input GND_net, input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  lscc_rom_inst (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Value({Sample_Value}), 
            .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(99[99],107[34])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455") 
//

module \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  (input GND_net, 
            input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  u_rom (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Value({Sample_Value}), 
            .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(340[44],350[47])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455") 
//

module \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  (input GND_net, 
            input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[7].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[15] (Sample_Value[15]), 
            .\Sample_Value[14] (Sample_Value[14]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[6].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[13] (Sample_Value[13]), 
            .\Sample_Value[12] (Sample_Value[12]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[5].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[11] (Sample_Value[11]), 
            .\Sample_Value[10] (Sample_Value[10]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[4].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[9] (Sample_Value[9]), 
            .\Sample_Value[8] (Sample_Value[8]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[3].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[7] (Sample_Value[7]), 
            .\Sample_Value[6] (Sample_Value[6]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[5] (Sample_Value[5]), 
            .\Sample_Value[4] (Sample_Value[4]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[3] (Sample_Value[3]), 
            .\Sample_Value[2] (Sample_Value[2]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[1] (Sample_Value[1]), 
            .\Sample_Value[0] (Sample_Value[0]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[15] , 
            output \Sample_Value[14] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[15] ), .RDATA3(\Sample_Value[14] ));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E";
    defparam \iCE40UP.sp4k .INIT_1 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_2 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_3 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_4 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_5 = "0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_6 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_7 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_8 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_9 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_A = "0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_B = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_C = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_D = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_E = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_F = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[13] , 
            output \Sample_Value[12] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[13] ), .RDATA3(\Sample_Value[12] ));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E";
    defparam \iCE40UP.sp4k .INIT_1 = "0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E";
    defparam \iCE40UP.sp4k .INIT_2 = "0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C";
    defparam \iCE40UP.sp4k .INIT_3 = "0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5";
    defparam \iCE40UP.sp4k .INIT_4 = "0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5";
    defparam \iCE40UP.sp4k .INIT_6 = "0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E";
    defparam \iCE40UP.sp4k .INIT_7 = "0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E";
    defparam \iCE40UP.sp4k .INIT_8 = "0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F";
    defparam \iCE40UP.sp4k .INIT_9 = "0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87";
    defparam \iCE40UP.sp4k .INIT_A = "0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87";
    defparam \iCE40UP.sp4k .INIT_B = "0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_C = "0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_D = "0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_E = "0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3";
    defparam \iCE40UP.sp4k .INIT_F = "0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[11] , 
            output \Sample_Value[10] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[11] ), .RDATA3(\Sample_Value[10] ));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F";
    defparam \iCE40UP.sp4k .INIT_2 = "0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5";
    defparam \iCE40UP.sp4k .INIT_3 = "0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E";
    defparam \iCE40UP.sp4k .INIT_4 = "0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C";
    defparam \iCE40UP.sp4k .INIT_5 = "0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787";
    defparam \iCE40UP.sp4k .INIT_6 = "0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69";
    defparam \iCE40UP.sp4k .INIT_7 = "0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578";
    defparam \iCE40UP.sp4k .INIT_8 = "0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096";
    defparam \iCE40UP.sp4k .INIT_9 = "0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1";
    defparam \iCE40UP.sp4k .INIT_A = "0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369";
    defparam \iCE40UP.sp4k .INIT_B = "0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E";
    defparam \iCE40UP.sp4k .INIT_C = "0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3";
    defparam \iCE40UP.sp4k .INIT_D = "0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387";
    defparam \iCE40UP.sp4k .INIT_E = "0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A";
    defparam \iCE40UP.sp4k .INIT_F = "0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[9] , 
            output \Sample_Value[8] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[9] ), .RDATA3(\Sample_Value[8] ));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C";
    defparam \iCE40UP.sp4k .INIT_2 = "0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C";
    defparam \iCE40UP.sp4k .INIT_3 = "0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0";
    defparam \iCE40UP.sp4k .INIT_4 = "0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C";
    defparam \iCE40UP.sp4k .INIT_5 = "0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B";
    defparam \iCE40UP.sp4k .INIT_6 = "0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1";
    defparam \iCE40UP.sp4k .INIT_7 = "0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3";
    defparam \iCE40UP.sp4k .INIT_8 = "0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0";
    defparam \iCE40UP.sp4k .INIT_9 = "0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C";
    defparam \iCE40UP.sp4k .INIT_A = "0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278";
    defparam \iCE40UP.sp4k .INIT_B = "0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D";
    defparam \iCE40UP.sp4k .INIT_C = "0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3";
    defparam \iCE40UP.sp4k .INIT_D = "0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0";
    defparam \iCE40UP.sp4k .INIT_E = "0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3";
    defparam \iCE40UP.sp4k .INIT_F = "0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[7] , 
            output \Sample_Value[6] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[7] ), .RDATA3(\Sample_Value[6] ));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F";
    defparam \iCE40UP.sp4k .INIT_2 = "0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396";
    defparam \iCE40UP.sp4k .INIT_3 = "0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3";
    defparam \iCE40UP.sp4k .INIT_4 = "0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A";
    defparam \iCE40UP.sp4k .INIT_6 = "0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E";
    defparam \iCE40UP.sp4k .INIT_7 = "0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0";
    defparam \iCE40UP.sp4k .INIT_8 = "0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F";
    defparam \iCE40UP.sp4k .INIT_9 = "0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0";
    defparam \iCE40UP.sp4k .INIT_A = "0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487";
    defparam \iCE40UP.sp4k .INIT_B = "0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5";
    defparam \iCE40UP.sp4k .INIT_C = "0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C";
    defparam \iCE40UP.sp4k .INIT_D = "0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C";
    defparam \iCE40UP.sp4k .INIT_E = "0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96";
    defparam \iCE40UP.sp4k .INIT_F = "0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[5] , 
            output \Sample_Value[4] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[5] ), .RDATA3(\Sample_Value[4] ));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E";
    defparam \iCE40UP.sp4k .INIT_2 = "0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A";
    defparam \iCE40UP.sp4k .INIT_3 = "0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C";
    defparam \iCE40UP.sp4k .INIT_4 = "0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369";
    defparam \iCE40UP.sp4k .INIT_5 = "0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1";
    defparam \iCE40UP.sp4k .INIT_6 = "0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C";
    defparam \iCE40UP.sp4k .INIT_7 = "0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B";
    defparam \iCE40UP.sp4k .INIT_8 = "0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969";
    defparam \iCE40UP.sp4k .INIT_9 = "0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D";
    defparam \iCE40UP.sp4k .INIT_A = "0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3";
    defparam \iCE40UP.sp4k .INIT_B = "0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278";
    defparam \iCE40UP.sp4k .INIT_C = "0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69";
    defparam \iCE40UP.sp4k .INIT_D = "0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3";
    defparam \iCE40UP.sp4k .INIT_E = "0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5";
    defparam \iCE40UP.sp4k .INIT_F = "0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[3] , 
            output \Sample_Value[2] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[3] ), .RDATA3(\Sample_Value[2] ));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4";
    defparam \iCE40UP.sp4k .INIT_1 = "0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A";
    defparam \iCE40UP.sp4k .INIT_2 = "0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1";
    defparam \iCE40UP.sp4k .INIT_3 = "0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E";
    defparam \iCE40UP.sp4k .INIT_4 = "0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA";
    defparam \iCE40UP.sp4k .INIT_5 = "0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78";
    defparam \iCE40UP.sp4k .INIT_6 = "0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C";
    defparam \iCE40UP.sp4k .INIT_7 = "0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7";
    defparam \iCE40UP.sp4k .INIT_8 = "0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0";
    defparam \iCE40UP.sp4k .INIT_9 = "0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E";
    defparam \iCE40UP.sp4k .INIT_A = "0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63";
    defparam \iCE40UP.sp4k .INIT_B = "0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1";
    defparam \iCE40UP.sp4k .INIT_C = "0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5";
    defparam \iCE40UP.sp4k .INIT_D = "0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27";
    defparam \iCE40UP.sp4k .INIT_E = "0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8";
    defparam \iCE40UP.sp4k .INIT_F = "0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[1] , 
            output \Sample_Value[0] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[1] ), .RDATA3(\Sample_Value[0] ));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44";
    defparam \iCE40UP.sp4k .INIT_1 = "0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA";
    defparam \iCE40UP.sp4k .INIT_2 = "0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE";
    defparam \iCE40UP.sp4k .INIT_3 = "0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA";
    defparam \iCE40UP.sp4k .INIT_4 = "0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077";
    defparam \iCE40UP.sp4k .INIT_5 = "0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966";
    defparam \iCE40UP.sp4k .INIT_6 = "0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00";
    defparam \iCE40UP.sp4k .INIT_7 = "0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933";
    defparam \iCE40UP.sp4k .INIT_8 = "0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF";
    defparam \iCE40UP.sp4k .INIT_9 = "0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC";
    defparam \iCE40UP.sp4k .INIT_A = "0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500";
    defparam \iCE40UP.sp4k .INIT_B = "0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966";
    defparam \iCE40UP.sp4k .INIT_C = "0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE";
    defparam \iCE40UP.sp4k .INIT_D = "0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555";
    defparam \iCE40UP.sp4k .INIT_E = "0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177";
    defparam \iCE40UP.sp4k .INIT_F = "0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule
