Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: DC7_PCI.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DC7_PCI.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DC7_PCI"
Output Format                      : NGC
Target Device                      : xc3s250e-4-tq144

---- Source Options
Top Module Name                    : DC7_PCI
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Xilinx/Projects/DC7II/PCI.vhd" in Library work.
Architecture behavioral of Entity pci is up to date.
Compiling vhdl file "C:/Xilinx/Projects/DC7II/SSI.vhd" in Library work.
Architecture behavioral of Entity ssi is up to date.
Compiling vhdl file "C:/Xilinx/Projects/DC7II/USBPort.vhd" in Library work.
Architecture behavioral of Entity usbport is up to date.
Compiling vhdl file "C:/Xilinx/Projects/DC7II/DC7_PCI.vhd" in Library work.
Architecture behave of Entity dc7_pci is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <DC7_PCI> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <PCI> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SSI> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <USBPort> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <DC7_PCI> in library <work> (Architecture <behave>).
Entity <DC7_PCI> analyzed. Unit <DC7_PCI> generated.

Analyzing Entity <PCI> in library <work> (Architecture <behavioral>).
Entity <PCI> analyzed. Unit <PCI> generated.

Analyzing Entity <SSI> in library <work> (Architecture <behavioral>).
Entity <SSI> analyzed. Unit <SSI> generated.

Analyzing Entity <USBPort> in library <work> (Architecture <behavioral>).
Entity <USBPort> analyzed. Unit <USBPort> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <PCI>.
    Related source file is "C:/Xilinx/Projects/DC7II/PCI.vhd".
WARNING:Xst:646 - Signal <Configured> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ConfigWrite> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CmdRead> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 25                                             |
    | Inputs             | 12                                             |
    | Outputs            | 6                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | stidle                                         |
    | Power Up State     | stidle                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 18-bit tristate buffer for signal <AD>.
    Found 1-bit tristate buffer for signal <DEVSEL>.
    Found 1-bit tristate buffer for signal <TRDY>.
    Found 1-bit register for signal <PCI_Cfg>.
    Found 4-bit register for signal <AddressLatch>.
    Found 1-bit register for signal <BusOutEnable>.
    Found 18-bit register for signal <ConfigData>.
    Found 1-bit register for signal <ConfigRead>.
    Found 1-bit register for signal <Diagnostic>.
    Found 1-bit register for signal <FSMActive>.
    Found 1-bit register for signal <IORead>.
    Found 1-bit register for signal <IOWrite>.
    Found 1-bit register for signal <LastFrame>.
    Found 1-bit register for signal <Selected>.
    Found 1-bit register for signal <TReady>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  32 D-type flip-flop(s).
	inferred  20 Tristate(s).
Unit <PCI> synthesized.


Synthesizing Unit <SSI>.
    Related source file is "C:/Xilinx/Projects/DC7II/SSI.vhd".
    Found finite state machine <FSM_1> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 30                                             |
    | Inputs             | 8                                              |
    | Outputs            | 11                                             |
    | Clock              | Clock                     (rising_edge)        |
    | Reset              | Reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | ssidle                                         |
    | Power Up State     | ssidle                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Ready>.
    Found 1-bit register for signal <NoResponse>.
    Found 2-bit adder for signal <$add0000> created at line 117.
    Found 16-bit register for signal <Accumulator>.
    Found 1-bit register for signal <AckSync>.
    Found 1-bit register for signal <AddressPhase>.
    Found 8-bit register for signal <DelayTimer>.
    Found 8-bit subtractor for signal <DelayTimer$share0000> created at line 122.
    Found 1-bit register for signal <DiagData>.
    Found 1-bit register for signal <Diagnose>.
    Found 2-bit register for signal <SClock>.
    Found 4-bit register for signal <ShiftCount>.
    Found 4-bit subtractor for signal <ShiftCount$share0000> created at line 122.
    Found 1-bit register for signal <Shifting>.
    Found 8-bit comparator less for signal <State$cmp_lt0000> created at line 180.
    Found 1-bit register for signal <StrobeOut>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  38 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <SSI> synthesized.


Synthesizing Unit <USBPort>.
    Related source file is "C:/Xilinx/Projects/DC7II/USBPort.vhd".
    Found finite state machine <FSM_2> for signal <PuttingByte>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | Clock                     (rising_edge)        |
    | Reset              | Reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <GettingByte>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | Clock                     (rising_edge)        |
    | Clock enable       | PuttingByte$cmp_eq0002    (positive)           |
    | Reset              | Reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit tristate buffer for signal <USBData>.
    Found 1-bit register for signal <USBRead>.
    Found 1-bit register for signal <USBWrite>.
    Found 8-bit register for signal <RxData>.
    Found 1-bit register for signal <TxDone>.
    Found 2-bit register for signal <DeadDelay>.
    Found 2-bit adder for signal <DeadDelay$addsub0000> created at line 145.
    Found 8-bit up counter for signal <RCount>.
    Found 1-bit register for signal <RxBufferFull>.
    Found 1-bit register for signal <USBDir>.
    Found 8-bit up counter for signal <WCount>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   8 Tristate(s).
Unit <USBPort> synthesized.


Synthesizing Unit <DC7_PCI>.
    Related source file is "C:/Xilinx/Projects/DC7II/DC7_PCI.vhd".
WARNING:Xst:646 - Signal <x86_Dlast<19:18>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <USBControl> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Show_PCI> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Fault_PCIOut> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Fault_PCIIn> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Fault_DB7Out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Fault_DB7In> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FaultBlink> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit tristate buffer for signal <DData>.
    Found 1-bit 32-to-1 multiplexer for signal <$varindex0000> created at line 380.
    Found 8-bit register for signal <DataToHost>.
    Found 8-bit register for signal <DB7_Address>.
    Found 16-bit register for signal <DB7_Dout>.
    Found 4-bit register for signal <DWordMode>.
    Found 1-bit register for signal <FiducialMarker>.
    Found 18-bit register for signal <Last_x86_Dout>.
    Found 5-bit register for signal <LEDIndex>.
    Found 5-bit subtractor for signal <LEDIndex$addsub0000> created at line 626.
    Found 1-bit register for signal <LEDOut>.
    Found 32-bit register for signal <LEDRegister>.
    Found 1-bit register for signal <LEDShift>.
    Found 1-bit register for signal <LEDWrite>.
    Found 18-bit up counter for signal <nsCounter>.
    Found 5-bit register for signal <ProbeSelect>.
    Found 1-bit register for signal <ReadFromHost>.
    Found 16-bit up counter for signal <Scaler>.
    Found 1-bit register for signal <WriteToHost>.
    Found 1-bit register for signal <x86_Active>.
    Found 20-bit register for signal <x86_Dlast>.
    Found 18-bit register for signal <x86_Dout>.
    Found 1-bit register for signal <x86_Hold>.
    Found 1-bit register for signal <x86_PCI_Cfg_Latch>.
    Found 1-bit register for signal <x86_to_DB7>.
    Found 1-bit register for signal <Yellow>.
    Summary:
	inferred   2 Counter(s).
	inferred 112 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <DC7_PCI> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 2-bit adder                                           : 2
 4-bit subtractor                                      : 1
 5-bit subtractor                                      : 1
 8-bit subtractor                                      : 1
# Counters                                             : 4
 16-bit up counter                                     : 1
 18-bit up counter                                     : 1
 8-bit up counter                                      : 2
# Registers                                            : 118
 1-bit register                                        : 104
 16-bit register                                       : 2
 18-bit register                                       : 1
 2-bit register                                        : 1
 20-bit register                                       : 1
 4-bit register                                        : 3
 5-bit register                                        : 2
 8-bit register                                        : 4
# Comparators                                          : 1
 8-bit comparator less                                 : 1
# Multiplexers                                         : 1
 1-bit 32-to-1 multiplexer                             : 1
# Tristates                                            : 5
 1-bit tristate buffer                                 : 3
 18-bit tristate buffer                                : 1
 8-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <Host/GettingByte/FSM> on signal <GettingByte[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 idle            | 00
 issuerd         | 01
 getexternaldata | 11
 deadtime        | 10
-----------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <Host/PuttingByte/FSM> on signal <PuttingByte[1:2]> with gray encoding.
---------------------------
 State         | Encoding
---------------------------
 idle          | 00
 establishdata | 01
 issuewr       | 11
 releasedata   | 10
---------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <DB7/State/FSM> on signal <State[1:10]> with one-hot encoding.
---------------------------
 State       | Encoding
---------------------------
 ssidle      | 0000000001
 ssasetup    | 0000000010
 ssadr       | 0000000100
 ssastbsetup | 0000001000
 ssastb      | 0000010000
 ssendastb   | 0000100000
 ssdsetup    | 0001000000
 ssdata      | 0010000000
 ssdstbsetup | 0100000000
 ssdstb      | 1000000000
---------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <x86/State/FSM> on signal <State[1:3]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 stidle        | 000
 stread        | 001
 stwrite       | 010
 stdata_to_bus | 011
 stfinish      | 100
---------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 4
# Adders/Subtractors                                   : 5
 2-bit adder                                           : 2
 4-bit subtractor                                      : 1
 5-bit subtractor                                      : 1
 8-bit subtractor                                      : 1
# Counters                                             : 4
 16-bit up counter                                     : 1
 18-bit up counter                                     : 1
 8-bit up counter                                      : 2
# Registers                                            : 230
 Flip-Flops                                            : 230
# Comparators                                          : 1
 8-bit comparator less                                 : 1
# Multiplexers                                         : 1
 1-bit 32-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <x86_Dlast_19> of sequential type is unconnected in block <DC7_PCI>.
WARNING:Xst:2677 - Node <x86_Dlast_18> of sequential type is unconnected in block <DC7_PCI>.

Optimizing unit <DC7_PCI> ...
WARNING:Xst:2677 - Node <DWordMode_0> of sequential type is unconnected in block <DC7_PCI>.

Optimizing unit <SSI> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DC7_PCI, actual ratio is 15.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 294
 Flip-Flops                                            : 294

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : DC7_PCI.ngr
Top Level Output File Name         : DC7_PCI
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 53

Cell Usage :
# BELS                             : 811
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 31
#      LUT2                        : 35
#      LUT2_D                      : 14
#      LUT2_L                      : 10
#      LUT3                        : 155
#      LUT3_D                      : 11
#      LUT3_L                      : 11
#      LUT4                        : 299
#      LUT4_D                      : 31
#      LUT4_L                      : 64
#      MUXCY                       : 46
#      MUXF5                       : 34
#      MUXF6                       : 4
#      MUXF7                       : 2
#      MUXF8                       : 1
#      VCC                         : 1
#      XORCY                       : 50
# FlipFlops/Latches                : 294
#      FDC                         : 49
#      FDCE                        : 74
#      FDE                         : 104
#      FDP                         : 5
#      FDPE                        : 62
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 52
#      IBUF                        : 14
#      IOBUF                       : 27
#      OBUF                        : 9
#      OBUFT                       : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250etq144-4 

 Number of Slices:                      351  out of   2448    14%  
 Number of Slice Flip Flops:            294  out of   4896     6%  
 Number of 4 input LUTs:                672  out of   4896    13%  
 Number of IOs:                          53
 Number of bonded IOBs:                  53  out of    108    49%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
PCI_Clock                          | BUFGP                  | 294   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------+------------------------+-------+
Control Signal                              | Buffer(FF name)        | Load  |
--------------------------------------------+------------------------+-------+
DB7/Reset_inv(DB7_Address_Acst_inv1_INV_0:O)| NONE(DB7/AddressPhase) | 190   |
--------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.648ns (Maximum Frequency: 130.753MHz)
   Minimum input arrival time before clock: 10.276ns
   Maximum output required time after clock: 15.425ns
   Maximum combinational path delay: 11.840ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'PCI_Clock'
  Clock period: 7.648ns (frequency: 130.753MHz)
  Total number of paths / destination ports: 4577 / 435
-------------------------------------------------------------------------
Delay:               7.648ns (Levels of Logic = 5)
  Source:            DB7/DelayTimer_3 (FF)
  Destination:       DB7/DelayTimer_7 (FF)
  Source Clock:      PCI_Clock rising
  Destination Clock: PCI_Clock rising

  Data Path: DB7/DelayTimer_3 to DB7/DelayTimer_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.591   0.762  DB7/DelayTimer_3 (DB7/DelayTimer_3)
     LUT2:I0->O            1   0.704   0.455  DB7/State_cmp_lt0000116 (DB7/State_cmp_lt0000116)
     LUT4:I2->O           10   0.704   0.886  DB7/State_cmp_lt0000130 (DB7/State_cmp_lt0000)
     LUT4_D:I3->O          4   0.704   0.591  DB7/State_FSM_FFd10-In22 (DB7/N131)
     LUT4_D:I3->O          3   0.704   0.535  DB7/DelayTimer_mux0000<0>11 (DB7/N8)
     LUT4:I3->O            1   0.704   0.000  DB7/DelayTimer_mux0000<3>1 (DB7/DelayTimer_mux0000<3>)
     FDE:D                     0.308          DB7/DelayTimer_4
    ----------------------------------------
    Total                      7.648ns (4.419ns logic, 3.229ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PCI_Clock'
  Total number of paths / destination ports: 2591 / 372
-------------------------------------------------------------------------
Offset:              10.276ns (Levels of Logic = 9)
  Source:            IDSel (PAD)
  Destination:       x86/State_FSM_FFd3 (FF)
  Destination Clock: PCI_Clock rising

  Data Path: IDSel to x86/State_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.218   0.668  IDSel_IBUF (IDSel_IBUF)
     LUT4:I2->O            1   0.704   0.000  x86/IORead_and0001581 (x86/IORead_and0001581)
     MUXF5:I0->O           1   0.321   0.420  x86/IORead_and000158_f5 (x86/IORead_and000158)
     MUXF5:S->O            1   0.739   0.455  x86/IORead_and000161_f5 (x86/IORead_and000161)
     LUT4:I2->O            2   0.704   0.451  x86/IORead_and000176_SW0 (N365)
     LUT4:I3->O            3   0.704   0.566  x86/IORead_and000176 (x86/IORead_and0001)
     LUT4:I2->O            2   0.704   0.451  x86/State_FSM_FFd3-In8 (x86/State_FSM_FFd3-In8)
     LUT4:I3->O            1   0.704   0.455  x86/State_FSM_FFd3-In40_SW0 (N343)
     LUT4:I2->O            1   0.704   0.000  x86/State_FSM_FFd3-In40 (x86/State_FSM_FFd3-In)
     FDC:D                     0.308          x86/State_FSM_FFd3
    ----------------------------------------
    Total                     10.276ns (6.810ns logic, 3.466ns route)
                                       (66.3% logic, 33.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PCI_Clock'
  Total number of paths / destination ports: 379 / 38
-------------------------------------------------------------------------
Offset:              15.425ns (Levels of Logic = 12)
  Source:            DB7/ShiftCount_3 (FF)
  Destination:       Probe (PAD)
  Source Clock:      PCI_Clock rising

  Data Path: DB7/ShiftCount_3 to Probe
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.591   1.108  DB7/ShiftCount_3 (DB7/ShiftCount_3)
     LUT4:I0->O            1   0.704   0.000  DB7/SDO222_G (N380)
     MUXF5:I1->O           2   0.321   0.622  DB7/SDO222 (DB7/SDO222)
     LUT4:I0->O            1   0.704   0.000  DB7/SDO2611 (DB7/SDO2611)
     MUXF5:I1->O           1   0.321   0.424  DB7/SDO261_f5 (DB7/SDO261)
     LUT4:I3->O            1   0.704   0.000  DB7/SDO4412 (DB7/SDO4412)
     MUXF5:I0->O           1   0.321   0.499  DB7/SDO441_f5 (DB7/SDO441)
     LUT3:I1->O            2   0.704   0.451  DB7/SDO468 (SSDOut_OBUF)
     LUT4:I3->O            1   0.704   0.595  Probe264 (Probe264)
     LUT4:I0->O            1   0.704   0.424  Probe392_SW0 (N353)
     LUT4:I3->O            1   0.704   0.424  Probe392 (Probe392)
     LUT4:I3->O            1   0.704   0.420  Probe402 (Probe_OBUF)
     OBUF:I->O                 3.272          Probe_OBUF (Probe)
    ----------------------------------------
    Total                     15.425ns (10.458ns logic, 4.967ns route)
                                       (67.8% logic, 32.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 6 / 1
-------------------------------------------------------------------------
Delay:               11.840ns (Levels of Logic = 8)
  Source:            IRdy (PAD)
  Destination:       Probe (PAD)

  Data Path: IRdy to Probe
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.218   1.113  IRdy_IBUF (IRdy_IBUF)
     LUT2_D:I1->O          6   0.704   0.673  x86/ReadReq1 (x86_Read)
     LUT4:I3->O            1   0.704   0.000  Probe333_F (N377)
     MUXF5:I0->O           1   0.321   0.455  Probe333 (Probe333)
     LUT4:I2->O            1   0.704   0.424  Probe392_SW0 (N353)
     LUT4:I3->O            1   0.704   0.424  Probe392 (Probe392)
     LUT4:I3->O            1   0.704   0.420  Probe402 (Probe_OBUF)
     OBUF:I->O                 3.272          Probe_OBUF (Probe)
    ----------------------------------------
    Total                     11.840ns (8.331ns logic, 3.509ns route)
                                       (70.4% logic, 29.6% route)

=========================================================================


Total REAL time to Xst completion: 31.00 secs
Total CPU time to Xst completion: 30.95 secs
 
--> 

Total memory usage is 285844 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   14 (   0 filtered)
Number of infos    :    1 (   0 filtered)

