#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x11c6079b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x11c6099f0 .scope module, "latch2_test" "latch2_test" 3 1;
 .timescale 0 0;
v0x11c61dab0_0 .var "a", 1 0;
v0x11c61db60_0 .var "b", 1 0;
v0x11c61dc10_0 .var "load", 0 0;
v0x11c61dce0_0 .net "q", 1 0, v0x11c61d9a0_0;  1 drivers
S_0x11c609b60 .scope module, "u_latch2" "latch2" 3 8, 4 1 0, S_0x11c6099f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "load";
    .port_info 1 /INPUT 2 "a";
    .port_info 2 /INPUT 2 "b";
    .port_info 3 /OUTPUT 2 "q";
v0x11c60db50_0 .net "a", 1 0, v0x11c61dab0_0;  1 drivers
v0x11c61d840_0 .net "b", 1 0, v0x11c61db60_0;  1 drivers
v0x11c61d8f0_0 .net "load", 0 0, v0x11c61dc10_0;  1 drivers
v0x11c61d9a0_0 .var "q", 1 0;
E_0x11c608010 .event anyedge, v0x11c61d840_0, v0x11c60db50_0, v0x11c61d8f0_0;
    .scope S_0x11c609b60;
T_0 ;
    %wait E_0x11c608010;
    %load/vec4 v0x11c61d8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x11c60db50_0;
    %store/vec4 v0x11c61d9a0_0, 0, 2;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x11c61d840_0;
    %store/vec4 v0x11c61d9a0_0, 0, 2;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x11c6099f0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c61dc10_0, 0, 1;
T_1.0 ;
    %delay 1, 0;
    %load/vec4 v0x11c61dc10_0;
    %inv;
    %store/vec4 v0x11c61dc10_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x11c6099f0;
T_2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x11c61dab0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x11c61db60_0, 0, 2;
    %delay 10, 0;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x11c6099f0;
T_3 ;
    %vpi_call/w 3 32 "$dumpfile", "latch2_wave.vcd" {0 0 0};
    %vpi_call/w 3 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x11c6099f0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/Users/wr80340/WorkSpace/verilog/latch2_test.v";
    "/Users/wr80340/WorkSpace/verilog/latch2.v";
