{"vcs1":{"timestamp_begin":1739191803.413492755, "rt":0.27, "ut":0.11, "st":0.11}}
{"vcselab":{"timestamp_begin":1739191803.761274873, "rt":0.25, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739191804.074267583, "rt":0.15, "ut":0.06, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739191803.182762252}
{"VCS_COMP_START_TIME": 1739191803.182762252}
{"VCS_COMP_END_TIME": 1739191804.295096802}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265396}}
{"vcselab": {"peak_mem": 150360}}
