# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../blake2.vhd" \
"../../../../../blake2s.vhd" \
"../../../../../tb_blake2s.vhd" \

# Do not sort compile order
nosort
