Info: Generated by version: 23.3 build 104
Info: Starting: Create simulation model
Info: qsys-generate /research/snu/type2_1chan_m5/intel_rtile_cxl_top_0_ed/hardware_test_design/IP/fifo/fifo_w32_d256.ip --simulation=VERILOG --allow-mixed-language-simulation --simulator=XCELIUM --output-directory=/research/snu/type2_1chan_m5/intel_rtile_cxl_top_0_ed/hardware_test_design/IP/fifo/fifo_w32_d256 --family="Agilex 7" --part=AGIB027R29A1E2VB
: fifo_w32_d256.fifo_0: Targeting device family: Agilex 7.
: fifo_w32_d256.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO.
: fifo_w32_d256.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO.
Info: fifo_w32_d256: "Transforming system: fifo_w32_d256"
Info: fifo_w32_d256: "Naming system components in system: fifo_w32_d256"
Info: fifo_w32_d256: "Processing generation queue"
Info: fifo_w32_d256: "Generating: fifo_w32_d256"
Info: fifo_w32_d256: "Generating: fifo_w32_d256_fifo_1923_rmok3kq"
Info: fifo_w32_d256: Done "fifo_w32_d256" with 2 modules, 2 files
Info: Generating the following file(s) for XCELIUM simulator in /research/snu/type2_1chan_m5/intel_rtile_cxl_top_0_ed/hardware_test_design/IP/fifo/fifo_w32_d256/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /research/snu/type2_1chan_m5/intel_rtile_cxl_top_0_ed/hardware_test_design/IP/fifo/fifo_w32_d256/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=/research/snu/type2_1chan_m5/intel_rtile_cxl_top_0_ed/hardware_test_design/IP/fifo/fifo_w32_d256.ip --simulator=XCELIUM --output-directory=/research/snu/type2_1chan_m5/intel_rtile_cxl_top_0_ed/hardware_test_design/IP/fifo/fifo_w32_d256/sim/ --use-relative-paths=true
Info: Generating the following file(s) for XCELIUM simulator in /research/snu/type2_1chan_m5/intel_rtile_cxl_top_0_ed/hardware_test_design/IP/fifo/fifo_w32_d256/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	2 .cds.lib files in xcelium/cds_libs/ directory
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /research/snu/type2_1chan_m5/intel_rtile_cxl_top_0_ed/hardware_test_design/IP/fifo/fifo_w32_d256/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /research/snu/type2_1chan_m5/intel_rtile_cxl_top_0_ed/hardware_test_design/IP/fifo/fifo_w32_d256.ip --block-symbol-file --output-directory=/research/snu/type2_1chan_m5/intel_rtile_cxl_top_0_ed/hardware_test_design/IP/fifo/fifo_w32_d256 --family="Agilex 7" --part=AGIB027R29A1E2VB
: fifo_w32_d256.fifo_0: Targeting device family: Agilex 7.
: fifo_w32_d256.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO.
: fifo_w32_d256.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /research/snu/type2_1chan_m5/intel_rtile_cxl_top_0_ed/hardware_test_design/IP/fifo/fifo_w32_d256.ip --synthesis=VERILOG --output-directory=/research/snu/type2_1chan_m5/intel_rtile_cxl_top_0_ed/hardware_test_design/IP/fifo/fifo_w32_d256 --family="Agilex 7" --part=AGIB027R29A1E2VB
: fifo_w32_d256.fifo_0: Targeting device family: Agilex 7.
: fifo_w32_d256.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO.
: fifo_w32_d256.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO.
Info: fifo_w32_d256: "Transforming system: fifo_w32_d256"
Info: fifo_w32_d256: "Naming system components in system: fifo_w32_d256"
Info: fifo_w32_d256: "Processing generation queue"
Info: fifo_w32_d256: "Generating: fifo_w32_d256"
Info: fifo_w32_d256: "Generating: fifo_w32_d256_fifo_1923_rmok3kq"
Info: fifo_w32_d256: Done "fifo_w32_d256" with 2 modules, 2 files
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in fifo_w32_d256. No files generated.
Info: Finished: Generate IP Core Documentation
