// Seed: 4069307595
module module_0 (
    input wand id_0,
    input tri1 module_0
    , id_8,
    input tri id_2,
    output supply1 id_3,
    input wand id_4,
    input wand id_5,
    input tri0 id_6
);
  wire [1 : -1] id_9;
  wire id_10;
  wire id_11;
  ;
  wire id_12;
  assign id_8 = {id_10{"" | 1}};
  wire [-1 : -1] id_13;
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    input supply1 id_2,
    input tri id_3,
    output tri id_4,
    output tri1 id_5,
    output wand id_6,
    output tri1 id_7
    , id_9
);
  always @(*) begin : LABEL_0
    id_9 = id_9;
  end
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_1,
      id_3,
      id_3,
      id_0
  );
endmodule
