Loading plugins phase: Elapsed time ==> 0s.172ms
Initializing data phase: Elapsed time ==> 2s.547ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Kartik\Documents\PSoC Creator\I2C_Slave\I2C_Slave.cydsn\I2C_Slave.cyprj -d CY8C3866AXA-040 -s C:\Users\Kartik\Documents\PSoC Creator\I2C_Slave\I2C_Slave.cydsn\Generated_Source\PSoC3 -w 0 -- -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0066: information: Annotation terminal "MiniProg3.T3" on TopDesign is unconnected.
 * C:\Users\Kartik\Documents\PSoC Creator\I2C_Slave\I2C_Slave.cydsn\TopDesign\TopDesign.cysch (Signal: Net_119)
 * C:\Users\Kartik\Documents\PSoC Creator\I2C_Slave\I2C_Slave.cydsn\TopDesign\TopDesign.cysch (Shape_18.45)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.156ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.076ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  I2C_Slave.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\Kartik\Documents\PSoC Creator\I2C_Slave\I2C_Slave.cydsn\I2C_Slave.cyprj -dcpsoc3 I2C_Slave.v -verilog
======================================================================

======================================================================
Compiling:  I2C_Slave.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\Kartik\Documents\PSoC Creator\I2C_Slave\I2C_Slave.cydsn\I2C_Slave.cyprj -dcpsoc3 I2C_Slave.v -verilog
======================================================================

======================================================================
Compiling:  I2C_Slave.v
Program  :   vlogfe
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\Kartik\Documents\PSoC Creator\I2C_Slave\I2C_Slave.cydsn\I2C_Slave.cyprj -dcpsoc3 -verilog I2C_Slave.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Jan 07 22:06:48 2012


======================================================================
Compiling:  I2C_Slave.v
Program  :   vpp
Options  :    -yv2 -q10 I2C_Slave.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Jan 07 22:06:49 2012

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_50\AMux_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_50\cy_vref_v1_50.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'I2C_Slave.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  I2C_Slave.v
Program  :   tovif
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\Kartik\Documents\PSoC Creator\I2C_Slave\I2C_Slave.cydsn\I2C_Slave.cyprj -dcpsoc3 -verilog I2C_Slave.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Jan 07 22:06:49 2012

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Kartik\Documents\PSoC Creator\I2C_Slave\I2C_Slave.cydsn\codegentemp\I2C_Slave.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Users\Kartik\Documents\PSoC Creator\I2C_Slave\I2C_Slave.cydsn\codegentemp\I2C_Slave.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_50\AMux_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_50\cy_vref_v1_50.v'.

tovif:  No errors.


======================================================================
Compiling:  I2C_Slave.v
Program  :   topld
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\Kartik\Documents\PSoC Creator\I2C_Slave\I2C_Slave.cydsn\I2C_Slave.cyprj -dcpsoc3 -verilog I2C_Slave.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Jan 07 22:06:49 2012

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Kartik\Documents\PSoC Creator\I2C_Slave\I2C_Slave.cydsn\codegentemp\I2C_Slave.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Users\Kartik\Documents\PSoC Creator\I2C_Slave\I2C_Slave.cydsn\codegentemp\I2C_Slave.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_50\AMux_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_50\cy_vref_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ADC:Net_482\
	\ADC:Net_481\


Deleted 2 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \EZI2C:Net_145\ to \EZI2C:Net_126\
Aliasing tmpOE__SCL_SDA_net_1 to \EZI2C:Net_126\
Aliasing tmpOE__SCL_SDA_net_0 to \EZI2C:Net_126\
Aliasing zero to \EZI2C:Net_128\
Aliasing \ADC:soc\ to \EZI2C:Net_126\
Aliasing \ADC:Net_485\ to \EZI2C:Net_128\
Aliasing \ADC:Net_486\ to \EZI2C:Net_128\
Aliasing tmpOE__Pot_In_net_0 to \EZI2C:Net_126\
Removing Rhs of wire \EZI2C:tmpOE__cy_bufoe_1_net_0\[8] = \EZI2C:Net_126\[10]
Removing Lhs of wire \EZI2C:tmpOE__cy_bufoe_2_net_0\[12] = \EZI2C:tmpOE__cy_bufoe_1_net_0\[8]
Removing Lhs of wire \EZI2C:Net_145\[14] = \EZI2C:tmpOE__cy_bufoe_1_net_0\[8]
Removing Rhs of wire tmpOE__SCL_SDA_net_1[17] = \EZI2C:tmpOE__cy_bufoe_1_net_0\[8]
Removing Lhs of wire tmpOE__SCL_SDA_net_0[18] = tmpOE__SCL_SDA_net_1[17]
Removing Rhs of wire zero[19] = \EZI2C:Net_128\[1]
Removing Rhs of wire \ADC:Net_488\[62] = \ADC:Net_40\[63]
Removing Rhs of wire \ADC:aclock\[68] = \ADC:Net_478\[84]
Removing Rhs of wire \ADC:mod_dat_3\[69] = \ADC:Net_471_3\[85]
Removing Rhs of wire \ADC:mod_dat_2\[70] = \ADC:Net_471_2\[86]
Removing Rhs of wire \ADC:mod_dat_1\[71] = \ADC:Net_471_1\[87]
Removing Rhs of wire \ADC:mod_dat_0\[72] = \ADC:Net_471_0\[88]
Removing Lhs of wire \ADC:soc\[73] = tmpOE__SCL_SDA_net_1[17]
Removing Lhs of wire \ADC:Net_485\[81] = zero[19]
Removing Lhs of wire \ADC:Net_486\[82] = zero[19]
Removing Lhs of wire tmpOE__Pot_In_net_0[108] = tmpOE__SCL_SDA_net_1[17]

------------------------------------------------------
Aliased 0 equations, 16 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya "-.fftprj=C:\Users\Kartik\Documents\PSoC Creator\I2C_Slave\I2C_Slave.cydsn\I2C_Slave.cyprj" -dcpsoc3 I2C_Slave.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.053ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V2.0.0.828, Family: PSoC3, Started at: Saturday, 07 January 2012 22:06:49
Options: -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\Kartik\Documents\PSoC Creator\I2C_Slave\I2C_Slave.cydsn\I2C_Slave.cyprj -d CY8C3866AXA-040 I2C_Slave.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.017ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_Ext_CP_Clk'. Fanout=1, Signal=\ADC:Net_487\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_theACLK'. Fanout=1, Signal=\ADC:Net_488\
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pot_In(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_137 ,
            annotation => P6_5 ,
            pad => Pot_In(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_SDA(0)
        Attributes:
            Alias: scl
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, SIO
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            fb => \EZI2C:Net_175\ ,
            input => \EZI2C:Net_174\ ,
            annotation => P12_1 ,
            pad => SCL_SDA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_SDA(1)
        Attributes:
            Alias: sda
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, SIO
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            fb => \EZI2C:Net_161\ ,
            input => \EZI2C:Net_173\ ,
            annotation => P12_0 ,
            pad => SCL_SDA(1)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =ISR_UpBuff
        PORT MAP (
            interrupt => Net_140 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_140 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\EZI2C:isr\
        PORT MAP (
            interrupt => \EZI2C:Net_172\ );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

                Resource Type : Used : Free :  Max :  % Used
============================================================
Digital domain clock dividers :    1 :    7 :    8 :  12.50%
 Analog domain clock dividers :    1 :    3 :    4 :  25.00%
                         Pins :    7 :   65 :   72 :   9.72%
                   Macrocells :    1 :  191 :  192 :   0.52%
                Unique Pterms :    0 :  384 :  384 :   0.00%
               Datapath Cells :    0 :   24 :   24 :   0.00%
                 Status Cells :    0 :   24 :   24 :   0.00%
         Control/Count7 Cells :    0 :   24 :   24 :   0.00%
                   Sync Cells :    0 :   96 :   96 :   0.00%
                         Drqs :    0 :   24 :   24 :   0.00%
                   Interrupts :    3 :   29 :   32 :   9.38%
             DSM Fixed Blocks :    1 :    0 :    1 : 100.00%
           VIDAC Fixed Blocks :    0 :    4 :    4 :   0.00%
              SC Fixed Blocks :    0 :    4 :    4 :   0.00%
      Comparator Fixed Blocks :    0 :    4 :    4 :   0.00%
           Opamp Fixed Blocks :    0 :    4 :    4 :   0.00%
             CapSense Buffers :    0 :    2 :    2 :   0.00%
             CAN Fixed Blocks :    0 :    1 :    1 :   0.00%
       Decimator Fixed Blocks :    1 :    0 :    1 : 100.00%
             I2C Fixed Blocks :    1 :    0 :    1 : 100.00%
           Timer Fixed Blocks :    0 :    4 :    4 :   0.00%
             DFB Fixed Blocks :    0 :    1 :    1 :   0.00%
             USB Fixed Blocks :    0 :    1 :    1 :   0.00%
             LCD Fixed Blocks :    0 :    1 :    1 :   0.00%
            EMIF Fixed Blocks :    0 :    1 :    1 :   0.00%
             LPF Fixed Blocks :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.013ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.298ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_5@[IOP=(6)][IoId=(5)]: Pot_In(0) (fixed)
[IOP=(12)][IoId=(0)]: SCL_SDA(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)]: SCL_SDA(1) (fixed)
IO_0@[IOP=(12)][IoId=(0)]: SCL_SDA_SIOREF_0 (fixed)
Vref[6]@[FFB(Vref,6)]: \ADC:ADC_Vssa_1:vRef_1\
DSM[0]@[FFB(DSM,0)]: \ADC:DSM4\
Analog Placement Results:
IO_5@[IOP=(6)][IoId=(5)]: Pot_In(0) (fixed)
[IOP=(12)][IoId=(0)]: SCL_SDA(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)]: SCL_SDA(1) (fixed)
IO_0@[IOP=(12)][IoId=(0)]: SCL_SDA_SIOREF_0 (fixed)
Vref[6]@[FFB(Vref,6)]: \ADC:ADC_Vssa_1:vRef_1\
DSM[0]@[FFB(DSM,0)]: \ADC:DSM4\

Analog Placement phase: Elapsed time ==> 0s.169ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
============ VeraRouter Final Answer Routes ============
Connect Signal: \ADC:Net_520\ => (dsm0- (551)) 
Route#010: 
  (dsm0- (551)) 
Connect Signal: \ADC:Net_690\ => (VRef Block Vssa (1074)) 
Route#011: 
  (VRef Block Vssa (1074)) 
Connect Signal: Net_137 => (GPIO P6[5] (315)) (dsm0+ (550)) 
Route#014: 
  (dsm0+ (550)) [dsm0+ Wire [648]] 
    (DSM+ Sw__8a (542)) [DSM+ Sw__8b [201]] (DSM+ Sw__8c (543)##) [AGL[1] [605]] 
    (GPIO P6[5] Sw__1c (319)##) [GPIO P6[5] Sw__1b [111]] (GPIO P6[5] Sw__1a (318)) [GPIO P6[5] Wire [611]] 
    (GPIO P6[5] (315)) 
Connect Signal: \ADC:Net_580\ => (dsm0expin1 (568)) 
Route#015: 
  (dsm0expin1 (568)) 
Connect Signal: \ADC:Net_573\ => (dsm0expin2 (569)) 
Route#016: 
  (dsm0expin2 (569)) 
Connect Signal: \ADC:Net_570\ => (dsm0extvssa (570)) 
Route#017: 
  (dsm0extvssa (570)) 
Connect Signal: \ADC:Net_677\ => (dsm0qtzref (572)) 
Route#018: 
  (dsm0qtzref (572)) 
Connect Mux: Amux::\ADC:AMux\ => { 
  (dsm0- (551)) } -->> {{  { 
  (VRef Block Vssa (1074)) } || { 
  (VRef Block Vssa (1074)) } }}
Route#012: 
  (dsm0- (551)) [dsm0- Wire [650]] 
    (DSM- Sw__6a (564)) [DSM- Sw__6b [211]] (DSM- Sw__6c (565)##) 
Route#013: 
  (DSM- Sw__6c (565)##) [Vssa Wire Alt2 [651]] 
    (Vssa Wire Alt2 Sw (1076)) [Vssa Wire [708]] 
    (VRef Block Vssa (1074)) 
Analog Routing phase: Elapsed time ==> 1s.192ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    1 :   47 :   48 :   2.08%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            0.00
                   Pterms :            0.00
               Macrocells :            1.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.251ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 80, final cost is 52 (35.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          1 :       0.00 :       1.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(15)] 
    interrupt: Name =\EZI2C:isr\
        PORT MAP (
            interrupt => \EZI2C:Net_172\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(22)] 
    interrupt: Name =ISR_UpBuff
        PORT MAP (
            interrupt => Net_140 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(29)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_140 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 is empty
Port 1 is empty
Port 2 is empty
Port 3 is empty
Port 4 is empty
Port 5 is empty
Port 6 contains the following IO cells:
[IoId=5]: 
Pin : Name = Pot_In(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_137 ,
        annotation => P6_5 ,
        pad => Pot_In(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCL_SDA(0)
    Attributes:
        Alias: scl
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, SIO
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        fb => \EZI2C:Net_175\ ,
        input => \EZI2C:Net_174\ ,
        annotation => P12_1 ,
        pad => SCL_SDA(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SCL_SDA(1)
    Attributes:
        Alias: sda
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, SIO
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        fb => \EZI2C:Net_161\ ,
        input => \EZI2C:Net_173\ ,
        annotation => P12_0 ,
        pad => SCL_SDA(1)_PAD );
    Properties:
    {
    }

Port 15 is empty
Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL 32kHz ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => \ADC:Net_487\ ,
            dclk_0 => \ADC:Net_487_local\ ,
            aclk_glb_0 => \ADC:Net_488\ ,
            aclk_0 => \ADC:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC:Net_488_adig\ ,
            clk_a_dig_0 => \ADC:Net_488_adig_local\ );
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: 
    DS Modulator @ [FFB(DSM,0)]: 
    dsmodcell: Name =\ADC:DSM4\
        PORT MAP (
            aclock => \ADC:Net_488\ ,
            vplus => Net_137 ,
            vminus => \ADC:Net_520\ ,
            reset_dec => \ADC:mod_reset\ ,
            extclk_cp_udb => \ADC:Net_487_local\ ,
            ext_pin_1 => \ADC:Net_580\ ,
            ext_pin_2 => \ADC:Net_573\ ,
            ext_vssa => \ADC:Net_570\ ,
            qtz_ref => \ADC:Net_677\ ,
            dec_clock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            dout_udb_7 => \ADC:Net_621_7\ ,
            dout_udb_6 => \ADC:Net_621_6\ ,
            dout_udb_5 => \ADC:Net_621_5\ ,
            dout_udb_4 => \ADC:Net_621_4\ ,
            dout_udb_3 => \ADC:Net_621_3\ ,
            dout_udb_2 => \ADC:Net_621_2\ ,
            dout_udb_1 => \ADC:Net_621_1\ ,
            dout_udb_0 => \ADC:Net_621_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 8
        }
Fixed Function block hod @ [FFB(Decimator,0)]: 
    Decimator Block @ [FFB(Decimator,0)]: 
    decimatorcell: Name =\ADC:DEC\
        PORT MAP (
            aclock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC:mod_reset\ ,
            interrupt => Net_140 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: 
    I2C Block @ [FFB(I2C,0)]: 
    i2ccell: Name =\EZI2C:I2C_Prim\
        PORT MAP (
            scl_in => \EZI2C:Net_175\ ,
            sda_in => \EZI2C:Net_161\ ,
            scl_out => \EZI2C:Net_174\ ,
            sda_out => \EZI2C:Net_173\ ,
            interrupt => \EZI2C:Net_172\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(Abuf,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: 
    Vref Block @ [FFB(Vref,6)]: 
    vrefcell: Name =\ADC:ADC_Vssa_1:vRef_1\
        PORT MAP (
            vout => \ADC:Net_690\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC:AMux\
        PORT MAP (
            muxin_1 => \ADC:Net_690\ ,
            muxin_0 => \ADC:Net_690\ ,
            vout => \ADC:Net_520\ );
        Properties:
        {
            api_type = 0
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |            | 
Port | Pin | Fixed |      Type |       Drive Mode |       Name | Connections
-----+-----+-------+-----------+------------------+------------+-----------------------------------------
   6 |   5 |     * |      NONE |      HI_Z_ANALOG |  Pot_In(0) | Analog(Net_137)
-----+-----+-------+-----------+------------------+------------+-----------------------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO | SCL_SDA(0) | FB(\EZI2C:Net_175\), In(\EZI2C:Net_174\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO | SCL_SDA(1) | FB(\EZI2C:Net_161\), In(\EZI2C:Net_173\)
---------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.002ms
Digital Placement phase: Elapsed time ==> 0s.367ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.168ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.256ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.107ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in I2C_Slave_timing.html
Static timing analysis phase: Elapsed time ==> 0s.289ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.294ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.179ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.263ms
API generation phase: Elapsed time ==> 1s.517ms
Dependency generation phase: Elapsed time ==> 0s.004ms
Cleanup phase: Elapsed time ==> 0s.000ms
