

================================================================
== Vivado HLS Report for 'array_mem_perform'
================================================================
* Date:           Wed Jul 24 20:41:28 2019

* Version:        2019.2.0 (Build 2598131 on Mon Jul 22 21:19:42 MDT 2019)
* Project:        proj_array_mem_perform
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     2.586|        1.08|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  130|  130|  130|  130|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- SUM_LOOP  |  127|  127|         2|          1|          1|   126|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       50|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       87|    -|
|Register             |        -|      -|       39|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|       39|      137|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln102_fu_143_p2     |     +    |      0|  0|   8|           1|           8|
    |add_ln1307_1_fu_175_p2  |     +    |      0|  0|   9|           9|           9|
    |add_ln1307_fu_161_p2    |     +    |      0|  0|   8|           8|           8|
    |add_ln654_fu_185_p2     |     +    |      0|  0|  10|          10|          10|
    |icmp_ln102_fu_132_p2    |   icmp   |      0|  0|  13|           8|           9|
    |ap_enable_pp0           |    xor   |      0|  0|   2|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|  50|          37|          46|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |empty_7_reg_113          |   9|          2|    7|         14|
    |empty_reg_104            |   9|          2|    7|         14|
    |i_reg_81                 |   9|          2|    8|         16|
    |mem_Addr_A_orig          |  15|          3|   32|         96|
    |sum_reg_92               |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  87|         18|   66|        167|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |empty_7_reg_113          |   7|   0|    7|          0|
    |empty_reg_104            |   7|   0|    7|          0|
    |i_reg_81                 |   8|   0|    8|          0|
    |icmp_ln102_reg_211       |   1|   0|    1|          0|
    |sum_reg_92               |  10|   0|   10|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  39|   0|   39|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------+-----+-----+------------+-------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | array_mem_perform | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | array_mem_perform | return value |
|ap_start    |  in |    1| ap_ctrl_hs | array_mem_perform | return value |
|ap_done     | out |    1| ap_ctrl_hs | array_mem_perform | return value |
|ap_idle     | out |    1| ap_ctrl_hs | array_mem_perform | return value |
|ap_ready    | out |    1| ap_ctrl_hs | array_mem_perform | return value |
|ap_return   | out |   10| ap_ctrl_hs | array_mem_perform | return value |
|mem_Addr_A  | out |   32|    bram    |        mem        |     array    |
|mem_EN_A    | out |    1|    bram    |        mem        |     array    |
|mem_WEN_A   | out |    1|    bram    |        mem        |     array    |
|mem_Din_A   | out |    8|    bram    |        mem        |     array    |
|mem_Dout_A  |  in |    8|    bram    |        mem        |     array    |
|mem_Clk_A   | out |    1|    bram    |        mem        |     array    |
|mem_Rst_A   | out |    1|    bram    |        mem        |     array    |
|mem_Addr_B  | out |   32|    bram    |        mem        |     array    |
|mem_EN_B    | out |    1|    bram    |        mem        |     array    |
|mem_WEN_B   | out |    1|    bram    |        mem        |     array    |
|mem_Din_B   | out |    8|    bram    |        mem        |     array    |
|mem_Dout_B  |  in |    8|    bram    |        mem        |     array    |
|mem_Clk_B   | out |    1|    bram    |        mem        |     array    |
|mem_Rst_B   | out |    1|    bram    |        mem        |     array    |
+------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 3 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i8 %mem, i64, i64"   --->   Operation 6 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (1.15ns)   --->   "%mem_load = load i7 %mem_addr"   --->   Operation 7 'load' 'mem_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i8 %mem, i64, i64"   --->   Operation 8 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (1.15ns)   --->   "%mem_load_1 = load i7 %mem_addr_1"   --->   Operation 9 'load' 'mem_load_1' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 11 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %mem, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %mem"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (1.15ns)   --->   "%mem_load = load i7 %mem_addr"   --->   Operation 15 'load' 'mem_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln135 = trunc i8 %mem_load"   --->   Operation 16 'trunc' 'trunc_ln135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/2] (1.15ns)   --->   "%mem_load_1 = load i7 %mem_addr_1"   --->   Operation 17 'load' 'mem_load_1' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln135_1 = trunc i8 %mem_load_1"   --->   Operation 18 'trunc' 'trunc_ln135_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.60ns)   --->   "%br_ln102 = br void %for.cond" [array_mem_perform.cpp:102]   --->   Operation 19 'br' 'br_ln102' <Predicate = true> <Delay = 0.60>

State 3 <SV = 2> <Delay = 1.15>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%i = phi i8 %add_ln102, void %for.inc, i8, void %entry" [array_mem_perform.cpp:102]   --->   Operation 20 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.58ns)   --->   "%icmp_ln102 = icmp_eq  i8 %i, i8" [array_mem_perform.cpp:102]   --->   Operation 21 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i8 %i" [array_mem_perform.cpp:98]   --->   Operation 22 'zext' 'zext_ln98' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i8 %mem, i64, i64 %zext_ln98"   --->   Operation 23 'getelementptr' 'mem_addr_2' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 24 [2/2] (1.15ns)   --->   "%mem_load_2 = load i7 %mem_addr_2"   --->   Operation 24 'load' 'mem_load_2' <Predicate = (!icmp_ln102)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_3 : Operation 25 [1/1] (0.48ns)   --->   "%add_ln102 = add i8, i8 %i" [array_mem_perform.cpp:102]   --->   Operation 25 'add' 'add_ln102' <Predicate = (!icmp_ln102)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.58>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%sum = phi i10 %add_ln654, void %for.inc, i10, void %entry"   --->   Operation 26 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%empty = phi i7 %empty_7, void %for.inc, i7 %trunc_ln135, void %entry"   --->   Operation 27 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%empty_7 = phi i7 %trunc_ln135_2, void %for.inc, i7 %trunc_ln135_1, void %entry"   --->   Operation 28 'phi' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln98 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [array_mem_perform.cpp:98]   --->   Operation 29 'specloopname' 'specloopname_ln98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln98 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_3" [array_mem_perform.cpp:98]   --->   Operation 30 'specpipeline' 'specpipeline_ln98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%empty_8 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 31 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln102 = br i1 %icmp_ln102, void %for.inc, void %for.end" [array_mem_perform.cpp:102]   --->   Operation 32 'br' 'br_ln102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/2] (1.15ns)   --->   "%mem_load_2 = load i7 %mem_addr_2"   --->   Operation 33 'load' 'mem_load_2' <Predicate = (!icmp_ln102)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln135_2 = trunc i8 %mem_load_2"   --->   Operation 34 'trunc' 'trunc_ln135_2' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln169 = sext i7 %trunc_ln135_2"   --->   Operation 35 'sext' 'sext_ln169' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln169_1 = sext i7 %empty_7"   --->   Operation 36 'sext' 'sext_ln169_1' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.40ns)   --->   "%add_ln1307 = add i8 %sext_ln169, i8 %sext_ln169_1"   --->   Operation 37 'add' 'add_ln1307' <Predicate = (!icmp_ln102)> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln169_2 = sext i8 %add_ln1307"   --->   Operation 38 'sext' 'sext_ln169_2' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln169_3 = sext i7 %empty"   --->   Operation 39 'sext' 'sext_ln169_3' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.48ns)   --->   "%add_ln1307_1 = add i9 %sext_ln169_2, i9 %sext_ln169_3"   --->   Operation 40 'add' 'add_ln1307_1' <Predicate = (!icmp_ln102)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln654 = sext i9 %add_ln1307_1"   --->   Operation 41 'sext' 'sext_ln654' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.54ns)   --->   "%add_ln654 = add i10 %sext_ln654, i10 %sum"   --->   Operation 42 'add' 'add_ln654' <Predicate = (!icmp_ln102)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln102 = br void %for.cond" [array_mem_perform.cpp:102]   --->   Operation 43 'br' 'br_ln102' <Predicate = (!icmp_ln102)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln109 = ret i10 %sum" [array_mem_perform.cpp:109]   --->   Operation 44 'ret' 'ret_ln109' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=bram:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mem_addr          (getelementptr    ) [ 001000]
mem_addr_1        (getelementptr    ) [ 001000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
mem_load          (load             ) [ 000000]
trunc_ln135       (trunc            ) [ 001110]
mem_load_1        (load             ) [ 000000]
trunc_ln135_1     (trunc            ) [ 001110]
br_ln102          (br               ) [ 001110]
i                 (phi              ) [ 000100]
icmp_ln102        (icmp             ) [ 000110]
zext_ln98         (zext             ) [ 000000]
mem_addr_2        (getelementptr    ) [ 000110]
add_ln102         (add              ) [ 001110]
sum               (phi              ) [ 000111]
empty             (phi              ) [ 000110]
empty_7           (phi              ) [ 001110]
specloopname_ln98 (specloopname     ) [ 000000]
specpipeline_ln98 (specpipeline     ) [ 000000]
empty_8           (speclooptripcount) [ 000000]
br_ln102          (br               ) [ 000000]
mem_load_2        (load             ) [ 000000]
trunc_ln135_2     (trunc            ) [ 001110]
sext_ln169        (sext             ) [ 000000]
sext_ln169_1      (sext             ) [ 000000]
add_ln1307        (add              ) [ 000000]
sext_ln169_2      (sext             ) [ 000000]
sext_ln169_3      (sext             ) [ 000000]
add_ln1307_1      (add              ) [ 000000]
sext_ln654        (sext             ) [ 000000]
add_ln654         (add              ) [ 001110]
br_ln102          (br               ) [ 001110]
ret_ln109         (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="mem_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="1" slack="0"/>
<pin id="50" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_access_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="7" slack="0"/>
<pin id="56" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="57" dir="0" index="2" bw="0" slack="0"/>
<pin id="68" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="69" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="70" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="58" dir="1" index="3" bw="8" slack="0"/>
<pin id="71" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mem_load/1 mem_load_1/1 mem_load_2/3 "/>
</bind>
</comp>

<comp id="60" class="1004" name="mem_addr_1_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="1" slack="0"/>
<pin id="64" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_1/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="mem_addr_2_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="8" slack="0"/>
<pin id="77" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_2/3 "/>
</bind>
</comp>

<comp id="81" class="1005" name="i_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="8" slack="1"/>
<pin id="83" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="85" class="1004" name="i_phi_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="0"/>
<pin id="87" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="3" slack="1"/>
<pin id="89" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="92" class="1005" name="sum_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="10" slack="1"/>
<pin id="94" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="sum_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="10" slack="0"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="1" slack="2"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/4 "/>
</bind>
</comp>

<comp id="104" class="1005" name="empty_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="106" dir="1" index="1" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="empty_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="7" slack="0"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="7" slack="2"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="113" class="1005" name="empty_7_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="7" slack="0"/>
<pin id="115" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="empty_7 (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="empty_7_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="7" slack="0"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="7" slack="2"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_7/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="trunc_ln135_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln135/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="trunc_ln135_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln135_1/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln102_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln102/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln98_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="add_ln102_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="8" slack="0"/>
<pin id="146" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="trunc_ln135_2_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln135_2/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="sext_ln169_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="0"/>
<pin id="155" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln169/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="sext_ln169_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="7" slack="0"/>
<pin id="159" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln169_1/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln1307_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="7" slack="0"/>
<pin id="163" dir="0" index="1" bw="7" slack="0"/>
<pin id="164" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1307/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="sext_ln169_2_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln169_2/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="sext_ln169_3_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="7" slack="0"/>
<pin id="173" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln169_3/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln1307_1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="0" index="1" bw="7" slack="0"/>
<pin id="178" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1307_1/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="sext_ln654_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="9" slack="0"/>
<pin id="183" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln654/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="add_ln654_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="9" slack="0"/>
<pin id="187" dir="0" index="1" bw="10" slack="0"/>
<pin id="188" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln654/4 "/>
</bind>
</comp>

<comp id="191" class="1005" name="mem_addr_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="1"/>
<pin id="193" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="196" class="1005" name="mem_addr_1_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="1"/>
<pin id="198" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_1 "/>
</bind>
</comp>

<comp id="201" class="1005" name="trunc_ln135_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="7" slack="2"/>
<pin id="203" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln135 "/>
</bind>
</comp>

<comp id="206" class="1005" name="trunc_ln135_1_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="2"/>
<pin id="208" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln135_1 "/>
</bind>
</comp>

<comp id="211" class="1005" name="icmp_ln102_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln102 "/>
</bind>
</comp>

<comp id="215" class="1005" name="mem_addr_2_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="7" slack="1"/>
<pin id="217" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_2 "/>
</bind>
</comp>

<comp id="220" class="1005" name="add_ln102_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln102 "/>
</bind>
</comp>

<comp id="225" class="1005" name="trunc_ln135_2_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="7" slack="0"/>
<pin id="227" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="trunc_ln135_2 "/>
</bind>
</comp>

<comp id="230" class="1005" name="add_ln654_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="0"/>
<pin id="232" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln654 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="59"><net_src comp="46" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="54" pin=2"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="80"><net_src comp="73" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="84"><net_src comp="24" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="81" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="103"><net_src comp="96" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="116"><net_src comp="113" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="123"><net_src comp="117" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="127"><net_src comp="54" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="54" pin="7"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="85" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="26" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="85" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="147"><net_src comp="28" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="85" pin="4"/><net_sink comp="143" pin=1"/></net>

<net id="152"><net_src comp="54" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="117" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="153" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="157" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="161" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="107" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="167" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="171" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="175" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="96" pin="4"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="46" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="199"><net_src comp="60" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="204"><net_src comp="124" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="209"><net_src comp="128" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="214"><net_src comp="132" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="73" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="223"><net_src comp="143" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="228"><net_src comp="149" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="233"><net_src comp="185" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="96" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: array_mem_perform : mem | {1 2 3 4 }
  - Chain level:
	State 1
		mem_load : 1
		mem_load_1 : 1
	State 2
		trunc_ln135 : 1
		trunc_ln135_1 : 1
	State 3
		icmp_ln102 : 1
		zext_ln98 : 1
		mem_addr_2 : 2
		mem_load_2 : 3
		add_ln102 : 1
	State 4
		trunc_ln135_2 : 1
		sext_ln169 : 2
		sext_ln169_1 : 1
		add_ln1307 : 3
		sext_ln169_2 : 4
		sext_ln169_3 : 1
		add_ln1307_1 : 5
		sext_ln654 : 6
		add_ln654 : 7
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   add_ln102_fu_143   |    0    |    8    |
|    add   |   add_ln1307_fu_161  |    0    |    7    |
|          |  add_ln1307_1_fu_175 |    0    |    8    |
|          |   add_ln654_fu_185   |    0    |    10   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln102_fu_132  |    0    |    11   |
|----------|----------------------|---------|---------|
|          |  trunc_ln135_fu_124  |    0    |    0    |
|   trunc  | trunc_ln135_1_fu_128 |    0    |    0    |
|          | trunc_ln135_2_fu_149 |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |   zext_ln98_fu_138   |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   sext_ln169_fu_153  |    0    |    0    |
|          |  sext_ln169_1_fu_157 |    0    |    0    |
|   sext   |  sext_ln169_2_fu_167 |    0    |    0    |
|          |  sext_ln169_3_fu_171 |    0    |    0    |
|          |   sext_ln654_fu_181  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    44   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  add_ln102_reg_220  |    8   |
|  add_ln654_reg_230  |   10   |
|   empty_7_reg_113   |    7   |
|    empty_reg_104    |    7   |
|       i_reg_81      |    8   |
|  icmp_ln102_reg_211 |    1   |
|  mem_addr_1_reg_196 |    7   |
|  mem_addr_2_reg_215 |    7   |
|   mem_addr_reg_191  |    7   |
|      sum_reg_92     |   10   |
|trunc_ln135_1_reg_206|    7   |
|trunc_ln135_2_reg_225|    7   |
| trunc_ln135_reg_201 |    7   |
+---------------------+--------+
|        Total        |   93   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_54 |  p0  |   4  |   7  |   28   ||    21   |
| grp_access_fu_54 |  p2  |   2  |   0  |    0   ||    9    |
|    sum_reg_92    |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   48   ||  1.8375 ||    39   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   44   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   39   |
|  Register |    -   |   93   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   93   |   83   |
+-----------+--------+--------+--------+
