<profile>

<section name = "Vivado HLS Report for 'Pool'" level="0">
<item name = "Date">Thu Aug 20 20:15:30 2020
</item>
<item name = "Version">2016.4 (Build 1722992 on Wed Mar 08 18:30:27 MST 2017)</item>
<item name = "Project">pool_core</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.82, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">20, ?, 21, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">0, ?, 2 ~ 4752116027679272, -, -, 0 ~ 65535, no</column>
<column name=" + Loop 1.1">0, 4752116027679270, 2 ~ 72512642522, -, -, 0 ~ 65535, no</column>
<column name="  ++ Loop 1.1.1">0, 72512642520, 13 ~ 1106472, -, -, 0 ~ 65535, no</column>
<column name="   +++ Loop 1.1.1.1">0, 1106445, 4 ~ 4339, -, -, 0 ~ 255, no</column>
<column name="    ++++ Loop 1.1.1.1.1">0, 4335, 2 ~ 17, -, -, 0 ~ 255, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 4, -, -</column>
<column name="Expression">-, 1, 0, 560</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, 6, 2354, 3361</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 478</column>
<column name="Register">-, -, 1121, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">~0, 5, 3, 8</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Pool_AXILiteS_s_axi_U">Pool_AXILiteS_s_axi, 0, 0, 214, 300</column>
<column name="Pool_fadd_32ns_32bkb_U0">Pool_fadd_32ns_32bkb, 0, 2, 205, 390</column>
<column name="Pool_fcmp_32ns_32eOg_U3">Pool_fcmp_32ns_32eOg, 0, 0, 66, 239</column>
<column name="Pool_fdiv_32ns_32cud_U1">Pool_fdiv_32ns_32cud, 0, 0, 761, 994</column>
<column name="Pool_gmem_m_axi_U">Pool_gmem_m_axi, 2, 0, 512, 580</column>
<column name="Pool_mul_32s_16nshbi_U7">Pool_mul_32s_16nshbi, 0, 2, 0, 0</column>
<column name="Pool_mul_32s_16s_g8j_U6">Pool_mul_32s_16s_g8j, 0, 2, 0, 0</column>
<column name="Pool_sitofp_32ns_dEe_U2">Pool_sitofp_32ns_dEe, 0, 0, 340, 554</column>
<column name="Pool_udiv_16ns_8nfYi_U4">Pool_udiv_16ns_8nfYi, 0, 0, 128, 152</column>
<column name="Pool_udiv_16ns_8nfYi_U5">Pool_udiv_16ns_8nfYi, 0, 0, 128, 152</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="Pool_mac_muladd_1jbC_U9">Pool_mac_muladd_1jbC, i0 * i1 + i2</column>
<column name="Pool_mac_muladd_1jbC_U10">Pool_mac_muladd_1jbC, i0 * i1 + i2</column>
<column name="Pool_mac_muladd_1jbC_U11">Pool_mac_muladd_1jbC, i0 * i1 + i2</column>
<column name="Pool_mul_mul_16nsibs_U8">Pool_mul_mul_16nsibs, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="r_V_6_fu_384_p2">*, 1, 0, 0, 8, 8</column>
<column name="c_fu_449_p2">+, 0, 0, 16, 16, 1</column>
<column name="feature_in2_sum5_fu_562_p2">+, 0, 0, 32, 32, 32</column>
<column name="feature_in2_sum6_fu_763_p2">+, 0, 0, 32, 32, 32</column>
<column name="feature_in2_sum_fu_555_p2">+, 0, 0, 32, 32, 32</column>
<column name="feature_out4_sum_fu_787_p2">+, 0, 0, 16, 32, 32</column>
<column name="grp_fu_778_p0">+, 0, 0, 32, 32, 32</column>
<column name="h_V_fu_511_p2">+, 0, 0, 16, 16, 16</column>
<column name="i_fu_470_p2">+, 0, 0, 16, 16, 1</column>
<column name="ii_fu_501_p2">+, 0, 0, 8, 8, 1</column>
<column name="j_fu_490_p2">+, 0, 0, 16, 16, 1</column>
<column name="jj_fu_536_p2">+, 0, 0, 8, 8, 1</column>
<column name="next_mul1_fu_455_p2">+, 0, 0, 32, 32, 32</column>
<column name="next_mul9_fu_460_p2">+, 0, 0, 16, 16, 16</column>
<column name="next_mul_fu_476_p2">+, 0, 0, 16, 16, 16</column>
<column name="tmp_12_fu_526_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_13_fu_783_p2">+, 0, 0, 16, 32, 32</column>
<column name="w_V_fu_546_p2">+, 0, 0, 16, 16, 16</column>
<column name="tmp_24_fu_741_p2">and, 0, 0, 1, 1, 1</column>
<column name="tmp_26_fu_747_p2">and, 0, 0, 1, 1, 1</column>
<column name="tmp_33_fu_650_p2">and, 0, 0, 1, 1, 1</column>
<column name="tmp_35_fu_656_p2">and, 0, 0, 1, 1, 1</column>
<column name="exitcond1_fu_465_p2">icmp, 0, 0, 6, 16, 16</column>
<column name="exitcond2_fu_496_p2">icmp, 0, 0, 3, 8, 8</column>
<column name="exitcond3_fu_531_p2">icmp, 0, 0, 3, 8, 8</column>
<column name="exitcond4_fu_444_p2">icmp, 0, 0, 6, 16, 16</column>
<column name="exitcond_fu_485_p2">icmp, 0, 0, 6, 16, 16</column>
<column name="notlhs1_fu_705_p2">icmp, 0, 0, 3, 8, 2</column>
<column name="notlhs2_fu_723_p2">icmp, 0, 0, 3, 8, 2</column>
<column name="notlhs9_fu_632_p2">icmp, 0, 0, 3, 8, 2</column>
<column name="notlhs_fu_614_p2">icmp, 0, 0, 3, 8, 2</column>
<column name="notrhs1_fu_711_p2">icmp, 0, 0, 8, 23, 1</column>
<column name="notrhs2_fu_729_p2">icmp, 0, 0, 8, 23, 1</column>
<column name="notrhs3_fu_638_p2">icmp, 0, 0, 8, 23, 1</column>
<column name="notrhs_fu_620_p2">icmp, 0, 0, 8, 23, 1</column>
<column name="tmp_2_fu_405_p2">icmp, 0, 0, 1, 2, 1</column>
<column name="tmp_9_fu_413_p2">icmp, 0, 0, 1, 2, 1</column>
<column name="ap_block_state29_io">or, 0, 0, 1, 1, 1</column>
<column name="ap_block_state36">or, 0, 0, 1, 1, 1</column>
<column name="tmp_21_fu_717_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_23_fu_735_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_31_fu_626_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_32_fu_644_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_6_fu_426_p2">or, 0, 0, 1, 1, 1</column>
<column name="feature_in_load_1_su_fu_752_p3">select, 0, 0, 32, 1, 32</column>
<column name="p_sum_fu_432_p3">select, 0, 0, 32, 1, 32</column>
<column name="sum_3_feature_in_loa_fu_661_p3">select, 0, 0, 32, 1, 32</column>
<column name="sum_fu_418_p3">select, 0, 0, 31, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">182, 80, 1, 80</column>
<column name="ap_sig_ioackin_gmem_ARREADY">1, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem_AWREADY">1, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem_WREADY">1, 2, 1, 2</column>
<column name="gmem_ARADDR">32, 4, 32, 128</column>
<column name="gmem_blk_n_AR">1, 2, 1, 2</column>
<column name="gmem_blk_n_AW">1, 2, 1, 2</column>
<column name="gmem_blk_n_B">1, 2, 1, 2</column>
<column name="gmem_blk_n_R">1, 2, 1, 2</column>
<column name="gmem_blk_n_W">1, 2, 1, 2</column>
<column name="i_op_assign_1_reg_225">16, 2, 16, 32</column>
<column name="i_op_assign_2_reg_258">8, 2, 8, 16</column>
<column name="i_op_assign_3_reg_281">8, 2, 8, 16</column>
<column name="i_op_assign_reg_248">32, 2, 32, 64</column>
<column name="i_op_assign_s_reg_190">16, 2, 16, 32</column>
<column name="op_assign_8_reg_179">16, 2, 16, 32</column>
<column name="phi_mul1_reg_213">32, 2, 32, 64</column>
<column name="phi_mul8_reg_201">16, 2, 16, 32</column>
<column name="phi_mul_reg_236">16, 2, 16, 32</column>
<column name="sum_3_be_reg_292">32, 4, 32, 128</column>
<column name="sum_3_reg_269">32, 2, 32, 64</column>
<column name="sum_5_reg_308">32, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="CHin_V_read_reg_852">16, 0, 16, 0</column>
<column name="Kx_V_read_reg_836">8, 0, 8, 0</column>
<column name="Ky_V_read_reg_831">8, 0, 8, 0</column>
<column name="Win_V_read_reg_841">16, 0, 16, 0</column>
<column name="ap_CS_fsm">79, 0, 79, 0</column>
<column name="ap_reg_ioackin_gmem_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_WREADY">1, 0, 1, 0</column>
<column name="c_reg_955">16, 0, 16, 0</column>
<column name="feature_in1_reg_863">30, 0, 30, 0</column>
<column name="feature_in2_sum5_reg_1036">32, 0, 32, 0</column>
<column name="feature_in2_sum6_reg_1073">32, 0, 32, 0</column>
<column name="feature_in2_sum_reg_1031">32, 0, 32, 0</column>
<column name="feature_out3_reg_858">30, 0, 30, 0</column>
<column name="feature_out4_sum_reg_1104">32, 0, 32, 0</column>
<column name="i_op_assign_15_cast5_reg_983">16, 0, 32, 16</column>
<column name="i_op_assign_17_cast7_reg_946">16, 0, 32, 16</column>
<column name="i_op_assign_1_reg_225">16, 0, 16, 0</column>
<column name="i_op_assign_2_reg_258">8, 0, 8, 0</column>
<column name="i_op_assign_3_reg_281">8, 0, 8, 0</column>
<column name="i_op_assign_reg_248">32, 0, 32, 0</column>
<column name="i_op_assign_s_reg_190">16, 0, 16, 0</column>
<column name="i_reg_973">16, 0, 16, 0</column>
<column name="ii_reg_999">8, 0, 8, 0</column>
<column name="j_reg_991">16, 0, 16, 0</column>
<column name="jj_reg_1019">8, 0, 8, 0</column>
<column name="lhs_V_reg_868">8, 0, 16, 8</column>
<column name="mode_V_read_reg_825">2, 0, 2, 0</column>
<column name="next_mul1_reg_960">32, 0, 32, 0</column>
<column name="next_mul9_reg_965">16, 0, 16, 0</column>
<column name="next_mul_reg_978">16, 0, 16, 0</column>
<column name="op_assign_8_reg_179">16, 0, 16, 0</column>
<column name="p_sum_reg_936">18, 0, 32, 14</column>
<column name="phi_mul1_reg_213">32, 0, 32, 0</column>
<column name="phi_mul8_reg_201">16, 0, 16, 0</column>
<column name="phi_mul_reg_236">16, 0, 16, 0</column>
<column name="r_V_5_reg_904">16, 0, 16, 0</column>
<column name="r_V_6_reg_882">16, 0, 16, 0</column>
<column name="reg_338">32, 0, 32, 0</column>
<column name="rhs_V_1_reg_919">16, 0, 32, 16</column>
<column name="rhs_V_reg_875">8, 0, 16, 8</column>
<column name="sum_2_reg_1084">32, 0, 32, 0</column>
<column name="sum_3_be_reg_292">32, 0, 32, 0</column>
<column name="sum_3_reg_269">32, 0, 32, 0</column>
<column name="sum_5_reg_308">32, 0, 32, 0</column>
<column name="tmp1_reg_1099">32, 0, 32, 0</column>
<column name="tmp2_reg_941">32, 0, 32, 0</column>
<column name="tmp_12_reg_1009">32, 0, 32, 0</column>
<column name="tmp_25_reg_1058">1, 0, 1, 0</column>
<column name="tmp_2_reg_927">1, 0, 1, 0</column>
<column name="tmp_34_reg_1053">1, 0, 1, 0</column>
<column name="tmp_3_reg_909">16, 0, 32, 16</column>
<column name="tmp_4_reg_931">32, 0, 32, 0</column>
<column name="tmp_5_reg_914">16, 0, 16, 0</column>
<column name="tmp_7_reg_892">30, 0, 32, 2</column>
<column name="tmp_8_reg_897">30, 0, 32, 2</column>
<column name="w_V_reg_1024">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 7, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 7, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, Pool, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, Pool, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, Pool, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
