# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../RatMem.srcs/sources_1/bd/read_write_master/ipshared/ec67/hdl" --include "../../../../RatMem.srcs/sources_1/bd/read_write_master/ipshared/02c8/hdl/verilog" --include "../../../../RatMem.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../RatMem.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../RatMem.srcs/sources_1/bd/design_1/ipshared/cfaa/hdl" --include "/home/renato/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../RatMem.ip_user_files/bd/read_write_master/sim/read_write_master.v" \
"../../../../RatMem.ip_user_files/bd/read_write_master/ipshared/e1a5/hdl/reader_v1_0_M00_AXI.v" \
"../../../../RatMem.ip_user_files/bd/read_write_master/ipshared/e1a5/hdl/reader_v1_0.v" \
"../../../../RatMem.ip_user_files/bd/read_write_master/ip/read_write_master_reader_0_0/sim/read_write_master_reader_0_0.v" \
"../../../../RatMem.ip_user_files/bd/read_write_master/ipshared/455a/hdl/writer_v1_0_M00_AXI.v" \
"../../../../RatMem.ip_user_files/bd/read_write_master/ipshared/455a/hdl/writer_v1_0.v" \
"../../../../RatMem.ip_user_files/bd/read_write_master/ip/read_write_master_writer_0_1/sim/read_write_master_writer_0_1.v" \

sv xil_defaultlib  --include "../../../../RatMem.srcs/sources_1/bd/read_write_master/ipshared/ec67/hdl" --include "../../../../RatMem.srcs/sources_1/bd/read_write_master/ipshared/02c8/hdl/verilog" --include "../../../../RatMem.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../RatMem.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../RatMem.srcs/sources_1/bd/design_1/ipshared/cfaa/hdl" --include "/home/renato/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../RatMem.ip_user_files/bd/read_write_master/ip/read_write_master_axi_vip_0_0/sim/read_write_master_axi_vip_0_0_pkg.sv" \
"../../../../RatMem.ip_user_files/bd/read_write_master/ip/read_write_master_axi_vip_0_0/sim/read_write_master_axi_vip_0_0.sv" \
"../../../../RatMem.ip_user_files/bd/read_write_master/ip/read_write_master_axi_vip_1_1/sim/read_write_master_axi_vip_1_1_pkg.sv" \
"../../../../RatMem.ip_user_files/bd/read_write_master/ip/read_write_master_axi_vip_1_1/sim/read_write_master_axi_vip_1_1.sv" \

verilog xil_defaultlib  --include "../../../../RatMem.srcs/sources_1/bd/read_write_master/ipshared/ec67/hdl" --include "../../../../RatMem.srcs/sources_1/bd/read_write_master/ipshared/02c8/hdl/verilog" --include "../../../../RatMem.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../RatMem.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../RatMem.srcs/sources_1/bd/design_1/ipshared/cfaa/hdl" --include "/home/renato/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../RatMem.srcs/sources_1/bd/read_write_master/hdl/read_write_master_wrapper.v" \

sv xil_defaultlib  --include "../../../../RatMem.srcs/sources_1/bd/read_write_master/ipshared/ec67/hdl" --include "../../../../RatMem.srcs/sources_1/bd/read_write_master/ipshared/02c8/hdl/verilog" --include "../../../../RatMem.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../RatMem.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../RatMem.srcs/sources_1/bd/design_1/ipshared/cfaa/hdl" --include "/home/renato/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../RatMem.srcs/sim_1/new/TB_read_write_master.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
