// Seed: 500103770
`timescale 1 ps / 1ps
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2,
    output logic id_3
);
  assign id_0 = id_1;
  initial begin
    id_3 = id_2;
  end
endmodule
