.. _virtex2-clock:

Clock interconnect
==================

.. todo:: describe this madness


Clock source — spine bottom and top
-----------------------------------

Bitstream — Virtex 2 bottom
+++++++++++++++++++++++++++

.. raw:: html
   :file: ../gen-xilinx-tile-xc2v-CLKB.V2.html

Bitstream — Virtex 2 top
++++++++++++++++++++++++

.. raw:: html
   :file: ../gen-xilinx-tile-xc2v-CLKT.V2.html

Bitstream — Virtex 2 Pro bottom
+++++++++++++++++++++++++++++++

.. raw:: html
   :file: ../gen-xilinx-tile-xc2v-CLKB.V2P.html

Bitstream — Virtex 2 Pro top
++++++++++++++++++++++++++++

.. raw:: html
   :file: ../gen-xilinx-tile-xc2v-CLKT.V2P.html

Bitstream — Virtex 2 Pro X bottom
+++++++++++++++++++++++++++++++++

.. raw:: html
   :file: ../gen-xilinx-tile-xc2v-CLKB.V2PX.html

Bitstream — Virtex 2 Pro X top
++++++++++++++++++++++++++++++

.. raw:: html
   :file: ../gen-xilinx-tile-xc2v-CLKT.V2PX.html
