
04CX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002e38  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000154  08003008  08003008  00004008  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800315c  0800315c  0000505c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800315c  0800315c  0000415c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003164  08003164  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003164  08003164  00004164  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003168  08003168  00004168  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  0800316c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000184  2000005c  080031c8  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001e0  080031c8  000051e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000467d  00000000  00000000  0000508c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001209  00000000  00000000  00009709  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000500  00000000  00000000  0000a918  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000003a0  00000000  00000000  0000ae18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020b6a  00000000  00000000  0000b1b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006ce0  00000000  00000000  0002bd22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c60b1  00000000  00000000  00032a02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f8ab3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000018f4  00000000  00000000  000f8af8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  000fa3ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000005c 	.word	0x2000005c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08002ff0 	.word	0x08002ff0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000060 	.word	0x20000060
 800020c:	08002ff0 	.word	0x08002ff0

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b082      	sub	sp, #8
 80005f0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005f2:	f000 fdaf 	bl	8001154 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005f6:	f000 f857 	bl	80006a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005fa:	f000 f8c3 	bl	8000784 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  //HAL_GPIO_WritePin(DIG_1_GPIO_Port, DIG_1_Pin, GPIO_PIN_SET); for initial testing


  sscanf(__TIME__,"%d:%d:%d",&iHours,&iMinutes,&iSeconds);
 80005fe:	4b23      	ldr	r3, [pc, #140]	@ (800068c <main+0xa0>)
 8000600:	9300      	str	r3, [sp, #0]
 8000602:	4b23      	ldr	r3, [pc, #140]	@ (8000690 <main+0xa4>)
 8000604:	4a23      	ldr	r2, [pc, #140]	@ (8000694 <main+0xa8>)
 8000606:	4924      	ldr	r1, [pc, #144]	@ (8000698 <main+0xac>)
 8000608:	4824      	ldr	r0, [pc, #144]	@ (800069c <main+0xb0>)
 800060a:	f001 fec5 	bl	8002398 <siscanf>
  ui8Time[0] = 0;//(uint8_t)(iHours/10);	// Tens of Hours
 800060e:	4b24      	ldr	r3, [pc, #144]	@ (80006a0 <main+0xb4>)
 8000610:	2200      	movs	r2, #0
 8000612:	701a      	strb	r2, [r3, #0]
  ui8Time[1] = 9;//(uint8_t)(iHours%10);	// Hours
 8000614:	4b22      	ldr	r3, [pc, #136]	@ (80006a0 <main+0xb4>)
 8000616:	2209      	movs	r2, #9
 8000618:	705a      	strb	r2, [r3, #1]
  ui8Time[2] = (uint8_t)(iMinutes/10);	// Tens Of Minutes
 800061a:	4b1d      	ldr	r3, [pc, #116]	@ (8000690 <main+0xa4>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	4a21      	ldr	r2, [pc, #132]	@ (80006a4 <main+0xb8>)
 8000620:	fb82 1203 	smull	r1, r2, r2, r3
 8000624:	1092      	asrs	r2, r2, #2
 8000626:	17db      	asrs	r3, r3, #31
 8000628:	1ad3      	subs	r3, r2, r3
 800062a:	b2da      	uxtb	r2, r3
 800062c:	4b1c      	ldr	r3, [pc, #112]	@ (80006a0 <main+0xb4>)
 800062e:	709a      	strb	r2, [r3, #2]
  ui8Time[3] = (uint8_t)(iMinutes%10);	//  Minutes
 8000630:	4b17      	ldr	r3, [pc, #92]	@ (8000690 <main+0xa4>)
 8000632:	681a      	ldr	r2, [r3, #0]
 8000634:	4b1b      	ldr	r3, [pc, #108]	@ (80006a4 <main+0xb8>)
 8000636:	fb83 1302 	smull	r1, r3, r3, r2
 800063a:	1099      	asrs	r1, r3, #2
 800063c:	17d3      	asrs	r3, r2, #31
 800063e:	1ac9      	subs	r1, r1, r3
 8000640:	460b      	mov	r3, r1
 8000642:	009b      	lsls	r3, r3, #2
 8000644:	440b      	add	r3, r1
 8000646:	005b      	lsls	r3, r3, #1
 8000648:	1ad1      	subs	r1, r2, r3
 800064a:	b2ca      	uxtb	r2, r1
 800064c:	4b14      	ldr	r3, [pc, #80]	@ (80006a0 <main+0xb4>)
 800064e:	70da      	strb	r2, [r3, #3]
  ui8Time[4] = (uint8_t)(iSeconds/10);	// Tens Of Seconds
 8000650:	4b0e      	ldr	r3, [pc, #56]	@ (800068c <main+0xa0>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	4a13      	ldr	r2, [pc, #76]	@ (80006a4 <main+0xb8>)
 8000656:	fb82 1203 	smull	r1, r2, r2, r3
 800065a:	1092      	asrs	r2, r2, #2
 800065c:	17db      	asrs	r3, r3, #31
 800065e:	1ad3      	subs	r3, r2, r3
 8000660:	b2da      	uxtb	r2, r3
 8000662:	4b0f      	ldr	r3, [pc, #60]	@ (80006a0 <main+0xb4>)
 8000664:	711a      	strb	r2, [r3, #4]
  ui8Time[5] = (uint8_t)(iSeconds%10);	// Seconds
 8000666:	4b09      	ldr	r3, [pc, #36]	@ (800068c <main+0xa0>)
 8000668:	681a      	ldr	r2, [r3, #0]
 800066a:	4b0e      	ldr	r3, [pc, #56]	@ (80006a4 <main+0xb8>)
 800066c:	fb83 1302 	smull	r1, r3, r3, r2
 8000670:	1099      	asrs	r1, r3, #2
 8000672:	17d3      	asrs	r3, r2, #31
 8000674:	1ac9      	subs	r1, r1, r3
 8000676:	460b      	mov	r3, r1
 8000678:	009b      	lsls	r3, r3, #2
 800067a:	440b      	add	r3, r1
 800067c:	005b      	lsls	r3, r3, #1
 800067e:	1ad1      	subs	r1, r2, r3
 8000680:	b2ca      	uxtb	r2, r1
 8000682:	4b07      	ldr	r3, [pc, #28]	@ (80006a0 <main+0xb4>)
 8000684:	715a      	strb	r2, [r3, #5]
//	  {
//		  Decode(i);
//		  HAL_Delay(1000);
//	  }

	  Multiplex();
 8000686:	f000 fb1b 	bl	8000cc0 <Multiplex>
 800068a:	e7fc      	b.n	8000686 <main+0x9a>
 800068c:	20000088 	.word	0x20000088
 8000690:	20000084 	.word	0x20000084
 8000694:	20000080 	.word	0x20000080
 8000698:	08003008 	.word	0x08003008
 800069c:	08003014 	.word	0x08003014
 80006a0:	20000078 	.word	0x20000078
 80006a4:	66666667 	.word	0x66666667

080006a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b094      	sub	sp, #80	@ 0x50
 80006ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ae:	f107 031c 	add.w	r3, r7, #28
 80006b2:	2234      	movs	r2, #52	@ 0x34
 80006b4:	2100      	movs	r1, #0
 80006b6:	4618      	mov	r0, r3
 80006b8:	f001 fe9c 	bl	80023f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006bc:	f107 0308 	add.w	r3, r7, #8
 80006c0:	2200      	movs	r2, #0
 80006c2:	601a      	str	r2, [r3, #0]
 80006c4:	605a      	str	r2, [r3, #4]
 80006c6:	609a      	str	r2, [r3, #8]
 80006c8:	60da      	str	r2, [r3, #12]
 80006ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006cc:	2300      	movs	r3, #0
 80006ce:	607b      	str	r3, [r7, #4]
 80006d0:	4b2a      	ldr	r3, [pc, #168]	@ (800077c <SystemClock_Config+0xd4>)
 80006d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006d4:	4a29      	ldr	r2, [pc, #164]	@ (800077c <SystemClock_Config+0xd4>)
 80006d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006da:	6413      	str	r3, [r2, #64]	@ 0x40
 80006dc:	4b27      	ldr	r3, [pc, #156]	@ (800077c <SystemClock_Config+0xd4>)
 80006de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006e4:	607b      	str	r3, [r7, #4]
 80006e6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80006e8:	2300      	movs	r3, #0
 80006ea:	603b      	str	r3, [r7, #0]
 80006ec:	4b24      	ldr	r3, [pc, #144]	@ (8000780 <SystemClock_Config+0xd8>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80006f4:	4a22      	ldr	r2, [pc, #136]	@ (8000780 <SystemClock_Config+0xd8>)
 80006f6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006fa:	6013      	str	r3, [r2, #0]
 80006fc:	4b20      	ldr	r3, [pc, #128]	@ (8000780 <SystemClock_Config+0xd8>)
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000704:	603b      	str	r3, [r7, #0]
 8000706:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000708:	2302      	movs	r3, #2
 800070a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800070c:	2301      	movs	r3, #1
 800070e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000710:	2310      	movs	r3, #16
 8000712:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000714:	2302      	movs	r3, #2
 8000716:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000718:	2300      	movs	r3, #0
 800071a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 800071c:	2310      	movs	r3, #16
 800071e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000720:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000724:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000726:	2304      	movs	r3, #4
 8000728:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800072a:	2302      	movs	r3, #2
 800072c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800072e:	2302      	movs	r3, #2
 8000730:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000732:	f107 031c 	add.w	r3, r7, #28
 8000736:	4618      	mov	r0, r3
 8000738:	f001 fb90 	bl	8001e5c <HAL_RCC_OscConfig>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d001      	beq.n	8000746 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000742:	f000 fc27 	bl	8000f94 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000746:	230f      	movs	r3, #15
 8000748:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800074a:	2302      	movs	r3, #2
 800074c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800074e:	2300      	movs	r3, #0
 8000750:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000752:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000756:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000758:	2300      	movs	r3, #0
 800075a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800075c:	f107 0308 	add.w	r3, r7, #8
 8000760:	2102      	movs	r1, #2
 8000762:	4618      	mov	r0, r3
 8000764:	f001 f864 	bl	8001830 <HAL_RCC_ClockConfig>
 8000768:	4603      	mov	r3, r0
 800076a:	2b00      	cmp	r3, #0
 800076c:	d001      	beq.n	8000772 <SystemClock_Config+0xca>
  {
    Error_Handler();
 800076e:	f000 fc11 	bl	8000f94 <Error_Handler>
  }
}
 8000772:	bf00      	nop
 8000774:	3750      	adds	r7, #80	@ 0x50
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}
 800077a:	bf00      	nop
 800077c:	40023800 	.word	0x40023800
 8000780:	40007000 	.word	0x40007000

08000784 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b08a      	sub	sp, #40	@ 0x28
 8000788:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800078a:	f107 0314 	add.w	r3, r7, #20
 800078e:	2200      	movs	r2, #0
 8000790:	601a      	str	r2, [r3, #0]
 8000792:	605a      	str	r2, [r3, #4]
 8000794:	609a      	str	r2, [r3, #8]
 8000796:	60da      	str	r2, [r3, #12]
 8000798:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800079a:	2300      	movs	r3, #0
 800079c:	613b      	str	r3, [r7, #16]
 800079e:	4b59      	ldr	r3, [pc, #356]	@ (8000904 <MX_GPIO_Init+0x180>)
 80007a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007a2:	4a58      	ldr	r2, [pc, #352]	@ (8000904 <MX_GPIO_Init+0x180>)
 80007a4:	f043 0304 	orr.w	r3, r3, #4
 80007a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007aa:	4b56      	ldr	r3, [pc, #344]	@ (8000904 <MX_GPIO_Init+0x180>)
 80007ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ae:	f003 0304 	and.w	r3, r3, #4
 80007b2:	613b      	str	r3, [r7, #16]
 80007b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007b6:	2300      	movs	r3, #0
 80007b8:	60fb      	str	r3, [r7, #12]
 80007ba:	4b52      	ldr	r3, [pc, #328]	@ (8000904 <MX_GPIO_Init+0x180>)
 80007bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007be:	4a51      	ldr	r2, [pc, #324]	@ (8000904 <MX_GPIO_Init+0x180>)
 80007c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007c6:	4b4f      	ldr	r3, [pc, #316]	@ (8000904 <MX_GPIO_Init+0x180>)
 80007c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007ce:	60fb      	str	r3, [r7, #12]
 80007d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007d2:	2300      	movs	r3, #0
 80007d4:	60bb      	str	r3, [r7, #8]
 80007d6:	4b4b      	ldr	r3, [pc, #300]	@ (8000904 <MX_GPIO_Init+0x180>)
 80007d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007da:	4a4a      	ldr	r2, [pc, #296]	@ (8000904 <MX_GPIO_Init+0x180>)
 80007dc:	f043 0301 	orr.w	r3, r3, #1
 80007e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007e2:	4b48      	ldr	r3, [pc, #288]	@ (8000904 <MX_GPIO_Init+0x180>)
 80007e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007e6:	f003 0301 	and.w	r3, r3, #1
 80007ea:	60bb      	str	r3, [r7, #8]
 80007ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007ee:	2300      	movs	r3, #0
 80007f0:	607b      	str	r3, [r7, #4]
 80007f2:	4b44      	ldr	r3, [pc, #272]	@ (8000904 <MX_GPIO_Init+0x180>)
 80007f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007f6:	4a43      	ldr	r2, [pc, #268]	@ (8000904 <MX_GPIO_Init+0x180>)
 80007f8:	f043 0302 	orr.w	r3, r3, #2
 80007fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80007fe:	4b41      	ldr	r3, [pc, #260]	@ (8000904 <MX_GPIO_Init+0x180>)
 8000800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000802:	f003 0302 	and.w	r3, r3, #2
 8000806:	607b      	str	r3, [r7, #4]
 8000808:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800080a:	2200      	movs	r2, #0
 800080c:	2120      	movs	r1, #32
 800080e:	483e      	ldr	r0, [pc, #248]	@ (8000908 <MX_GPIO_Init+0x184>)
 8000810:	f000 ffdc 	bl	80017cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DIG_1_Pin|DIG_2_Pin|DIG_4_Pin|DIG_5_Pin
 8000814:	2200      	movs	r2, #0
 8000816:	f44f 6176 	mov.w	r1, #3936	@ 0xf60
 800081a:	483c      	ldr	r0, [pc, #240]	@ (800090c <MX_GPIO_Init+0x188>)
 800081c:	f000 ffd6 	bl	80017cc <HAL_GPIO_WritePin>
                          |DIG_8_Pin|DIG_7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG_D_Pin|SEG_E_Pin|SEG_A_Pin|SEG_B_Pin
 8000820:	2200      	movs	r2, #0
 8000822:	f24e 0136 	movw	r1, #57398	@ 0xe036
 8000826:	483a      	ldr	r0, [pc, #232]	@ (8000910 <MX_GPIO_Init+0x18c>)
 8000828:	f000 ffd0 	bl	80017cc <HAL_GPIO_WritePin>
                          |SEG_C_Pin|SEG_G_Pin|SEG_F_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800082c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000830:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000832:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000836:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000838:	2300      	movs	r3, #0
 800083a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800083c:	f107 0314 	add.w	r3, r7, #20
 8000840:	4619      	mov	r1, r3
 8000842:	4832      	ldr	r0, [pc, #200]	@ (800090c <MX_GPIO_Init+0x188>)
 8000844:	f000 fe2e 	bl	80014a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000848:	2308      	movs	r3, #8
 800084a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800084c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000850:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000852:	2301      	movs	r3, #1
 8000854:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000856:	f107 0314 	add.w	r3, r7, #20
 800085a:	4619      	mov	r1, r3
 800085c:	482b      	ldr	r0, [pc, #172]	@ (800090c <MX_GPIO_Init+0x188>)
 800085e:	f000 fe21 	bl	80014a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000862:	230c      	movs	r3, #12
 8000864:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000866:	2302      	movs	r3, #2
 8000868:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086a:	2300      	movs	r3, #0
 800086c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800086e:	2303      	movs	r3, #3
 8000870:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000872:	2307      	movs	r3, #7
 8000874:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000876:	f107 0314 	add.w	r3, r7, #20
 800087a:	4619      	mov	r1, r3
 800087c:	4822      	ldr	r0, [pc, #136]	@ (8000908 <MX_GPIO_Init+0x184>)
 800087e:	f000 fe11 	bl	80014a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000882:	2320      	movs	r3, #32
 8000884:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000886:	2301      	movs	r3, #1
 8000888:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088a:	2300      	movs	r3, #0
 800088c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800088e:	2300      	movs	r3, #0
 8000890:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000892:	f107 0314 	add.w	r3, r7, #20
 8000896:	4619      	mov	r1, r3
 8000898:	481b      	ldr	r0, [pc, #108]	@ (8000908 <MX_GPIO_Init+0x184>)
 800089a:	f000 fe03 	bl	80014a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIG_1_Pin DIG_2_Pin DIG_4_Pin DIG_5_Pin
                           DIG_8_Pin DIG_7_Pin */
  GPIO_InitStruct.Pin = DIG_1_Pin|DIG_2_Pin|DIG_4_Pin|DIG_5_Pin
 800089e:	f44f 6376 	mov.w	r3, #3936	@ 0xf60
 80008a2:	617b      	str	r3, [r7, #20]
                          |DIG_8_Pin|DIG_7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008a4:	2301      	movs	r3, #1
 80008a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a8:	2300      	movs	r3, #0
 80008aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ac:	2300      	movs	r3, #0
 80008ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008b0:	f107 0314 	add.w	r3, r7, #20
 80008b4:	4619      	mov	r1, r3
 80008b6:	4815      	ldr	r0, [pc, #84]	@ (800090c <MX_GPIO_Init+0x188>)
 80008b8:	f000 fdf4 	bl	80014a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG_D_Pin SEG_E_Pin SEG_A_Pin SEG_B_Pin
                           SEG_C_Pin SEG_G_Pin SEG_F_Pin */
  GPIO_InitStruct.Pin = SEG_D_Pin|SEG_E_Pin|SEG_A_Pin|SEG_B_Pin
 80008bc:	f24e 0336 	movw	r3, #57398	@ 0xe036
 80008c0:	617b      	str	r3, [r7, #20]
                          |SEG_C_Pin|SEG_G_Pin|SEG_F_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008c2:	2301      	movs	r3, #1
 80008c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c6:	2300      	movs	r3, #0
 80008c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ca:	2300      	movs	r3, #0
 80008cc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008ce:	f107 0314 	add.w	r3, r7, #20
 80008d2:	4619      	mov	r1, r3
 80008d4:	480e      	ldr	r0, [pc, #56]	@ (8000910 <MX_GPIO_Init+0x18c>)
 80008d6:	f000 fde5 	bl	80014a4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80008da:	2200      	movs	r2, #0
 80008dc:	2100      	movs	r1, #0
 80008de:	2009      	movs	r0, #9
 80008e0:	f000 fda9 	bl	8001436 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80008e4:	2009      	movs	r0, #9
 80008e6:	f000 fdc2 	bl	800146e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80008ea:	2200      	movs	r2, #0
 80008ec:	2100      	movs	r1, #0
 80008ee:	2028      	movs	r0, #40	@ 0x28
 80008f0:	f000 fda1 	bl	8001436 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80008f4:	2028      	movs	r0, #40	@ 0x28
 80008f6:	f000 fdba 	bl	800146e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80008fa:	bf00      	nop
 80008fc:	3728      	adds	r7, #40	@ 0x28
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop
 8000904:	40023800 	.word	0x40023800
 8000908:	40020000 	.word	0x40020000
 800090c:	40020800 	.word	0x40020800
 8000910:	40020400 	.word	0x40020400

08000914 <Decode>:

/* USER CODE BEGIN 4 */

// decode and multiplex
void Decode(uint8_t ui8Display)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b082      	sub	sp, #8
 8000918:	af00      	add	r7, sp, #0
 800091a:	4603      	mov	r3, r0
 800091c:	71fb      	strb	r3, [r7, #7]
	switch(ui8Display)
 800091e:	79fb      	ldrb	r3, [r7, #7]
 8000920:	2b09      	cmp	r3, #9
 8000922:	f200 819f 	bhi.w	8000c64 <Decode+0x350>
 8000926:	a201      	add	r2, pc, #4	@ (adr r2, 800092c <Decode+0x18>)
 8000928:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800092c:	08000955 	.word	0x08000955
 8000930:	080009a3 	.word	0x080009a3
 8000934:	080009f1 	.word	0x080009f1
 8000938:	08000a3f 	.word	0x08000a3f
 800093c:	08000a8d 	.word	0x08000a8d
 8000940:	08000adb 	.word	0x08000adb
 8000944:	08000b29 	.word	0x08000b29
 8000948:	08000b77 	.word	0x08000b77
 800094c:	08000bc5 	.word	0x08000bc5
 8000950:	08000c13 	.word	0x08000c13
	{
	case 0:  	//0 {A,B,C,D,E,F}
				HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_SET);	// A
 8000954:	2201      	movs	r2, #1
 8000956:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800095a:	48c1      	ldr	r0, [pc, #772]	@ (8000c60 <Decode+0x34c>)
 800095c:	f000 ff36 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_SET);	// B
 8000960:	2201      	movs	r2, #1
 8000962:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000966:	48be      	ldr	r0, [pc, #760]	@ (8000c60 <Decode+0x34c>)
 8000968:	f000 ff30 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_SET);	// C
 800096c:	2201      	movs	r2, #1
 800096e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000972:	48bb      	ldr	r0, [pc, #748]	@ (8000c60 <Decode+0x34c>)
 8000974:	f000 ff2a 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_SET);	// D
 8000978:	2201      	movs	r2, #1
 800097a:	2102      	movs	r1, #2
 800097c:	48b8      	ldr	r0, [pc, #736]	@ (8000c60 <Decode+0x34c>)
 800097e:	f000 ff25 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_SET);	// E
 8000982:	2201      	movs	r2, #1
 8000984:	2104      	movs	r1, #4
 8000986:	48b6      	ldr	r0, [pc, #728]	@ (8000c60 <Decode+0x34c>)
 8000988:	f000 ff20 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_SET);	// F
 800098c:	2201      	movs	r2, #1
 800098e:	2120      	movs	r1, #32
 8000990:	48b3      	ldr	r0, [pc, #716]	@ (8000c60 <Decode+0x34c>)
 8000992:	f000 ff1b 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_RESET);	// G
 8000996:	2200      	movs	r2, #0
 8000998:	2110      	movs	r1, #16
 800099a:	48b1      	ldr	r0, [pc, #708]	@ (8000c60 <Decode+0x34c>)
 800099c:	f000 ff16 	bl	80017cc <HAL_GPIO_WritePin>
				break;
 80009a0:	e187      	b.n	8000cb2 <Decode+0x39e>

	case 1:  	//1 {B,C}
				HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_RESET);	// A
 80009a2:	2200      	movs	r2, #0
 80009a4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009a8:	48ad      	ldr	r0, [pc, #692]	@ (8000c60 <Decode+0x34c>)
 80009aa:	f000 ff0f 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_SET);	// B
 80009ae:	2201      	movs	r2, #1
 80009b0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80009b4:	48aa      	ldr	r0, [pc, #680]	@ (8000c60 <Decode+0x34c>)
 80009b6:	f000 ff09 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_SET);	// C
 80009ba:	2201      	movs	r2, #1
 80009bc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80009c0:	48a7      	ldr	r0, [pc, #668]	@ (8000c60 <Decode+0x34c>)
 80009c2:	f000 ff03 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_RESET);	// D
 80009c6:	2200      	movs	r2, #0
 80009c8:	2102      	movs	r1, #2
 80009ca:	48a5      	ldr	r0, [pc, #660]	@ (8000c60 <Decode+0x34c>)
 80009cc:	f000 fefe 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_RESET);	// E
 80009d0:	2200      	movs	r2, #0
 80009d2:	2104      	movs	r1, #4
 80009d4:	48a2      	ldr	r0, [pc, #648]	@ (8000c60 <Decode+0x34c>)
 80009d6:	f000 fef9 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_RESET);	// F
 80009da:	2200      	movs	r2, #0
 80009dc:	2120      	movs	r1, #32
 80009de:	48a0      	ldr	r0, [pc, #640]	@ (8000c60 <Decode+0x34c>)
 80009e0:	f000 fef4 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_RESET);	// G
 80009e4:	2200      	movs	r2, #0
 80009e6:	2110      	movs	r1, #16
 80009e8:	489d      	ldr	r0, [pc, #628]	@ (8000c60 <Decode+0x34c>)
 80009ea:	f000 feef 	bl	80017cc <HAL_GPIO_WritePin>
				break;
 80009ee:	e160      	b.n	8000cb2 <Decode+0x39e>

	case 2:  	//2 {A,B,D,E,G}
				HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_SET);	// A
 80009f0:	2201      	movs	r2, #1
 80009f2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009f6:	489a      	ldr	r0, [pc, #616]	@ (8000c60 <Decode+0x34c>)
 80009f8:	f000 fee8 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_SET);	// B
 80009fc:	2201      	movs	r2, #1
 80009fe:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a02:	4897      	ldr	r0, [pc, #604]	@ (8000c60 <Decode+0x34c>)
 8000a04:	f000 fee2 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_RESET);	// C
 8000a08:	2200      	movs	r2, #0
 8000a0a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a0e:	4894      	ldr	r0, [pc, #592]	@ (8000c60 <Decode+0x34c>)
 8000a10:	f000 fedc 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_SET);	// D
 8000a14:	2201      	movs	r2, #1
 8000a16:	2102      	movs	r1, #2
 8000a18:	4891      	ldr	r0, [pc, #580]	@ (8000c60 <Decode+0x34c>)
 8000a1a:	f000 fed7 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_SET);	// E
 8000a1e:	2201      	movs	r2, #1
 8000a20:	2104      	movs	r1, #4
 8000a22:	488f      	ldr	r0, [pc, #572]	@ (8000c60 <Decode+0x34c>)
 8000a24:	f000 fed2 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_RESET);	// F
 8000a28:	2200      	movs	r2, #0
 8000a2a:	2120      	movs	r1, #32
 8000a2c:	488c      	ldr	r0, [pc, #560]	@ (8000c60 <Decode+0x34c>)
 8000a2e:	f000 fecd 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_SET);	// G
 8000a32:	2201      	movs	r2, #1
 8000a34:	2110      	movs	r1, #16
 8000a36:	488a      	ldr	r0, [pc, #552]	@ (8000c60 <Decode+0x34c>)
 8000a38:	f000 fec8 	bl	80017cc <HAL_GPIO_WritePin>
				break;
 8000a3c:	e139      	b.n	8000cb2 <Decode+0x39e>

	case 3:  	//3 {A,B,C,D,G}
				HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_SET);	// A
 8000a3e:	2201      	movs	r2, #1
 8000a40:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a44:	4886      	ldr	r0, [pc, #536]	@ (8000c60 <Decode+0x34c>)
 8000a46:	f000 fec1 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_SET);	// B
 8000a4a:	2201      	movs	r2, #1
 8000a4c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a50:	4883      	ldr	r0, [pc, #524]	@ (8000c60 <Decode+0x34c>)
 8000a52:	f000 febb 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_SET);	// C
 8000a56:	2201      	movs	r2, #1
 8000a58:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a5c:	4880      	ldr	r0, [pc, #512]	@ (8000c60 <Decode+0x34c>)
 8000a5e:	f000 feb5 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_SET);	// D
 8000a62:	2201      	movs	r2, #1
 8000a64:	2102      	movs	r1, #2
 8000a66:	487e      	ldr	r0, [pc, #504]	@ (8000c60 <Decode+0x34c>)
 8000a68:	f000 feb0 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_RESET);	// E
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	2104      	movs	r1, #4
 8000a70:	487b      	ldr	r0, [pc, #492]	@ (8000c60 <Decode+0x34c>)
 8000a72:	f000 feab 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_RESET);	// F
 8000a76:	2200      	movs	r2, #0
 8000a78:	2120      	movs	r1, #32
 8000a7a:	4879      	ldr	r0, [pc, #484]	@ (8000c60 <Decode+0x34c>)
 8000a7c:	f000 fea6 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_SET);	// G
 8000a80:	2201      	movs	r2, #1
 8000a82:	2110      	movs	r1, #16
 8000a84:	4876      	ldr	r0, [pc, #472]	@ (8000c60 <Decode+0x34c>)
 8000a86:	f000 fea1 	bl	80017cc <HAL_GPIO_WritePin>
				break;
 8000a8a:	e112      	b.n	8000cb2 <Decode+0x39e>

	case 4:  	//4 {B,C,F,G}
				HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_RESET);	// A
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a92:	4873      	ldr	r0, [pc, #460]	@ (8000c60 <Decode+0x34c>)
 8000a94:	f000 fe9a 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_SET);	// B
 8000a98:	2201      	movs	r2, #1
 8000a9a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a9e:	4870      	ldr	r0, [pc, #448]	@ (8000c60 <Decode+0x34c>)
 8000aa0:	f000 fe94 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_SET);	// C
 8000aa4:	2201      	movs	r2, #1
 8000aa6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000aaa:	486d      	ldr	r0, [pc, #436]	@ (8000c60 <Decode+0x34c>)
 8000aac:	f000 fe8e 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_RESET);	// D
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	2102      	movs	r1, #2
 8000ab4:	486a      	ldr	r0, [pc, #424]	@ (8000c60 <Decode+0x34c>)
 8000ab6:	f000 fe89 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_RESET);	// E
 8000aba:	2200      	movs	r2, #0
 8000abc:	2104      	movs	r1, #4
 8000abe:	4868      	ldr	r0, [pc, #416]	@ (8000c60 <Decode+0x34c>)
 8000ac0:	f000 fe84 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_SET);	// F
 8000ac4:	2201      	movs	r2, #1
 8000ac6:	2120      	movs	r1, #32
 8000ac8:	4865      	ldr	r0, [pc, #404]	@ (8000c60 <Decode+0x34c>)
 8000aca:	f000 fe7f 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_SET);	// G
 8000ace:	2201      	movs	r2, #1
 8000ad0:	2110      	movs	r1, #16
 8000ad2:	4863      	ldr	r0, [pc, #396]	@ (8000c60 <Decode+0x34c>)
 8000ad4:	f000 fe7a 	bl	80017cc <HAL_GPIO_WritePin>
				break;
 8000ad8:	e0eb      	b.n	8000cb2 <Decode+0x39e>

	case 5:  	//5 {A,C,D,F,G}
				HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_SET);	// A
 8000ada:	2201      	movs	r2, #1
 8000adc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ae0:	485f      	ldr	r0, [pc, #380]	@ (8000c60 <Decode+0x34c>)
 8000ae2:	f000 fe73 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_RESET);	// B
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000aec:	485c      	ldr	r0, [pc, #368]	@ (8000c60 <Decode+0x34c>)
 8000aee:	f000 fe6d 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_SET);	// C
 8000af2:	2201      	movs	r2, #1
 8000af4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000af8:	4859      	ldr	r0, [pc, #356]	@ (8000c60 <Decode+0x34c>)
 8000afa:	f000 fe67 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_SET);	// D
 8000afe:	2201      	movs	r2, #1
 8000b00:	2102      	movs	r1, #2
 8000b02:	4857      	ldr	r0, [pc, #348]	@ (8000c60 <Decode+0x34c>)
 8000b04:	f000 fe62 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_RESET);	// E
 8000b08:	2200      	movs	r2, #0
 8000b0a:	2104      	movs	r1, #4
 8000b0c:	4854      	ldr	r0, [pc, #336]	@ (8000c60 <Decode+0x34c>)
 8000b0e:	f000 fe5d 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_SET);	// F
 8000b12:	2201      	movs	r2, #1
 8000b14:	2120      	movs	r1, #32
 8000b16:	4852      	ldr	r0, [pc, #328]	@ (8000c60 <Decode+0x34c>)
 8000b18:	f000 fe58 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_SET);	// G
 8000b1c:	2201      	movs	r2, #1
 8000b1e:	2110      	movs	r1, #16
 8000b20:	484f      	ldr	r0, [pc, #316]	@ (8000c60 <Decode+0x34c>)
 8000b22:	f000 fe53 	bl	80017cc <HAL_GPIO_WritePin>
				break;
 8000b26:	e0c4      	b.n	8000cb2 <Decode+0x39e>

	case 6:  	//6 {A,C,D,E,F,G}
				HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_SET);	// A
 8000b28:	2201      	movs	r2, #1
 8000b2a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b2e:	484c      	ldr	r0, [pc, #304]	@ (8000c60 <Decode+0x34c>)
 8000b30:	f000 fe4c 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_RESET);	// B
 8000b34:	2200      	movs	r2, #0
 8000b36:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000b3a:	4849      	ldr	r0, [pc, #292]	@ (8000c60 <Decode+0x34c>)
 8000b3c:	f000 fe46 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_SET);	// C
 8000b40:	2201      	movs	r2, #1
 8000b42:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b46:	4846      	ldr	r0, [pc, #280]	@ (8000c60 <Decode+0x34c>)
 8000b48:	f000 fe40 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_SET);	// D
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	2102      	movs	r1, #2
 8000b50:	4843      	ldr	r0, [pc, #268]	@ (8000c60 <Decode+0x34c>)
 8000b52:	f000 fe3b 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_SET);	// E
 8000b56:	2201      	movs	r2, #1
 8000b58:	2104      	movs	r1, #4
 8000b5a:	4841      	ldr	r0, [pc, #260]	@ (8000c60 <Decode+0x34c>)
 8000b5c:	f000 fe36 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_SET);	// F
 8000b60:	2201      	movs	r2, #1
 8000b62:	2120      	movs	r1, #32
 8000b64:	483e      	ldr	r0, [pc, #248]	@ (8000c60 <Decode+0x34c>)
 8000b66:	f000 fe31 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_SET);	// G
 8000b6a:	2201      	movs	r2, #1
 8000b6c:	2110      	movs	r1, #16
 8000b6e:	483c      	ldr	r0, [pc, #240]	@ (8000c60 <Decode+0x34c>)
 8000b70:	f000 fe2c 	bl	80017cc <HAL_GPIO_WritePin>
				break;
 8000b74:	e09d      	b.n	8000cb2 <Decode+0x39e>

	case 7:  	//0 {A,B,C}
				HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_SET);	// A
 8000b76:	2201      	movs	r2, #1
 8000b78:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b7c:	4838      	ldr	r0, [pc, #224]	@ (8000c60 <Decode+0x34c>)
 8000b7e:	f000 fe25 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_SET);	// B
 8000b82:	2201      	movs	r2, #1
 8000b84:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000b88:	4835      	ldr	r0, [pc, #212]	@ (8000c60 <Decode+0x34c>)
 8000b8a:	f000 fe1f 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_SET);	// C
 8000b8e:	2201      	movs	r2, #1
 8000b90:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b94:	4832      	ldr	r0, [pc, #200]	@ (8000c60 <Decode+0x34c>)
 8000b96:	f000 fe19 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_RESET);	// D
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	2102      	movs	r1, #2
 8000b9e:	4830      	ldr	r0, [pc, #192]	@ (8000c60 <Decode+0x34c>)
 8000ba0:	f000 fe14 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_RESET);	// E
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	2104      	movs	r1, #4
 8000ba8:	482d      	ldr	r0, [pc, #180]	@ (8000c60 <Decode+0x34c>)
 8000baa:	f000 fe0f 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_RESET);	// F
 8000bae:	2200      	movs	r2, #0
 8000bb0:	2120      	movs	r1, #32
 8000bb2:	482b      	ldr	r0, [pc, #172]	@ (8000c60 <Decode+0x34c>)
 8000bb4:	f000 fe0a 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_RESET);	// G
 8000bb8:	2200      	movs	r2, #0
 8000bba:	2110      	movs	r1, #16
 8000bbc:	4828      	ldr	r0, [pc, #160]	@ (8000c60 <Decode+0x34c>)
 8000bbe:	f000 fe05 	bl	80017cc <HAL_GPIO_WritePin>
				break;
 8000bc2:	e076      	b.n	8000cb2 <Decode+0x39e>

	case 8:  	//8 {A,B,C,D,E,F,G}
				HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_SET);	// A
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000bca:	4825      	ldr	r0, [pc, #148]	@ (8000c60 <Decode+0x34c>)
 8000bcc:	f000 fdfe 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_SET);	// B
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000bd6:	4822      	ldr	r0, [pc, #136]	@ (8000c60 <Decode+0x34c>)
 8000bd8:	f000 fdf8 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_SET);	// C
 8000bdc:	2201      	movs	r2, #1
 8000bde:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000be2:	481f      	ldr	r0, [pc, #124]	@ (8000c60 <Decode+0x34c>)
 8000be4:	f000 fdf2 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_SET);	// D
 8000be8:	2201      	movs	r2, #1
 8000bea:	2102      	movs	r1, #2
 8000bec:	481c      	ldr	r0, [pc, #112]	@ (8000c60 <Decode+0x34c>)
 8000bee:	f000 fded 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_SET);	// E
 8000bf2:	2201      	movs	r2, #1
 8000bf4:	2104      	movs	r1, #4
 8000bf6:	481a      	ldr	r0, [pc, #104]	@ (8000c60 <Decode+0x34c>)
 8000bf8:	f000 fde8 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_SET);	// F
 8000bfc:	2201      	movs	r2, #1
 8000bfe:	2120      	movs	r1, #32
 8000c00:	4817      	ldr	r0, [pc, #92]	@ (8000c60 <Decode+0x34c>)
 8000c02:	f000 fde3 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_SET);	// G
 8000c06:	2201      	movs	r2, #1
 8000c08:	2110      	movs	r1, #16
 8000c0a:	4815      	ldr	r0, [pc, #84]	@ (8000c60 <Decode+0x34c>)
 8000c0c:	f000 fdde 	bl	80017cc <HAL_GPIO_WritePin>
				break;
 8000c10:	e04f      	b.n	8000cb2 <Decode+0x39e>

	case 9:  	//9 {A,B,C,D,F,G}
				HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_SET);	// A
 8000c12:	2201      	movs	r2, #1
 8000c14:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c18:	4811      	ldr	r0, [pc, #68]	@ (8000c60 <Decode+0x34c>)
 8000c1a:	f000 fdd7 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_SET);	// B
 8000c1e:	2201      	movs	r2, #1
 8000c20:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c24:	480e      	ldr	r0, [pc, #56]	@ (8000c60 <Decode+0x34c>)
 8000c26:	f000 fdd1 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_SET);	// C
 8000c2a:	2201      	movs	r2, #1
 8000c2c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000c30:	480b      	ldr	r0, [pc, #44]	@ (8000c60 <Decode+0x34c>)
 8000c32:	f000 fdcb 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_SET);	// D
 8000c36:	2201      	movs	r2, #1
 8000c38:	2102      	movs	r1, #2
 8000c3a:	4809      	ldr	r0, [pc, #36]	@ (8000c60 <Decode+0x34c>)
 8000c3c:	f000 fdc6 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_RESET);	// E
 8000c40:	2200      	movs	r2, #0
 8000c42:	2104      	movs	r1, #4
 8000c44:	4806      	ldr	r0, [pc, #24]	@ (8000c60 <Decode+0x34c>)
 8000c46:	f000 fdc1 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_SET);	// F
 8000c4a:	2201      	movs	r2, #1
 8000c4c:	2120      	movs	r1, #32
 8000c4e:	4804      	ldr	r0, [pc, #16]	@ (8000c60 <Decode+0x34c>)
 8000c50:	f000 fdbc 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_SET);	// G
 8000c54:	2201      	movs	r2, #1
 8000c56:	2110      	movs	r1, #16
 8000c58:	4801      	ldr	r0, [pc, #4]	@ (8000c60 <Decode+0x34c>)
 8000c5a:	f000 fdb7 	bl	80017cc <HAL_GPIO_WritePin>
				break;
 8000c5e:	e028      	b.n	8000cb2 <Decode+0x39e>
 8000c60:	40020400 	.word	0x40020400

	default:  	//OFF {}
				HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_RESET);	// A
 8000c64:	2200      	movs	r2, #0
 8000c66:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c6a:	4814      	ldr	r0, [pc, #80]	@ (8000cbc <Decode+0x3a8>)
 8000c6c:	f000 fdae 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_RESET);	// B
 8000c70:	2200      	movs	r2, #0
 8000c72:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c76:	4811      	ldr	r0, [pc, #68]	@ (8000cbc <Decode+0x3a8>)
 8000c78:	f000 fda8 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_RESET);	// C
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000c82:	480e      	ldr	r0, [pc, #56]	@ (8000cbc <Decode+0x3a8>)
 8000c84:	f000 fda2 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_RESET);	// D
 8000c88:	2200      	movs	r2, #0
 8000c8a:	2102      	movs	r1, #2
 8000c8c:	480b      	ldr	r0, [pc, #44]	@ (8000cbc <Decode+0x3a8>)
 8000c8e:	f000 fd9d 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_RESET);	// E
 8000c92:	2200      	movs	r2, #0
 8000c94:	2104      	movs	r1, #4
 8000c96:	4809      	ldr	r0, [pc, #36]	@ (8000cbc <Decode+0x3a8>)
 8000c98:	f000 fd98 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_RESET);	// F
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	2120      	movs	r1, #32
 8000ca0:	4806      	ldr	r0, [pc, #24]	@ (8000cbc <Decode+0x3a8>)
 8000ca2:	f000 fd93 	bl	80017cc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_RESET);	// G
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	2110      	movs	r1, #16
 8000caa:	4804      	ldr	r0, [pc, #16]	@ (8000cbc <Decode+0x3a8>)
 8000cac:	f000 fd8e 	bl	80017cc <HAL_GPIO_WritePin>
				break;
 8000cb0:	bf00      	nop
	}
	return;
 8000cb2:	bf00      	nop
}
 8000cb4:	3708      	adds	r7, #8
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	40020400 	.word	0x40020400

08000cc0 <Multiplex>:
void Multiplex(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	af00      	add	r7, sp, #0
	// Display Hours on Digit1
	Decode(ui8Time[0]);
 8000cc4:	4b3d      	ldr	r3, [pc, #244]	@ (8000dbc <Multiplex+0xfc>)
 8000cc6:	781b      	ldrb	r3, [r3, #0]
 8000cc8:	b2db      	uxtb	r3, r3
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f7ff fe22 	bl	8000914 <Decode>
	HAL_GPIO_WritePin(DIG_1_GPIO_Port, DIG_1_Pin, GPIO_PIN_SET);
 8000cd0:	2201      	movs	r2, #1
 8000cd2:	2120      	movs	r1, #32
 8000cd4:	483a      	ldr	r0, [pc, #232]	@ (8000dc0 <Multiplex+0x100>)
 8000cd6:	f000 fd79 	bl	80017cc <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000cda:	2001      	movs	r0, #1
 8000cdc:	f000 faac 	bl	8001238 <HAL_Delay>
	HAL_GPIO_WritePin(DIG_1_GPIO_Port, DIG_1_Pin, GPIO_PIN_RESET);
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	2120      	movs	r1, #32
 8000ce4:	4836      	ldr	r0, [pc, #216]	@ (8000dc0 <Multiplex+0x100>)
 8000ce6:	f000 fd71 	bl	80017cc <HAL_GPIO_WritePin>

	// Display Tens of Hours on Digit2
	Decode(ui8Time[1]);
 8000cea:	4b34      	ldr	r3, [pc, #208]	@ (8000dbc <Multiplex+0xfc>)
 8000cec:	785b      	ldrb	r3, [r3, #1]
 8000cee:	b2db      	uxtb	r3, r3
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f7ff fe0f 	bl	8000914 <Decode>
	HAL_GPIO_WritePin(DIG_2_GPIO_Port, DIG_2_Pin, GPIO_PIN_SET);
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	2140      	movs	r1, #64	@ 0x40
 8000cfa:	4831      	ldr	r0, [pc, #196]	@ (8000dc0 <Multiplex+0x100>)
 8000cfc:	f000 fd66 	bl	80017cc <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000d00:	2001      	movs	r0, #1
 8000d02:	f000 fa99 	bl	8001238 <HAL_Delay>
	HAL_GPIO_WritePin(DIG_2_GPIO_Port, DIG_2_Pin, GPIO_PIN_RESET);
 8000d06:	2200      	movs	r2, #0
 8000d08:	2140      	movs	r1, #64	@ 0x40
 8000d0a:	482d      	ldr	r0, [pc, #180]	@ (8000dc0 <Multiplex+0x100>)
 8000d0c:	f000 fd5e 	bl	80017cc <HAL_GPIO_WritePin>

	// Display Minutes on Digit4
	Decode(ui8Time[2]);
 8000d10:	4b2a      	ldr	r3, [pc, #168]	@ (8000dbc <Multiplex+0xfc>)
 8000d12:	789b      	ldrb	r3, [r3, #2]
 8000d14:	b2db      	uxtb	r3, r3
 8000d16:	4618      	mov	r0, r3
 8000d18:	f7ff fdfc 	bl	8000914 <Decode>
	HAL_GPIO_WritePin(DIG_4_GPIO_Port, DIG_4_Pin, GPIO_PIN_SET);
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d22:	4827      	ldr	r0, [pc, #156]	@ (8000dc0 <Multiplex+0x100>)
 8000d24:	f000 fd52 	bl	80017cc <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000d28:	2001      	movs	r0, #1
 8000d2a:	f000 fa85 	bl	8001238 <HAL_Delay>
	HAL_GPIO_WritePin(DIG_4_GPIO_Port, DIG_4_Pin, GPIO_PIN_RESET);
 8000d2e:	2200      	movs	r2, #0
 8000d30:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d34:	4822      	ldr	r0, [pc, #136]	@ (8000dc0 <Multiplex+0x100>)
 8000d36:	f000 fd49 	bl	80017cc <HAL_GPIO_WritePin>

	// Display Tens of Minutes on Digit5
	Decode(ui8Time[3]);
 8000d3a:	4b20      	ldr	r3, [pc, #128]	@ (8000dbc <Multiplex+0xfc>)
 8000d3c:	78db      	ldrb	r3, [r3, #3]
 8000d3e:	b2db      	uxtb	r3, r3
 8000d40:	4618      	mov	r0, r3
 8000d42:	f7ff fde7 	bl	8000914 <Decode>
	HAL_GPIO_WritePin(DIG_5_GPIO_Port, DIG_5_Pin, GPIO_PIN_SET);
 8000d46:	2201      	movs	r2, #1
 8000d48:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d4c:	481c      	ldr	r0, [pc, #112]	@ (8000dc0 <Multiplex+0x100>)
 8000d4e:	f000 fd3d 	bl	80017cc <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000d52:	2001      	movs	r0, #1
 8000d54:	f000 fa70 	bl	8001238 <HAL_Delay>
	HAL_GPIO_WritePin(DIG_5_GPIO_Port, DIG_5_Pin, GPIO_PIN_RESET);
 8000d58:	2200      	movs	r2, #0
 8000d5a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d5e:	4818      	ldr	r0, [pc, #96]	@ (8000dc0 <Multiplex+0x100>)
 8000d60:	f000 fd34 	bl	80017cc <HAL_GPIO_WritePin>

	// Display Seconds on Digit7
	Decode(ui8Time[4]);
 8000d64:	4b15      	ldr	r3, [pc, #84]	@ (8000dbc <Multiplex+0xfc>)
 8000d66:	791b      	ldrb	r3, [r3, #4]
 8000d68:	b2db      	uxtb	r3, r3
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f7ff fdd2 	bl	8000914 <Decode>
	HAL_GPIO_WritePin(DIG_7_GPIO_Port, DIG_7_Pin, GPIO_PIN_SET);
 8000d70:	2201      	movs	r2, #1
 8000d72:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000d76:	4812      	ldr	r0, [pc, #72]	@ (8000dc0 <Multiplex+0x100>)
 8000d78:	f000 fd28 	bl	80017cc <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000d7c:	2001      	movs	r0, #1
 8000d7e:	f000 fa5b 	bl	8001238 <HAL_Delay>
	HAL_GPIO_WritePin(DIG_7_GPIO_Port, DIG_7_Pin, GPIO_PIN_RESET);
 8000d82:	2200      	movs	r2, #0
 8000d84:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000d88:	480d      	ldr	r0, [pc, #52]	@ (8000dc0 <Multiplex+0x100>)
 8000d8a:	f000 fd1f 	bl	80017cc <HAL_GPIO_WritePin>

	// Display Seconds on Digit8
	Decode(ui8Time[5]);
 8000d8e:	4b0b      	ldr	r3, [pc, #44]	@ (8000dbc <Multiplex+0xfc>)
 8000d90:	795b      	ldrb	r3, [r3, #5]
 8000d92:	b2db      	uxtb	r3, r3
 8000d94:	4618      	mov	r0, r3
 8000d96:	f7ff fdbd 	bl	8000914 <Decode>
	HAL_GPIO_WritePin(DIG_8_GPIO_Port, DIG_8_Pin, GPIO_PIN_SET);
 8000d9a:	2201      	movs	r2, #1
 8000d9c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000da0:	4807      	ldr	r0, [pc, #28]	@ (8000dc0 <Multiplex+0x100>)
 8000da2:	f000 fd13 	bl	80017cc <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000da6:	2001      	movs	r0, #1
 8000da8:	f000 fa46 	bl	8001238 <HAL_Delay>
	HAL_GPIO_WritePin(DIG_8_GPIO_Port, DIG_8_Pin, GPIO_PIN_RESET);
 8000dac:	2200      	movs	r2, #0
 8000dae:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000db2:	4803      	ldr	r0, [pc, #12]	@ (8000dc0 <Multiplex+0x100>)
 8000db4:	f000 fd0a 	bl	80017cc <HAL_GPIO_WritePin>

	return;
 8000db8:	bf00      	nop
}
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	20000078 	.word	0x20000078
 8000dc0:	40020800 	.word	0x40020800

08000dc4 <GetSecondTick>:
//---------------------

// SecondTick
void GetSecondTick(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
	if(ui16SecondTick < 999) ui16SecondTick ++;
 8000dc8:	4b0a      	ldr	r3, [pc, #40]	@ (8000df4 <GetSecondTick+0x30>)
 8000dca:	881b      	ldrh	r3, [r3, #0]
 8000dcc:	b29b      	uxth	r3, r3
 8000dce:	f240 32e6 	movw	r2, #998	@ 0x3e6
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	d807      	bhi.n	8000de6 <GetSecondTick+0x22>
 8000dd6:	4b07      	ldr	r3, [pc, #28]	@ (8000df4 <GetSecondTick+0x30>)
 8000dd8:	881b      	ldrh	r3, [r3, #0]
 8000dda:	b29b      	uxth	r3, r3
 8000ddc:	3301      	adds	r3, #1
 8000dde:	b29a      	uxth	r2, r3
 8000de0:	4b04      	ldr	r3, [pc, #16]	@ (8000df4 <GetSecondTick+0x30>)
 8000de2:	801a      	strh	r2, [r3, #0]
	else
	{
		ui16SecondTick = 0;
		IncSec();
	}
	return;
 8000de4:	e005      	b.n	8000df2 <GetSecondTick+0x2e>
		ui16SecondTick = 0;
 8000de6:	4b03      	ldr	r3, [pc, #12]	@ (8000df4 <GetSecondTick+0x30>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	801a      	strh	r2, [r3, #0]
		IncSec();
 8000dec:	f000 f804 	bl	8000df8 <IncSec>
	return;
 8000df0:	bf00      	nop
}
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	2000008c 	.word	0x2000008c

08000df8 <IncSec>:
//-----------

// time increment
void IncSec(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	af00      	add	r7, sp, #0
	if(ui8Time[5] < 9) ui8Time[5] ++;
 8000dfc:	4b09      	ldr	r3, [pc, #36]	@ (8000e24 <IncSec+0x2c>)
 8000dfe:	795b      	ldrb	r3, [r3, #5]
 8000e00:	b2db      	uxtb	r3, r3
 8000e02:	2b08      	cmp	r3, #8
 8000e04:	d807      	bhi.n	8000e16 <IncSec+0x1e>
 8000e06:	4b07      	ldr	r3, [pc, #28]	@ (8000e24 <IncSec+0x2c>)
 8000e08:	795b      	ldrb	r3, [r3, #5]
 8000e0a:	b2db      	uxtb	r3, r3
 8000e0c:	3301      	adds	r3, #1
 8000e0e:	b2da      	uxtb	r2, r3
 8000e10:	4b04      	ldr	r3, [pc, #16]	@ (8000e24 <IncSec+0x2c>)
 8000e12:	715a      	strb	r2, [r3, #5]
	else
	{
		ui8Time[5] = 0;
		IncTSec();
	}
	return;
 8000e14:	e005      	b.n	8000e22 <IncSec+0x2a>
		ui8Time[5] = 0;
 8000e16:	4b03      	ldr	r3, [pc, #12]	@ (8000e24 <IncSec+0x2c>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	715a      	strb	r2, [r3, #5]
		IncTSec();
 8000e1c:	f000 f804 	bl	8000e28 <IncTSec>
	return;
 8000e20:	bf00      	nop
}
 8000e22:	bd80      	pop	{r7, pc}
 8000e24:	20000078 	.word	0x20000078

08000e28 <IncTSec>:
void IncTSec(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	af00      	add	r7, sp, #0
	if(ui8Time[4] < 5) ui8Time[4] ++;
 8000e2c:	4b09      	ldr	r3, [pc, #36]	@ (8000e54 <IncTSec+0x2c>)
 8000e2e:	791b      	ldrb	r3, [r3, #4]
 8000e30:	b2db      	uxtb	r3, r3
 8000e32:	2b04      	cmp	r3, #4
 8000e34:	d807      	bhi.n	8000e46 <IncTSec+0x1e>
 8000e36:	4b07      	ldr	r3, [pc, #28]	@ (8000e54 <IncTSec+0x2c>)
 8000e38:	791b      	ldrb	r3, [r3, #4]
 8000e3a:	b2db      	uxtb	r3, r3
 8000e3c:	3301      	adds	r3, #1
 8000e3e:	b2da      	uxtb	r2, r3
 8000e40:	4b04      	ldr	r3, [pc, #16]	@ (8000e54 <IncTSec+0x2c>)
 8000e42:	711a      	strb	r2, [r3, #4]
	else
	{
		ui8Time[4] = 0;
		IncMin();
	}
	return;
 8000e44:	e005      	b.n	8000e52 <IncTSec+0x2a>
		ui8Time[4] = 0;
 8000e46:	4b03      	ldr	r3, [pc, #12]	@ (8000e54 <IncTSec+0x2c>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	711a      	strb	r2, [r3, #4]
		IncMin();
 8000e4c:	f000 f804 	bl	8000e58 <IncMin>
	return;
 8000e50:	bf00      	nop
}
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	20000078 	.word	0x20000078

08000e58 <IncMin>:
void IncMin(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	af00      	add	r7, sp, #0
	if(ui8Time[3] < 9) ui8Time[3] ++;
 8000e5c:	4b09      	ldr	r3, [pc, #36]	@ (8000e84 <IncMin+0x2c>)
 8000e5e:	78db      	ldrb	r3, [r3, #3]
 8000e60:	b2db      	uxtb	r3, r3
 8000e62:	2b08      	cmp	r3, #8
 8000e64:	d807      	bhi.n	8000e76 <IncMin+0x1e>
 8000e66:	4b07      	ldr	r3, [pc, #28]	@ (8000e84 <IncMin+0x2c>)
 8000e68:	78db      	ldrb	r3, [r3, #3]
 8000e6a:	b2db      	uxtb	r3, r3
 8000e6c:	3301      	adds	r3, #1
 8000e6e:	b2da      	uxtb	r2, r3
 8000e70:	4b04      	ldr	r3, [pc, #16]	@ (8000e84 <IncMin+0x2c>)
 8000e72:	70da      	strb	r2, [r3, #3]
	else
	{
		ui8Time[3] = 0;
		IncTMin();
	}
	return;
 8000e74:	e005      	b.n	8000e82 <IncMin+0x2a>
		ui8Time[3] = 0;
 8000e76:	4b03      	ldr	r3, [pc, #12]	@ (8000e84 <IncMin+0x2c>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	70da      	strb	r2, [r3, #3]
		IncTMin();
 8000e7c:	f000 f804 	bl	8000e88 <IncTMin>
	return;
 8000e80:	bf00      	nop
}
 8000e82:	bd80      	pop	{r7, pc}
 8000e84:	20000078 	.word	0x20000078

08000e88 <IncTMin>:
void IncTMin(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	af00      	add	r7, sp, #0
	if(ui8Time[2] < 5) ui8Time[2] ++;
 8000e8c:	4b09      	ldr	r3, [pc, #36]	@ (8000eb4 <IncTMin+0x2c>)
 8000e8e:	789b      	ldrb	r3, [r3, #2]
 8000e90:	b2db      	uxtb	r3, r3
 8000e92:	2b04      	cmp	r3, #4
 8000e94:	d807      	bhi.n	8000ea6 <IncTMin+0x1e>
 8000e96:	4b07      	ldr	r3, [pc, #28]	@ (8000eb4 <IncTMin+0x2c>)
 8000e98:	789b      	ldrb	r3, [r3, #2]
 8000e9a:	b2db      	uxtb	r3, r3
 8000e9c:	3301      	adds	r3, #1
 8000e9e:	b2da      	uxtb	r2, r3
 8000ea0:	4b04      	ldr	r3, [pc, #16]	@ (8000eb4 <IncTMin+0x2c>)
 8000ea2:	709a      	strb	r2, [r3, #2]
	else
	{
		ui8Time[2] = 0;
		IncHour();
	}
	return;
 8000ea4:	e005      	b.n	8000eb2 <IncTMin+0x2a>
		ui8Time[2] = 0;
 8000ea6:	4b03      	ldr	r3, [pc, #12]	@ (8000eb4 <IncTMin+0x2c>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	709a      	strb	r2, [r3, #2]
		IncHour();
 8000eac:	f000 f804 	bl	8000eb8 <IncHour>
	return;
 8000eb0:	bf00      	nop
}
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	20000078 	.word	0x20000078

08000eb8 <IncHour>:
void IncHour(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0
	if(ui8Time[0] > 1)
 8000ebc:	4b15      	ldr	r3, [pc, #84]	@ (8000f14 <IncHour+0x5c>)
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	b2db      	uxtb	r3, r3
 8000ec2:	2b01      	cmp	r3, #1
 8000ec4:	d912      	bls.n	8000eec <IncHour+0x34>
	{
		if(ui8Time[1] < 3) ui8Time[1] ++;
 8000ec6:	4b13      	ldr	r3, [pc, #76]	@ (8000f14 <IncHour+0x5c>)
 8000ec8:	785b      	ldrb	r3, [r3, #1]
 8000eca:	b2db      	uxtb	r3, r3
 8000ecc:	2b02      	cmp	r3, #2
 8000ece:	d807      	bhi.n	8000ee0 <IncHour+0x28>
 8000ed0:	4b10      	ldr	r3, [pc, #64]	@ (8000f14 <IncHour+0x5c>)
 8000ed2:	785b      	ldrb	r3, [r3, #1]
 8000ed4:	b2db      	uxtb	r3, r3
 8000ed6:	3301      	adds	r3, #1
 8000ed8:	b2da      	uxtb	r2, r3
 8000eda:	4b0e      	ldr	r3, [pc, #56]	@ (8000f14 <IncHour+0x5c>)
 8000edc:	705a      	strb	r2, [r3, #1]
		{
			ui8Time[1] = 0;
			IncTHour();
		}
	}
	return;
 8000ede:	e018      	b.n	8000f12 <IncHour+0x5a>
			ui8Time[1] = 0;
 8000ee0:	4b0c      	ldr	r3, [pc, #48]	@ (8000f14 <IncHour+0x5c>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	705a      	strb	r2, [r3, #1]
			IncTHour();
 8000ee6:	f000 f817 	bl	8000f18 <IncTHour>
	return;
 8000eea:	e012      	b.n	8000f12 <IncHour+0x5a>
		if(ui8Time[1] < 9) ui8Time[1] ++;
 8000eec:	4b09      	ldr	r3, [pc, #36]	@ (8000f14 <IncHour+0x5c>)
 8000eee:	785b      	ldrb	r3, [r3, #1]
 8000ef0:	b2db      	uxtb	r3, r3
 8000ef2:	2b08      	cmp	r3, #8
 8000ef4:	d807      	bhi.n	8000f06 <IncHour+0x4e>
 8000ef6:	4b07      	ldr	r3, [pc, #28]	@ (8000f14 <IncHour+0x5c>)
 8000ef8:	785b      	ldrb	r3, [r3, #1]
 8000efa:	b2db      	uxtb	r3, r3
 8000efc:	3301      	adds	r3, #1
 8000efe:	b2da      	uxtb	r2, r3
 8000f00:	4b04      	ldr	r3, [pc, #16]	@ (8000f14 <IncHour+0x5c>)
 8000f02:	705a      	strb	r2, [r3, #1]
	return;
 8000f04:	e005      	b.n	8000f12 <IncHour+0x5a>
			ui8Time[1] = 0;
 8000f06:	4b03      	ldr	r3, [pc, #12]	@ (8000f14 <IncHour+0x5c>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	705a      	strb	r2, [r3, #1]
			IncTHour();
 8000f0c:	f000 f804 	bl	8000f18 <IncTHour>
	return;
 8000f10:	bf00      	nop
}
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	20000078 	.word	0x20000078

08000f18 <IncTHour>:
void IncTHour(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
	if(ui8Time[0] < 2) ui8Time[0]++;
 8000f1c:	4b0a      	ldr	r3, [pc, #40]	@ (8000f48 <IncTHour+0x30>)
 8000f1e:	781b      	ldrb	r3, [r3, #0]
 8000f20:	b2db      	uxtb	r3, r3
 8000f22:	2b01      	cmp	r3, #1
 8000f24:	d807      	bhi.n	8000f36 <IncTHour+0x1e>
 8000f26:	4b08      	ldr	r3, [pc, #32]	@ (8000f48 <IncTHour+0x30>)
 8000f28:	781b      	ldrb	r3, [r3, #0]
 8000f2a:	b2db      	uxtb	r3, r3
 8000f2c:	3301      	adds	r3, #1
 8000f2e:	b2da      	uxtb	r2, r3
 8000f30:	4b05      	ldr	r3, [pc, #20]	@ (8000f48 <IncTHour+0x30>)
 8000f32:	701a      	strb	r2, [r3, #0]
	else ui8Time[0] = 0;
	return;
 8000f34:	e003      	b.n	8000f3e <IncTHour+0x26>
	else ui8Time[0] = 0;
 8000f36:	4b04      	ldr	r3, [pc, #16]	@ (8000f48 <IncTHour+0x30>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	701a      	strb	r2, [r3, #0]
	return;
 8000f3c:	bf00      	nop
}
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop
 8000f48:	20000078 	.word	0x20000078

08000f4c <HAL_GPIO_EXTI_Callback>:
//---------------



void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	4603      	mov	r3, r0
 8000f54:	80fb      	strh	r3, [r7, #6]
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file

   */

	if(GPIO_Pin == GPIO_PIN_13)
 8000f56:	88fb      	ldrh	r3, [r7, #6]
 8000f58:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000f5c:	d108      	bne.n	8000f70 <HAL_GPIO_EXTI_Callback+0x24>
	{
		IncMin();
 8000f5e:	f7ff ff7b 	bl	8000e58 <IncMin>
		ui8Time[4] = 0;
 8000f62:	4b0b      	ldr	r3, [pc, #44]	@ (8000f90 <HAL_GPIO_EXTI_Callback+0x44>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	711a      	strb	r2, [r3, #4]
		ui8Time[5] = 0;
 8000f68:	4b09      	ldr	r3, [pc, #36]	@ (8000f90 <HAL_GPIO_EXTI_Callback+0x44>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	715a      	strb	r2, [r3, #5]
		return;
 8000f6e:	e00b      	b.n	8000f88 <HAL_GPIO_EXTI_Callback+0x3c>
	}

	if(GPIO_Pin == GPIO_PIN_3)
 8000f70:	88fb      	ldrh	r3, [r7, #6]
 8000f72:	2b08      	cmp	r3, #8
 8000f74:	d108      	bne.n	8000f88 <HAL_GPIO_EXTI_Callback+0x3c>
	{
		IncHour();
 8000f76:	f7ff ff9f 	bl	8000eb8 <IncHour>
		ui8Time[4] = 0;
 8000f7a:	4b05      	ldr	r3, [pc, #20]	@ (8000f90 <HAL_GPIO_EXTI_Callback+0x44>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	711a      	strb	r2, [r3, #4]
		ui8Time[5] = 0;
 8000f80:	4b03      	ldr	r3, [pc, #12]	@ (8000f90 <HAL_GPIO_EXTI_Callback+0x44>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	715a      	strb	r2, [r3, #5]
		return;
 8000f86:	bf00      	nop
	}


}
 8000f88:	3708      	adds	r7, #8
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	20000078 	.word	0x20000078

08000f94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f98:	b672      	cpsid	i
}
 8000f9a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f9c:	bf00      	nop
 8000f9e:	e7fd      	b.n	8000f9c <Error_Handler+0x8>

08000fa0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b082      	sub	sp, #8
 8000fa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	607b      	str	r3, [r7, #4]
 8000faa:	4b10      	ldr	r3, [pc, #64]	@ (8000fec <HAL_MspInit+0x4c>)
 8000fac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fae:	4a0f      	ldr	r2, [pc, #60]	@ (8000fec <HAL_MspInit+0x4c>)
 8000fb0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fb4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fb6:	4b0d      	ldr	r3, [pc, #52]	@ (8000fec <HAL_MspInit+0x4c>)
 8000fb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fbe:	607b      	str	r3, [r7, #4]
 8000fc0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	603b      	str	r3, [r7, #0]
 8000fc6:	4b09      	ldr	r3, [pc, #36]	@ (8000fec <HAL_MspInit+0x4c>)
 8000fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fca:	4a08      	ldr	r2, [pc, #32]	@ (8000fec <HAL_MspInit+0x4c>)
 8000fcc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fd0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fd2:	4b06      	ldr	r3, [pc, #24]	@ (8000fec <HAL_MspInit+0x4c>)
 8000fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fda:	603b      	str	r3, [r7, #0]
 8000fdc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000fde:	2007      	movs	r0, #7
 8000fe0:	f000 fa1e 	bl	8001420 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fe4:	bf00      	nop
 8000fe6:	3708      	adds	r7, #8
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	40023800 	.word	0x40023800

08000ff0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ff4:	bf00      	nop
 8000ff6:	e7fd      	b.n	8000ff4 <NMI_Handler+0x4>

08000ff8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ffc:	bf00      	nop
 8000ffe:	e7fd      	b.n	8000ffc <HardFault_Handler+0x4>

08001000 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001000:	b480      	push	{r7}
 8001002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001004:	bf00      	nop
 8001006:	e7fd      	b.n	8001004 <MemManage_Handler+0x4>

08001008 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001008:	b480      	push	{r7}
 800100a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800100c:	bf00      	nop
 800100e:	e7fd      	b.n	800100c <BusFault_Handler+0x4>

08001010 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001014:	bf00      	nop
 8001016:	e7fd      	b.n	8001014 <UsageFault_Handler+0x4>

08001018 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800101c:	bf00      	nop
 800101e:	46bd      	mov	sp, r7
 8001020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001024:	4770      	bx	lr

08001026 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001026:	b480      	push	{r7}
 8001028:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800102a:	bf00      	nop
 800102c:	46bd      	mov	sp, r7
 800102e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001032:	4770      	bx	lr

08001034 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001038:	bf00      	nop
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr

08001042 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001042:	b580      	push	{r7, lr}
 8001044:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001046:	f000 f8d7 	bl	80011f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  GetSecondTick();
 800104a:	f7ff febb 	bl	8000dc4 <GetSecondTick>

  /* USER CODE END SysTick_IRQn 1 */
}
 800104e:	bf00      	nop
 8001050:	bd80      	pop	{r7, pc}

08001052 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line 3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001052:	b580      	push	{r7, lr}
 8001054:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8001056:	2008      	movs	r0, #8
 8001058:	f000 fbd2 	bl	8001800 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800105c:	bf00      	nop
 800105e:	bd80      	pop	{r7, pc}

08001060 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001064:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001068:	f000 fbca 	bl	8001800 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800106c:	bf00      	nop
 800106e:	bd80      	pop	{r7, pc}

08001070 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b086      	sub	sp, #24
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001078:	4a14      	ldr	r2, [pc, #80]	@ (80010cc <_sbrk+0x5c>)
 800107a:	4b15      	ldr	r3, [pc, #84]	@ (80010d0 <_sbrk+0x60>)
 800107c:	1ad3      	subs	r3, r2, r3
 800107e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001080:	697b      	ldr	r3, [r7, #20]
 8001082:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001084:	4b13      	ldr	r3, [pc, #76]	@ (80010d4 <_sbrk+0x64>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d102      	bne.n	8001092 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800108c:	4b11      	ldr	r3, [pc, #68]	@ (80010d4 <_sbrk+0x64>)
 800108e:	4a12      	ldr	r2, [pc, #72]	@ (80010d8 <_sbrk+0x68>)
 8001090:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001092:	4b10      	ldr	r3, [pc, #64]	@ (80010d4 <_sbrk+0x64>)
 8001094:	681a      	ldr	r2, [r3, #0]
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	4413      	add	r3, r2
 800109a:	693a      	ldr	r2, [r7, #16]
 800109c:	429a      	cmp	r2, r3
 800109e:	d207      	bcs.n	80010b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010a0:	f001 f9b0 	bl	8002404 <__errno>
 80010a4:	4603      	mov	r3, r0
 80010a6:	220c      	movs	r2, #12
 80010a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010aa:	f04f 33ff 	mov.w	r3, #4294967295
 80010ae:	e009      	b.n	80010c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010b0:	4b08      	ldr	r3, [pc, #32]	@ (80010d4 <_sbrk+0x64>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010b6:	4b07      	ldr	r3, [pc, #28]	@ (80010d4 <_sbrk+0x64>)
 80010b8:	681a      	ldr	r2, [r3, #0]
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	4413      	add	r3, r2
 80010be:	4a05      	ldr	r2, [pc, #20]	@ (80010d4 <_sbrk+0x64>)
 80010c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010c2:	68fb      	ldr	r3, [r7, #12]
}
 80010c4:	4618      	mov	r0, r3
 80010c6:	3718      	adds	r7, #24
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	20020000 	.word	0x20020000
 80010d0:	00000400 	.word	0x00000400
 80010d4:	20000090 	.word	0x20000090
 80010d8:	200001e0 	.word	0x200001e0

080010dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80010e0:	4b06      	ldr	r3, [pc, #24]	@ (80010fc <SystemInit+0x20>)
 80010e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80010e6:	4a05      	ldr	r2, [pc, #20]	@ (80010fc <SystemInit+0x20>)
 80010e8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80010ec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010f0:	bf00      	nop
 80010f2:	46bd      	mov	sp, r7
 80010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f8:	4770      	bx	lr
 80010fa:	bf00      	nop
 80010fc:	e000ed00 	.word	0xe000ed00

08001100 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001100:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001138 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001104:	f7ff ffea 	bl	80010dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001108:	480c      	ldr	r0, [pc, #48]	@ (800113c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800110a:	490d      	ldr	r1, [pc, #52]	@ (8001140 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800110c:	4a0d      	ldr	r2, [pc, #52]	@ (8001144 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800110e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001110:	e002      	b.n	8001118 <LoopCopyDataInit>

08001112 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001112:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001114:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001116:	3304      	adds	r3, #4

08001118 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001118:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800111a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800111c:	d3f9      	bcc.n	8001112 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800111e:	4a0a      	ldr	r2, [pc, #40]	@ (8001148 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001120:	4c0a      	ldr	r4, [pc, #40]	@ (800114c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001122:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001124:	e001      	b.n	800112a <LoopFillZerobss>

08001126 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001126:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001128:	3204      	adds	r2, #4

0800112a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800112a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800112c:	d3fb      	bcc.n	8001126 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800112e:	f001 f96f 	bl	8002410 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001132:	f7ff fa5b 	bl	80005ec <main>
  bx  lr    
 8001136:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001138:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800113c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001140:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001144:	0800316c 	.word	0x0800316c
  ldr r2, =_sbss
 8001148:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 800114c:	200001e0 	.word	0x200001e0

08001150 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001150:	e7fe      	b.n	8001150 <ADC_IRQHandler>
	...

08001154 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001158:	4b0e      	ldr	r3, [pc, #56]	@ (8001194 <HAL_Init+0x40>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	4a0d      	ldr	r2, [pc, #52]	@ (8001194 <HAL_Init+0x40>)
 800115e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001162:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001164:	4b0b      	ldr	r3, [pc, #44]	@ (8001194 <HAL_Init+0x40>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4a0a      	ldr	r2, [pc, #40]	@ (8001194 <HAL_Init+0x40>)
 800116a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800116e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001170:	4b08      	ldr	r3, [pc, #32]	@ (8001194 <HAL_Init+0x40>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4a07      	ldr	r2, [pc, #28]	@ (8001194 <HAL_Init+0x40>)
 8001176:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800117a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800117c:	2003      	movs	r0, #3
 800117e:	f000 f94f 	bl	8001420 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001182:	2000      	movs	r0, #0
 8001184:	f000 f808 	bl	8001198 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001188:	f7ff ff0a 	bl	8000fa0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800118c:	2300      	movs	r3, #0
}
 800118e:	4618      	mov	r0, r3
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	40023c00 	.word	0x40023c00

08001198 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011a0:	4b12      	ldr	r3, [pc, #72]	@ (80011ec <HAL_InitTick+0x54>)
 80011a2:	681a      	ldr	r2, [r3, #0]
 80011a4:	4b12      	ldr	r3, [pc, #72]	@ (80011f0 <HAL_InitTick+0x58>)
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	4619      	mov	r1, r3
 80011aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80011b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80011b6:	4618      	mov	r0, r3
 80011b8:	f000 f967 	bl	800148a <HAL_SYSTICK_Config>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d001      	beq.n	80011c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011c2:	2301      	movs	r3, #1
 80011c4:	e00e      	b.n	80011e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	2b0f      	cmp	r3, #15
 80011ca:	d80a      	bhi.n	80011e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011cc:	2200      	movs	r2, #0
 80011ce:	6879      	ldr	r1, [r7, #4]
 80011d0:	f04f 30ff 	mov.w	r0, #4294967295
 80011d4:	f000 f92f 	bl	8001436 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011d8:	4a06      	ldr	r2, [pc, #24]	@ (80011f4 <HAL_InitTick+0x5c>)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011de:	2300      	movs	r3, #0
 80011e0:	e000      	b.n	80011e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011e2:	2301      	movs	r3, #1
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	3708      	adds	r7, #8
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	20000000 	.word	0x20000000
 80011f0:	20000008 	.word	0x20000008
 80011f4:	20000004 	.word	0x20000004

080011f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011fc:	4b06      	ldr	r3, [pc, #24]	@ (8001218 <HAL_IncTick+0x20>)
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	461a      	mov	r2, r3
 8001202:	4b06      	ldr	r3, [pc, #24]	@ (800121c <HAL_IncTick+0x24>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	4413      	add	r3, r2
 8001208:	4a04      	ldr	r2, [pc, #16]	@ (800121c <HAL_IncTick+0x24>)
 800120a:	6013      	str	r3, [r2, #0]
}
 800120c:	bf00      	nop
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr
 8001216:	bf00      	nop
 8001218:	20000008 	.word	0x20000008
 800121c:	20000094 	.word	0x20000094

08001220 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0
  return uwTick;
 8001224:	4b03      	ldr	r3, [pc, #12]	@ (8001234 <HAL_GetTick+0x14>)
 8001226:	681b      	ldr	r3, [r3, #0]
}
 8001228:	4618      	mov	r0, r3
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr
 8001232:	bf00      	nop
 8001234:	20000094 	.word	0x20000094

08001238 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b084      	sub	sp, #16
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001240:	f7ff ffee 	bl	8001220 <HAL_GetTick>
 8001244:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001250:	d005      	beq.n	800125e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001252:	4b0a      	ldr	r3, [pc, #40]	@ (800127c <HAL_Delay+0x44>)
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	461a      	mov	r2, r3
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	4413      	add	r3, r2
 800125c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800125e:	bf00      	nop
 8001260:	f7ff ffde 	bl	8001220 <HAL_GetTick>
 8001264:	4602      	mov	r2, r0
 8001266:	68bb      	ldr	r3, [r7, #8]
 8001268:	1ad3      	subs	r3, r2, r3
 800126a:	68fa      	ldr	r2, [r7, #12]
 800126c:	429a      	cmp	r2, r3
 800126e:	d8f7      	bhi.n	8001260 <HAL_Delay+0x28>
  {
  }
}
 8001270:	bf00      	nop
 8001272:	bf00      	nop
 8001274:	3710      	adds	r7, #16
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	20000008 	.word	0x20000008

08001280 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001280:	b480      	push	{r7}
 8001282:	b085      	sub	sp, #20
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	f003 0307 	and.w	r3, r3, #7
 800128e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001290:	4b0c      	ldr	r3, [pc, #48]	@ (80012c4 <__NVIC_SetPriorityGrouping+0x44>)
 8001292:	68db      	ldr	r3, [r3, #12]
 8001294:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001296:	68ba      	ldr	r2, [r7, #8]
 8001298:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800129c:	4013      	ands	r3, r2
 800129e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012a4:	68bb      	ldr	r3, [r7, #8]
 80012a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012a8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80012ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012b2:	4a04      	ldr	r2, [pc, #16]	@ (80012c4 <__NVIC_SetPriorityGrouping+0x44>)
 80012b4:	68bb      	ldr	r3, [r7, #8]
 80012b6:	60d3      	str	r3, [r2, #12]
}
 80012b8:	bf00      	nop
 80012ba:	3714      	adds	r7, #20
 80012bc:	46bd      	mov	sp, r7
 80012be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c2:	4770      	bx	lr
 80012c4:	e000ed00 	.word	0xe000ed00

080012c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012cc:	4b04      	ldr	r3, [pc, #16]	@ (80012e0 <__NVIC_GetPriorityGrouping+0x18>)
 80012ce:	68db      	ldr	r3, [r3, #12]
 80012d0:	0a1b      	lsrs	r3, r3, #8
 80012d2:	f003 0307 	and.w	r3, r3, #7
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	46bd      	mov	sp, r7
 80012da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012de:	4770      	bx	lr
 80012e0:	e000ed00 	.word	0xe000ed00

080012e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012e4:	b480      	push	{r7}
 80012e6:	b083      	sub	sp, #12
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	4603      	mov	r3, r0
 80012ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	db0b      	blt.n	800130e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012f6:	79fb      	ldrb	r3, [r7, #7]
 80012f8:	f003 021f 	and.w	r2, r3, #31
 80012fc:	4907      	ldr	r1, [pc, #28]	@ (800131c <__NVIC_EnableIRQ+0x38>)
 80012fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001302:	095b      	lsrs	r3, r3, #5
 8001304:	2001      	movs	r0, #1
 8001306:	fa00 f202 	lsl.w	r2, r0, r2
 800130a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800130e:	bf00      	nop
 8001310:	370c      	adds	r7, #12
 8001312:	46bd      	mov	sp, r7
 8001314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001318:	4770      	bx	lr
 800131a:	bf00      	nop
 800131c:	e000e100 	.word	0xe000e100

08001320 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001320:	b480      	push	{r7}
 8001322:	b083      	sub	sp, #12
 8001324:	af00      	add	r7, sp, #0
 8001326:	4603      	mov	r3, r0
 8001328:	6039      	str	r1, [r7, #0]
 800132a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800132c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001330:	2b00      	cmp	r3, #0
 8001332:	db0a      	blt.n	800134a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	b2da      	uxtb	r2, r3
 8001338:	490c      	ldr	r1, [pc, #48]	@ (800136c <__NVIC_SetPriority+0x4c>)
 800133a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800133e:	0112      	lsls	r2, r2, #4
 8001340:	b2d2      	uxtb	r2, r2
 8001342:	440b      	add	r3, r1
 8001344:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001348:	e00a      	b.n	8001360 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	b2da      	uxtb	r2, r3
 800134e:	4908      	ldr	r1, [pc, #32]	@ (8001370 <__NVIC_SetPriority+0x50>)
 8001350:	79fb      	ldrb	r3, [r7, #7]
 8001352:	f003 030f 	and.w	r3, r3, #15
 8001356:	3b04      	subs	r3, #4
 8001358:	0112      	lsls	r2, r2, #4
 800135a:	b2d2      	uxtb	r2, r2
 800135c:	440b      	add	r3, r1
 800135e:	761a      	strb	r2, [r3, #24]
}
 8001360:	bf00      	nop
 8001362:	370c      	adds	r7, #12
 8001364:	46bd      	mov	sp, r7
 8001366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136a:	4770      	bx	lr
 800136c:	e000e100 	.word	0xe000e100
 8001370:	e000ed00 	.word	0xe000ed00

08001374 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001374:	b480      	push	{r7}
 8001376:	b089      	sub	sp, #36	@ 0x24
 8001378:	af00      	add	r7, sp, #0
 800137a:	60f8      	str	r0, [r7, #12]
 800137c:	60b9      	str	r1, [r7, #8]
 800137e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	f003 0307 	and.w	r3, r3, #7
 8001386:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001388:	69fb      	ldr	r3, [r7, #28]
 800138a:	f1c3 0307 	rsb	r3, r3, #7
 800138e:	2b04      	cmp	r3, #4
 8001390:	bf28      	it	cs
 8001392:	2304      	movcs	r3, #4
 8001394:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001396:	69fb      	ldr	r3, [r7, #28]
 8001398:	3304      	adds	r3, #4
 800139a:	2b06      	cmp	r3, #6
 800139c:	d902      	bls.n	80013a4 <NVIC_EncodePriority+0x30>
 800139e:	69fb      	ldr	r3, [r7, #28]
 80013a0:	3b03      	subs	r3, #3
 80013a2:	e000      	b.n	80013a6 <NVIC_EncodePriority+0x32>
 80013a4:	2300      	movs	r3, #0
 80013a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013a8:	f04f 32ff 	mov.w	r2, #4294967295
 80013ac:	69bb      	ldr	r3, [r7, #24]
 80013ae:	fa02 f303 	lsl.w	r3, r2, r3
 80013b2:	43da      	mvns	r2, r3
 80013b4:	68bb      	ldr	r3, [r7, #8]
 80013b6:	401a      	ands	r2, r3
 80013b8:	697b      	ldr	r3, [r7, #20]
 80013ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013bc:	f04f 31ff 	mov.w	r1, #4294967295
 80013c0:	697b      	ldr	r3, [r7, #20]
 80013c2:	fa01 f303 	lsl.w	r3, r1, r3
 80013c6:	43d9      	mvns	r1, r3
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013cc:	4313      	orrs	r3, r2
         );
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	3724      	adds	r7, #36	@ 0x24
 80013d2:	46bd      	mov	sp, r7
 80013d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d8:	4770      	bx	lr
	...

080013dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	3b01      	subs	r3, #1
 80013e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80013ec:	d301      	bcc.n	80013f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013ee:	2301      	movs	r3, #1
 80013f0:	e00f      	b.n	8001412 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013f2:	4a0a      	ldr	r2, [pc, #40]	@ (800141c <SysTick_Config+0x40>)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	3b01      	subs	r3, #1
 80013f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013fa:	210f      	movs	r1, #15
 80013fc:	f04f 30ff 	mov.w	r0, #4294967295
 8001400:	f7ff ff8e 	bl	8001320 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001404:	4b05      	ldr	r3, [pc, #20]	@ (800141c <SysTick_Config+0x40>)
 8001406:	2200      	movs	r2, #0
 8001408:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800140a:	4b04      	ldr	r3, [pc, #16]	@ (800141c <SysTick_Config+0x40>)
 800140c:	2207      	movs	r2, #7
 800140e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001410:	2300      	movs	r3, #0
}
 8001412:	4618      	mov	r0, r3
 8001414:	3708      	adds	r7, #8
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	e000e010 	.word	0xe000e010

08001420 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001428:	6878      	ldr	r0, [r7, #4]
 800142a:	f7ff ff29 	bl	8001280 <__NVIC_SetPriorityGrouping>
}
 800142e:	bf00      	nop
 8001430:	3708      	adds	r7, #8
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}

08001436 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001436:	b580      	push	{r7, lr}
 8001438:	b086      	sub	sp, #24
 800143a:	af00      	add	r7, sp, #0
 800143c:	4603      	mov	r3, r0
 800143e:	60b9      	str	r1, [r7, #8]
 8001440:	607a      	str	r2, [r7, #4]
 8001442:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001444:	2300      	movs	r3, #0
 8001446:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001448:	f7ff ff3e 	bl	80012c8 <__NVIC_GetPriorityGrouping>
 800144c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800144e:	687a      	ldr	r2, [r7, #4]
 8001450:	68b9      	ldr	r1, [r7, #8]
 8001452:	6978      	ldr	r0, [r7, #20]
 8001454:	f7ff ff8e 	bl	8001374 <NVIC_EncodePriority>
 8001458:	4602      	mov	r2, r0
 800145a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800145e:	4611      	mov	r1, r2
 8001460:	4618      	mov	r0, r3
 8001462:	f7ff ff5d 	bl	8001320 <__NVIC_SetPriority>
}
 8001466:	bf00      	nop
 8001468:	3718      	adds	r7, #24
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}

0800146e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800146e:	b580      	push	{r7, lr}
 8001470:	b082      	sub	sp, #8
 8001472:	af00      	add	r7, sp, #0
 8001474:	4603      	mov	r3, r0
 8001476:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001478:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800147c:	4618      	mov	r0, r3
 800147e:	f7ff ff31 	bl	80012e4 <__NVIC_EnableIRQ>
}
 8001482:	bf00      	nop
 8001484:	3708      	adds	r7, #8
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}

0800148a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800148a:	b580      	push	{r7, lr}
 800148c:	b082      	sub	sp, #8
 800148e:	af00      	add	r7, sp, #0
 8001490:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001492:	6878      	ldr	r0, [r7, #4]
 8001494:	f7ff ffa2 	bl	80013dc <SysTick_Config>
 8001498:	4603      	mov	r3, r0
}
 800149a:	4618      	mov	r0, r3
 800149c:	3708      	adds	r7, #8
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
	...

080014a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b089      	sub	sp, #36	@ 0x24
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
 80014ac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80014ae:	2300      	movs	r3, #0
 80014b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80014b2:	2300      	movs	r3, #0
 80014b4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80014b6:	2300      	movs	r3, #0
 80014b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014ba:	2300      	movs	r3, #0
 80014bc:	61fb      	str	r3, [r7, #28]
 80014be:	e165      	b.n	800178c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80014c0:	2201      	movs	r2, #1
 80014c2:	69fb      	ldr	r3, [r7, #28]
 80014c4:	fa02 f303 	lsl.w	r3, r2, r3
 80014c8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	697a      	ldr	r2, [r7, #20]
 80014d0:	4013      	ands	r3, r2
 80014d2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80014d4:	693a      	ldr	r2, [r7, #16]
 80014d6:	697b      	ldr	r3, [r7, #20]
 80014d8:	429a      	cmp	r2, r3
 80014da:	f040 8154 	bne.w	8001786 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	f003 0303 	and.w	r3, r3, #3
 80014e6:	2b01      	cmp	r3, #1
 80014e8:	d005      	beq.n	80014f6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80014f2:	2b02      	cmp	r3, #2
 80014f4:	d130      	bne.n	8001558 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	689b      	ldr	r3, [r3, #8]
 80014fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80014fc:	69fb      	ldr	r3, [r7, #28]
 80014fe:	005b      	lsls	r3, r3, #1
 8001500:	2203      	movs	r2, #3
 8001502:	fa02 f303 	lsl.w	r3, r2, r3
 8001506:	43db      	mvns	r3, r3
 8001508:	69ba      	ldr	r2, [r7, #24]
 800150a:	4013      	ands	r3, r2
 800150c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	68da      	ldr	r2, [r3, #12]
 8001512:	69fb      	ldr	r3, [r7, #28]
 8001514:	005b      	lsls	r3, r3, #1
 8001516:	fa02 f303 	lsl.w	r3, r2, r3
 800151a:	69ba      	ldr	r2, [r7, #24]
 800151c:	4313      	orrs	r3, r2
 800151e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	69ba      	ldr	r2, [r7, #24]
 8001524:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800152c:	2201      	movs	r2, #1
 800152e:	69fb      	ldr	r3, [r7, #28]
 8001530:	fa02 f303 	lsl.w	r3, r2, r3
 8001534:	43db      	mvns	r3, r3
 8001536:	69ba      	ldr	r2, [r7, #24]
 8001538:	4013      	ands	r3, r2
 800153a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	685b      	ldr	r3, [r3, #4]
 8001540:	091b      	lsrs	r3, r3, #4
 8001542:	f003 0201 	and.w	r2, r3, #1
 8001546:	69fb      	ldr	r3, [r7, #28]
 8001548:	fa02 f303 	lsl.w	r3, r2, r3
 800154c:	69ba      	ldr	r2, [r7, #24]
 800154e:	4313      	orrs	r3, r2
 8001550:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	69ba      	ldr	r2, [r7, #24]
 8001556:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	f003 0303 	and.w	r3, r3, #3
 8001560:	2b03      	cmp	r3, #3
 8001562:	d017      	beq.n	8001594 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	68db      	ldr	r3, [r3, #12]
 8001568:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800156a:	69fb      	ldr	r3, [r7, #28]
 800156c:	005b      	lsls	r3, r3, #1
 800156e:	2203      	movs	r2, #3
 8001570:	fa02 f303 	lsl.w	r3, r2, r3
 8001574:	43db      	mvns	r3, r3
 8001576:	69ba      	ldr	r2, [r7, #24]
 8001578:	4013      	ands	r3, r2
 800157a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	689a      	ldr	r2, [r3, #8]
 8001580:	69fb      	ldr	r3, [r7, #28]
 8001582:	005b      	lsls	r3, r3, #1
 8001584:	fa02 f303 	lsl.w	r3, r2, r3
 8001588:	69ba      	ldr	r2, [r7, #24]
 800158a:	4313      	orrs	r3, r2
 800158c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	69ba      	ldr	r2, [r7, #24]
 8001592:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	f003 0303 	and.w	r3, r3, #3
 800159c:	2b02      	cmp	r3, #2
 800159e:	d123      	bne.n	80015e8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80015a0:	69fb      	ldr	r3, [r7, #28]
 80015a2:	08da      	lsrs	r2, r3, #3
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	3208      	adds	r2, #8
 80015a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80015ae:	69fb      	ldr	r3, [r7, #28]
 80015b0:	f003 0307 	and.w	r3, r3, #7
 80015b4:	009b      	lsls	r3, r3, #2
 80015b6:	220f      	movs	r2, #15
 80015b8:	fa02 f303 	lsl.w	r3, r2, r3
 80015bc:	43db      	mvns	r3, r3
 80015be:	69ba      	ldr	r2, [r7, #24]
 80015c0:	4013      	ands	r3, r2
 80015c2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	691a      	ldr	r2, [r3, #16]
 80015c8:	69fb      	ldr	r3, [r7, #28]
 80015ca:	f003 0307 	and.w	r3, r3, #7
 80015ce:	009b      	lsls	r3, r3, #2
 80015d0:	fa02 f303 	lsl.w	r3, r2, r3
 80015d4:	69ba      	ldr	r2, [r7, #24]
 80015d6:	4313      	orrs	r3, r2
 80015d8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80015da:	69fb      	ldr	r3, [r7, #28]
 80015dc:	08da      	lsrs	r2, r3, #3
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	3208      	adds	r2, #8
 80015e2:	69b9      	ldr	r1, [r7, #24]
 80015e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80015ee:	69fb      	ldr	r3, [r7, #28]
 80015f0:	005b      	lsls	r3, r3, #1
 80015f2:	2203      	movs	r2, #3
 80015f4:	fa02 f303 	lsl.w	r3, r2, r3
 80015f8:	43db      	mvns	r3, r3
 80015fa:	69ba      	ldr	r2, [r7, #24]
 80015fc:	4013      	ands	r3, r2
 80015fe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	685b      	ldr	r3, [r3, #4]
 8001604:	f003 0203 	and.w	r2, r3, #3
 8001608:	69fb      	ldr	r3, [r7, #28]
 800160a:	005b      	lsls	r3, r3, #1
 800160c:	fa02 f303 	lsl.w	r3, r2, r3
 8001610:	69ba      	ldr	r2, [r7, #24]
 8001612:	4313      	orrs	r3, r2
 8001614:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	69ba      	ldr	r2, [r7, #24]
 800161a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001624:	2b00      	cmp	r3, #0
 8001626:	f000 80ae 	beq.w	8001786 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800162a:	2300      	movs	r3, #0
 800162c:	60fb      	str	r3, [r7, #12]
 800162e:	4b5d      	ldr	r3, [pc, #372]	@ (80017a4 <HAL_GPIO_Init+0x300>)
 8001630:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001632:	4a5c      	ldr	r2, [pc, #368]	@ (80017a4 <HAL_GPIO_Init+0x300>)
 8001634:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001638:	6453      	str	r3, [r2, #68]	@ 0x44
 800163a:	4b5a      	ldr	r3, [pc, #360]	@ (80017a4 <HAL_GPIO_Init+0x300>)
 800163c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800163e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001642:	60fb      	str	r3, [r7, #12]
 8001644:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001646:	4a58      	ldr	r2, [pc, #352]	@ (80017a8 <HAL_GPIO_Init+0x304>)
 8001648:	69fb      	ldr	r3, [r7, #28]
 800164a:	089b      	lsrs	r3, r3, #2
 800164c:	3302      	adds	r3, #2
 800164e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001652:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001654:	69fb      	ldr	r3, [r7, #28]
 8001656:	f003 0303 	and.w	r3, r3, #3
 800165a:	009b      	lsls	r3, r3, #2
 800165c:	220f      	movs	r2, #15
 800165e:	fa02 f303 	lsl.w	r3, r2, r3
 8001662:	43db      	mvns	r3, r3
 8001664:	69ba      	ldr	r2, [r7, #24]
 8001666:	4013      	ands	r3, r2
 8001668:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	4a4f      	ldr	r2, [pc, #316]	@ (80017ac <HAL_GPIO_Init+0x308>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d025      	beq.n	80016be <HAL_GPIO_Init+0x21a>
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	4a4e      	ldr	r2, [pc, #312]	@ (80017b0 <HAL_GPIO_Init+0x30c>)
 8001676:	4293      	cmp	r3, r2
 8001678:	d01f      	beq.n	80016ba <HAL_GPIO_Init+0x216>
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	4a4d      	ldr	r2, [pc, #308]	@ (80017b4 <HAL_GPIO_Init+0x310>)
 800167e:	4293      	cmp	r3, r2
 8001680:	d019      	beq.n	80016b6 <HAL_GPIO_Init+0x212>
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	4a4c      	ldr	r2, [pc, #304]	@ (80017b8 <HAL_GPIO_Init+0x314>)
 8001686:	4293      	cmp	r3, r2
 8001688:	d013      	beq.n	80016b2 <HAL_GPIO_Init+0x20e>
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	4a4b      	ldr	r2, [pc, #300]	@ (80017bc <HAL_GPIO_Init+0x318>)
 800168e:	4293      	cmp	r3, r2
 8001690:	d00d      	beq.n	80016ae <HAL_GPIO_Init+0x20a>
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	4a4a      	ldr	r2, [pc, #296]	@ (80017c0 <HAL_GPIO_Init+0x31c>)
 8001696:	4293      	cmp	r3, r2
 8001698:	d007      	beq.n	80016aa <HAL_GPIO_Init+0x206>
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	4a49      	ldr	r2, [pc, #292]	@ (80017c4 <HAL_GPIO_Init+0x320>)
 800169e:	4293      	cmp	r3, r2
 80016a0:	d101      	bne.n	80016a6 <HAL_GPIO_Init+0x202>
 80016a2:	2306      	movs	r3, #6
 80016a4:	e00c      	b.n	80016c0 <HAL_GPIO_Init+0x21c>
 80016a6:	2307      	movs	r3, #7
 80016a8:	e00a      	b.n	80016c0 <HAL_GPIO_Init+0x21c>
 80016aa:	2305      	movs	r3, #5
 80016ac:	e008      	b.n	80016c0 <HAL_GPIO_Init+0x21c>
 80016ae:	2304      	movs	r3, #4
 80016b0:	e006      	b.n	80016c0 <HAL_GPIO_Init+0x21c>
 80016b2:	2303      	movs	r3, #3
 80016b4:	e004      	b.n	80016c0 <HAL_GPIO_Init+0x21c>
 80016b6:	2302      	movs	r3, #2
 80016b8:	e002      	b.n	80016c0 <HAL_GPIO_Init+0x21c>
 80016ba:	2301      	movs	r3, #1
 80016bc:	e000      	b.n	80016c0 <HAL_GPIO_Init+0x21c>
 80016be:	2300      	movs	r3, #0
 80016c0:	69fa      	ldr	r2, [r7, #28]
 80016c2:	f002 0203 	and.w	r2, r2, #3
 80016c6:	0092      	lsls	r2, r2, #2
 80016c8:	4093      	lsls	r3, r2
 80016ca:	69ba      	ldr	r2, [r7, #24]
 80016cc:	4313      	orrs	r3, r2
 80016ce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80016d0:	4935      	ldr	r1, [pc, #212]	@ (80017a8 <HAL_GPIO_Init+0x304>)
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	089b      	lsrs	r3, r3, #2
 80016d6:	3302      	adds	r3, #2
 80016d8:	69ba      	ldr	r2, [r7, #24]
 80016da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80016de:	4b3a      	ldr	r3, [pc, #232]	@ (80017c8 <HAL_GPIO_Init+0x324>)
 80016e0:	689b      	ldr	r3, [r3, #8]
 80016e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016e4:	693b      	ldr	r3, [r7, #16]
 80016e6:	43db      	mvns	r3, r3
 80016e8:	69ba      	ldr	r2, [r7, #24]
 80016ea:	4013      	ands	r3, r2
 80016ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80016ee:	683b      	ldr	r3, [r7, #0]
 80016f0:	685b      	ldr	r3, [r3, #4]
 80016f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d003      	beq.n	8001702 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80016fa:	69ba      	ldr	r2, [r7, #24]
 80016fc:	693b      	ldr	r3, [r7, #16]
 80016fe:	4313      	orrs	r3, r2
 8001700:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001702:	4a31      	ldr	r2, [pc, #196]	@ (80017c8 <HAL_GPIO_Init+0x324>)
 8001704:	69bb      	ldr	r3, [r7, #24]
 8001706:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001708:	4b2f      	ldr	r3, [pc, #188]	@ (80017c8 <HAL_GPIO_Init+0x324>)
 800170a:	68db      	ldr	r3, [r3, #12]
 800170c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800170e:	693b      	ldr	r3, [r7, #16]
 8001710:	43db      	mvns	r3, r3
 8001712:	69ba      	ldr	r2, [r7, #24]
 8001714:	4013      	ands	r3, r2
 8001716:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001720:	2b00      	cmp	r3, #0
 8001722:	d003      	beq.n	800172c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001724:	69ba      	ldr	r2, [r7, #24]
 8001726:	693b      	ldr	r3, [r7, #16]
 8001728:	4313      	orrs	r3, r2
 800172a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800172c:	4a26      	ldr	r2, [pc, #152]	@ (80017c8 <HAL_GPIO_Init+0x324>)
 800172e:	69bb      	ldr	r3, [r7, #24]
 8001730:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001732:	4b25      	ldr	r3, [pc, #148]	@ (80017c8 <HAL_GPIO_Init+0x324>)
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001738:	693b      	ldr	r3, [r7, #16]
 800173a:	43db      	mvns	r3, r3
 800173c:	69ba      	ldr	r2, [r7, #24]
 800173e:	4013      	ands	r3, r2
 8001740:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800174a:	2b00      	cmp	r3, #0
 800174c:	d003      	beq.n	8001756 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800174e:	69ba      	ldr	r2, [r7, #24]
 8001750:	693b      	ldr	r3, [r7, #16]
 8001752:	4313      	orrs	r3, r2
 8001754:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001756:	4a1c      	ldr	r2, [pc, #112]	@ (80017c8 <HAL_GPIO_Init+0x324>)
 8001758:	69bb      	ldr	r3, [r7, #24]
 800175a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800175c:	4b1a      	ldr	r3, [pc, #104]	@ (80017c8 <HAL_GPIO_Init+0x324>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001762:	693b      	ldr	r3, [r7, #16]
 8001764:	43db      	mvns	r3, r3
 8001766:	69ba      	ldr	r2, [r7, #24]
 8001768:	4013      	ands	r3, r2
 800176a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001774:	2b00      	cmp	r3, #0
 8001776:	d003      	beq.n	8001780 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001778:	69ba      	ldr	r2, [r7, #24]
 800177a:	693b      	ldr	r3, [r7, #16]
 800177c:	4313      	orrs	r3, r2
 800177e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001780:	4a11      	ldr	r2, [pc, #68]	@ (80017c8 <HAL_GPIO_Init+0x324>)
 8001782:	69bb      	ldr	r3, [r7, #24]
 8001784:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001786:	69fb      	ldr	r3, [r7, #28]
 8001788:	3301      	adds	r3, #1
 800178a:	61fb      	str	r3, [r7, #28]
 800178c:	69fb      	ldr	r3, [r7, #28]
 800178e:	2b0f      	cmp	r3, #15
 8001790:	f67f ae96 	bls.w	80014c0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001794:	bf00      	nop
 8001796:	bf00      	nop
 8001798:	3724      	adds	r7, #36	@ 0x24
 800179a:	46bd      	mov	sp, r7
 800179c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a0:	4770      	bx	lr
 80017a2:	bf00      	nop
 80017a4:	40023800 	.word	0x40023800
 80017a8:	40013800 	.word	0x40013800
 80017ac:	40020000 	.word	0x40020000
 80017b0:	40020400 	.word	0x40020400
 80017b4:	40020800 	.word	0x40020800
 80017b8:	40020c00 	.word	0x40020c00
 80017bc:	40021000 	.word	0x40021000
 80017c0:	40021400 	.word	0x40021400
 80017c4:	40021800 	.word	0x40021800
 80017c8:	40013c00 	.word	0x40013c00

080017cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b083      	sub	sp, #12
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
 80017d4:	460b      	mov	r3, r1
 80017d6:	807b      	strh	r3, [r7, #2]
 80017d8:	4613      	mov	r3, r2
 80017da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80017dc:	787b      	ldrb	r3, [r7, #1]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d003      	beq.n	80017ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80017e2:	887a      	ldrh	r2, [r7, #2]
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80017e8:	e003      	b.n	80017f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80017ea:	887b      	ldrh	r3, [r7, #2]
 80017ec:	041a      	lsls	r2, r3, #16
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	619a      	str	r2, [r3, #24]
}
 80017f2:	bf00      	nop
 80017f4:	370c      	adds	r7, #12
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr
	...

08001800 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
 8001806:	4603      	mov	r3, r0
 8001808:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800180a:	4b08      	ldr	r3, [pc, #32]	@ (800182c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800180c:	695a      	ldr	r2, [r3, #20]
 800180e:	88fb      	ldrh	r3, [r7, #6]
 8001810:	4013      	ands	r3, r2
 8001812:	2b00      	cmp	r3, #0
 8001814:	d006      	beq.n	8001824 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001816:	4a05      	ldr	r2, [pc, #20]	@ (800182c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001818:	88fb      	ldrh	r3, [r7, #6]
 800181a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800181c:	88fb      	ldrh	r3, [r7, #6]
 800181e:	4618      	mov	r0, r3
 8001820:	f7ff fb94 	bl	8000f4c <HAL_GPIO_EXTI_Callback>
  }
}
 8001824:	bf00      	nop
 8001826:	3708      	adds	r7, #8
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	40013c00 	.word	0x40013c00

08001830 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b084      	sub	sp, #16
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
 8001838:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d101      	bne.n	8001844 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001840:	2301      	movs	r3, #1
 8001842:	e0cc      	b.n	80019de <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001844:	4b68      	ldr	r3, [pc, #416]	@ (80019e8 <HAL_RCC_ClockConfig+0x1b8>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f003 030f 	and.w	r3, r3, #15
 800184c:	683a      	ldr	r2, [r7, #0]
 800184e:	429a      	cmp	r2, r3
 8001850:	d90c      	bls.n	800186c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001852:	4b65      	ldr	r3, [pc, #404]	@ (80019e8 <HAL_RCC_ClockConfig+0x1b8>)
 8001854:	683a      	ldr	r2, [r7, #0]
 8001856:	b2d2      	uxtb	r2, r2
 8001858:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800185a:	4b63      	ldr	r3, [pc, #396]	@ (80019e8 <HAL_RCC_ClockConfig+0x1b8>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f003 030f 	and.w	r3, r3, #15
 8001862:	683a      	ldr	r2, [r7, #0]
 8001864:	429a      	cmp	r2, r3
 8001866:	d001      	beq.n	800186c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001868:	2301      	movs	r3, #1
 800186a:	e0b8      	b.n	80019de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f003 0302 	and.w	r3, r3, #2
 8001874:	2b00      	cmp	r3, #0
 8001876:	d020      	beq.n	80018ba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f003 0304 	and.w	r3, r3, #4
 8001880:	2b00      	cmp	r3, #0
 8001882:	d005      	beq.n	8001890 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001884:	4b59      	ldr	r3, [pc, #356]	@ (80019ec <HAL_RCC_ClockConfig+0x1bc>)
 8001886:	689b      	ldr	r3, [r3, #8]
 8001888:	4a58      	ldr	r2, [pc, #352]	@ (80019ec <HAL_RCC_ClockConfig+0x1bc>)
 800188a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800188e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f003 0308 	and.w	r3, r3, #8
 8001898:	2b00      	cmp	r3, #0
 800189a:	d005      	beq.n	80018a8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800189c:	4b53      	ldr	r3, [pc, #332]	@ (80019ec <HAL_RCC_ClockConfig+0x1bc>)
 800189e:	689b      	ldr	r3, [r3, #8]
 80018a0:	4a52      	ldr	r2, [pc, #328]	@ (80019ec <HAL_RCC_ClockConfig+0x1bc>)
 80018a2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80018a6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018a8:	4b50      	ldr	r3, [pc, #320]	@ (80019ec <HAL_RCC_ClockConfig+0x1bc>)
 80018aa:	689b      	ldr	r3, [r3, #8]
 80018ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	689b      	ldr	r3, [r3, #8]
 80018b4:	494d      	ldr	r1, [pc, #308]	@ (80019ec <HAL_RCC_ClockConfig+0x1bc>)
 80018b6:	4313      	orrs	r3, r2
 80018b8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f003 0301 	and.w	r3, r3, #1
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d044      	beq.n	8001950 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	2b01      	cmp	r3, #1
 80018cc:	d107      	bne.n	80018de <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018ce:	4b47      	ldr	r3, [pc, #284]	@ (80019ec <HAL_RCC_ClockConfig+0x1bc>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d119      	bne.n	800190e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018da:	2301      	movs	r3, #1
 80018dc:	e07f      	b.n	80019de <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	2b02      	cmp	r3, #2
 80018e4:	d003      	beq.n	80018ee <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018ea:	2b03      	cmp	r3, #3
 80018ec:	d107      	bne.n	80018fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018ee:	4b3f      	ldr	r3, [pc, #252]	@ (80019ec <HAL_RCC_ClockConfig+0x1bc>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d109      	bne.n	800190e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018fa:	2301      	movs	r3, #1
 80018fc:	e06f      	b.n	80019de <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018fe:	4b3b      	ldr	r3, [pc, #236]	@ (80019ec <HAL_RCC_ClockConfig+0x1bc>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f003 0302 	and.w	r3, r3, #2
 8001906:	2b00      	cmp	r3, #0
 8001908:	d101      	bne.n	800190e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800190a:	2301      	movs	r3, #1
 800190c:	e067      	b.n	80019de <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800190e:	4b37      	ldr	r3, [pc, #220]	@ (80019ec <HAL_RCC_ClockConfig+0x1bc>)
 8001910:	689b      	ldr	r3, [r3, #8]
 8001912:	f023 0203 	bic.w	r2, r3, #3
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	4934      	ldr	r1, [pc, #208]	@ (80019ec <HAL_RCC_ClockConfig+0x1bc>)
 800191c:	4313      	orrs	r3, r2
 800191e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001920:	f7ff fc7e 	bl	8001220 <HAL_GetTick>
 8001924:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001926:	e00a      	b.n	800193e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001928:	f7ff fc7a 	bl	8001220 <HAL_GetTick>
 800192c:	4602      	mov	r2, r0
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	1ad3      	subs	r3, r2, r3
 8001932:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001936:	4293      	cmp	r3, r2
 8001938:	d901      	bls.n	800193e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800193a:	2303      	movs	r3, #3
 800193c:	e04f      	b.n	80019de <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800193e:	4b2b      	ldr	r3, [pc, #172]	@ (80019ec <HAL_RCC_ClockConfig+0x1bc>)
 8001940:	689b      	ldr	r3, [r3, #8]
 8001942:	f003 020c 	and.w	r2, r3, #12
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	009b      	lsls	r3, r3, #2
 800194c:	429a      	cmp	r2, r3
 800194e:	d1eb      	bne.n	8001928 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001950:	4b25      	ldr	r3, [pc, #148]	@ (80019e8 <HAL_RCC_ClockConfig+0x1b8>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f003 030f 	and.w	r3, r3, #15
 8001958:	683a      	ldr	r2, [r7, #0]
 800195a:	429a      	cmp	r2, r3
 800195c:	d20c      	bcs.n	8001978 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800195e:	4b22      	ldr	r3, [pc, #136]	@ (80019e8 <HAL_RCC_ClockConfig+0x1b8>)
 8001960:	683a      	ldr	r2, [r7, #0]
 8001962:	b2d2      	uxtb	r2, r2
 8001964:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001966:	4b20      	ldr	r3, [pc, #128]	@ (80019e8 <HAL_RCC_ClockConfig+0x1b8>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f003 030f 	and.w	r3, r3, #15
 800196e:	683a      	ldr	r2, [r7, #0]
 8001970:	429a      	cmp	r2, r3
 8001972:	d001      	beq.n	8001978 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001974:	2301      	movs	r3, #1
 8001976:	e032      	b.n	80019de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f003 0304 	and.w	r3, r3, #4
 8001980:	2b00      	cmp	r3, #0
 8001982:	d008      	beq.n	8001996 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001984:	4b19      	ldr	r3, [pc, #100]	@ (80019ec <HAL_RCC_ClockConfig+0x1bc>)
 8001986:	689b      	ldr	r3, [r3, #8]
 8001988:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	68db      	ldr	r3, [r3, #12]
 8001990:	4916      	ldr	r1, [pc, #88]	@ (80019ec <HAL_RCC_ClockConfig+0x1bc>)
 8001992:	4313      	orrs	r3, r2
 8001994:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f003 0308 	and.w	r3, r3, #8
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d009      	beq.n	80019b6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80019a2:	4b12      	ldr	r3, [pc, #72]	@ (80019ec <HAL_RCC_ClockConfig+0x1bc>)
 80019a4:	689b      	ldr	r3, [r3, #8]
 80019a6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	691b      	ldr	r3, [r3, #16]
 80019ae:	00db      	lsls	r3, r3, #3
 80019b0:	490e      	ldr	r1, [pc, #56]	@ (80019ec <HAL_RCC_ClockConfig+0x1bc>)
 80019b2:	4313      	orrs	r3, r2
 80019b4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80019b6:	f000 f821 	bl	80019fc <HAL_RCC_GetSysClockFreq>
 80019ba:	4602      	mov	r2, r0
 80019bc:	4b0b      	ldr	r3, [pc, #44]	@ (80019ec <HAL_RCC_ClockConfig+0x1bc>)
 80019be:	689b      	ldr	r3, [r3, #8]
 80019c0:	091b      	lsrs	r3, r3, #4
 80019c2:	f003 030f 	and.w	r3, r3, #15
 80019c6:	490a      	ldr	r1, [pc, #40]	@ (80019f0 <HAL_RCC_ClockConfig+0x1c0>)
 80019c8:	5ccb      	ldrb	r3, [r1, r3]
 80019ca:	fa22 f303 	lsr.w	r3, r2, r3
 80019ce:	4a09      	ldr	r2, [pc, #36]	@ (80019f4 <HAL_RCC_ClockConfig+0x1c4>)
 80019d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80019d2:	4b09      	ldr	r3, [pc, #36]	@ (80019f8 <HAL_RCC_ClockConfig+0x1c8>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4618      	mov	r0, r3
 80019d8:	f7ff fbde 	bl	8001198 <HAL_InitTick>

  return HAL_OK;
 80019dc:	2300      	movs	r3, #0
}
 80019de:	4618      	mov	r0, r3
 80019e0:	3710      	adds	r7, #16
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	40023c00 	.word	0x40023c00
 80019ec:	40023800 	.word	0x40023800
 80019f0:	0800302c 	.word	0x0800302c
 80019f4:	20000000 	.word	0x20000000
 80019f8:	20000004 	.word	0x20000004

080019fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a00:	b0ae      	sub	sp, #184	@ 0xb8
 8001a02:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001a04:	2300      	movs	r3, #0
 8001a06:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001a10:	2300      	movs	r3, #0
 8001a12:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8001a16:	2300      	movs	r3, #0
 8001a18:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a22:	4bcb      	ldr	r3, [pc, #812]	@ (8001d50 <HAL_RCC_GetSysClockFreq+0x354>)
 8001a24:	689b      	ldr	r3, [r3, #8]
 8001a26:	f003 030c 	and.w	r3, r3, #12
 8001a2a:	2b0c      	cmp	r3, #12
 8001a2c:	f200 8206 	bhi.w	8001e3c <HAL_RCC_GetSysClockFreq+0x440>
 8001a30:	a201      	add	r2, pc, #4	@ (adr r2, 8001a38 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001a32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a36:	bf00      	nop
 8001a38:	08001a6d 	.word	0x08001a6d
 8001a3c:	08001e3d 	.word	0x08001e3d
 8001a40:	08001e3d 	.word	0x08001e3d
 8001a44:	08001e3d 	.word	0x08001e3d
 8001a48:	08001a75 	.word	0x08001a75
 8001a4c:	08001e3d 	.word	0x08001e3d
 8001a50:	08001e3d 	.word	0x08001e3d
 8001a54:	08001e3d 	.word	0x08001e3d
 8001a58:	08001a7d 	.word	0x08001a7d
 8001a5c:	08001e3d 	.word	0x08001e3d
 8001a60:	08001e3d 	.word	0x08001e3d
 8001a64:	08001e3d 	.word	0x08001e3d
 8001a68:	08001c6d 	.word	0x08001c6d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001a6c:	4bb9      	ldr	r3, [pc, #740]	@ (8001d54 <HAL_RCC_GetSysClockFreq+0x358>)
 8001a6e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001a72:	e1e7      	b.n	8001e44 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001a74:	4bb8      	ldr	r3, [pc, #736]	@ (8001d58 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001a76:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001a7a:	e1e3      	b.n	8001e44 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a7c:	4bb4      	ldr	r3, [pc, #720]	@ (8001d50 <HAL_RCC_GetSysClockFreq+0x354>)
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001a84:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a88:	4bb1      	ldr	r3, [pc, #708]	@ (8001d50 <HAL_RCC_GetSysClockFreq+0x354>)
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d071      	beq.n	8001b78 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a94:	4bae      	ldr	r3, [pc, #696]	@ (8001d50 <HAL_RCC_GetSysClockFreq+0x354>)
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	099b      	lsrs	r3, r3, #6
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001aa0:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001aa4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001aa8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001aac:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001ab6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001aba:	4622      	mov	r2, r4
 8001abc:	462b      	mov	r3, r5
 8001abe:	f04f 0000 	mov.w	r0, #0
 8001ac2:	f04f 0100 	mov.w	r1, #0
 8001ac6:	0159      	lsls	r1, r3, #5
 8001ac8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001acc:	0150      	lsls	r0, r2, #5
 8001ace:	4602      	mov	r2, r0
 8001ad0:	460b      	mov	r3, r1
 8001ad2:	4621      	mov	r1, r4
 8001ad4:	1a51      	subs	r1, r2, r1
 8001ad6:	6439      	str	r1, [r7, #64]	@ 0x40
 8001ad8:	4629      	mov	r1, r5
 8001ada:	eb63 0301 	sbc.w	r3, r3, r1
 8001ade:	647b      	str	r3, [r7, #68]	@ 0x44
 8001ae0:	f04f 0200 	mov.w	r2, #0
 8001ae4:	f04f 0300 	mov.w	r3, #0
 8001ae8:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001aec:	4649      	mov	r1, r9
 8001aee:	018b      	lsls	r3, r1, #6
 8001af0:	4641      	mov	r1, r8
 8001af2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001af6:	4641      	mov	r1, r8
 8001af8:	018a      	lsls	r2, r1, #6
 8001afa:	4641      	mov	r1, r8
 8001afc:	1a51      	subs	r1, r2, r1
 8001afe:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001b00:	4649      	mov	r1, r9
 8001b02:	eb63 0301 	sbc.w	r3, r3, r1
 8001b06:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001b08:	f04f 0200 	mov.w	r2, #0
 8001b0c:	f04f 0300 	mov.w	r3, #0
 8001b10:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001b14:	4649      	mov	r1, r9
 8001b16:	00cb      	lsls	r3, r1, #3
 8001b18:	4641      	mov	r1, r8
 8001b1a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001b1e:	4641      	mov	r1, r8
 8001b20:	00ca      	lsls	r2, r1, #3
 8001b22:	4610      	mov	r0, r2
 8001b24:	4619      	mov	r1, r3
 8001b26:	4603      	mov	r3, r0
 8001b28:	4622      	mov	r2, r4
 8001b2a:	189b      	adds	r3, r3, r2
 8001b2c:	633b      	str	r3, [r7, #48]	@ 0x30
 8001b2e:	462b      	mov	r3, r5
 8001b30:	460a      	mov	r2, r1
 8001b32:	eb42 0303 	adc.w	r3, r2, r3
 8001b36:	637b      	str	r3, [r7, #52]	@ 0x34
 8001b38:	f04f 0200 	mov.w	r2, #0
 8001b3c:	f04f 0300 	mov.w	r3, #0
 8001b40:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001b44:	4629      	mov	r1, r5
 8001b46:	024b      	lsls	r3, r1, #9
 8001b48:	4621      	mov	r1, r4
 8001b4a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001b4e:	4621      	mov	r1, r4
 8001b50:	024a      	lsls	r2, r1, #9
 8001b52:	4610      	mov	r0, r2
 8001b54:	4619      	mov	r1, r3
 8001b56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001b60:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001b64:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001b68:	f7fe fbaa 	bl	80002c0 <__aeabi_uldivmod>
 8001b6c:	4602      	mov	r2, r0
 8001b6e:	460b      	mov	r3, r1
 8001b70:	4613      	mov	r3, r2
 8001b72:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001b76:	e067      	b.n	8001c48 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b78:	4b75      	ldr	r3, [pc, #468]	@ (8001d50 <HAL_RCC_GetSysClockFreq+0x354>)
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	099b      	lsrs	r3, r3, #6
 8001b7e:	2200      	movs	r2, #0
 8001b80:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001b84:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001b88:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001b8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b90:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001b92:	2300      	movs	r3, #0
 8001b94:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001b96:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001b9a:	4622      	mov	r2, r4
 8001b9c:	462b      	mov	r3, r5
 8001b9e:	f04f 0000 	mov.w	r0, #0
 8001ba2:	f04f 0100 	mov.w	r1, #0
 8001ba6:	0159      	lsls	r1, r3, #5
 8001ba8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001bac:	0150      	lsls	r0, r2, #5
 8001bae:	4602      	mov	r2, r0
 8001bb0:	460b      	mov	r3, r1
 8001bb2:	4621      	mov	r1, r4
 8001bb4:	1a51      	subs	r1, r2, r1
 8001bb6:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001bb8:	4629      	mov	r1, r5
 8001bba:	eb63 0301 	sbc.w	r3, r3, r1
 8001bbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001bc0:	f04f 0200 	mov.w	r2, #0
 8001bc4:	f04f 0300 	mov.w	r3, #0
 8001bc8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001bcc:	4649      	mov	r1, r9
 8001bce:	018b      	lsls	r3, r1, #6
 8001bd0:	4641      	mov	r1, r8
 8001bd2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001bd6:	4641      	mov	r1, r8
 8001bd8:	018a      	lsls	r2, r1, #6
 8001bda:	4641      	mov	r1, r8
 8001bdc:	ebb2 0a01 	subs.w	sl, r2, r1
 8001be0:	4649      	mov	r1, r9
 8001be2:	eb63 0b01 	sbc.w	fp, r3, r1
 8001be6:	f04f 0200 	mov.w	r2, #0
 8001bea:	f04f 0300 	mov.w	r3, #0
 8001bee:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001bf2:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001bf6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001bfa:	4692      	mov	sl, r2
 8001bfc:	469b      	mov	fp, r3
 8001bfe:	4623      	mov	r3, r4
 8001c00:	eb1a 0303 	adds.w	r3, sl, r3
 8001c04:	623b      	str	r3, [r7, #32]
 8001c06:	462b      	mov	r3, r5
 8001c08:	eb4b 0303 	adc.w	r3, fp, r3
 8001c0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c0e:	f04f 0200 	mov.w	r2, #0
 8001c12:	f04f 0300 	mov.w	r3, #0
 8001c16:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001c1a:	4629      	mov	r1, r5
 8001c1c:	028b      	lsls	r3, r1, #10
 8001c1e:	4621      	mov	r1, r4
 8001c20:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001c24:	4621      	mov	r1, r4
 8001c26:	028a      	lsls	r2, r1, #10
 8001c28:	4610      	mov	r0, r2
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001c30:	2200      	movs	r2, #0
 8001c32:	673b      	str	r3, [r7, #112]	@ 0x70
 8001c34:	677a      	str	r2, [r7, #116]	@ 0x74
 8001c36:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001c3a:	f7fe fb41 	bl	80002c0 <__aeabi_uldivmod>
 8001c3e:	4602      	mov	r2, r0
 8001c40:	460b      	mov	r3, r1
 8001c42:	4613      	mov	r3, r2
 8001c44:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001c48:	4b41      	ldr	r3, [pc, #260]	@ (8001d50 <HAL_RCC_GetSysClockFreq+0x354>)
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	0c1b      	lsrs	r3, r3, #16
 8001c4e:	f003 0303 	and.w	r3, r3, #3
 8001c52:	3301      	adds	r3, #1
 8001c54:	005b      	lsls	r3, r3, #1
 8001c56:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8001c5a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001c5e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001c62:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c66:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001c6a:	e0eb      	b.n	8001e44 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001c6c:	4b38      	ldr	r3, [pc, #224]	@ (8001d50 <HAL_RCC_GetSysClockFreq+0x354>)
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001c74:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c78:	4b35      	ldr	r3, [pc, #212]	@ (8001d50 <HAL_RCC_GetSysClockFreq+0x354>)
 8001c7a:	685b      	ldr	r3, [r3, #4]
 8001c7c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d06b      	beq.n	8001d5c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c84:	4b32      	ldr	r3, [pc, #200]	@ (8001d50 <HAL_RCC_GetSysClockFreq+0x354>)
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	099b      	lsrs	r3, r3, #6
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001c8e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001c90:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001c92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001c96:	663b      	str	r3, [r7, #96]	@ 0x60
 8001c98:	2300      	movs	r3, #0
 8001c9a:	667b      	str	r3, [r7, #100]	@ 0x64
 8001c9c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001ca0:	4622      	mov	r2, r4
 8001ca2:	462b      	mov	r3, r5
 8001ca4:	f04f 0000 	mov.w	r0, #0
 8001ca8:	f04f 0100 	mov.w	r1, #0
 8001cac:	0159      	lsls	r1, r3, #5
 8001cae:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001cb2:	0150      	lsls	r0, r2, #5
 8001cb4:	4602      	mov	r2, r0
 8001cb6:	460b      	mov	r3, r1
 8001cb8:	4621      	mov	r1, r4
 8001cba:	1a51      	subs	r1, r2, r1
 8001cbc:	61b9      	str	r1, [r7, #24]
 8001cbe:	4629      	mov	r1, r5
 8001cc0:	eb63 0301 	sbc.w	r3, r3, r1
 8001cc4:	61fb      	str	r3, [r7, #28]
 8001cc6:	f04f 0200 	mov.w	r2, #0
 8001cca:	f04f 0300 	mov.w	r3, #0
 8001cce:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001cd2:	4659      	mov	r1, fp
 8001cd4:	018b      	lsls	r3, r1, #6
 8001cd6:	4651      	mov	r1, sl
 8001cd8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001cdc:	4651      	mov	r1, sl
 8001cde:	018a      	lsls	r2, r1, #6
 8001ce0:	4651      	mov	r1, sl
 8001ce2:	ebb2 0801 	subs.w	r8, r2, r1
 8001ce6:	4659      	mov	r1, fp
 8001ce8:	eb63 0901 	sbc.w	r9, r3, r1
 8001cec:	f04f 0200 	mov.w	r2, #0
 8001cf0:	f04f 0300 	mov.w	r3, #0
 8001cf4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001cf8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001cfc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001d00:	4690      	mov	r8, r2
 8001d02:	4699      	mov	r9, r3
 8001d04:	4623      	mov	r3, r4
 8001d06:	eb18 0303 	adds.w	r3, r8, r3
 8001d0a:	613b      	str	r3, [r7, #16]
 8001d0c:	462b      	mov	r3, r5
 8001d0e:	eb49 0303 	adc.w	r3, r9, r3
 8001d12:	617b      	str	r3, [r7, #20]
 8001d14:	f04f 0200 	mov.w	r2, #0
 8001d18:	f04f 0300 	mov.w	r3, #0
 8001d1c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001d20:	4629      	mov	r1, r5
 8001d22:	024b      	lsls	r3, r1, #9
 8001d24:	4621      	mov	r1, r4
 8001d26:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001d2a:	4621      	mov	r1, r4
 8001d2c:	024a      	lsls	r2, r1, #9
 8001d2e:	4610      	mov	r0, r2
 8001d30:	4619      	mov	r1, r3
 8001d32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001d36:	2200      	movs	r2, #0
 8001d38:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001d3a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001d3c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001d40:	f7fe fabe 	bl	80002c0 <__aeabi_uldivmod>
 8001d44:	4602      	mov	r2, r0
 8001d46:	460b      	mov	r3, r1
 8001d48:	4613      	mov	r3, r2
 8001d4a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001d4e:	e065      	b.n	8001e1c <HAL_RCC_GetSysClockFreq+0x420>
 8001d50:	40023800 	.word	0x40023800
 8001d54:	00f42400 	.word	0x00f42400
 8001d58:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d5c:	4b3d      	ldr	r3, [pc, #244]	@ (8001e54 <HAL_RCC_GetSysClockFreq+0x458>)
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	099b      	lsrs	r3, r3, #6
 8001d62:	2200      	movs	r2, #0
 8001d64:	4618      	mov	r0, r3
 8001d66:	4611      	mov	r1, r2
 8001d68:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001d6c:	653b      	str	r3, [r7, #80]	@ 0x50
 8001d6e:	2300      	movs	r3, #0
 8001d70:	657b      	str	r3, [r7, #84]	@ 0x54
 8001d72:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001d76:	4642      	mov	r2, r8
 8001d78:	464b      	mov	r3, r9
 8001d7a:	f04f 0000 	mov.w	r0, #0
 8001d7e:	f04f 0100 	mov.w	r1, #0
 8001d82:	0159      	lsls	r1, r3, #5
 8001d84:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d88:	0150      	lsls	r0, r2, #5
 8001d8a:	4602      	mov	r2, r0
 8001d8c:	460b      	mov	r3, r1
 8001d8e:	4641      	mov	r1, r8
 8001d90:	1a51      	subs	r1, r2, r1
 8001d92:	60b9      	str	r1, [r7, #8]
 8001d94:	4649      	mov	r1, r9
 8001d96:	eb63 0301 	sbc.w	r3, r3, r1
 8001d9a:	60fb      	str	r3, [r7, #12]
 8001d9c:	f04f 0200 	mov.w	r2, #0
 8001da0:	f04f 0300 	mov.w	r3, #0
 8001da4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001da8:	4659      	mov	r1, fp
 8001daa:	018b      	lsls	r3, r1, #6
 8001dac:	4651      	mov	r1, sl
 8001dae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001db2:	4651      	mov	r1, sl
 8001db4:	018a      	lsls	r2, r1, #6
 8001db6:	4651      	mov	r1, sl
 8001db8:	1a54      	subs	r4, r2, r1
 8001dba:	4659      	mov	r1, fp
 8001dbc:	eb63 0501 	sbc.w	r5, r3, r1
 8001dc0:	f04f 0200 	mov.w	r2, #0
 8001dc4:	f04f 0300 	mov.w	r3, #0
 8001dc8:	00eb      	lsls	r3, r5, #3
 8001dca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001dce:	00e2      	lsls	r2, r4, #3
 8001dd0:	4614      	mov	r4, r2
 8001dd2:	461d      	mov	r5, r3
 8001dd4:	4643      	mov	r3, r8
 8001dd6:	18e3      	adds	r3, r4, r3
 8001dd8:	603b      	str	r3, [r7, #0]
 8001dda:	464b      	mov	r3, r9
 8001ddc:	eb45 0303 	adc.w	r3, r5, r3
 8001de0:	607b      	str	r3, [r7, #4]
 8001de2:	f04f 0200 	mov.w	r2, #0
 8001de6:	f04f 0300 	mov.w	r3, #0
 8001dea:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001dee:	4629      	mov	r1, r5
 8001df0:	028b      	lsls	r3, r1, #10
 8001df2:	4621      	mov	r1, r4
 8001df4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001df8:	4621      	mov	r1, r4
 8001dfa:	028a      	lsls	r2, r1, #10
 8001dfc:	4610      	mov	r0, r2
 8001dfe:	4619      	mov	r1, r3
 8001e00:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001e04:	2200      	movs	r2, #0
 8001e06:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001e08:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001e0a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001e0e:	f7fe fa57 	bl	80002c0 <__aeabi_uldivmod>
 8001e12:	4602      	mov	r2, r0
 8001e14:	460b      	mov	r3, r1
 8001e16:	4613      	mov	r3, r2
 8001e18:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001e1c:	4b0d      	ldr	r3, [pc, #52]	@ (8001e54 <HAL_RCC_GetSysClockFreq+0x458>)
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	0f1b      	lsrs	r3, r3, #28
 8001e22:	f003 0307 	and.w	r3, r3, #7
 8001e26:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8001e2a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001e2e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001e32:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e36:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001e3a:	e003      	b.n	8001e44 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001e3c:	4b06      	ldr	r3, [pc, #24]	@ (8001e58 <HAL_RCC_GetSysClockFreq+0x45c>)
 8001e3e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001e42:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e44:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	37b8      	adds	r7, #184	@ 0xb8
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001e52:	bf00      	nop
 8001e54:	40023800 	.word	0x40023800
 8001e58:	00f42400 	.word	0x00f42400

08001e5c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b086      	sub	sp, #24
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d101      	bne.n	8001e6e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	e28d      	b.n	800238a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f003 0301 	and.w	r3, r3, #1
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	f000 8083 	beq.w	8001f82 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001e7c:	4b94      	ldr	r3, [pc, #592]	@ (80020d0 <HAL_RCC_OscConfig+0x274>)
 8001e7e:	689b      	ldr	r3, [r3, #8]
 8001e80:	f003 030c 	and.w	r3, r3, #12
 8001e84:	2b04      	cmp	r3, #4
 8001e86:	d019      	beq.n	8001ebc <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001e88:	4b91      	ldr	r3, [pc, #580]	@ (80020d0 <HAL_RCC_OscConfig+0x274>)
 8001e8a:	689b      	ldr	r3, [r3, #8]
 8001e8c:	f003 030c 	and.w	r3, r3, #12
        || \
 8001e90:	2b08      	cmp	r3, #8
 8001e92:	d106      	bne.n	8001ea2 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001e94:	4b8e      	ldr	r3, [pc, #568]	@ (80020d0 <HAL_RCC_OscConfig+0x274>)
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e9c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001ea0:	d00c      	beq.n	8001ebc <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ea2:	4b8b      	ldr	r3, [pc, #556]	@ (80020d0 <HAL_RCC_OscConfig+0x274>)
 8001ea4:	689b      	ldr	r3, [r3, #8]
 8001ea6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001eaa:	2b0c      	cmp	r3, #12
 8001eac:	d112      	bne.n	8001ed4 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001eae:	4b88      	ldr	r3, [pc, #544]	@ (80020d0 <HAL_RCC_OscConfig+0x274>)
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001eb6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001eba:	d10b      	bne.n	8001ed4 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ebc:	4b84      	ldr	r3, [pc, #528]	@ (80020d0 <HAL_RCC_OscConfig+0x274>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d05b      	beq.n	8001f80 <HAL_RCC_OscConfig+0x124>
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d157      	bne.n	8001f80 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	e25a      	b.n	800238a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001edc:	d106      	bne.n	8001eec <HAL_RCC_OscConfig+0x90>
 8001ede:	4b7c      	ldr	r3, [pc, #496]	@ (80020d0 <HAL_RCC_OscConfig+0x274>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4a7b      	ldr	r2, [pc, #492]	@ (80020d0 <HAL_RCC_OscConfig+0x274>)
 8001ee4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ee8:	6013      	str	r3, [r2, #0]
 8001eea:	e01d      	b.n	8001f28 <HAL_RCC_OscConfig+0xcc>
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001ef4:	d10c      	bne.n	8001f10 <HAL_RCC_OscConfig+0xb4>
 8001ef6:	4b76      	ldr	r3, [pc, #472]	@ (80020d0 <HAL_RCC_OscConfig+0x274>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	4a75      	ldr	r2, [pc, #468]	@ (80020d0 <HAL_RCC_OscConfig+0x274>)
 8001efc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f00:	6013      	str	r3, [r2, #0]
 8001f02:	4b73      	ldr	r3, [pc, #460]	@ (80020d0 <HAL_RCC_OscConfig+0x274>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a72      	ldr	r2, [pc, #456]	@ (80020d0 <HAL_RCC_OscConfig+0x274>)
 8001f08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f0c:	6013      	str	r3, [r2, #0]
 8001f0e:	e00b      	b.n	8001f28 <HAL_RCC_OscConfig+0xcc>
 8001f10:	4b6f      	ldr	r3, [pc, #444]	@ (80020d0 <HAL_RCC_OscConfig+0x274>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a6e      	ldr	r2, [pc, #440]	@ (80020d0 <HAL_RCC_OscConfig+0x274>)
 8001f16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f1a:	6013      	str	r3, [r2, #0]
 8001f1c:	4b6c      	ldr	r3, [pc, #432]	@ (80020d0 <HAL_RCC_OscConfig+0x274>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a6b      	ldr	r2, [pc, #428]	@ (80020d0 <HAL_RCC_OscConfig+0x274>)
 8001f22:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f26:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d013      	beq.n	8001f58 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f30:	f7ff f976 	bl	8001220 <HAL_GetTick>
 8001f34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f36:	e008      	b.n	8001f4a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f38:	f7ff f972 	bl	8001220 <HAL_GetTick>
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	693b      	ldr	r3, [r7, #16]
 8001f40:	1ad3      	subs	r3, r2, r3
 8001f42:	2b64      	cmp	r3, #100	@ 0x64
 8001f44:	d901      	bls.n	8001f4a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001f46:	2303      	movs	r3, #3
 8001f48:	e21f      	b.n	800238a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f4a:	4b61      	ldr	r3, [pc, #388]	@ (80020d0 <HAL_RCC_OscConfig+0x274>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d0f0      	beq.n	8001f38 <HAL_RCC_OscConfig+0xdc>
 8001f56:	e014      	b.n	8001f82 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f58:	f7ff f962 	bl	8001220 <HAL_GetTick>
 8001f5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f5e:	e008      	b.n	8001f72 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f60:	f7ff f95e 	bl	8001220 <HAL_GetTick>
 8001f64:	4602      	mov	r2, r0
 8001f66:	693b      	ldr	r3, [r7, #16]
 8001f68:	1ad3      	subs	r3, r2, r3
 8001f6a:	2b64      	cmp	r3, #100	@ 0x64
 8001f6c:	d901      	bls.n	8001f72 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001f6e:	2303      	movs	r3, #3
 8001f70:	e20b      	b.n	800238a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f72:	4b57      	ldr	r3, [pc, #348]	@ (80020d0 <HAL_RCC_OscConfig+0x274>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d1f0      	bne.n	8001f60 <HAL_RCC_OscConfig+0x104>
 8001f7e:	e000      	b.n	8001f82 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f003 0302 	and.w	r3, r3, #2
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d06f      	beq.n	800206e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001f8e:	4b50      	ldr	r3, [pc, #320]	@ (80020d0 <HAL_RCC_OscConfig+0x274>)
 8001f90:	689b      	ldr	r3, [r3, #8]
 8001f92:	f003 030c 	and.w	r3, r3, #12
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d017      	beq.n	8001fca <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001f9a:	4b4d      	ldr	r3, [pc, #308]	@ (80020d0 <HAL_RCC_OscConfig+0x274>)
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	f003 030c 	and.w	r3, r3, #12
        || \
 8001fa2:	2b08      	cmp	r3, #8
 8001fa4:	d105      	bne.n	8001fb2 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001fa6:	4b4a      	ldr	r3, [pc, #296]	@ (80020d0 <HAL_RCC_OscConfig+0x274>)
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d00b      	beq.n	8001fca <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001fb2:	4b47      	ldr	r3, [pc, #284]	@ (80020d0 <HAL_RCC_OscConfig+0x274>)
 8001fb4:	689b      	ldr	r3, [r3, #8]
 8001fb6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001fba:	2b0c      	cmp	r3, #12
 8001fbc:	d11c      	bne.n	8001ff8 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001fbe:	4b44      	ldr	r3, [pc, #272]	@ (80020d0 <HAL_RCC_OscConfig+0x274>)
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d116      	bne.n	8001ff8 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fca:	4b41      	ldr	r3, [pc, #260]	@ (80020d0 <HAL_RCC_OscConfig+0x274>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f003 0302 	and.w	r3, r3, #2
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d005      	beq.n	8001fe2 <HAL_RCC_OscConfig+0x186>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	68db      	ldr	r3, [r3, #12]
 8001fda:	2b01      	cmp	r3, #1
 8001fdc:	d001      	beq.n	8001fe2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001fde:	2301      	movs	r3, #1
 8001fe0:	e1d3      	b.n	800238a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fe2:	4b3b      	ldr	r3, [pc, #236]	@ (80020d0 <HAL_RCC_OscConfig+0x274>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	691b      	ldr	r3, [r3, #16]
 8001fee:	00db      	lsls	r3, r3, #3
 8001ff0:	4937      	ldr	r1, [pc, #220]	@ (80020d0 <HAL_RCC_OscConfig+0x274>)
 8001ff2:	4313      	orrs	r3, r2
 8001ff4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ff6:	e03a      	b.n	800206e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	68db      	ldr	r3, [r3, #12]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d020      	beq.n	8002042 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002000:	4b34      	ldr	r3, [pc, #208]	@ (80020d4 <HAL_RCC_OscConfig+0x278>)
 8002002:	2201      	movs	r2, #1
 8002004:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002006:	f7ff f90b 	bl	8001220 <HAL_GetTick>
 800200a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800200c:	e008      	b.n	8002020 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800200e:	f7ff f907 	bl	8001220 <HAL_GetTick>
 8002012:	4602      	mov	r2, r0
 8002014:	693b      	ldr	r3, [r7, #16]
 8002016:	1ad3      	subs	r3, r2, r3
 8002018:	2b02      	cmp	r3, #2
 800201a:	d901      	bls.n	8002020 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800201c:	2303      	movs	r3, #3
 800201e:	e1b4      	b.n	800238a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002020:	4b2b      	ldr	r3, [pc, #172]	@ (80020d0 <HAL_RCC_OscConfig+0x274>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f003 0302 	and.w	r3, r3, #2
 8002028:	2b00      	cmp	r3, #0
 800202a:	d0f0      	beq.n	800200e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800202c:	4b28      	ldr	r3, [pc, #160]	@ (80020d0 <HAL_RCC_OscConfig+0x274>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	691b      	ldr	r3, [r3, #16]
 8002038:	00db      	lsls	r3, r3, #3
 800203a:	4925      	ldr	r1, [pc, #148]	@ (80020d0 <HAL_RCC_OscConfig+0x274>)
 800203c:	4313      	orrs	r3, r2
 800203e:	600b      	str	r3, [r1, #0]
 8002040:	e015      	b.n	800206e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002042:	4b24      	ldr	r3, [pc, #144]	@ (80020d4 <HAL_RCC_OscConfig+0x278>)
 8002044:	2200      	movs	r2, #0
 8002046:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002048:	f7ff f8ea 	bl	8001220 <HAL_GetTick>
 800204c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800204e:	e008      	b.n	8002062 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002050:	f7ff f8e6 	bl	8001220 <HAL_GetTick>
 8002054:	4602      	mov	r2, r0
 8002056:	693b      	ldr	r3, [r7, #16]
 8002058:	1ad3      	subs	r3, r2, r3
 800205a:	2b02      	cmp	r3, #2
 800205c:	d901      	bls.n	8002062 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800205e:	2303      	movs	r3, #3
 8002060:	e193      	b.n	800238a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002062:	4b1b      	ldr	r3, [pc, #108]	@ (80020d0 <HAL_RCC_OscConfig+0x274>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f003 0302 	and.w	r3, r3, #2
 800206a:	2b00      	cmp	r3, #0
 800206c:	d1f0      	bne.n	8002050 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f003 0308 	and.w	r3, r3, #8
 8002076:	2b00      	cmp	r3, #0
 8002078:	d036      	beq.n	80020e8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	695b      	ldr	r3, [r3, #20]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d016      	beq.n	80020b0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002082:	4b15      	ldr	r3, [pc, #84]	@ (80020d8 <HAL_RCC_OscConfig+0x27c>)
 8002084:	2201      	movs	r2, #1
 8002086:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002088:	f7ff f8ca 	bl	8001220 <HAL_GetTick>
 800208c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800208e:	e008      	b.n	80020a2 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002090:	f7ff f8c6 	bl	8001220 <HAL_GetTick>
 8002094:	4602      	mov	r2, r0
 8002096:	693b      	ldr	r3, [r7, #16]
 8002098:	1ad3      	subs	r3, r2, r3
 800209a:	2b02      	cmp	r3, #2
 800209c:	d901      	bls.n	80020a2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800209e:	2303      	movs	r3, #3
 80020a0:	e173      	b.n	800238a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020a2:	4b0b      	ldr	r3, [pc, #44]	@ (80020d0 <HAL_RCC_OscConfig+0x274>)
 80020a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020a6:	f003 0302 	and.w	r3, r3, #2
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d0f0      	beq.n	8002090 <HAL_RCC_OscConfig+0x234>
 80020ae:	e01b      	b.n	80020e8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020b0:	4b09      	ldr	r3, [pc, #36]	@ (80020d8 <HAL_RCC_OscConfig+0x27c>)
 80020b2:	2200      	movs	r2, #0
 80020b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020b6:	f7ff f8b3 	bl	8001220 <HAL_GetTick>
 80020ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020bc:	e00e      	b.n	80020dc <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020be:	f7ff f8af 	bl	8001220 <HAL_GetTick>
 80020c2:	4602      	mov	r2, r0
 80020c4:	693b      	ldr	r3, [r7, #16]
 80020c6:	1ad3      	subs	r3, r2, r3
 80020c8:	2b02      	cmp	r3, #2
 80020ca:	d907      	bls.n	80020dc <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80020cc:	2303      	movs	r3, #3
 80020ce:	e15c      	b.n	800238a <HAL_RCC_OscConfig+0x52e>
 80020d0:	40023800 	.word	0x40023800
 80020d4:	42470000 	.word	0x42470000
 80020d8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020dc:	4b8a      	ldr	r3, [pc, #552]	@ (8002308 <HAL_RCC_OscConfig+0x4ac>)
 80020de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020e0:	f003 0302 	and.w	r3, r3, #2
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d1ea      	bne.n	80020be <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f003 0304 	and.w	r3, r3, #4
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	f000 8097 	beq.w	8002224 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020f6:	2300      	movs	r3, #0
 80020f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020fa:	4b83      	ldr	r3, [pc, #524]	@ (8002308 <HAL_RCC_OscConfig+0x4ac>)
 80020fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002102:	2b00      	cmp	r3, #0
 8002104:	d10f      	bne.n	8002126 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002106:	2300      	movs	r3, #0
 8002108:	60bb      	str	r3, [r7, #8]
 800210a:	4b7f      	ldr	r3, [pc, #508]	@ (8002308 <HAL_RCC_OscConfig+0x4ac>)
 800210c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800210e:	4a7e      	ldr	r2, [pc, #504]	@ (8002308 <HAL_RCC_OscConfig+0x4ac>)
 8002110:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002114:	6413      	str	r3, [r2, #64]	@ 0x40
 8002116:	4b7c      	ldr	r3, [pc, #496]	@ (8002308 <HAL_RCC_OscConfig+0x4ac>)
 8002118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800211a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800211e:	60bb      	str	r3, [r7, #8]
 8002120:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002122:	2301      	movs	r3, #1
 8002124:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002126:	4b79      	ldr	r3, [pc, #484]	@ (800230c <HAL_RCC_OscConfig+0x4b0>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800212e:	2b00      	cmp	r3, #0
 8002130:	d118      	bne.n	8002164 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002132:	4b76      	ldr	r3, [pc, #472]	@ (800230c <HAL_RCC_OscConfig+0x4b0>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	4a75      	ldr	r2, [pc, #468]	@ (800230c <HAL_RCC_OscConfig+0x4b0>)
 8002138:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800213c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800213e:	f7ff f86f 	bl	8001220 <HAL_GetTick>
 8002142:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002144:	e008      	b.n	8002158 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002146:	f7ff f86b 	bl	8001220 <HAL_GetTick>
 800214a:	4602      	mov	r2, r0
 800214c:	693b      	ldr	r3, [r7, #16]
 800214e:	1ad3      	subs	r3, r2, r3
 8002150:	2b02      	cmp	r3, #2
 8002152:	d901      	bls.n	8002158 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002154:	2303      	movs	r3, #3
 8002156:	e118      	b.n	800238a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002158:	4b6c      	ldr	r3, [pc, #432]	@ (800230c <HAL_RCC_OscConfig+0x4b0>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002160:	2b00      	cmp	r3, #0
 8002162:	d0f0      	beq.n	8002146 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	689b      	ldr	r3, [r3, #8]
 8002168:	2b01      	cmp	r3, #1
 800216a:	d106      	bne.n	800217a <HAL_RCC_OscConfig+0x31e>
 800216c:	4b66      	ldr	r3, [pc, #408]	@ (8002308 <HAL_RCC_OscConfig+0x4ac>)
 800216e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002170:	4a65      	ldr	r2, [pc, #404]	@ (8002308 <HAL_RCC_OscConfig+0x4ac>)
 8002172:	f043 0301 	orr.w	r3, r3, #1
 8002176:	6713      	str	r3, [r2, #112]	@ 0x70
 8002178:	e01c      	b.n	80021b4 <HAL_RCC_OscConfig+0x358>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	689b      	ldr	r3, [r3, #8]
 800217e:	2b05      	cmp	r3, #5
 8002180:	d10c      	bne.n	800219c <HAL_RCC_OscConfig+0x340>
 8002182:	4b61      	ldr	r3, [pc, #388]	@ (8002308 <HAL_RCC_OscConfig+0x4ac>)
 8002184:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002186:	4a60      	ldr	r2, [pc, #384]	@ (8002308 <HAL_RCC_OscConfig+0x4ac>)
 8002188:	f043 0304 	orr.w	r3, r3, #4
 800218c:	6713      	str	r3, [r2, #112]	@ 0x70
 800218e:	4b5e      	ldr	r3, [pc, #376]	@ (8002308 <HAL_RCC_OscConfig+0x4ac>)
 8002190:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002192:	4a5d      	ldr	r2, [pc, #372]	@ (8002308 <HAL_RCC_OscConfig+0x4ac>)
 8002194:	f043 0301 	orr.w	r3, r3, #1
 8002198:	6713      	str	r3, [r2, #112]	@ 0x70
 800219a:	e00b      	b.n	80021b4 <HAL_RCC_OscConfig+0x358>
 800219c:	4b5a      	ldr	r3, [pc, #360]	@ (8002308 <HAL_RCC_OscConfig+0x4ac>)
 800219e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021a0:	4a59      	ldr	r2, [pc, #356]	@ (8002308 <HAL_RCC_OscConfig+0x4ac>)
 80021a2:	f023 0301 	bic.w	r3, r3, #1
 80021a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80021a8:	4b57      	ldr	r3, [pc, #348]	@ (8002308 <HAL_RCC_OscConfig+0x4ac>)
 80021aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021ac:	4a56      	ldr	r2, [pc, #344]	@ (8002308 <HAL_RCC_OscConfig+0x4ac>)
 80021ae:	f023 0304 	bic.w	r3, r3, #4
 80021b2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d015      	beq.n	80021e8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021bc:	f7ff f830 	bl	8001220 <HAL_GetTick>
 80021c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021c2:	e00a      	b.n	80021da <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021c4:	f7ff f82c 	bl	8001220 <HAL_GetTick>
 80021c8:	4602      	mov	r2, r0
 80021ca:	693b      	ldr	r3, [r7, #16]
 80021cc:	1ad3      	subs	r3, r2, r3
 80021ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d901      	bls.n	80021da <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80021d6:	2303      	movs	r3, #3
 80021d8:	e0d7      	b.n	800238a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021da:	4b4b      	ldr	r3, [pc, #300]	@ (8002308 <HAL_RCC_OscConfig+0x4ac>)
 80021dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021de:	f003 0302 	and.w	r3, r3, #2
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d0ee      	beq.n	80021c4 <HAL_RCC_OscConfig+0x368>
 80021e6:	e014      	b.n	8002212 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021e8:	f7ff f81a 	bl	8001220 <HAL_GetTick>
 80021ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021ee:	e00a      	b.n	8002206 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021f0:	f7ff f816 	bl	8001220 <HAL_GetTick>
 80021f4:	4602      	mov	r2, r0
 80021f6:	693b      	ldr	r3, [r7, #16]
 80021f8:	1ad3      	subs	r3, r2, r3
 80021fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021fe:	4293      	cmp	r3, r2
 8002200:	d901      	bls.n	8002206 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002202:	2303      	movs	r3, #3
 8002204:	e0c1      	b.n	800238a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002206:	4b40      	ldr	r3, [pc, #256]	@ (8002308 <HAL_RCC_OscConfig+0x4ac>)
 8002208:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800220a:	f003 0302 	and.w	r3, r3, #2
 800220e:	2b00      	cmp	r3, #0
 8002210:	d1ee      	bne.n	80021f0 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002212:	7dfb      	ldrb	r3, [r7, #23]
 8002214:	2b01      	cmp	r3, #1
 8002216:	d105      	bne.n	8002224 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002218:	4b3b      	ldr	r3, [pc, #236]	@ (8002308 <HAL_RCC_OscConfig+0x4ac>)
 800221a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800221c:	4a3a      	ldr	r2, [pc, #232]	@ (8002308 <HAL_RCC_OscConfig+0x4ac>)
 800221e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002222:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	699b      	ldr	r3, [r3, #24]
 8002228:	2b00      	cmp	r3, #0
 800222a:	f000 80ad 	beq.w	8002388 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800222e:	4b36      	ldr	r3, [pc, #216]	@ (8002308 <HAL_RCC_OscConfig+0x4ac>)
 8002230:	689b      	ldr	r3, [r3, #8]
 8002232:	f003 030c 	and.w	r3, r3, #12
 8002236:	2b08      	cmp	r3, #8
 8002238:	d060      	beq.n	80022fc <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	699b      	ldr	r3, [r3, #24]
 800223e:	2b02      	cmp	r3, #2
 8002240:	d145      	bne.n	80022ce <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002242:	4b33      	ldr	r3, [pc, #204]	@ (8002310 <HAL_RCC_OscConfig+0x4b4>)
 8002244:	2200      	movs	r2, #0
 8002246:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002248:	f7fe ffea 	bl	8001220 <HAL_GetTick>
 800224c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800224e:	e008      	b.n	8002262 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002250:	f7fe ffe6 	bl	8001220 <HAL_GetTick>
 8002254:	4602      	mov	r2, r0
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	1ad3      	subs	r3, r2, r3
 800225a:	2b02      	cmp	r3, #2
 800225c:	d901      	bls.n	8002262 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800225e:	2303      	movs	r3, #3
 8002260:	e093      	b.n	800238a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002262:	4b29      	ldr	r3, [pc, #164]	@ (8002308 <HAL_RCC_OscConfig+0x4ac>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800226a:	2b00      	cmp	r3, #0
 800226c:	d1f0      	bne.n	8002250 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	69da      	ldr	r2, [r3, #28]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6a1b      	ldr	r3, [r3, #32]
 8002276:	431a      	orrs	r2, r3
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800227c:	019b      	lsls	r3, r3, #6
 800227e:	431a      	orrs	r2, r3
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002284:	085b      	lsrs	r3, r3, #1
 8002286:	3b01      	subs	r3, #1
 8002288:	041b      	lsls	r3, r3, #16
 800228a:	431a      	orrs	r2, r3
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002290:	061b      	lsls	r3, r3, #24
 8002292:	431a      	orrs	r2, r3
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002298:	071b      	lsls	r3, r3, #28
 800229a:	491b      	ldr	r1, [pc, #108]	@ (8002308 <HAL_RCC_OscConfig+0x4ac>)
 800229c:	4313      	orrs	r3, r2
 800229e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022a0:	4b1b      	ldr	r3, [pc, #108]	@ (8002310 <HAL_RCC_OscConfig+0x4b4>)
 80022a2:	2201      	movs	r2, #1
 80022a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022a6:	f7fe ffbb 	bl	8001220 <HAL_GetTick>
 80022aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022ac:	e008      	b.n	80022c0 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022ae:	f7fe ffb7 	bl	8001220 <HAL_GetTick>
 80022b2:	4602      	mov	r2, r0
 80022b4:	693b      	ldr	r3, [r7, #16]
 80022b6:	1ad3      	subs	r3, r2, r3
 80022b8:	2b02      	cmp	r3, #2
 80022ba:	d901      	bls.n	80022c0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80022bc:	2303      	movs	r3, #3
 80022be:	e064      	b.n	800238a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022c0:	4b11      	ldr	r3, [pc, #68]	@ (8002308 <HAL_RCC_OscConfig+0x4ac>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d0f0      	beq.n	80022ae <HAL_RCC_OscConfig+0x452>
 80022cc:	e05c      	b.n	8002388 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022ce:	4b10      	ldr	r3, [pc, #64]	@ (8002310 <HAL_RCC_OscConfig+0x4b4>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022d4:	f7fe ffa4 	bl	8001220 <HAL_GetTick>
 80022d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022da:	e008      	b.n	80022ee <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022dc:	f7fe ffa0 	bl	8001220 <HAL_GetTick>
 80022e0:	4602      	mov	r2, r0
 80022e2:	693b      	ldr	r3, [r7, #16]
 80022e4:	1ad3      	subs	r3, r2, r3
 80022e6:	2b02      	cmp	r3, #2
 80022e8:	d901      	bls.n	80022ee <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80022ea:	2303      	movs	r3, #3
 80022ec:	e04d      	b.n	800238a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022ee:	4b06      	ldr	r3, [pc, #24]	@ (8002308 <HAL_RCC_OscConfig+0x4ac>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d1f0      	bne.n	80022dc <HAL_RCC_OscConfig+0x480>
 80022fa:	e045      	b.n	8002388 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	699b      	ldr	r3, [r3, #24]
 8002300:	2b01      	cmp	r3, #1
 8002302:	d107      	bne.n	8002314 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002304:	2301      	movs	r3, #1
 8002306:	e040      	b.n	800238a <HAL_RCC_OscConfig+0x52e>
 8002308:	40023800 	.word	0x40023800
 800230c:	40007000 	.word	0x40007000
 8002310:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002314:	4b1f      	ldr	r3, [pc, #124]	@ (8002394 <HAL_RCC_OscConfig+0x538>)
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	699b      	ldr	r3, [r3, #24]
 800231e:	2b01      	cmp	r3, #1
 8002320:	d030      	beq.n	8002384 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800232c:	429a      	cmp	r2, r3
 800232e:	d129      	bne.n	8002384 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800233a:	429a      	cmp	r2, r3
 800233c:	d122      	bne.n	8002384 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800233e:	68fa      	ldr	r2, [r7, #12]
 8002340:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002344:	4013      	ands	r3, r2
 8002346:	687a      	ldr	r2, [r7, #4]
 8002348:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800234a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800234c:	4293      	cmp	r3, r2
 800234e:	d119      	bne.n	8002384 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800235a:	085b      	lsrs	r3, r3, #1
 800235c:	3b01      	subs	r3, #1
 800235e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002360:	429a      	cmp	r2, r3
 8002362:	d10f      	bne.n	8002384 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800236e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002370:	429a      	cmp	r2, r3
 8002372:	d107      	bne.n	8002384 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800237e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002380:	429a      	cmp	r2, r3
 8002382:	d001      	beq.n	8002388 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002384:	2301      	movs	r3, #1
 8002386:	e000      	b.n	800238a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002388:	2300      	movs	r3, #0
}
 800238a:	4618      	mov	r0, r3
 800238c:	3718      	adds	r7, #24
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}
 8002392:	bf00      	nop
 8002394:	40023800 	.word	0x40023800

08002398 <siscanf>:
 8002398:	b40e      	push	{r1, r2, r3}
 800239a:	b570      	push	{r4, r5, r6, lr}
 800239c:	b09d      	sub	sp, #116	@ 0x74
 800239e:	ac21      	add	r4, sp, #132	@ 0x84
 80023a0:	2500      	movs	r5, #0
 80023a2:	f44f 7201 	mov.w	r2, #516	@ 0x204
 80023a6:	f854 6b04 	ldr.w	r6, [r4], #4
 80023aa:	f8ad 2014 	strh.w	r2, [sp, #20]
 80023ae:	951b      	str	r5, [sp, #108]	@ 0x6c
 80023b0:	9002      	str	r0, [sp, #8]
 80023b2:	9006      	str	r0, [sp, #24]
 80023b4:	f7fd ff2c 	bl	8000210 <strlen>
 80023b8:	4b0b      	ldr	r3, [pc, #44]	@ (80023e8 <siscanf+0x50>)
 80023ba:	9003      	str	r0, [sp, #12]
 80023bc:	9007      	str	r0, [sp, #28]
 80023be:	480b      	ldr	r0, [pc, #44]	@ (80023ec <siscanf+0x54>)
 80023c0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80023c2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80023c6:	f8ad 3016 	strh.w	r3, [sp, #22]
 80023ca:	4632      	mov	r2, r6
 80023cc:	4623      	mov	r3, r4
 80023ce:	a902      	add	r1, sp, #8
 80023d0:	6800      	ldr	r0, [r0, #0]
 80023d2:	950f      	str	r5, [sp, #60]	@ 0x3c
 80023d4:	9514      	str	r5, [sp, #80]	@ 0x50
 80023d6:	9401      	str	r4, [sp, #4]
 80023d8:	f000 f992 	bl	8002700 <__ssvfiscanf_r>
 80023dc:	b01d      	add	sp, #116	@ 0x74
 80023de:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80023e2:	b003      	add	sp, #12
 80023e4:	4770      	bx	lr
 80023e6:	bf00      	nop
 80023e8:	080023f1 	.word	0x080023f1
 80023ec:	2000000c 	.word	0x2000000c

080023f0 <__seofread>:
 80023f0:	2000      	movs	r0, #0
 80023f2:	4770      	bx	lr

080023f4 <memset>:
 80023f4:	4402      	add	r2, r0
 80023f6:	4603      	mov	r3, r0
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d100      	bne.n	80023fe <memset+0xa>
 80023fc:	4770      	bx	lr
 80023fe:	f803 1b01 	strb.w	r1, [r3], #1
 8002402:	e7f9      	b.n	80023f8 <memset+0x4>

08002404 <__errno>:
 8002404:	4b01      	ldr	r3, [pc, #4]	@ (800240c <__errno+0x8>)
 8002406:	6818      	ldr	r0, [r3, #0]
 8002408:	4770      	bx	lr
 800240a:	bf00      	nop
 800240c:	2000000c 	.word	0x2000000c

08002410 <__libc_init_array>:
 8002410:	b570      	push	{r4, r5, r6, lr}
 8002412:	4d0d      	ldr	r5, [pc, #52]	@ (8002448 <__libc_init_array+0x38>)
 8002414:	4c0d      	ldr	r4, [pc, #52]	@ (800244c <__libc_init_array+0x3c>)
 8002416:	1b64      	subs	r4, r4, r5
 8002418:	10a4      	asrs	r4, r4, #2
 800241a:	2600      	movs	r6, #0
 800241c:	42a6      	cmp	r6, r4
 800241e:	d109      	bne.n	8002434 <__libc_init_array+0x24>
 8002420:	4d0b      	ldr	r5, [pc, #44]	@ (8002450 <__libc_init_array+0x40>)
 8002422:	4c0c      	ldr	r4, [pc, #48]	@ (8002454 <__libc_init_array+0x44>)
 8002424:	f000 fde4 	bl	8002ff0 <_init>
 8002428:	1b64      	subs	r4, r4, r5
 800242a:	10a4      	asrs	r4, r4, #2
 800242c:	2600      	movs	r6, #0
 800242e:	42a6      	cmp	r6, r4
 8002430:	d105      	bne.n	800243e <__libc_init_array+0x2e>
 8002432:	bd70      	pop	{r4, r5, r6, pc}
 8002434:	f855 3b04 	ldr.w	r3, [r5], #4
 8002438:	4798      	blx	r3
 800243a:	3601      	adds	r6, #1
 800243c:	e7ee      	b.n	800241c <__libc_init_array+0xc>
 800243e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002442:	4798      	blx	r3
 8002444:	3601      	adds	r6, #1
 8002446:	e7f2      	b.n	800242e <__libc_init_array+0x1e>
 8002448:	08003164 	.word	0x08003164
 800244c:	08003164 	.word	0x08003164
 8002450:	08003164 	.word	0x08003164
 8002454:	08003168 	.word	0x08003168

08002458 <__retarget_lock_acquire_recursive>:
 8002458:	4770      	bx	lr

0800245a <__retarget_lock_release_recursive>:
 800245a:	4770      	bx	lr

0800245c <_free_r>:
 800245c:	b538      	push	{r3, r4, r5, lr}
 800245e:	4605      	mov	r5, r0
 8002460:	2900      	cmp	r1, #0
 8002462:	d041      	beq.n	80024e8 <_free_r+0x8c>
 8002464:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002468:	1f0c      	subs	r4, r1, #4
 800246a:	2b00      	cmp	r3, #0
 800246c:	bfb8      	it	lt
 800246e:	18e4      	addlt	r4, r4, r3
 8002470:	f000 f8e0 	bl	8002634 <__malloc_lock>
 8002474:	4a1d      	ldr	r2, [pc, #116]	@ (80024ec <_free_r+0x90>)
 8002476:	6813      	ldr	r3, [r2, #0]
 8002478:	b933      	cbnz	r3, 8002488 <_free_r+0x2c>
 800247a:	6063      	str	r3, [r4, #4]
 800247c:	6014      	str	r4, [r2, #0]
 800247e:	4628      	mov	r0, r5
 8002480:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002484:	f000 b8dc 	b.w	8002640 <__malloc_unlock>
 8002488:	42a3      	cmp	r3, r4
 800248a:	d908      	bls.n	800249e <_free_r+0x42>
 800248c:	6820      	ldr	r0, [r4, #0]
 800248e:	1821      	adds	r1, r4, r0
 8002490:	428b      	cmp	r3, r1
 8002492:	bf01      	itttt	eq
 8002494:	6819      	ldreq	r1, [r3, #0]
 8002496:	685b      	ldreq	r3, [r3, #4]
 8002498:	1809      	addeq	r1, r1, r0
 800249a:	6021      	streq	r1, [r4, #0]
 800249c:	e7ed      	b.n	800247a <_free_r+0x1e>
 800249e:	461a      	mov	r2, r3
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	b10b      	cbz	r3, 80024a8 <_free_r+0x4c>
 80024a4:	42a3      	cmp	r3, r4
 80024a6:	d9fa      	bls.n	800249e <_free_r+0x42>
 80024a8:	6811      	ldr	r1, [r2, #0]
 80024aa:	1850      	adds	r0, r2, r1
 80024ac:	42a0      	cmp	r0, r4
 80024ae:	d10b      	bne.n	80024c8 <_free_r+0x6c>
 80024b0:	6820      	ldr	r0, [r4, #0]
 80024b2:	4401      	add	r1, r0
 80024b4:	1850      	adds	r0, r2, r1
 80024b6:	4283      	cmp	r3, r0
 80024b8:	6011      	str	r1, [r2, #0]
 80024ba:	d1e0      	bne.n	800247e <_free_r+0x22>
 80024bc:	6818      	ldr	r0, [r3, #0]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	6053      	str	r3, [r2, #4]
 80024c2:	4408      	add	r0, r1
 80024c4:	6010      	str	r0, [r2, #0]
 80024c6:	e7da      	b.n	800247e <_free_r+0x22>
 80024c8:	d902      	bls.n	80024d0 <_free_r+0x74>
 80024ca:	230c      	movs	r3, #12
 80024cc:	602b      	str	r3, [r5, #0]
 80024ce:	e7d6      	b.n	800247e <_free_r+0x22>
 80024d0:	6820      	ldr	r0, [r4, #0]
 80024d2:	1821      	adds	r1, r4, r0
 80024d4:	428b      	cmp	r3, r1
 80024d6:	bf04      	itt	eq
 80024d8:	6819      	ldreq	r1, [r3, #0]
 80024da:	685b      	ldreq	r3, [r3, #4]
 80024dc:	6063      	str	r3, [r4, #4]
 80024de:	bf04      	itt	eq
 80024e0:	1809      	addeq	r1, r1, r0
 80024e2:	6021      	streq	r1, [r4, #0]
 80024e4:	6054      	str	r4, [r2, #4]
 80024e6:	e7ca      	b.n	800247e <_free_r+0x22>
 80024e8:	bd38      	pop	{r3, r4, r5, pc}
 80024ea:	bf00      	nop
 80024ec:	200001dc 	.word	0x200001dc

080024f0 <sbrk_aligned>:
 80024f0:	b570      	push	{r4, r5, r6, lr}
 80024f2:	4e0f      	ldr	r6, [pc, #60]	@ (8002530 <sbrk_aligned+0x40>)
 80024f4:	460c      	mov	r4, r1
 80024f6:	6831      	ldr	r1, [r6, #0]
 80024f8:	4605      	mov	r5, r0
 80024fa:	b911      	cbnz	r1, 8002502 <sbrk_aligned+0x12>
 80024fc:	f000 fc38 	bl	8002d70 <_sbrk_r>
 8002500:	6030      	str	r0, [r6, #0]
 8002502:	4621      	mov	r1, r4
 8002504:	4628      	mov	r0, r5
 8002506:	f000 fc33 	bl	8002d70 <_sbrk_r>
 800250a:	1c43      	adds	r3, r0, #1
 800250c:	d103      	bne.n	8002516 <sbrk_aligned+0x26>
 800250e:	f04f 34ff 	mov.w	r4, #4294967295
 8002512:	4620      	mov	r0, r4
 8002514:	bd70      	pop	{r4, r5, r6, pc}
 8002516:	1cc4      	adds	r4, r0, #3
 8002518:	f024 0403 	bic.w	r4, r4, #3
 800251c:	42a0      	cmp	r0, r4
 800251e:	d0f8      	beq.n	8002512 <sbrk_aligned+0x22>
 8002520:	1a21      	subs	r1, r4, r0
 8002522:	4628      	mov	r0, r5
 8002524:	f000 fc24 	bl	8002d70 <_sbrk_r>
 8002528:	3001      	adds	r0, #1
 800252a:	d1f2      	bne.n	8002512 <sbrk_aligned+0x22>
 800252c:	e7ef      	b.n	800250e <sbrk_aligned+0x1e>
 800252e:	bf00      	nop
 8002530:	200001d8 	.word	0x200001d8

08002534 <_malloc_r>:
 8002534:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002538:	1ccd      	adds	r5, r1, #3
 800253a:	f025 0503 	bic.w	r5, r5, #3
 800253e:	3508      	adds	r5, #8
 8002540:	2d0c      	cmp	r5, #12
 8002542:	bf38      	it	cc
 8002544:	250c      	movcc	r5, #12
 8002546:	2d00      	cmp	r5, #0
 8002548:	4606      	mov	r6, r0
 800254a:	db01      	blt.n	8002550 <_malloc_r+0x1c>
 800254c:	42a9      	cmp	r1, r5
 800254e:	d904      	bls.n	800255a <_malloc_r+0x26>
 8002550:	230c      	movs	r3, #12
 8002552:	6033      	str	r3, [r6, #0]
 8002554:	2000      	movs	r0, #0
 8002556:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800255a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002630 <_malloc_r+0xfc>
 800255e:	f000 f869 	bl	8002634 <__malloc_lock>
 8002562:	f8d8 3000 	ldr.w	r3, [r8]
 8002566:	461c      	mov	r4, r3
 8002568:	bb44      	cbnz	r4, 80025bc <_malloc_r+0x88>
 800256a:	4629      	mov	r1, r5
 800256c:	4630      	mov	r0, r6
 800256e:	f7ff ffbf 	bl	80024f0 <sbrk_aligned>
 8002572:	1c43      	adds	r3, r0, #1
 8002574:	4604      	mov	r4, r0
 8002576:	d158      	bne.n	800262a <_malloc_r+0xf6>
 8002578:	f8d8 4000 	ldr.w	r4, [r8]
 800257c:	4627      	mov	r7, r4
 800257e:	2f00      	cmp	r7, #0
 8002580:	d143      	bne.n	800260a <_malloc_r+0xd6>
 8002582:	2c00      	cmp	r4, #0
 8002584:	d04b      	beq.n	800261e <_malloc_r+0xea>
 8002586:	6823      	ldr	r3, [r4, #0]
 8002588:	4639      	mov	r1, r7
 800258a:	4630      	mov	r0, r6
 800258c:	eb04 0903 	add.w	r9, r4, r3
 8002590:	f000 fbee 	bl	8002d70 <_sbrk_r>
 8002594:	4581      	cmp	r9, r0
 8002596:	d142      	bne.n	800261e <_malloc_r+0xea>
 8002598:	6821      	ldr	r1, [r4, #0]
 800259a:	1a6d      	subs	r5, r5, r1
 800259c:	4629      	mov	r1, r5
 800259e:	4630      	mov	r0, r6
 80025a0:	f7ff ffa6 	bl	80024f0 <sbrk_aligned>
 80025a4:	3001      	adds	r0, #1
 80025a6:	d03a      	beq.n	800261e <_malloc_r+0xea>
 80025a8:	6823      	ldr	r3, [r4, #0]
 80025aa:	442b      	add	r3, r5
 80025ac:	6023      	str	r3, [r4, #0]
 80025ae:	f8d8 3000 	ldr.w	r3, [r8]
 80025b2:	685a      	ldr	r2, [r3, #4]
 80025b4:	bb62      	cbnz	r2, 8002610 <_malloc_r+0xdc>
 80025b6:	f8c8 7000 	str.w	r7, [r8]
 80025ba:	e00f      	b.n	80025dc <_malloc_r+0xa8>
 80025bc:	6822      	ldr	r2, [r4, #0]
 80025be:	1b52      	subs	r2, r2, r5
 80025c0:	d420      	bmi.n	8002604 <_malloc_r+0xd0>
 80025c2:	2a0b      	cmp	r2, #11
 80025c4:	d917      	bls.n	80025f6 <_malloc_r+0xc2>
 80025c6:	1961      	adds	r1, r4, r5
 80025c8:	42a3      	cmp	r3, r4
 80025ca:	6025      	str	r5, [r4, #0]
 80025cc:	bf18      	it	ne
 80025ce:	6059      	strne	r1, [r3, #4]
 80025d0:	6863      	ldr	r3, [r4, #4]
 80025d2:	bf08      	it	eq
 80025d4:	f8c8 1000 	streq.w	r1, [r8]
 80025d8:	5162      	str	r2, [r4, r5]
 80025da:	604b      	str	r3, [r1, #4]
 80025dc:	4630      	mov	r0, r6
 80025de:	f000 f82f 	bl	8002640 <__malloc_unlock>
 80025e2:	f104 000b 	add.w	r0, r4, #11
 80025e6:	1d23      	adds	r3, r4, #4
 80025e8:	f020 0007 	bic.w	r0, r0, #7
 80025ec:	1ac2      	subs	r2, r0, r3
 80025ee:	bf1c      	itt	ne
 80025f0:	1a1b      	subne	r3, r3, r0
 80025f2:	50a3      	strne	r3, [r4, r2]
 80025f4:	e7af      	b.n	8002556 <_malloc_r+0x22>
 80025f6:	6862      	ldr	r2, [r4, #4]
 80025f8:	42a3      	cmp	r3, r4
 80025fa:	bf0c      	ite	eq
 80025fc:	f8c8 2000 	streq.w	r2, [r8]
 8002600:	605a      	strne	r2, [r3, #4]
 8002602:	e7eb      	b.n	80025dc <_malloc_r+0xa8>
 8002604:	4623      	mov	r3, r4
 8002606:	6864      	ldr	r4, [r4, #4]
 8002608:	e7ae      	b.n	8002568 <_malloc_r+0x34>
 800260a:	463c      	mov	r4, r7
 800260c:	687f      	ldr	r7, [r7, #4]
 800260e:	e7b6      	b.n	800257e <_malloc_r+0x4a>
 8002610:	461a      	mov	r2, r3
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	42a3      	cmp	r3, r4
 8002616:	d1fb      	bne.n	8002610 <_malloc_r+0xdc>
 8002618:	2300      	movs	r3, #0
 800261a:	6053      	str	r3, [r2, #4]
 800261c:	e7de      	b.n	80025dc <_malloc_r+0xa8>
 800261e:	230c      	movs	r3, #12
 8002620:	6033      	str	r3, [r6, #0]
 8002622:	4630      	mov	r0, r6
 8002624:	f000 f80c 	bl	8002640 <__malloc_unlock>
 8002628:	e794      	b.n	8002554 <_malloc_r+0x20>
 800262a:	6005      	str	r5, [r0, #0]
 800262c:	e7d6      	b.n	80025dc <_malloc_r+0xa8>
 800262e:	bf00      	nop
 8002630:	200001dc 	.word	0x200001dc

08002634 <__malloc_lock>:
 8002634:	4801      	ldr	r0, [pc, #4]	@ (800263c <__malloc_lock+0x8>)
 8002636:	f7ff bf0f 	b.w	8002458 <__retarget_lock_acquire_recursive>
 800263a:	bf00      	nop
 800263c:	200001d4 	.word	0x200001d4

08002640 <__malloc_unlock>:
 8002640:	4801      	ldr	r0, [pc, #4]	@ (8002648 <__malloc_unlock+0x8>)
 8002642:	f7ff bf0a 	b.w	800245a <__retarget_lock_release_recursive>
 8002646:	bf00      	nop
 8002648:	200001d4 	.word	0x200001d4

0800264c <_sungetc_r>:
 800264c:	b538      	push	{r3, r4, r5, lr}
 800264e:	1c4b      	adds	r3, r1, #1
 8002650:	4614      	mov	r4, r2
 8002652:	d103      	bne.n	800265c <_sungetc_r+0x10>
 8002654:	f04f 35ff 	mov.w	r5, #4294967295
 8002658:	4628      	mov	r0, r5
 800265a:	bd38      	pop	{r3, r4, r5, pc}
 800265c:	8993      	ldrh	r3, [r2, #12]
 800265e:	f023 0320 	bic.w	r3, r3, #32
 8002662:	8193      	strh	r3, [r2, #12]
 8002664:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002666:	6852      	ldr	r2, [r2, #4]
 8002668:	b2cd      	uxtb	r5, r1
 800266a:	b18b      	cbz	r3, 8002690 <_sungetc_r+0x44>
 800266c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800266e:	4293      	cmp	r3, r2
 8002670:	dd08      	ble.n	8002684 <_sungetc_r+0x38>
 8002672:	6823      	ldr	r3, [r4, #0]
 8002674:	1e5a      	subs	r2, r3, #1
 8002676:	6022      	str	r2, [r4, #0]
 8002678:	f803 5c01 	strb.w	r5, [r3, #-1]
 800267c:	6863      	ldr	r3, [r4, #4]
 800267e:	3301      	adds	r3, #1
 8002680:	6063      	str	r3, [r4, #4]
 8002682:	e7e9      	b.n	8002658 <_sungetc_r+0xc>
 8002684:	4621      	mov	r1, r4
 8002686:	f000 fb38 	bl	8002cfa <__submore>
 800268a:	2800      	cmp	r0, #0
 800268c:	d0f1      	beq.n	8002672 <_sungetc_r+0x26>
 800268e:	e7e1      	b.n	8002654 <_sungetc_r+0x8>
 8002690:	6921      	ldr	r1, [r4, #16]
 8002692:	6823      	ldr	r3, [r4, #0]
 8002694:	b151      	cbz	r1, 80026ac <_sungetc_r+0x60>
 8002696:	4299      	cmp	r1, r3
 8002698:	d208      	bcs.n	80026ac <_sungetc_r+0x60>
 800269a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800269e:	42a9      	cmp	r1, r5
 80026a0:	d104      	bne.n	80026ac <_sungetc_r+0x60>
 80026a2:	3b01      	subs	r3, #1
 80026a4:	3201      	adds	r2, #1
 80026a6:	6023      	str	r3, [r4, #0]
 80026a8:	6062      	str	r2, [r4, #4]
 80026aa:	e7d5      	b.n	8002658 <_sungetc_r+0xc>
 80026ac:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 80026b0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80026b4:	6363      	str	r3, [r4, #52]	@ 0x34
 80026b6:	2303      	movs	r3, #3
 80026b8:	63a3      	str	r3, [r4, #56]	@ 0x38
 80026ba:	4623      	mov	r3, r4
 80026bc:	f803 5f46 	strb.w	r5, [r3, #70]!
 80026c0:	6023      	str	r3, [r4, #0]
 80026c2:	2301      	movs	r3, #1
 80026c4:	e7dc      	b.n	8002680 <_sungetc_r+0x34>

080026c6 <__ssrefill_r>:
 80026c6:	b510      	push	{r4, lr}
 80026c8:	460c      	mov	r4, r1
 80026ca:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80026cc:	b169      	cbz	r1, 80026ea <__ssrefill_r+0x24>
 80026ce:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80026d2:	4299      	cmp	r1, r3
 80026d4:	d001      	beq.n	80026da <__ssrefill_r+0x14>
 80026d6:	f7ff fec1 	bl	800245c <_free_r>
 80026da:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80026dc:	6063      	str	r3, [r4, #4]
 80026de:	2000      	movs	r0, #0
 80026e0:	6360      	str	r0, [r4, #52]	@ 0x34
 80026e2:	b113      	cbz	r3, 80026ea <__ssrefill_r+0x24>
 80026e4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80026e6:	6023      	str	r3, [r4, #0]
 80026e8:	bd10      	pop	{r4, pc}
 80026ea:	6923      	ldr	r3, [r4, #16]
 80026ec:	6023      	str	r3, [r4, #0]
 80026ee:	2300      	movs	r3, #0
 80026f0:	6063      	str	r3, [r4, #4]
 80026f2:	89a3      	ldrh	r3, [r4, #12]
 80026f4:	f043 0320 	orr.w	r3, r3, #32
 80026f8:	81a3      	strh	r3, [r4, #12]
 80026fa:	f04f 30ff 	mov.w	r0, #4294967295
 80026fe:	e7f3      	b.n	80026e8 <__ssrefill_r+0x22>

08002700 <__ssvfiscanf_r>:
 8002700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002704:	460c      	mov	r4, r1
 8002706:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800270a:	2100      	movs	r1, #0
 800270c:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8002710:	49a6      	ldr	r1, [pc, #664]	@ (80029ac <__ssvfiscanf_r+0x2ac>)
 8002712:	91a0      	str	r1, [sp, #640]	@ 0x280
 8002714:	f10d 0804 	add.w	r8, sp, #4
 8002718:	49a5      	ldr	r1, [pc, #660]	@ (80029b0 <__ssvfiscanf_r+0x2b0>)
 800271a:	4fa6      	ldr	r7, [pc, #664]	@ (80029b4 <__ssvfiscanf_r+0x2b4>)
 800271c:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8002720:	4606      	mov	r6, r0
 8002722:	91a1      	str	r1, [sp, #644]	@ 0x284
 8002724:	9300      	str	r3, [sp, #0]
 8002726:	f892 9000 	ldrb.w	r9, [r2]
 800272a:	f1b9 0f00 	cmp.w	r9, #0
 800272e:	f000 8158 	beq.w	80029e2 <__ssvfiscanf_r+0x2e2>
 8002732:	f817 3009 	ldrb.w	r3, [r7, r9]
 8002736:	f013 0308 	ands.w	r3, r3, #8
 800273a:	f102 0501 	add.w	r5, r2, #1
 800273e:	d019      	beq.n	8002774 <__ssvfiscanf_r+0x74>
 8002740:	6863      	ldr	r3, [r4, #4]
 8002742:	2b00      	cmp	r3, #0
 8002744:	dd0f      	ble.n	8002766 <__ssvfiscanf_r+0x66>
 8002746:	6823      	ldr	r3, [r4, #0]
 8002748:	781a      	ldrb	r2, [r3, #0]
 800274a:	5cba      	ldrb	r2, [r7, r2]
 800274c:	0712      	lsls	r2, r2, #28
 800274e:	d401      	bmi.n	8002754 <__ssvfiscanf_r+0x54>
 8002750:	462a      	mov	r2, r5
 8002752:	e7e8      	b.n	8002726 <__ssvfiscanf_r+0x26>
 8002754:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8002756:	3201      	adds	r2, #1
 8002758:	9245      	str	r2, [sp, #276]	@ 0x114
 800275a:	6862      	ldr	r2, [r4, #4]
 800275c:	3301      	adds	r3, #1
 800275e:	3a01      	subs	r2, #1
 8002760:	6062      	str	r2, [r4, #4]
 8002762:	6023      	str	r3, [r4, #0]
 8002764:	e7ec      	b.n	8002740 <__ssvfiscanf_r+0x40>
 8002766:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8002768:	4621      	mov	r1, r4
 800276a:	4630      	mov	r0, r6
 800276c:	4798      	blx	r3
 800276e:	2800      	cmp	r0, #0
 8002770:	d0e9      	beq.n	8002746 <__ssvfiscanf_r+0x46>
 8002772:	e7ed      	b.n	8002750 <__ssvfiscanf_r+0x50>
 8002774:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8002778:	f040 8085 	bne.w	8002886 <__ssvfiscanf_r+0x186>
 800277c:	9341      	str	r3, [sp, #260]	@ 0x104
 800277e:	9343      	str	r3, [sp, #268]	@ 0x10c
 8002780:	7853      	ldrb	r3, [r2, #1]
 8002782:	2b2a      	cmp	r3, #42	@ 0x2a
 8002784:	bf02      	ittt	eq
 8002786:	2310      	moveq	r3, #16
 8002788:	1c95      	addeq	r5, r2, #2
 800278a:	9341      	streq	r3, [sp, #260]	@ 0x104
 800278c:	220a      	movs	r2, #10
 800278e:	46aa      	mov	sl, r5
 8002790:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8002794:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8002798:	2b09      	cmp	r3, #9
 800279a:	d91e      	bls.n	80027da <__ssvfiscanf_r+0xda>
 800279c:	f8df b218 	ldr.w	fp, [pc, #536]	@ 80029b8 <__ssvfiscanf_r+0x2b8>
 80027a0:	2203      	movs	r2, #3
 80027a2:	4658      	mov	r0, fp
 80027a4:	f7fd fd3c 	bl	8000220 <memchr>
 80027a8:	b138      	cbz	r0, 80027ba <__ssvfiscanf_r+0xba>
 80027aa:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80027ac:	eba0 000b 	sub.w	r0, r0, fp
 80027b0:	2301      	movs	r3, #1
 80027b2:	4083      	lsls	r3, r0
 80027b4:	4313      	orrs	r3, r2
 80027b6:	9341      	str	r3, [sp, #260]	@ 0x104
 80027b8:	4655      	mov	r5, sl
 80027ba:	f815 3b01 	ldrb.w	r3, [r5], #1
 80027be:	2b78      	cmp	r3, #120	@ 0x78
 80027c0:	d806      	bhi.n	80027d0 <__ssvfiscanf_r+0xd0>
 80027c2:	2b57      	cmp	r3, #87	@ 0x57
 80027c4:	d810      	bhi.n	80027e8 <__ssvfiscanf_r+0xe8>
 80027c6:	2b25      	cmp	r3, #37	@ 0x25
 80027c8:	d05d      	beq.n	8002886 <__ssvfiscanf_r+0x186>
 80027ca:	d857      	bhi.n	800287c <__ssvfiscanf_r+0x17c>
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d075      	beq.n	80028bc <__ssvfiscanf_r+0x1bc>
 80027d0:	2303      	movs	r3, #3
 80027d2:	9347      	str	r3, [sp, #284]	@ 0x11c
 80027d4:	230a      	movs	r3, #10
 80027d6:	9342      	str	r3, [sp, #264]	@ 0x108
 80027d8:	e088      	b.n	80028ec <__ssvfiscanf_r+0x1ec>
 80027da:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 80027dc:	fb02 1103 	mla	r1, r2, r3, r1
 80027e0:	3930      	subs	r1, #48	@ 0x30
 80027e2:	9143      	str	r1, [sp, #268]	@ 0x10c
 80027e4:	4655      	mov	r5, sl
 80027e6:	e7d2      	b.n	800278e <__ssvfiscanf_r+0x8e>
 80027e8:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 80027ec:	2a20      	cmp	r2, #32
 80027ee:	d8ef      	bhi.n	80027d0 <__ssvfiscanf_r+0xd0>
 80027f0:	a101      	add	r1, pc, #4	@ (adr r1, 80027f8 <__ssvfiscanf_r+0xf8>)
 80027f2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80027f6:	bf00      	nop
 80027f8:	080028cb 	.word	0x080028cb
 80027fc:	080027d1 	.word	0x080027d1
 8002800:	080027d1 	.word	0x080027d1
 8002804:	08002925 	.word	0x08002925
 8002808:	080027d1 	.word	0x080027d1
 800280c:	080027d1 	.word	0x080027d1
 8002810:	080027d1 	.word	0x080027d1
 8002814:	080027d1 	.word	0x080027d1
 8002818:	080027d1 	.word	0x080027d1
 800281c:	080027d1 	.word	0x080027d1
 8002820:	080027d1 	.word	0x080027d1
 8002824:	0800293b 	.word	0x0800293b
 8002828:	08002921 	.word	0x08002921
 800282c:	08002883 	.word	0x08002883
 8002830:	08002883 	.word	0x08002883
 8002834:	08002883 	.word	0x08002883
 8002838:	080027d1 	.word	0x080027d1
 800283c:	080028dd 	.word	0x080028dd
 8002840:	080027d1 	.word	0x080027d1
 8002844:	080027d1 	.word	0x080027d1
 8002848:	080027d1 	.word	0x080027d1
 800284c:	080027d1 	.word	0x080027d1
 8002850:	0800294b 	.word	0x0800294b
 8002854:	080028e5 	.word	0x080028e5
 8002858:	080028c3 	.word	0x080028c3
 800285c:	080027d1 	.word	0x080027d1
 8002860:	080027d1 	.word	0x080027d1
 8002864:	08002947 	.word	0x08002947
 8002868:	080027d1 	.word	0x080027d1
 800286c:	08002921 	.word	0x08002921
 8002870:	080027d1 	.word	0x080027d1
 8002874:	080027d1 	.word	0x080027d1
 8002878:	080028cb 	.word	0x080028cb
 800287c:	3b45      	subs	r3, #69	@ 0x45
 800287e:	2b02      	cmp	r3, #2
 8002880:	d8a6      	bhi.n	80027d0 <__ssvfiscanf_r+0xd0>
 8002882:	2305      	movs	r3, #5
 8002884:	e031      	b.n	80028ea <__ssvfiscanf_r+0x1ea>
 8002886:	6863      	ldr	r3, [r4, #4]
 8002888:	2b00      	cmp	r3, #0
 800288a:	dd0d      	ble.n	80028a8 <__ssvfiscanf_r+0x1a8>
 800288c:	6823      	ldr	r3, [r4, #0]
 800288e:	781a      	ldrb	r2, [r3, #0]
 8002890:	454a      	cmp	r2, r9
 8002892:	f040 80a6 	bne.w	80029e2 <__ssvfiscanf_r+0x2e2>
 8002896:	3301      	adds	r3, #1
 8002898:	6862      	ldr	r2, [r4, #4]
 800289a:	6023      	str	r3, [r4, #0]
 800289c:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800289e:	3a01      	subs	r2, #1
 80028a0:	3301      	adds	r3, #1
 80028a2:	6062      	str	r2, [r4, #4]
 80028a4:	9345      	str	r3, [sp, #276]	@ 0x114
 80028a6:	e753      	b.n	8002750 <__ssvfiscanf_r+0x50>
 80028a8:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80028aa:	4621      	mov	r1, r4
 80028ac:	4630      	mov	r0, r6
 80028ae:	4798      	blx	r3
 80028b0:	2800      	cmp	r0, #0
 80028b2:	d0eb      	beq.n	800288c <__ssvfiscanf_r+0x18c>
 80028b4:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80028b6:	2800      	cmp	r0, #0
 80028b8:	f040 808b 	bne.w	80029d2 <__ssvfiscanf_r+0x2d2>
 80028bc:	f04f 30ff 	mov.w	r0, #4294967295
 80028c0:	e08b      	b.n	80029da <__ssvfiscanf_r+0x2da>
 80028c2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80028c4:	f042 0220 	orr.w	r2, r2, #32
 80028c8:	9241      	str	r2, [sp, #260]	@ 0x104
 80028ca:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80028cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80028d0:	9241      	str	r2, [sp, #260]	@ 0x104
 80028d2:	2210      	movs	r2, #16
 80028d4:	2b6e      	cmp	r3, #110	@ 0x6e
 80028d6:	9242      	str	r2, [sp, #264]	@ 0x108
 80028d8:	d902      	bls.n	80028e0 <__ssvfiscanf_r+0x1e0>
 80028da:	e005      	b.n	80028e8 <__ssvfiscanf_r+0x1e8>
 80028dc:	2300      	movs	r3, #0
 80028de:	9342      	str	r3, [sp, #264]	@ 0x108
 80028e0:	2303      	movs	r3, #3
 80028e2:	e002      	b.n	80028ea <__ssvfiscanf_r+0x1ea>
 80028e4:	2308      	movs	r3, #8
 80028e6:	9342      	str	r3, [sp, #264]	@ 0x108
 80028e8:	2304      	movs	r3, #4
 80028ea:	9347      	str	r3, [sp, #284]	@ 0x11c
 80028ec:	6863      	ldr	r3, [r4, #4]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	dd39      	ble.n	8002966 <__ssvfiscanf_r+0x266>
 80028f2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80028f4:	0659      	lsls	r1, r3, #25
 80028f6:	d404      	bmi.n	8002902 <__ssvfiscanf_r+0x202>
 80028f8:	6823      	ldr	r3, [r4, #0]
 80028fa:	781a      	ldrb	r2, [r3, #0]
 80028fc:	5cba      	ldrb	r2, [r7, r2]
 80028fe:	0712      	lsls	r2, r2, #28
 8002900:	d438      	bmi.n	8002974 <__ssvfiscanf_r+0x274>
 8002902:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8002904:	2b02      	cmp	r3, #2
 8002906:	dc47      	bgt.n	8002998 <__ssvfiscanf_r+0x298>
 8002908:	466b      	mov	r3, sp
 800290a:	4622      	mov	r2, r4
 800290c:	a941      	add	r1, sp, #260	@ 0x104
 800290e:	4630      	mov	r0, r6
 8002910:	f000 f86c 	bl	80029ec <_scanf_chars>
 8002914:	2801      	cmp	r0, #1
 8002916:	d064      	beq.n	80029e2 <__ssvfiscanf_r+0x2e2>
 8002918:	2802      	cmp	r0, #2
 800291a:	f47f af19 	bne.w	8002750 <__ssvfiscanf_r+0x50>
 800291e:	e7c9      	b.n	80028b4 <__ssvfiscanf_r+0x1b4>
 8002920:	220a      	movs	r2, #10
 8002922:	e7d7      	b.n	80028d4 <__ssvfiscanf_r+0x1d4>
 8002924:	4629      	mov	r1, r5
 8002926:	4640      	mov	r0, r8
 8002928:	f000 f9ae 	bl	8002c88 <__sccl>
 800292c:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800292e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002932:	9341      	str	r3, [sp, #260]	@ 0x104
 8002934:	4605      	mov	r5, r0
 8002936:	2301      	movs	r3, #1
 8002938:	e7d7      	b.n	80028ea <__ssvfiscanf_r+0x1ea>
 800293a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800293c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002940:	9341      	str	r3, [sp, #260]	@ 0x104
 8002942:	2300      	movs	r3, #0
 8002944:	e7d1      	b.n	80028ea <__ssvfiscanf_r+0x1ea>
 8002946:	2302      	movs	r3, #2
 8002948:	e7cf      	b.n	80028ea <__ssvfiscanf_r+0x1ea>
 800294a:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800294c:	06c3      	lsls	r3, r0, #27
 800294e:	f53f aeff 	bmi.w	8002750 <__ssvfiscanf_r+0x50>
 8002952:	9b00      	ldr	r3, [sp, #0]
 8002954:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8002956:	1d19      	adds	r1, r3, #4
 8002958:	9100      	str	r1, [sp, #0]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	07c0      	lsls	r0, r0, #31
 800295e:	bf4c      	ite	mi
 8002960:	801a      	strhmi	r2, [r3, #0]
 8002962:	601a      	strpl	r2, [r3, #0]
 8002964:	e6f4      	b.n	8002750 <__ssvfiscanf_r+0x50>
 8002966:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8002968:	4621      	mov	r1, r4
 800296a:	4630      	mov	r0, r6
 800296c:	4798      	blx	r3
 800296e:	2800      	cmp	r0, #0
 8002970:	d0bf      	beq.n	80028f2 <__ssvfiscanf_r+0x1f2>
 8002972:	e79f      	b.n	80028b4 <__ssvfiscanf_r+0x1b4>
 8002974:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8002976:	3201      	adds	r2, #1
 8002978:	9245      	str	r2, [sp, #276]	@ 0x114
 800297a:	6862      	ldr	r2, [r4, #4]
 800297c:	3a01      	subs	r2, #1
 800297e:	2a00      	cmp	r2, #0
 8002980:	6062      	str	r2, [r4, #4]
 8002982:	dd02      	ble.n	800298a <__ssvfiscanf_r+0x28a>
 8002984:	3301      	adds	r3, #1
 8002986:	6023      	str	r3, [r4, #0]
 8002988:	e7b6      	b.n	80028f8 <__ssvfiscanf_r+0x1f8>
 800298a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800298c:	4621      	mov	r1, r4
 800298e:	4630      	mov	r0, r6
 8002990:	4798      	blx	r3
 8002992:	2800      	cmp	r0, #0
 8002994:	d0b0      	beq.n	80028f8 <__ssvfiscanf_r+0x1f8>
 8002996:	e78d      	b.n	80028b4 <__ssvfiscanf_r+0x1b4>
 8002998:	2b04      	cmp	r3, #4
 800299a:	dc0f      	bgt.n	80029bc <__ssvfiscanf_r+0x2bc>
 800299c:	466b      	mov	r3, sp
 800299e:	4622      	mov	r2, r4
 80029a0:	a941      	add	r1, sp, #260	@ 0x104
 80029a2:	4630      	mov	r0, r6
 80029a4:	f000 f87c 	bl	8002aa0 <_scanf_i>
 80029a8:	e7b4      	b.n	8002914 <__ssvfiscanf_r+0x214>
 80029aa:	bf00      	nop
 80029ac:	0800264d 	.word	0x0800264d
 80029b0:	080026c7 	.word	0x080026c7
 80029b4:	0800305c 	.word	0x0800305c
 80029b8:	0800303c 	.word	0x0800303c
 80029bc:	4b0a      	ldr	r3, [pc, #40]	@ (80029e8 <__ssvfiscanf_r+0x2e8>)
 80029be:	2b00      	cmp	r3, #0
 80029c0:	f43f aec6 	beq.w	8002750 <__ssvfiscanf_r+0x50>
 80029c4:	466b      	mov	r3, sp
 80029c6:	4622      	mov	r2, r4
 80029c8:	a941      	add	r1, sp, #260	@ 0x104
 80029ca:	4630      	mov	r0, r6
 80029cc:	f3af 8000 	nop.w
 80029d0:	e7a0      	b.n	8002914 <__ssvfiscanf_r+0x214>
 80029d2:	89a3      	ldrh	r3, [r4, #12]
 80029d4:	065b      	lsls	r3, r3, #25
 80029d6:	f53f af71 	bmi.w	80028bc <__ssvfiscanf_r+0x1bc>
 80029da:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 80029de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80029e2:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80029e4:	e7f9      	b.n	80029da <__ssvfiscanf_r+0x2da>
 80029e6:	bf00      	nop
 80029e8:	00000000 	.word	0x00000000

080029ec <_scanf_chars>:
 80029ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80029f0:	4615      	mov	r5, r2
 80029f2:	688a      	ldr	r2, [r1, #8]
 80029f4:	4680      	mov	r8, r0
 80029f6:	460c      	mov	r4, r1
 80029f8:	b932      	cbnz	r2, 8002a08 <_scanf_chars+0x1c>
 80029fa:	698a      	ldr	r2, [r1, #24]
 80029fc:	2a00      	cmp	r2, #0
 80029fe:	bf14      	ite	ne
 8002a00:	f04f 32ff 	movne.w	r2, #4294967295
 8002a04:	2201      	moveq	r2, #1
 8002a06:	608a      	str	r2, [r1, #8]
 8002a08:	6822      	ldr	r2, [r4, #0]
 8002a0a:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8002a9c <_scanf_chars+0xb0>
 8002a0e:	06d1      	lsls	r1, r2, #27
 8002a10:	bf5f      	itttt	pl
 8002a12:	681a      	ldrpl	r2, [r3, #0]
 8002a14:	1d11      	addpl	r1, r2, #4
 8002a16:	6019      	strpl	r1, [r3, #0]
 8002a18:	6816      	ldrpl	r6, [r2, #0]
 8002a1a:	2700      	movs	r7, #0
 8002a1c:	69a0      	ldr	r0, [r4, #24]
 8002a1e:	b188      	cbz	r0, 8002a44 <_scanf_chars+0x58>
 8002a20:	2801      	cmp	r0, #1
 8002a22:	d107      	bne.n	8002a34 <_scanf_chars+0x48>
 8002a24:	682b      	ldr	r3, [r5, #0]
 8002a26:	781a      	ldrb	r2, [r3, #0]
 8002a28:	6963      	ldr	r3, [r4, #20]
 8002a2a:	5c9b      	ldrb	r3, [r3, r2]
 8002a2c:	b953      	cbnz	r3, 8002a44 <_scanf_chars+0x58>
 8002a2e:	2f00      	cmp	r7, #0
 8002a30:	d031      	beq.n	8002a96 <_scanf_chars+0xaa>
 8002a32:	e022      	b.n	8002a7a <_scanf_chars+0x8e>
 8002a34:	2802      	cmp	r0, #2
 8002a36:	d120      	bne.n	8002a7a <_scanf_chars+0x8e>
 8002a38:	682b      	ldr	r3, [r5, #0]
 8002a3a:	781b      	ldrb	r3, [r3, #0]
 8002a3c:	f819 3003 	ldrb.w	r3, [r9, r3]
 8002a40:	071b      	lsls	r3, r3, #28
 8002a42:	d41a      	bmi.n	8002a7a <_scanf_chars+0x8e>
 8002a44:	6823      	ldr	r3, [r4, #0]
 8002a46:	06da      	lsls	r2, r3, #27
 8002a48:	bf5e      	ittt	pl
 8002a4a:	682b      	ldrpl	r3, [r5, #0]
 8002a4c:	781b      	ldrbpl	r3, [r3, #0]
 8002a4e:	f806 3b01 	strbpl.w	r3, [r6], #1
 8002a52:	682a      	ldr	r2, [r5, #0]
 8002a54:	686b      	ldr	r3, [r5, #4]
 8002a56:	3201      	adds	r2, #1
 8002a58:	602a      	str	r2, [r5, #0]
 8002a5a:	68a2      	ldr	r2, [r4, #8]
 8002a5c:	3b01      	subs	r3, #1
 8002a5e:	3a01      	subs	r2, #1
 8002a60:	606b      	str	r3, [r5, #4]
 8002a62:	3701      	adds	r7, #1
 8002a64:	60a2      	str	r2, [r4, #8]
 8002a66:	b142      	cbz	r2, 8002a7a <_scanf_chars+0x8e>
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	dcd7      	bgt.n	8002a1c <_scanf_chars+0x30>
 8002a6c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8002a70:	4629      	mov	r1, r5
 8002a72:	4640      	mov	r0, r8
 8002a74:	4798      	blx	r3
 8002a76:	2800      	cmp	r0, #0
 8002a78:	d0d0      	beq.n	8002a1c <_scanf_chars+0x30>
 8002a7a:	6823      	ldr	r3, [r4, #0]
 8002a7c:	f013 0310 	ands.w	r3, r3, #16
 8002a80:	d105      	bne.n	8002a8e <_scanf_chars+0xa2>
 8002a82:	68e2      	ldr	r2, [r4, #12]
 8002a84:	3201      	adds	r2, #1
 8002a86:	60e2      	str	r2, [r4, #12]
 8002a88:	69a2      	ldr	r2, [r4, #24]
 8002a8a:	b102      	cbz	r2, 8002a8e <_scanf_chars+0xa2>
 8002a8c:	7033      	strb	r3, [r6, #0]
 8002a8e:	6923      	ldr	r3, [r4, #16]
 8002a90:	443b      	add	r3, r7
 8002a92:	6123      	str	r3, [r4, #16]
 8002a94:	2000      	movs	r0, #0
 8002a96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002a9a:	bf00      	nop
 8002a9c:	0800305c 	.word	0x0800305c

08002aa0 <_scanf_i>:
 8002aa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002aa4:	4698      	mov	r8, r3
 8002aa6:	4b74      	ldr	r3, [pc, #464]	@ (8002c78 <_scanf_i+0x1d8>)
 8002aa8:	460c      	mov	r4, r1
 8002aaa:	4682      	mov	sl, r0
 8002aac:	4616      	mov	r6, r2
 8002aae:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002ab2:	b087      	sub	sp, #28
 8002ab4:	ab03      	add	r3, sp, #12
 8002ab6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8002aba:	4b70      	ldr	r3, [pc, #448]	@ (8002c7c <_scanf_i+0x1dc>)
 8002abc:	69a1      	ldr	r1, [r4, #24]
 8002abe:	4a70      	ldr	r2, [pc, #448]	@ (8002c80 <_scanf_i+0x1e0>)
 8002ac0:	2903      	cmp	r1, #3
 8002ac2:	bf08      	it	eq
 8002ac4:	461a      	moveq	r2, r3
 8002ac6:	68a3      	ldr	r3, [r4, #8]
 8002ac8:	9201      	str	r2, [sp, #4]
 8002aca:	1e5a      	subs	r2, r3, #1
 8002acc:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8002ad0:	bf88      	it	hi
 8002ad2:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8002ad6:	4627      	mov	r7, r4
 8002ad8:	bf82      	ittt	hi
 8002ada:	eb03 0905 	addhi.w	r9, r3, r5
 8002ade:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8002ae2:	60a3      	strhi	r3, [r4, #8]
 8002ae4:	f857 3b1c 	ldr.w	r3, [r7], #28
 8002ae8:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8002aec:	bf98      	it	ls
 8002aee:	f04f 0900 	movls.w	r9, #0
 8002af2:	6023      	str	r3, [r4, #0]
 8002af4:	463d      	mov	r5, r7
 8002af6:	f04f 0b00 	mov.w	fp, #0
 8002afa:	6831      	ldr	r1, [r6, #0]
 8002afc:	ab03      	add	r3, sp, #12
 8002afe:	7809      	ldrb	r1, [r1, #0]
 8002b00:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8002b04:	2202      	movs	r2, #2
 8002b06:	f7fd fb8b 	bl	8000220 <memchr>
 8002b0a:	b328      	cbz	r0, 8002b58 <_scanf_i+0xb8>
 8002b0c:	f1bb 0f01 	cmp.w	fp, #1
 8002b10:	d159      	bne.n	8002bc6 <_scanf_i+0x126>
 8002b12:	6862      	ldr	r2, [r4, #4]
 8002b14:	b92a      	cbnz	r2, 8002b22 <_scanf_i+0x82>
 8002b16:	6822      	ldr	r2, [r4, #0]
 8002b18:	2108      	movs	r1, #8
 8002b1a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b1e:	6061      	str	r1, [r4, #4]
 8002b20:	6022      	str	r2, [r4, #0]
 8002b22:	6822      	ldr	r2, [r4, #0]
 8002b24:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8002b28:	6022      	str	r2, [r4, #0]
 8002b2a:	68a2      	ldr	r2, [r4, #8]
 8002b2c:	1e51      	subs	r1, r2, #1
 8002b2e:	60a1      	str	r1, [r4, #8]
 8002b30:	b192      	cbz	r2, 8002b58 <_scanf_i+0xb8>
 8002b32:	6832      	ldr	r2, [r6, #0]
 8002b34:	1c51      	adds	r1, r2, #1
 8002b36:	6031      	str	r1, [r6, #0]
 8002b38:	7812      	ldrb	r2, [r2, #0]
 8002b3a:	f805 2b01 	strb.w	r2, [r5], #1
 8002b3e:	6872      	ldr	r2, [r6, #4]
 8002b40:	3a01      	subs	r2, #1
 8002b42:	2a00      	cmp	r2, #0
 8002b44:	6072      	str	r2, [r6, #4]
 8002b46:	dc07      	bgt.n	8002b58 <_scanf_i+0xb8>
 8002b48:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8002b4c:	4631      	mov	r1, r6
 8002b4e:	4650      	mov	r0, sl
 8002b50:	4790      	blx	r2
 8002b52:	2800      	cmp	r0, #0
 8002b54:	f040 8085 	bne.w	8002c62 <_scanf_i+0x1c2>
 8002b58:	f10b 0b01 	add.w	fp, fp, #1
 8002b5c:	f1bb 0f03 	cmp.w	fp, #3
 8002b60:	d1cb      	bne.n	8002afa <_scanf_i+0x5a>
 8002b62:	6863      	ldr	r3, [r4, #4]
 8002b64:	b90b      	cbnz	r3, 8002b6a <_scanf_i+0xca>
 8002b66:	230a      	movs	r3, #10
 8002b68:	6063      	str	r3, [r4, #4]
 8002b6a:	6863      	ldr	r3, [r4, #4]
 8002b6c:	4945      	ldr	r1, [pc, #276]	@ (8002c84 <_scanf_i+0x1e4>)
 8002b6e:	6960      	ldr	r0, [r4, #20]
 8002b70:	1ac9      	subs	r1, r1, r3
 8002b72:	f000 f889 	bl	8002c88 <__sccl>
 8002b76:	f04f 0b00 	mov.w	fp, #0
 8002b7a:	68a3      	ldr	r3, [r4, #8]
 8002b7c:	6822      	ldr	r2, [r4, #0]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d03d      	beq.n	8002bfe <_scanf_i+0x15e>
 8002b82:	6831      	ldr	r1, [r6, #0]
 8002b84:	6960      	ldr	r0, [r4, #20]
 8002b86:	f891 c000 	ldrb.w	ip, [r1]
 8002b8a:	f810 000c 	ldrb.w	r0, [r0, ip]
 8002b8e:	2800      	cmp	r0, #0
 8002b90:	d035      	beq.n	8002bfe <_scanf_i+0x15e>
 8002b92:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8002b96:	d124      	bne.n	8002be2 <_scanf_i+0x142>
 8002b98:	0510      	lsls	r0, r2, #20
 8002b9a:	d522      	bpl.n	8002be2 <_scanf_i+0x142>
 8002b9c:	f10b 0b01 	add.w	fp, fp, #1
 8002ba0:	f1b9 0f00 	cmp.w	r9, #0
 8002ba4:	d003      	beq.n	8002bae <_scanf_i+0x10e>
 8002ba6:	3301      	adds	r3, #1
 8002ba8:	f109 39ff 	add.w	r9, r9, #4294967295
 8002bac:	60a3      	str	r3, [r4, #8]
 8002bae:	6873      	ldr	r3, [r6, #4]
 8002bb0:	3b01      	subs	r3, #1
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	6073      	str	r3, [r6, #4]
 8002bb6:	dd1b      	ble.n	8002bf0 <_scanf_i+0x150>
 8002bb8:	6833      	ldr	r3, [r6, #0]
 8002bba:	3301      	adds	r3, #1
 8002bbc:	6033      	str	r3, [r6, #0]
 8002bbe:	68a3      	ldr	r3, [r4, #8]
 8002bc0:	3b01      	subs	r3, #1
 8002bc2:	60a3      	str	r3, [r4, #8]
 8002bc4:	e7d9      	b.n	8002b7a <_scanf_i+0xda>
 8002bc6:	f1bb 0f02 	cmp.w	fp, #2
 8002bca:	d1ae      	bne.n	8002b2a <_scanf_i+0x8a>
 8002bcc:	6822      	ldr	r2, [r4, #0]
 8002bce:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8002bd2:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8002bd6:	d1c4      	bne.n	8002b62 <_scanf_i+0xc2>
 8002bd8:	2110      	movs	r1, #16
 8002bda:	6061      	str	r1, [r4, #4]
 8002bdc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002be0:	e7a2      	b.n	8002b28 <_scanf_i+0x88>
 8002be2:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8002be6:	6022      	str	r2, [r4, #0]
 8002be8:	780b      	ldrb	r3, [r1, #0]
 8002bea:	f805 3b01 	strb.w	r3, [r5], #1
 8002bee:	e7de      	b.n	8002bae <_scanf_i+0x10e>
 8002bf0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8002bf4:	4631      	mov	r1, r6
 8002bf6:	4650      	mov	r0, sl
 8002bf8:	4798      	blx	r3
 8002bfa:	2800      	cmp	r0, #0
 8002bfc:	d0df      	beq.n	8002bbe <_scanf_i+0x11e>
 8002bfe:	6823      	ldr	r3, [r4, #0]
 8002c00:	05d9      	lsls	r1, r3, #23
 8002c02:	d50d      	bpl.n	8002c20 <_scanf_i+0x180>
 8002c04:	42bd      	cmp	r5, r7
 8002c06:	d909      	bls.n	8002c1c <_scanf_i+0x17c>
 8002c08:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8002c0c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8002c10:	4632      	mov	r2, r6
 8002c12:	4650      	mov	r0, sl
 8002c14:	4798      	blx	r3
 8002c16:	f105 39ff 	add.w	r9, r5, #4294967295
 8002c1a:	464d      	mov	r5, r9
 8002c1c:	42bd      	cmp	r5, r7
 8002c1e:	d028      	beq.n	8002c72 <_scanf_i+0x1d2>
 8002c20:	6822      	ldr	r2, [r4, #0]
 8002c22:	f012 0210 	ands.w	r2, r2, #16
 8002c26:	d113      	bne.n	8002c50 <_scanf_i+0x1b0>
 8002c28:	702a      	strb	r2, [r5, #0]
 8002c2a:	6863      	ldr	r3, [r4, #4]
 8002c2c:	9e01      	ldr	r6, [sp, #4]
 8002c2e:	4639      	mov	r1, r7
 8002c30:	4650      	mov	r0, sl
 8002c32:	47b0      	blx	r6
 8002c34:	f8d8 3000 	ldr.w	r3, [r8]
 8002c38:	6821      	ldr	r1, [r4, #0]
 8002c3a:	1d1a      	adds	r2, r3, #4
 8002c3c:	f8c8 2000 	str.w	r2, [r8]
 8002c40:	f011 0f20 	tst.w	r1, #32
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	d00f      	beq.n	8002c68 <_scanf_i+0x1c8>
 8002c48:	6018      	str	r0, [r3, #0]
 8002c4a:	68e3      	ldr	r3, [r4, #12]
 8002c4c:	3301      	adds	r3, #1
 8002c4e:	60e3      	str	r3, [r4, #12]
 8002c50:	6923      	ldr	r3, [r4, #16]
 8002c52:	1bed      	subs	r5, r5, r7
 8002c54:	445d      	add	r5, fp
 8002c56:	442b      	add	r3, r5
 8002c58:	6123      	str	r3, [r4, #16]
 8002c5a:	2000      	movs	r0, #0
 8002c5c:	b007      	add	sp, #28
 8002c5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002c62:	f04f 0b00 	mov.w	fp, #0
 8002c66:	e7ca      	b.n	8002bfe <_scanf_i+0x15e>
 8002c68:	07ca      	lsls	r2, r1, #31
 8002c6a:	bf4c      	ite	mi
 8002c6c:	8018      	strhmi	r0, [r3, #0]
 8002c6e:	6018      	strpl	r0, [r3, #0]
 8002c70:	e7eb      	b.n	8002c4a <_scanf_i+0x1aa>
 8002c72:	2001      	movs	r0, #1
 8002c74:	e7f2      	b.n	8002c5c <_scanf_i+0x1bc>
 8002c76:	bf00      	nop
 8002c78:	08003020 	.word	0x08003020
 8002c7c:	08002efd 	.word	0x08002efd
 8002c80:	08002fdd 	.word	0x08002fdd
 8002c84:	08003050 	.word	0x08003050

08002c88 <__sccl>:
 8002c88:	b570      	push	{r4, r5, r6, lr}
 8002c8a:	780b      	ldrb	r3, [r1, #0]
 8002c8c:	4604      	mov	r4, r0
 8002c8e:	2b5e      	cmp	r3, #94	@ 0x5e
 8002c90:	bf0b      	itete	eq
 8002c92:	784b      	ldrbeq	r3, [r1, #1]
 8002c94:	1c4a      	addne	r2, r1, #1
 8002c96:	1c8a      	addeq	r2, r1, #2
 8002c98:	2100      	movne	r1, #0
 8002c9a:	bf08      	it	eq
 8002c9c:	2101      	moveq	r1, #1
 8002c9e:	3801      	subs	r0, #1
 8002ca0:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8002ca4:	f800 1f01 	strb.w	r1, [r0, #1]!
 8002ca8:	42a8      	cmp	r0, r5
 8002caa:	d1fb      	bne.n	8002ca4 <__sccl+0x1c>
 8002cac:	b90b      	cbnz	r3, 8002cb2 <__sccl+0x2a>
 8002cae:	1e50      	subs	r0, r2, #1
 8002cb0:	bd70      	pop	{r4, r5, r6, pc}
 8002cb2:	f081 0101 	eor.w	r1, r1, #1
 8002cb6:	54e1      	strb	r1, [r4, r3]
 8002cb8:	4610      	mov	r0, r2
 8002cba:	4602      	mov	r2, r0
 8002cbc:	f812 5b01 	ldrb.w	r5, [r2], #1
 8002cc0:	2d2d      	cmp	r5, #45	@ 0x2d
 8002cc2:	d005      	beq.n	8002cd0 <__sccl+0x48>
 8002cc4:	2d5d      	cmp	r5, #93	@ 0x5d
 8002cc6:	d016      	beq.n	8002cf6 <__sccl+0x6e>
 8002cc8:	2d00      	cmp	r5, #0
 8002cca:	d0f1      	beq.n	8002cb0 <__sccl+0x28>
 8002ccc:	462b      	mov	r3, r5
 8002cce:	e7f2      	b.n	8002cb6 <__sccl+0x2e>
 8002cd0:	7846      	ldrb	r6, [r0, #1]
 8002cd2:	2e5d      	cmp	r6, #93	@ 0x5d
 8002cd4:	d0fa      	beq.n	8002ccc <__sccl+0x44>
 8002cd6:	42b3      	cmp	r3, r6
 8002cd8:	dcf8      	bgt.n	8002ccc <__sccl+0x44>
 8002cda:	3002      	adds	r0, #2
 8002cdc:	461a      	mov	r2, r3
 8002cde:	3201      	adds	r2, #1
 8002ce0:	4296      	cmp	r6, r2
 8002ce2:	54a1      	strb	r1, [r4, r2]
 8002ce4:	dcfb      	bgt.n	8002cde <__sccl+0x56>
 8002ce6:	1af2      	subs	r2, r6, r3
 8002ce8:	3a01      	subs	r2, #1
 8002cea:	1c5d      	adds	r5, r3, #1
 8002cec:	42b3      	cmp	r3, r6
 8002cee:	bfa8      	it	ge
 8002cf0:	2200      	movge	r2, #0
 8002cf2:	18ab      	adds	r3, r5, r2
 8002cf4:	e7e1      	b.n	8002cba <__sccl+0x32>
 8002cf6:	4610      	mov	r0, r2
 8002cf8:	e7da      	b.n	8002cb0 <__sccl+0x28>

08002cfa <__submore>:
 8002cfa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002cfe:	460c      	mov	r4, r1
 8002d00:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8002d02:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002d06:	4299      	cmp	r1, r3
 8002d08:	d11d      	bne.n	8002d46 <__submore+0x4c>
 8002d0a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002d0e:	f7ff fc11 	bl	8002534 <_malloc_r>
 8002d12:	b918      	cbnz	r0, 8002d1c <__submore+0x22>
 8002d14:	f04f 30ff 	mov.w	r0, #4294967295
 8002d18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002d1c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002d20:	63a3      	str	r3, [r4, #56]	@ 0x38
 8002d22:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8002d26:	6360      	str	r0, [r4, #52]	@ 0x34
 8002d28:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8002d2c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8002d30:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8002d34:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8002d38:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8002d3c:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8002d40:	6020      	str	r0, [r4, #0]
 8002d42:	2000      	movs	r0, #0
 8002d44:	e7e8      	b.n	8002d18 <__submore+0x1e>
 8002d46:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8002d48:	0077      	lsls	r7, r6, #1
 8002d4a:	463a      	mov	r2, r7
 8002d4c:	f000 f82e 	bl	8002dac <_realloc_r>
 8002d50:	4605      	mov	r5, r0
 8002d52:	2800      	cmp	r0, #0
 8002d54:	d0de      	beq.n	8002d14 <__submore+0x1a>
 8002d56:	eb00 0806 	add.w	r8, r0, r6
 8002d5a:	4601      	mov	r1, r0
 8002d5c:	4632      	mov	r2, r6
 8002d5e:	4640      	mov	r0, r8
 8002d60:	f000 f816 	bl	8002d90 <memcpy>
 8002d64:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8002d68:	f8c4 8000 	str.w	r8, [r4]
 8002d6c:	e7e9      	b.n	8002d42 <__submore+0x48>
	...

08002d70 <_sbrk_r>:
 8002d70:	b538      	push	{r3, r4, r5, lr}
 8002d72:	4d06      	ldr	r5, [pc, #24]	@ (8002d8c <_sbrk_r+0x1c>)
 8002d74:	2300      	movs	r3, #0
 8002d76:	4604      	mov	r4, r0
 8002d78:	4608      	mov	r0, r1
 8002d7a:	602b      	str	r3, [r5, #0]
 8002d7c:	f7fe f978 	bl	8001070 <_sbrk>
 8002d80:	1c43      	adds	r3, r0, #1
 8002d82:	d102      	bne.n	8002d8a <_sbrk_r+0x1a>
 8002d84:	682b      	ldr	r3, [r5, #0]
 8002d86:	b103      	cbz	r3, 8002d8a <_sbrk_r+0x1a>
 8002d88:	6023      	str	r3, [r4, #0]
 8002d8a:	bd38      	pop	{r3, r4, r5, pc}
 8002d8c:	200001d0 	.word	0x200001d0

08002d90 <memcpy>:
 8002d90:	440a      	add	r2, r1
 8002d92:	4291      	cmp	r1, r2
 8002d94:	f100 33ff 	add.w	r3, r0, #4294967295
 8002d98:	d100      	bne.n	8002d9c <memcpy+0xc>
 8002d9a:	4770      	bx	lr
 8002d9c:	b510      	push	{r4, lr}
 8002d9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002da2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002da6:	4291      	cmp	r1, r2
 8002da8:	d1f9      	bne.n	8002d9e <memcpy+0xe>
 8002daa:	bd10      	pop	{r4, pc}

08002dac <_realloc_r>:
 8002dac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002db0:	4607      	mov	r7, r0
 8002db2:	4614      	mov	r4, r2
 8002db4:	460d      	mov	r5, r1
 8002db6:	b921      	cbnz	r1, 8002dc2 <_realloc_r+0x16>
 8002db8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002dbc:	4611      	mov	r1, r2
 8002dbe:	f7ff bbb9 	b.w	8002534 <_malloc_r>
 8002dc2:	b92a      	cbnz	r2, 8002dd0 <_realloc_r+0x24>
 8002dc4:	f7ff fb4a 	bl	800245c <_free_r>
 8002dc8:	4625      	mov	r5, r4
 8002dca:	4628      	mov	r0, r5
 8002dcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002dd0:	f000 f906 	bl	8002fe0 <_malloc_usable_size_r>
 8002dd4:	4284      	cmp	r4, r0
 8002dd6:	4606      	mov	r6, r0
 8002dd8:	d802      	bhi.n	8002de0 <_realloc_r+0x34>
 8002dda:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002dde:	d8f4      	bhi.n	8002dca <_realloc_r+0x1e>
 8002de0:	4621      	mov	r1, r4
 8002de2:	4638      	mov	r0, r7
 8002de4:	f7ff fba6 	bl	8002534 <_malloc_r>
 8002de8:	4680      	mov	r8, r0
 8002dea:	b908      	cbnz	r0, 8002df0 <_realloc_r+0x44>
 8002dec:	4645      	mov	r5, r8
 8002dee:	e7ec      	b.n	8002dca <_realloc_r+0x1e>
 8002df0:	42b4      	cmp	r4, r6
 8002df2:	4622      	mov	r2, r4
 8002df4:	4629      	mov	r1, r5
 8002df6:	bf28      	it	cs
 8002df8:	4632      	movcs	r2, r6
 8002dfa:	f7ff ffc9 	bl	8002d90 <memcpy>
 8002dfe:	4629      	mov	r1, r5
 8002e00:	4638      	mov	r0, r7
 8002e02:	f7ff fb2b 	bl	800245c <_free_r>
 8002e06:	e7f1      	b.n	8002dec <_realloc_r+0x40>

08002e08 <_strtol_l.isra.0>:
 8002e08:	2b24      	cmp	r3, #36	@ 0x24
 8002e0a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002e0e:	4686      	mov	lr, r0
 8002e10:	4690      	mov	r8, r2
 8002e12:	d801      	bhi.n	8002e18 <_strtol_l.isra.0+0x10>
 8002e14:	2b01      	cmp	r3, #1
 8002e16:	d106      	bne.n	8002e26 <_strtol_l.isra.0+0x1e>
 8002e18:	f7ff faf4 	bl	8002404 <__errno>
 8002e1c:	2316      	movs	r3, #22
 8002e1e:	6003      	str	r3, [r0, #0]
 8002e20:	2000      	movs	r0, #0
 8002e22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e26:	4834      	ldr	r0, [pc, #208]	@ (8002ef8 <_strtol_l.isra.0+0xf0>)
 8002e28:	460d      	mov	r5, r1
 8002e2a:	462a      	mov	r2, r5
 8002e2c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8002e30:	5d06      	ldrb	r6, [r0, r4]
 8002e32:	f016 0608 	ands.w	r6, r6, #8
 8002e36:	d1f8      	bne.n	8002e2a <_strtol_l.isra.0+0x22>
 8002e38:	2c2d      	cmp	r4, #45	@ 0x2d
 8002e3a:	d110      	bne.n	8002e5e <_strtol_l.isra.0+0x56>
 8002e3c:	782c      	ldrb	r4, [r5, #0]
 8002e3e:	2601      	movs	r6, #1
 8002e40:	1c95      	adds	r5, r2, #2
 8002e42:	f033 0210 	bics.w	r2, r3, #16
 8002e46:	d115      	bne.n	8002e74 <_strtol_l.isra.0+0x6c>
 8002e48:	2c30      	cmp	r4, #48	@ 0x30
 8002e4a:	d10d      	bne.n	8002e68 <_strtol_l.isra.0+0x60>
 8002e4c:	782a      	ldrb	r2, [r5, #0]
 8002e4e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8002e52:	2a58      	cmp	r2, #88	@ 0x58
 8002e54:	d108      	bne.n	8002e68 <_strtol_l.isra.0+0x60>
 8002e56:	786c      	ldrb	r4, [r5, #1]
 8002e58:	3502      	adds	r5, #2
 8002e5a:	2310      	movs	r3, #16
 8002e5c:	e00a      	b.n	8002e74 <_strtol_l.isra.0+0x6c>
 8002e5e:	2c2b      	cmp	r4, #43	@ 0x2b
 8002e60:	bf04      	itt	eq
 8002e62:	782c      	ldrbeq	r4, [r5, #0]
 8002e64:	1c95      	addeq	r5, r2, #2
 8002e66:	e7ec      	b.n	8002e42 <_strtol_l.isra.0+0x3a>
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d1f6      	bne.n	8002e5a <_strtol_l.isra.0+0x52>
 8002e6c:	2c30      	cmp	r4, #48	@ 0x30
 8002e6e:	bf14      	ite	ne
 8002e70:	230a      	movne	r3, #10
 8002e72:	2308      	moveq	r3, #8
 8002e74:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8002e78:	f10c 3cff 	add.w	ip, ip, #4294967295
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	fbbc f9f3 	udiv	r9, ip, r3
 8002e82:	4610      	mov	r0, r2
 8002e84:	fb03 ca19 	mls	sl, r3, r9, ip
 8002e88:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8002e8c:	2f09      	cmp	r7, #9
 8002e8e:	d80f      	bhi.n	8002eb0 <_strtol_l.isra.0+0xa8>
 8002e90:	463c      	mov	r4, r7
 8002e92:	42a3      	cmp	r3, r4
 8002e94:	dd1b      	ble.n	8002ece <_strtol_l.isra.0+0xc6>
 8002e96:	1c57      	adds	r7, r2, #1
 8002e98:	d007      	beq.n	8002eaa <_strtol_l.isra.0+0xa2>
 8002e9a:	4581      	cmp	r9, r0
 8002e9c:	d314      	bcc.n	8002ec8 <_strtol_l.isra.0+0xc0>
 8002e9e:	d101      	bne.n	8002ea4 <_strtol_l.isra.0+0x9c>
 8002ea0:	45a2      	cmp	sl, r4
 8002ea2:	db11      	blt.n	8002ec8 <_strtol_l.isra.0+0xc0>
 8002ea4:	fb00 4003 	mla	r0, r0, r3, r4
 8002ea8:	2201      	movs	r2, #1
 8002eaa:	f815 4b01 	ldrb.w	r4, [r5], #1
 8002eae:	e7eb      	b.n	8002e88 <_strtol_l.isra.0+0x80>
 8002eb0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8002eb4:	2f19      	cmp	r7, #25
 8002eb6:	d801      	bhi.n	8002ebc <_strtol_l.isra.0+0xb4>
 8002eb8:	3c37      	subs	r4, #55	@ 0x37
 8002eba:	e7ea      	b.n	8002e92 <_strtol_l.isra.0+0x8a>
 8002ebc:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8002ec0:	2f19      	cmp	r7, #25
 8002ec2:	d804      	bhi.n	8002ece <_strtol_l.isra.0+0xc6>
 8002ec4:	3c57      	subs	r4, #87	@ 0x57
 8002ec6:	e7e4      	b.n	8002e92 <_strtol_l.isra.0+0x8a>
 8002ec8:	f04f 32ff 	mov.w	r2, #4294967295
 8002ecc:	e7ed      	b.n	8002eaa <_strtol_l.isra.0+0xa2>
 8002ece:	1c53      	adds	r3, r2, #1
 8002ed0:	d108      	bne.n	8002ee4 <_strtol_l.isra.0+0xdc>
 8002ed2:	2322      	movs	r3, #34	@ 0x22
 8002ed4:	f8ce 3000 	str.w	r3, [lr]
 8002ed8:	4660      	mov	r0, ip
 8002eda:	f1b8 0f00 	cmp.w	r8, #0
 8002ede:	d0a0      	beq.n	8002e22 <_strtol_l.isra.0+0x1a>
 8002ee0:	1e69      	subs	r1, r5, #1
 8002ee2:	e006      	b.n	8002ef2 <_strtol_l.isra.0+0xea>
 8002ee4:	b106      	cbz	r6, 8002ee8 <_strtol_l.isra.0+0xe0>
 8002ee6:	4240      	negs	r0, r0
 8002ee8:	f1b8 0f00 	cmp.w	r8, #0
 8002eec:	d099      	beq.n	8002e22 <_strtol_l.isra.0+0x1a>
 8002eee:	2a00      	cmp	r2, #0
 8002ef0:	d1f6      	bne.n	8002ee0 <_strtol_l.isra.0+0xd8>
 8002ef2:	f8c8 1000 	str.w	r1, [r8]
 8002ef6:	e794      	b.n	8002e22 <_strtol_l.isra.0+0x1a>
 8002ef8:	0800305c 	.word	0x0800305c

08002efc <_strtol_r>:
 8002efc:	f7ff bf84 	b.w	8002e08 <_strtol_l.isra.0>

08002f00 <_strtoul_l.isra.0>:
 8002f00:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002f04:	4e34      	ldr	r6, [pc, #208]	@ (8002fd8 <_strtoul_l.isra.0+0xd8>)
 8002f06:	4686      	mov	lr, r0
 8002f08:	460d      	mov	r5, r1
 8002f0a:	4628      	mov	r0, r5
 8002f0c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8002f10:	5d37      	ldrb	r7, [r6, r4]
 8002f12:	f017 0708 	ands.w	r7, r7, #8
 8002f16:	d1f8      	bne.n	8002f0a <_strtoul_l.isra.0+0xa>
 8002f18:	2c2d      	cmp	r4, #45	@ 0x2d
 8002f1a:	d110      	bne.n	8002f3e <_strtoul_l.isra.0+0x3e>
 8002f1c:	782c      	ldrb	r4, [r5, #0]
 8002f1e:	2701      	movs	r7, #1
 8002f20:	1c85      	adds	r5, r0, #2
 8002f22:	f033 0010 	bics.w	r0, r3, #16
 8002f26:	d115      	bne.n	8002f54 <_strtoul_l.isra.0+0x54>
 8002f28:	2c30      	cmp	r4, #48	@ 0x30
 8002f2a:	d10d      	bne.n	8002f48 <_strtoul_l.isra.0+0x48>
 8002f2c:	7828      	ldrb	r0, [r5, #0]
 8002f2e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8002f32:	2858      	cmp	r0, #88	@ 0x58
 8002f34:	d108      	bne.n	8002f48 <_strtoul_l.isra.0+0x48>
 8002f36:	786c      	ldrb	r4, [r5, #1]
 8002f38:	3502      	adds	r5, #2
 8002f3a:	2310      	movs	r3, #16
 8002f3c:	e00a      	b.n	8002f54 <_strtoul_l.isra.0+0x54>
 8002f3e:	2c2b      	cmp	r4, #43	@ 0x2b
 8002f40:	bf04      	itt	eq
 8002f42:	782c      	ldrbeq	r4, [r5, #0]
 8002f44:	1c85      	addeq	r5, r0, #2
 8002f46:	e7ec      	b.n	8002f22 <_strtoul_l.isra.0+0x22>
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d1f6      	bne.n	8002f3a <_strtoul_l.isra.0+0x3a>
 8002f4c:	2c30      	cmp	r4, #48	@ 0x30
 8002f4e:	bf14      	ite	ne
 8002f50:	230a      	movne	r3, #10
 8002f52:	2308      	moveq	r3, #8
 8002f54:	f04f 38ff 	mov.w	r8, #4294967295
 8002f58:	2600      	movs	r6, #0
 8002f5a:	fbb8 f8f3 	udiv	r8, r8, r3
 8002f5e:	fb03 f908 	mul.w	r9, r3, r8
 8002f62:	ea6f 0909 	mvn.w	r9, r9
 8002f66:	4630      	mov	r0, r6
 8002f68:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8002f6c:	f1bc 0f09 	cmp.w	ip, #9
 8002f70:	d810      	bhi.n	8002f94 <_strtoul_l.isra.0+0x94>
 8002f72:	4664      	mov	r4, ip
 8002f74:	42a3      	cmp	r3, r4
 8002f76:	dd1e      	ble.n	8002fb6 <_strtoul_l.isra.0+0xb6>
 8002f78:	f1b6 3fff 	cmp.w	r6, #4294967295
 8002f7c:	d007      	beq.n	8002f8e <_strtoul_l.isra.0+0x8e>
 8002f7e:	4580      	cmp	r8, r0
 8002f80:	d316      	bcc.n	8002fb0 <_strtoul_l.isra.0+0xb0>
 8002f82:	d101      	bne.n	8002f88 <_strtoul_l.isra.0+0x88>
 8002f84:	45a1      	cmp	r9, r4
 8002f86:	db13      	blt.n	8002fb0 <_strtoul_l.isra.0+0xb0>
 8002f88:	fb00 4003 	mla	r0, r0, r3, r4
 8002f8c:	2601      	movs	r6, #1
 8002f8e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8002f92:	e7e9      	b.n	8002f68 <_strtoul_l.isra.0+0x68>
 8002f94:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8002f98:	f1bc 0f19 	cmp.w	ip, #25
 8002f9c:	d801      	bhi.n	8002fa2 <_strtoul_l.isra.0+0xa2>
 8002f9e:	3c37      	subs	r4, #55	@ 0x37
 8002fa0:	e7e8      	b.n	8002f74 <_strtoul_l.isra.0+0x74>
 8002fa2:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8002fa6:	f1bc 0f19 	cmp.w	ip, #25
 8002faa:	d804      	bhi.n	8002fb6 <_strtoul_l.isra.0+0xb6>
 8002fac:	3c57      	subs	r4, #87	@ 0x57
 8002fae:	e7e1      	b.n	8002f74 <_strtoul_l.isra.0+0x74>
 8002fb0:	f04f 36ff 	mov.w	r6, #4294967295
 8002fb4:	e7eb      	b.n	8002f8e <_strtoul_l.isra.0+0x8e>
 8002fb6:	1c73      	adds	r3, r6, #1
 8002fb8:	d106      	bne.n	8002fc8 <_strtoul_l.isra.0+0xc8>
 8002fba:	2322      	movs	r3, #34	@ 0x22
 8002fbc:	f8ce 3000 	str.w	r3, [lr]
 8002fc0:	4630      	mov	r0, r6
 8002fc2:	b932      	cbnz	r2, 8002fd2 <_strtoul_l.isra.0+0xd2>
 8002fc4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002fc8:	b107      	cbz	r7, 8002fcc <_strtoul_l.isra.0+0xcc>
 8002fca:	4240      	negs	r0, r0
 8002fcc:	2a00      	cmp	r2, #0
 8002fce:	d0f9      	beq.n	8002fc4 <_strtoul_l.isra.0+0xc4>
 8002fd0:	b106      	cbz	r6, 8002fd4 <_strtoul_l.isra.0+0xd4>
 8002fd2:	1e69      	subs	r1, r5, #1
 8002fd4:	6011      	str	r1, [r2, #0]
 8002fd6:	e7f5      	b.n	8002fc4 <_strtoul_l.isra.0+0xc4>
 8002fd8:	0800305c 	.word	0x0800305c

08002fdc <_strtoul_r>:
 8002fdc:	f7ff bf90 	b.w	8002f00 <_strtoul_l.isra.0>

08002fe0 <_malloc_usable_size_r>:
 8002fe0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002fe4:	1f18      	subs	r0, r3, #4
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	bfbc      	itt	lt
 8002fea:	580b      	ldrlt	r3, [r1, r0]
 8002fec:	18c0      	addlt	r0, r0, r3
 8002fee:	4770      	bx	lr

08002ff0 <_init>:
 8002ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ff2:	bf00      	nop
 8002ff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ff6:	bc08      	pop	{r3}
 8002ff8:	469e      	mov	lr, r3
 8002ffa:	4770      	bx	lr

08002ffc <_fini>:
 8002ffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ffe:	bf00      	nop
 8003000:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003002:	bc08      	pop	{r3}
 8003004:	469e      	mov	lr, r3
 8003006:	4770      	bx	lr
