ibrary ieee;
use ieee.std_logic_1164.all;

entity VGA is 
	generic (
	Hpulse  :=;
	HBP	  :=;
	HFP     :=;
	Hactive :=;
	
	Vpulse  :=;
	VBP	  :=;
	VFP     :=;
	Vactive :=
	);

port (
	clk : in std_logic;
	pixel_in : in std_logic_vector(23 downto 0) ;
	
	R, G, B : out std_logic_vector(7 downto 0) ;
	Hsync, Vsync : out std_logic
	
);

architecture rtl of VGA is 

begin


end architecture;