{
    "code": "module TopModule (\n    input  logic [255:0] in,  // 256-bit input vector\n    input  logic [7:0]   sel, // 8-bit selector\n    output logic         out  // 1-bit output\n);\n\n    always @(*) begin\n        out = in[sel];\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}