
*** Running vivado
    with args -log top_Mandelbrot.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_Mandelbrot.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_Mandelbrot.tcl -notrace
Command: link_design -top top_Mandelbrot -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1270 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/constrs_1/new/Nexys4DDR.xdc]
Finished Parsing XDC File [P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/constrs_1/new/Nexys4DDR.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 614.262 ; gain = 388.191
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.949 . Memory (MB): peak = 618.730 ; gain = 4.469

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 149d8aa27

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1210.508 ; gain = 591.582

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 132326937

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1210.508 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1684250fb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1210.508 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10411f0f8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1210.508 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10411f0f8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1210.508 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 16adb873c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1210.508 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16adb873c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1210.508 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1210.508 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 16adb873c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1210.508 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.280 | TNS=-558.797 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 80 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 120 newly gated: 0 Total Ports: 160
Number of Flops added for Enable Generation: 5

Ending PowerOpt Patch Enables Task | Checksum: 162108a8f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.531 . Memory (MB): peak = 1551.797 ; gain = 0.000
Ending Power Optimization Task | Checksum: 162108a8f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1551.797 ; gain = 341.289

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 111a5b8f1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1551.797 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 111a5b8f1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1551.797 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 1551.797 ; gain = 937.535
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1551.797 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'P:/mandelbrot_nouveau/mandelbrot_nouveau.runs/impl_2/top_Mandelbrot_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_Mandelbrot_drc_opted.rpt -pb top_Mandelbrot_drc_opted.pb -rpx top_Mandelbrot_drc_opted.rpx
Command: report_drc -file top_Mandelbrot_drc_opted.rpt -pb top_Mandelbrot_drc_opted.pb -rpx top_Mandelbrot_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'p:/net/e/floupias001/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/Mandelbrot.cache/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file P:/mandelbrot_nouveau/mandelbrot_nouveau.runs/impl_2/top_Mandelbrot_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive ExtraPostPlacementOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraPostPlacementOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1551.797 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: acd05b9f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1551.797 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1551.797 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1321d9724

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1551.797 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 203f61b6e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1551.797 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 203f61b6e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1551.797 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 203f61b6e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1551.797 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 151e1e771

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1551.797 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1551.797 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 26e56efce

Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 1551.797 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1ca63f645

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 1551.797 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ca63f645

Time (s): cpu = 00:00:58 ; elapsed = 00:00:42 . Memory (MB): peak = 1551.797 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2052a6ab8

Time (s): cpu = 00:01:03 ; elapsed = 00:00:46 . Memory (MB): peak = 1551.797 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a2ea7878

Time (s): cpu = 00:01:03 ; elapsed = 00:00:46 . Memory (MB): peak = 1551.797 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 148281c90

Time (s): cpu = 00:01:03 ; elapsed = 00:00:46 . Memory (MB): peak = 1551.797 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 148281c90

Time (s): cpu = 00:01:04 ; elapsed = 00:00:47 . Memory (MB): peak = 1551.797 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 15eb4e4db

Time (s): cpu = 00:01:05 ; elapsed = 00:00:48 . Memory (MB): peak = 1551.797 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 2022fc83f

Time (s): cpu = 00:01:07 ; elapsed = 00:00:50 . Memory (MB): peak = 1551.797 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1f31bed80

Time (s): cpu = 00:01:08 ; elapsed = 00:00:51 . Memory (MB): peak = 1551.797 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1f31bed80

Time (s): cpu = 00:01:08 ; elapsed = 00:00:51 . Memory (MB): peak = 1551.797 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1f31bed80

Time (s): cpu = 00:01:17 ; elapsed = 00:00:57 . Memory (MB): peak = 1551.797 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1f31bed80

Time (s): cpu = 00:01:17 ; elapsed = 00:00:57 . Memory (MB): peak = 1551.797 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1fbf93861

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net inst_Convergence/g_point/r1_addr_reg[0]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1fbf93861

Time (s): cpu = 00:01:26 ; elapsed = 00:01:04 . Memory (MB): peak = 1551.797 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.732. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 133a572e3

Time (s): cpu = 00:02:18 ; elapsed = 00:01:59 . Memory (MB): peak = 1551.797 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 133a572e3

Time (s): cpu = 00:02:18 ; elapsed = 00:01:59 . Memory (MB): peak = 1551.797 ; gain = 0.000
Post Placement Optimization Initialization | Checksum: 18aa91701
INFO: [Place 46-33] Processed net inst_Convergence/g_point/r1_addr_reg[0]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.827. For the most accurate timing information please run report_timing.
Post Placement Optimization Initialization | Checksum: 1c376df86
INFO: [Place 46-33] Processed net inst_Convergence/g_point/r1_addr_reg[0]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.827. For the most accurate timing information please run report_timing.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1161b60d1

Time (s): cpu = 00:03:40 ; elapsed = 00:03:17 . Memory (MB): peak = 1551.797 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1161b60d1

Time (s): cpu = 00:03:40 ; elapsed = 00:03:17 . Memory (MB): peak = 1551.797 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 14413656b

Time (s): cpu = 00:03:40 ; elapsed = 00:03:17 . Memory (MB): peak = 1551.797 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14413656b

Time (s): cpu = 00:03:40 ; elapsed = 00:03:17 . Memory (MB): peak = 1551.797 ; gain = 0.000
Ending Placer Task | Checksum: 131afc0d2

Time (s): cpu = 00:03:40 ; elapsed = 00:03:17 . Memory (MB): peak = 1551.797 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:44 ; elapsed = 00:03:19 . Memory (MB): peak = 1551.797 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1551.797 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'P:/mandelbrot_nouveau/mandelbrot_nouveau.runs/impl_2/top_Mandelbrot_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_Mandelbrot_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1551.797 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_Mandelbrot_utilization_placed.rpt -pb top_Mandelbrot_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.261 . Memory (MB): peak = 1551.797 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_Mandelbrot_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 1551.797 ; gain = 0.000
Command: phys_opt_design -directive AlternateFlowWithRetiming
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AlternateFlowWithRetiming
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1551.797 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.827 | TNS=-1267.716 |
Phase 1 Physical Synthesis Initialization | Checksum: 219450457

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1551.797 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.827 | TNS=-1267.716 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: 219450457

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1551.797 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 300 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[5].ITX/r1_iteration_out_reg[6][5].  Did not re-place instance inst_Convergence/Gen_IT[5].ITX/r1_iteration_out[5]_i_1__0
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_11_n_0.  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_11
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_81_n_0.  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_81
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_zreal_out[23]_i_55__5_n_0.  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_zreal_out[23]_i_55__5
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[5].  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[5]
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[5].ITX/r1_iteration_out_reg[6][6].  Did not re-place instance inst_Convergence/Gen_IT[5].ITX/r1_iteration_out[6]_i_1
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_82_n_0.  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_82
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6].  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_7_n_0.  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_7
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[6].ITX/r1_zreal_out[23]_i_51__5_n_0.  Re-placed instance inst_Convergence/Gen_IT[6].ITX/r1_zreal_out[23]_i_51__5
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[5].ITX/r1_enable_out.  Did not re-place instance inst_Convergence/Gen_IT[5].ITX/r1_enable_out_i_1__4
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_enable_out_reg_n_0.  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_enable_out_reg
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[5].ITX/r1_iteration_out_reg[6][0].  Did not re-place instance inst_Convergence/Gen_IT[5].ITX/r1_iteration_out[0]_i_1__4
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[0].  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[0]
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[5].ITX/r1_iteration_out_reg[6][2].  Did not re-place instance inst_Convergence/Gen_IT[5].ITX/r1_iteration_out[2]_i_1__3
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[2].  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[2]
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[5].ITX/r1_iteration_out_reg[6][4].  Did not re-place instance inst_Convergence/Gen_IT[5].ITX/r1_iteration_out[4]_i_1__1
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[4].  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[4]
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_9_n_0.  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_9
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[26].ITX/r1_iteration_out_reg[7]_bret__1_0.  Did not re-place instance inst_Convergence/Gen_IT[26].ITX/r1_iteration_out[7]_bret__1_i_1__2
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_10__3_n_0.  Did not re-place instance inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_10__3
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_135_n_0.  Did not re-place instance inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_135
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_82_n_0.  Did not re-place instance inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_82
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[7]_bret__1_n_0.  Re-placed instance inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[7]_bret__1
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[5]_bret__0_n_0.  Did not re-place instance inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[5]_bret__0
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_5__16_n_0.  Re-placed instance inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_5__16
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[6]_bret__0_n_0.  Did not re-place instance inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[6]_bret__0
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_83_n_0.  Did not re-place instance inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_83
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_131_n_0.  Re-placed instance inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_131
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_6__3_n_0.  Re-placed instance inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_6__3
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_zreal_out[23]_i_56__5_n_0.  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_zreal_out[23]_i_56__5
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_zreal_out[23]_i_52__5_n_0.  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_zreal_out[23]_i_52__5
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_20_n_0.  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_20
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_75__3_n_0.  Did not re-place instance inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_75__3
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_80__3_n_0.  Did not re-place instance inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_80__3
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_81__3_n_0.  Did not re-place instance inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_81__3
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[7]_bret__1.  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[7]_bret__1_i_1
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[7].ITX/r1_iteration_out[3]_i_80__0_n_0.  Did not re-place instance inst_Convergence/Gen_IT[7].ITX/r1_iteration_out[3]_i_80__0
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[7].ITX/r1_iteration_out[3]_i_9__0_n_0.  Did not re-place instance inst_Convergence/Gen_IT[7].ITX/r1_iteration_out[3]_i_9__0
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[7].ITX/r1_zreal_out[23]_i_63__6_n_0.  Did not re-place instance inst_Convergence/Gen_IT[7].ITX/r1_zreal_out[23]_i_63__6
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[7].ITX/r1_iteration_out_reg[5]_bret__0_n_0.  Re-placed instance inst_Convergence/Gen_IT[7].ITX/r1_iteration_out_reg[5]_bret__0
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[5].ITX/r1_iteration_out_reg[6][3].  Did not re-place instance inst_Convergence/Gen_IT[5].ITX/r1_iteration_out[3]_i_1__2
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[3].  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[3]
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_118_n_0.  Did not re-place instance inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_118
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_zreal_out[23]_i_38__5_n_0.  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_zreal_out[23]_i_38__5
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_73_n_0.  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_73
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_119_n_0.  Did not re-place instance inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_119
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_8__3_n_0.  Did not re-place instance inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_8__3
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[5].ITX/r1_iteration_out_reg[6][1].  Did not re-place instance inst_Convergence/Gen_IT[5].ITX/r1_iteration_out[1]_i_1__4
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[1].  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[1]
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[7].ITX/r1_iteration_out_reg[7]_bret__1_n_0.  Re-placed instance inst_Convergence/Gen_IT[7].ITX/r1_iteration_out_reg[7]_bret__1
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_134_n_0.  Did not re-place instance inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_134
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[23].ITX/r1_iteration_out_reg[6]_0[0].  Re-placed instance inst_Convergence/Gen_IT[23].ITX/r1_iteration_out[0]_i_1__22
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[24].ITX/r1_iteration_out[6]_i_10__14_n_0.  Did not re-place instance inst_Convergence/Gen_IT[24].ITX/r1_iteration_out[6]_i_10__14
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[24].ITX/r1_iteration_out[6]_i_80__14_n_0.  Re-placed instance inst_Convergence/Gen_IT[24].ITX/r1_iteration_out[6]_i_80__14
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[24].ITX/r1_zreal_out[23]_i_64__23_n_0.  Did not re-place instance inst_Convergence/Gen_IT[24].ITX/r1_zreal_out[23]_i_64__23
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_12_n_0.  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_12
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[24].ITX/r1_iteration_out[0].  Did not re-place instance inst_Convergence/Gen_IT[24].ITX/r1_iteration_out_reg[0]
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_19_n_0.  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_19
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[7].ITX/r1_iteration_out[3]_i_11__0_n_0.  Did not re-place instance inst_Convergence/Gen_IT[7].ITX/r1_iteration_out[3]_i_11__0
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[7].ITX/r1_iteration_out[3]_i_5__0_n_0.  Did not re-place instance inst_Convergence/Gen_IT[7].ITX/r1_iteration_out[3]_i_5__0
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[23].ITX/r1_iteration_out_reg[6]_0[1].  Did not re-place instance inst_Convergence/Gen_IT[23].ITX/r1_iteration_out[1]_i_1__22
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_133_n_0.  Did not re-place instance inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_133
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[24].ITX/r1_iteration_out[1].  Did not re-place instance inst_Convergence/Gen_IT[24].ITX/r1_iteration_out_reg[1]
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[23].ITX/r1_iteration_out_reg[7]_bret_0.  Did not re-place instance inst_Convergence/Gen_IT[23].ITX/r1_iteration_out[7]_bret_i_1__13
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[24].ITX/r1_iteration_out_reg[7]_bret_n_0.  Did not re-place instance inst_Convergence/Gen_IT[24].ITX/r1_iteration_out_reg[7]_bret
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[24].ITX/r1_iteration_out_reg[4]_bret_n_0.  Did not re-place instance inst_Convergence/Gen_IT[24].ITX/r1_iteration_out_reg[4]_bret
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[22].ITX/r1_iteration_out_reg[7]_bret_0.  Did not re-place instance inst_Convergence/Gen_IT[22].ITX/r1_iteration_out[7]_bret_i_1__12
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[23].ITX/r1_iteration_out[6]_i_81__13_n_0.  Did not re-place instance inst_Convergence/Gen_IT[23].ITX/r1_iteration_out[6]_i_81__13
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[23].ITX/r1_iteration_out[6]_i_8__13_n_0.  Did not re-place instance inst_Convergence/Gen_IT[23].ITX/r1_iteration_out[6]_i_8__13
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[23].ITX/r1_zreal_out[23]_i_64__22_n_0.  Did not re-place instance inst_Convergence/Gen_IT[23].ITX/r1_zreal_out[23]_i_64__22
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[23].ITX/r1_iteration_out_reg[7]_bret_n_0.  Re-placed instance inst_Convergence/Gen_IT[23].ITX/r1_iteration_out_reg[7]_bret
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[14].ITX/r1_iteration_out_reg[7]_bret_0.  Did not re-place instance inst_Convergence/Gen_IT[14].ITX/r1_iteration_out[7]_bret_i_1__4
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[15].ITX/r1_iteration_out[6]_i_80__5_n_0.  Did not re-place instance inst_Convergence/Gen_IT[15].ITX/r1_iteration_out[6]_i_80__5
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[15].ITX/r1_iteration_out[6]_i_8__5_n_0.  Did not re-place instance inst_Convergence/Gen_IT[15].ITX/r1_iteration_out[6]_i_8__5
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[15].ITX/r1_zreal_out[23]_i_39__14_n_0.  Did not re-place instance inst_Convergence/Gen_IT[15].ITX/r1_zreal_out[23]_i_39__14
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[15].ITX/r1_iteration_out_reg[7]_bret_n_0.  Re-placed instance inst_Convergence/Gen_IT[15].ITX/r1_iteration_out_reg[7]_bret
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_115_n_0.  Did not re-place instance inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_115
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_4__3_n_0.  Did not re-place instance inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_4__3
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_101_n_0.  Did not re-place instance inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_101
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_74_n_0.  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_74
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[18].ITX/r1_iteration_out_reg[7]_bret_0.  Did not re-place instance inst_Convergence/Gen_IT[18].ITX/r1_iteration_out[7]_bret_i_1__8
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[19].ITX/r1_iteration_out[6]_i_10__9_n_0.  Did not re-place instance inst_Convergence/Gen_IT[19].ITX/r1_iteration_out[6]_i_10__9
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[19].ITX/r1_iteration_out[6]_i_81__9_n_0.  Did not re-place instance inst_Convergence/Gen_IT[19].ITX/r1_iteration_out[6]_i_81__9
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[19].ITX/r1_zreal_out[23]_i_39__18_n_0.  Did not re-place instance inst_Convergence/Gen_IT[19].ITX/r1_zreal_out[23]_i_39__18
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[24].ITX/r1_zreal_out[23]_i_60__23_n_0.  Did not re-place instance inst_Convergence/Gen_IT[24].ITX/r1_zreal_out[23]_i_60__23
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[19].ITX/r1_iteration_out_reg[4]_bret_n_0.  Re-placed instance inst_Convergence/Gen_IT[19].ITX/r1_iteration_out_reg[4]_bret
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_15_n_0.  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_15
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[23].ITX/r1_iteration_out[6]_i_80__13_n_0.  Did not re-place instance inst_Convergence/Gen_IT[23].ITX/r1_iteration_out[6]_i_80__13
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_16_n_0.  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_16
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[7].ITX/r1_iteration_out[3]_i_7__0_n_0.  Did not re-place instance inst_Convergence/Gen_IT[7].ITX/r1_iteration_out[3]_i_7__0
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_zreal_out[23]_i_21__5_n_0.  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_zreal_out[23]_i_21__5
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[23].ITX/r1_iteration_out[6]_i_11__13_n_0.  Did not re-place instance inst_Convergence/Gen_IT[23].ITX/r1_iteration_out[6]_i_11__13
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_129_n_0.  Re-placed instance inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_129
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_zreal_out[23]_i_54__5_n_0.  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_zreal_out[23]_i_54__5
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[15].ITX/r1_zreal_out[23]_i_55__14_n_0.  Did not re-place instance inst_Convergence/Gen_IT[15].ITX/r1_zreal_out[23]_i_55__14
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[24].ITX/r1_iteration_out[6]_i_81__14_n_0.  Did not re-place instance inst_Convergence/Gen_IT[24].ITX/r1_iteration_out[6]_i_81__14
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[15].ITX/r1_iteration_out[6]_i_11__5_n_0.  Did not re-place instance inst_Convergence/Gen_IT[15].ITX/r1_iteration_out[6]_i_11__5
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_8_n_0.  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_8
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[13].ITX/r1_iteration_out_reg[7]_bret__1_0.  Did not re-place instance inst_Convergence/Gen_IT[13].ITX/r1_iteration_out[7]_bret__1_i_1__1
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[14].ITX/r1_iteration_out[3]_i_10__2_n_0.  Did not re-place instance inst_Convergence/Gen_IT[14].ITX/r1_iteration_out[3]_i_10__2
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[14].ITX/r1_iteration_out[3]_i_73__2_n_0.  Did not re-place instance inst_Convergence/Gen_IT[14].ITX/r1_iteration_out[3]_i_73__2
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[14].ITX/r1_zreal_out[23]_i_64__13_n_0.  Did not re-place instance inst_Convergence/Gen_IT[14].ITX/r1_zreal_out[23]_i_64__13
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_79_n_0.  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_79
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_80_n_0.  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_80
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[14].ITX/r1_iteration_out_reg[5]_bret__0_n_0.  Re-placed instance inst_Convergence/Gen_IT[14].ITX/r1_iteration_out_reg[5]_bret__0
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[23].ITX/r1_zreal_out[23]_i_60__22_n_0.  Did not re-place instance inst_Convergence/Gen_IT[23].ITX/r1_zreal_out[23]_i_60__22
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[15].ITX/r1_iteration_out[6]_i_81__5_n_0.  Did not re-place instance inst_Convergence/Gen_IT[15].ITX/r1_iteration_out[6]_i_81__5
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[19].ITX/r1_zreal_out[23]_i_35__18_n_0.  Did not re-place instance inst_Convergence/Gen_IT[19].ITX/r1_zreal_out[23]_i_35__18
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[19].ITX/r1_zreal_out[23]_i_55__18_n_0.  Did not re-place instance inst_Convergence/Gen_IT[19].ITX/r1_zreal_out[23]_i_55__18
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[23].ITX/r1_iteration_out[6]_i_4__12_n_0.  Did not re-place instance inst_Convergence/Gen_IT[23].ITX/r1_iteration_out[6]_i_4__12
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[7].ITX/r1_zreal_out[23]_i_59__6_n_0.  Did not re-place instance inst_Convergence/Gen_IT[7].ITX/r1_zreal_out[23]_i_59__6
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[7].ITX/r2[1].  Re-placed instance inst_Convergence/Gen_IT[7].ITX/r1_iteration_out[3]_i_76__0
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[15].ITX/r1_iteration_out[6]_i_4__4_n_0.  Did not re-place instance inst_Convergence/Gen_IT[15].ITX/r1_iteration_out[6]_i_4__4
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[15].ITX/r1_zreal_out[23]_i_35__14_n_0.  Did not re-place instance inst_Convergence/Gen_IT[15].ITX/r1_zreal_out[23]_i_35__14
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_114_n_0.  Did not re-place instance inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_114
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[6].ITX/r1_zreal_out[23]_i_34__5_n_0.  Re-placed instance inst_Convergence/Gen_IT[6].ITX/r1_zreal_out[23]_i_34__5
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_zreal_out[23]_i_50__5_n_0.  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_zreal_out[23]_i_50__5
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_97_n_0.  Re-placed instance inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_97
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[14].ITX/r1_zreal_out[23]_i_60__13_n_0.  Did not re-place instance inst_Convergence/Gen_IT[14].ITX/r1_zreal_out[23]_i_60__13
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_zreal_out[23]_i_17__5_n_0.  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_zreal_out[23]_i_17__5
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[23].ITX/r1_iteration_out[6]_i_7__13_n_0.  Did not re-place instance inst_Convergence/Gen_IT[23].ITX/r1_iteration_out[6]_i_7__13
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_zreal_out[23]_i_39__5_n_0.  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_zreal_out[23]_i_39__5
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[15].ITX/r1_iteration_out[6]_i_7__5_n_0.  Did not re-place instance inst_Convergence/Gen_IT[15].ITX/r1_iteration_out[6]_i_7__5
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[14].ITX/r2[4].  Re-placed instance inst_Convergence/Gen_IT[14].ITX/r1_iteration_out[3]_i_69__2
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[23].ITX/r1_iteration_out[6]_i_10__13_n_0.  Did not re-place instance inst_Convergence/Gen_IT[23].ITX/r1_iteration_out[6]_i_10__13
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[15].ITX/r1_iteration_out[6]_i_10__5_n_0.  Did not re-place instance inst_Convergence/Gen_IT[15].ITX/r1_iteration_out[6]_i_10__5
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[7].ITX/r1_iteration_out[3]_i_73__0_n_0.  Did not re-place instance inst_Convergence/Gen_IT[7].ITX/r1_iteration_out[3]_i_73__0
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[24].ITX/r1_zreal_out[23]_i_63__23_n_0.  Did not re-place instance inst_Convergence/Gen_IT[24].ITX/r1_zreal_out[23]_i_63__23
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[24].ITX/r1_iteration_out[6]_i_6__14_n_0.  Re-placed instance inst_Convergence/Gen_IT[24].ITX/r1_iteration_out[6]_i_6__14
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_130_n_0.  Did not re-place instance inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_130
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_18_n_0.  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_18
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[23].ITX/i2[0].  Did not re-place instance inst_Convergence/Gen_IT[23].ITX/r1_iteration_out[6]_i_77__13
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[7].ITX/r1_zreal_out[23]_i_29__6_n_0.  Did not re-place instance inst_Convergence/Gen_IT[7].ITX/r1_zreal_out[23]_i_29__6
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[7].ITX/r1_zreal_out[23]_i_61__6_n_0.  Did not re-place instance inst_Convergence/Gen_IT[7].ITX/r1_zreal_out[23]_i_61__6
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[15].ITX/r2[1].  Re-placed instance inst_Convergence/Gen_IT[15].ITX/r1_iteration_out[6]_i_76__5
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[7].ITX/r1_iteration_out[3]_i_20__0_n_0.  Did not re-place instance inst_Convergence/Gen_IT[7].ITX/r1_iteration_out[3]_i_20__0
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_zreal_out[23]_i_35__5_n_0.  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_zreal_out[23]_i_35__5
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[7]_bret_0.  Did not re-place instance inst_Convergence/Gen_IT[20].ITX/r1_iteration_out[7]_bret_i_1__10
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[19].ITX/r1_iteration_out[6]_i_6__9_n_0.  Re-placed instance inst_Convergence/Gen_IT[19].ITX/r1_iteration_out[6]_i_6__9
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[21].ITX/r1_iteration_out[6]_i_10__11_n_0.  Did not re-place instance inst_Convergence/Gen_IT[21].ITX/r1_iteration_out[6]_i_10__11
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[21].ITX/r1_iteration_out[6]_i_80__11_n_0.  Did not re-place instance inst_Convergence/Gen_IT[21].ITX/r1_iteration_out[6]_i_80__11
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[21].ITX/r1_zreal_out[23]_i_55__20_n_0.  Did not re-place instance inst_Convergence/Gen_IT[21].ITX/r1_zreal_out[23]_i_55__20
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_10_n_0.  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_10
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[21].ITX/r1_iteration_out_reg[4]_bret_n_0.  Did not re-place instance inst_Convergence/Gen_IT[21].ITX/r1_iteration_out_reg[4]_bret
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[14].ITX/r1_iteration_out[3]_i_80__2_n_0.  Did not re-place instance inst_Convergence/Gen_IT[14].ITX/r1_iteration_out[3]_i_80__2
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[21].ITX/r1_iteration_out_reg[7]_bret_n_0.  Did not re-place instance inst_Convergence/Gen_IT[21].ITX/r1_iteration_out_reg[7]_bret
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[7].ITX/r2[4].  Re-placed instance inst_Convergence/Gen_IT[7].ITX/r1_iteration_out[3]_i_69__0
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[14].ITX/r1_iteration_out_reg[7]_bret__1_n_0.  Re-placed instance inst_Convergence/Gen_IT[14].ITX/r1_iteration_out_reg[7]_bret__1
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[15].ITX/r1_zreal_out[23]_i_51__14_n_0.  Did not re-place instance inst_Convergence/Gen_IT[15].ITX/r1_zreal_out[23]_i_51__14
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[14].ITX/r1_iteration_out[3]_i_6__2_n_0.  Did not re-place instance inst_Convergence/Gen_IT[14].ITX/r1_iteration_out[3]_i_6__2
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[24].ITX/i2[0].  Did not re-place instance inst_Convergence/Gen_IT[24].ITX/r1_iteration_out[6]_i_77__14
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[7].ITX/r1_zreal_out[23]_i_30__6_n_0.  Did not re-place instance inst_Convergence/Gen_IT[7].ITX/r1_zreal_out[23]_i_30__6
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[8].ITX/r1_iteration_out_reg[7]_bret_0.  Did not re-place instance inst_Convergence/Gen_IT[8].ITX/r1_iteration_out[7]_bret_i_1__0
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[9].ITX/r1_iteration_out[6]_i_10__1_n_0.  Did not re-place instance inst_Convergence/Gen_IT[9].ITX/r1_iteration_out[6]_i_10__1
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[9].ITX/r1_iteration_out[6]_i_80__1_n_0.  Did not re-place instance inst_Convergence/Gen_IT[9].ITX/r1_iteration_out[6]_i_80__1
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[9].ITX/r1_zreal_out[23]_i_55__8_n_0.  Did not re-place instance inst_Convergence/Gen_IT[9].ITX/r1_zreal_out[23]_i_55__8
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[9].ITX/r1_iteration_out_reg[4]_bret_n_0.  Did not re-place instance inst_Convergence/Gen_IT[9].ITX/r1_iteration_out_reg[4]_bret
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[15].ITX/r1_iteration_out[6]_i_78__5_n_0.  Did not re-place instance inst_Convergence/Gen_IT[15].ITX/r1_iteration_out[6]_i_78__5
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[7].ITX/r1_iteration_out[3]_i_16__0_n_0.  Did not re-place instance inst_Convergence/Gen_IT[7].ITX/r1_iteration_out[3]_i_16__0
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[21].ITX/r1_iteration_out[6]_i_78__11_n_0.  Did not re-place instance inst_Convergence/Gen_IT[21].ITX/r1_iteration_out[6]_i_78__11
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[19].ITX/r1_zreal_out[23]_i_51__18_n_0.  Did not re-place instance inst_Convergence/Gen_IT[19].ITX/r1_zreal_out[23]_i_51__18
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[21].ITX/r1_iteration_out[6]_i_81__11_n_0.  Did not re-place instance inst_Convergence/Gen_IT[21].ITX/r1_iteration_out[6]_i_81__11
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_6_n_0.  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_6
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[14].ITX/r1_iteration_out[3]_i_81__2_n_0.  Did not re-place instance inst_Convergence/Gen_IT[14].ITX/r1_iteration_out[3]_i_81__2
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[4].ITX/r1_enable_out.  Re-placed instance inst_Convergence/Gen_IT[4].ITX/r1_enable_out_i_1__3
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[5].ITX/r1_iteration_out[5]_i_82_n_0.  Did not re-place instance inst_Convergence/Gen_IT[5].ITX/r1_iteration_out[5]_i_82
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[5].ITX/r1_iteration_out[5]_i_9_n_0.  Did not re-place instance inst_Convergence/Gen_IT[5].ITX/r1_iteration_out[5]_i_9
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[5].ITX/r1_zreal_out[23]_i_64__4_n_0.  Did not re-place instance inst_Convergence/Gen_IT[5].ITX/r1_zreal_out[23]_i_64__4
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[7].ITX/r1_zreal_out[23]_i_57__6_n_0.  Did not re-place instance inst_Convergence/Gen_IT[7].ITX/r1_zreal_out[23]_i_57__6
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[5].ITX/r1_enable_out_reg_n_0.  Re-placed instance inst_Convergence/Gen_IT[5].ITX/r1_enable_out_reg
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[7].ITX/r1_iteration_out_reg[7]_bret_0.  Did not re-place instance inst_Convergence/Gen_IT[7].ITX/r1_iteration_out[7]_bret_i_1
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[14].ITX/r1_zreal_out[23]_i_48__13_n_0.  Did not re-place instance inst_Convergence/Gen_IT[14].ITX/r1_zreal_out[23]_i_48__13
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[23].ITX/r1_zreal_out[23]_i_55__22_n_0.  Did not re-place instance inst_Convergence/Gen_IT[23].ITX/r1_zreal_out[23]_i_55__22
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[7].ITX/r1_zreal_out[23]_i_47__6_n_0.  Did not re-place instance inst_Convergence/Gen_IT[7].ITX/r1_zreal_out[23]_i_47__6
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[8].ITX/r1_iteration_out[6]_i_11__0_n_0.  Did not re-place instance inst_Convergence/Gen_IT[8].ITX/r1_iteration_out[6]_i_11__0
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[8].ITX/r1_iteration_out[6]_i_80__0_n_0.  Did not re-place instance inst_Convergence/Gen_IT[8].ITX/r1_iteration_out[6]_i_80__0
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[8].ITX/r1_zreal_out[23]_i_38__7_n_0.  Did not re-place instance inst_Convergence/Gen_IT[8].ITX/r1_zreal_out[23]_i_38__7
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[8].ITX/r1_iteration_out_reg[7]_bret_n_0.  Did not re-place instance inst_Convergence/Gen_IT[8].ITX/r1_iteration_out_reg[7]_bret
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[21].ITX/r1_iteration_out[6]_i_79__11_n_0.  Did not re-place instance inst_Convergence/Gen_IT[21].ITX/r1_iteration_out[6]_i_79__11
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[23].ITX/r1_iteration_out[6]_i_17__13_n_0.  Did not re-place instance inst_Convergence/Gen_IT[23].ITX/r1_iteration_out[6]_i_17__13
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[4].ITX/r1_iteration_out_reg[5][0].  Did not re-place instance inst_Convergence/Gen_IT[4].ITX/r1_iteration_out[0]_i_1__3
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[5].ITX/r1_iteration_out[0].  Did not re-place instance inst_Convergence/Gen_IT[5].ITX/r1_iteration_out_reg[0]
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[8].ITX/r1_iteration_out[6]_i_8__0_n_0.  Did not re-place instance inst_Convergence/Gen_IT[8].ITX/r1_iteration_out[6]_i_8__0
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[15].ITX/r1_iteration_out[6]_i_17__5_n_0.  Did not re-place instance inst_Convergence/Gen_IT[15].ITX/r1_iteration_out[6]_i_17__5
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[11].ITX/r1_enable_out.  Did not re-place instance inst_Convergence/Gen_IT[11].ITX/r1_enable_out_i_1__10
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[12].ITX/r1_iteration_out[6]_i_10__4_n_0.  Did not re-place instance inst_Convergence/Gen_IT[12].ITX/r1_iteration_out[6]_i_10__4
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[12].ITX/r1_iteration_out[6]_i_80__4_n_0.  Did not re-place instance inst_Convergence/Gen_IT[12].ITX/r1_iteration_out[6]_i_80__4
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[12].ITX/r1_zreal_out[23]_i_55__11_n_0.  Did not re-place instance inst_Convergence/Gen_IT[12].ITX/r1_zreal_out[23]_i_55__11
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[12].ITX/r1_enable_out_reg_n_0.  Did not re-place instance inst_Convergence/Gen_IT[12].ITX/r1_enable_out_reg
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[14].ITX/r1_iteration_out[3]_i_72__2_n_0.  Did not re-place instance inst_Convergence/Gen_IT[14].ITX/r1_iteration_out[3]_i_72__2
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_100_n_0.  Did not re-place instance inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_100
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[8].ITX/r1_iteration_out[6]_i_78__0_n_0.  Did not re-place instance inst_Convergence/Gen_IT[8].ITX/r1_iteration_out[6]_i_78__0
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[9].ITX/r1_iteration_out_reg[7]_bret_n_0.  Did not re-place instance inst_Convergence/Gen_IT[9].ITX/r1_iteration_out_reg[7]_bret
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[15].ITX/r1_iteration_out[6]_i_79__5_n_0.  Did not re-place instance inst_Convergence/Gen_IT[15].ITX/r1_iteration_out[6]_i_79__5
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[15].ITX/r2[3].  Re-placed instance inst_Convergence/Gen_IT[15].ITX/r1_iteration_out[6]_i_74__5
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_127_n_0.  Did not re-place instance inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_127
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_74__3_n_0.  Did not re-place instance inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_74__3
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[9].ITX/r1_iteration_out[6]_i_78__1_n_0.  Did not re-place instance inst_Convergence/Gen_IT[9].ITX/r1_iteration_out[6]_i_78__1
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[9].ITX/r1_iteration_out[6]_i_81__1_n_0.  Did not re-place instance inst_Convergence/Gen_IT[9].ITX/r1_iteration_out[6]_i_81__1
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[5].ITX/r1_iteration_out[5]_i_5_n_0.  Did not re-place instance inst_Convergence/Gen_IT[5].ITX/r1_iteration_out[5]_i_5
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[9].ITX/r1_zreal_out[23]_i_56__8_n_0.  Did not re-place instance inst_Convergence/Gen_IT[9].ITX/r1_zreal_out[23]_i_56__8
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[14].ITX/r1_iteration_out[3]_i_70__2_n_0.  Did not re-place instance inst_Convergence/Gen_IT[14].ITX/r1_iteration_out[3]_i_70__2
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[23].ITX/r1_iteration_out[6]_i_6__13_n_0.  Did not re-place instance inst_Convergence/Gen_IT[23].ITX/r1_iteration_out[6]_i_6__13
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[23].ITX/r1_zreal_out[23]_i_47__22_n_0.  Did not re-place instance inst_Convergence/Gen_IT[23].ITX/r1_zreal_out[23]_i_47__22
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[5].ITX/r1_zreal_out[23]_i_60__4_n_0.  Did not re-place instance inst_Convergence/Gen_IT[5].ITX/r1_zreal_out[23]_i_60__4
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[15].ITX/r1_iteration_out[6]_i_6__5_n_0.  Did not re-place instance inst_Convergence/Gen_IT[15].ITX/r1_iteration_out[6]_i_6__5
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[9].ITX/r1_iteration_out[6]_i_79__1_n_0.  Did not re-place instance inst_Convergence/Gen_IT[9].ITX/r1_iteration_out[6]_i_79__1
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[19].ITX/r1_iteration_out_reg[7]_bret_0.  Did not re-place instance inst_Convergence/Gen_IT[19].ITX/r1_iteration_out[7]_bret_i_1__9
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[20].ITX/r1_iteration_out[6]_i_10__10_n_0.  Did not re-place instance inst_Convergence/Gen_IT[20].ITX/r1_iteration_out[6]_i_10__10
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[20].ITX/r1_iteration_out[6]_i_72__10_n_0.  Did not re-place instance inst_Convergence/Gen_IT[20].ITX/r1_iteration_out[6]_i_72__10
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[20].ITX/r1_zreal_out[23]_i_55__19_n_0.  Did not re-place instance inst_Convergence/Gen_IT[20].ITX/r1_zreal_out[23]_i_55__19
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_65_n_0.  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_65
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[7].ITX/r1_zreal_out[23]_i_26__6_n_0.  Did not re-place instance inst_Convergence/Gen_IT[7].ITX/r1_zreal_out[23]_i_26__6
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[7]_bret_n_0.  Did not re-place instance inst_Convergence/Gen_IT[20].ITX/r1_iteration_out_reg[7]_bret
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[14].ITX/r1_zreal_out[23]_i_44__13_n_0.  Did not re-place instance inst_Convergence/Gen_IT[14].ITX/r1_zreal_out[23]_i_44__13
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[24].ITX/r1_zreal_out[23]_i_59__23_n_0.  Re-placed instance inst_Convergence/Gen_IT[24].ITX/r1_zreal_out[23]_i_59__23
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[7].ITX/r1_zreal_out[23]_i_46__6_n_0.  Did not re-place instance inst_Convergence/Gen_IT[7].ITX/r1_zreal_out[23]_i_46__6
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[7].ITX/r1_zreal_out[23]_i_48__6_n_0.  Did not re-place instance inst_Convergence/Gen_IT[7].ITX/r1_zreal_out[23]_i_48__6
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[15].ITX/r1_zreal_out[23]_i_20__14_n_0.  Did not re-place instance inst_Convergence/Gen_IT[15].ITX/r1_zreal_out[23]_i_20__14
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[21].ITX/r2[2].  Re-placed instance inst_Convergence/Gen_IT[21].ITX/r1_iteration_out[6]_i_75__11
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[5].ITX/r1_iteration_out[5]_i_11_n_0.  Did not re-place instance inst_Convergence/Gen_IT[5].ITX/r1_iteration_out[5]_i_11
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[8].ITX/r1_iteration_out[6]_i_81__0_n_0.  Did not re-place instance inst_Convergence/Gen_IT[8].ITX/r1_iteration_out[6]_i_81__0
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[8].ITX/r1_zreal_out[23]_i_55__7_n_0.  Did not re-place instance inst_Convergence/Gen_IT[8].ITX/r1_zreal_out[23]_i_55__7
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[14].ITX/r1_iteration_out[3]_i_71__2_n_0.  Did not re-place instance inst_Convergence/Gen_IT[14].ITX/r1_iteration_out[3]_i_71__2
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[21].ITX/r2[3].  Re-placed instance inst_Convergence/Gen_IT[21].ITX/r1_iteration_out[6]_i_74__11
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[12].ITX/r1_zreal_out[23]_i_64__11_n_0.  Did not re-place instance inst_Convergence/Gen_IT[12].ITX/r1_zreal_out[23]_i_64__11
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[7].ITX/r1_iteration_out[3]_i_78__0_n_0.  Did not re-place instance inst_Convergence/Gen_IT[7].ITX/r1_iteration_out[3]_i_78__0
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[8].ITX/r1_iteration_out[6]_i_79__0_n_0.  Did not re-place instance inst_Convergence/Gen_IT[8].ITX/r1_iteration_out[6]_i_79__0
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[8].ITX/r2[3].  Re-placed instance inst_Convergence/Gen_IT[8].ITX/r1_iteration_out[6]_i_74__0
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[5].ITX/r2[0].  Re-placed instance inst_Convergence/Gen_IT[5].ITX/r1_iteration_out[5]_i_78
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[7].ITX/r1_iteration_out[3]_i_8__0_n_0.  Did not re-place instance inst_Convergence/Gen_IT[7].ITX/r1_iteration_out[3]_i_8__0
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[12].ITX/r1_iteration_out[6]_i_81__4_n_0.  Did not re-place instance inst_Convergence/Gen_IT[12].ITX/r1_iteration_out[6]_i_81__4
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[12].ITX/r1_zreal_out[23]_i_56__11_n_0.  Did not re-place instance inst_Convergence/Gen_IT[12].ITX/r1_zreal_out[23]_i_56__11
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_14_n_0.  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_14
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[8].ITX/r1_iteration_out[6]_i_7__0_n_0.  Did not re-place instance inst_Convergence/Gen_IT[8].ITX/r1_iteration_out[6]_i_7__0
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[20].ITX/r1_iteration_out[6]_i_80__10_n_0.  Did not re-place instance inst_Convergence/Gen_IT[20].ITX/r1_iteration_out[6]_i_80__10
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[20].ITX/r1_zreal_out[23]_i_64__19_n_0.  Did not re-place instance inst_Convergence/Gen_IT[20].ITX/r1_zreal_out[23]_i_64__19
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[23].ITX/r1_iteration_out[6]_i_13__12_n_0.  Re-placed instance inst_Convergence/Gen_IT[23].ITX/r1_iteration_out[6]_i_13__12
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[7].ITX/r1_iteration_out[3]_i_79__0_n_0.  Did not re-place instance inst_Convergence/Gen_IT[7].ITX/r1_iteration_out[3]_i_79__0
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[8].ITX/r1_iteration_out[6]_i_4_n_0.  Re-placed instance inst_Convergence/Gen_IT[8].ITX/r1_iteration_out[6]_i_4
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[12].ITX/r1_iteration_out[6]_i_78__4_n_0.  Did not re-place instance inst_Convergence/Gen_IT[12].ITX/r1_iteration_out[6]_i_78__4
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[15].ITX/r1_iteration_out[6]_i_13__4_n_0.  Did not re-place instance inst_Convergence/Gen_IT[15].ITX/r1_iteration_out[6]_i_13__4
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[7].ITX/r1_zreal_out[23]_i_25__6_n_0.  Did not re-place instance inst_Convergence/Gen_IT[7].ITX/r1_zreal_out[23]_i_25__6
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[8].ITX/r1_iteration_out[6]_i_72__0_n_0.  Did not re-place instance inst_Convergence/Gen_IT[8].ITX/r1_iteration_out[6]_i_72__0
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_123_n_0.  Re-placed instance inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_123
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[9].ITX/r2[2].  Re-placed instance inst_Convergence/Gen_IT[9].ITX/r1_iteration_out[6]_i_75__1
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[12].ITX/r1_zreal_out[23]_i_63__11_n_0.  Did not re-place instance inst_Convergence/Gen_IT[12].ITX/r1_zreal_out[23]_i_63__11
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[15].ITX/r2[2].  Re-placed instance inst_Convergence/Gen_IT[15].ITX/r1_iteration_out[6]_i_75__5
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[20].ITX/r1_iteration_out[6]_i_73__10_n_0.  Re-placed instance inst_Convergence/Gen_IT[20].ITX/r1_iteration_out[6]_i_73__10
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[3].ITX/r1_enable_out.  Re-placed instance inst_Convergence/Gen_IT[3].ITX/r1_enable_out_i_1__2
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[4].ITX/r1_iteration_out[4]_i_10_n_0.  Did not re-place instance inst_Convergence/Gen_IT[4].ITX/r1_iteration_out[4]_i_10
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[4].ITX/r1_iteration_out[4]_i_80_n_0.  Did not re-place instance inst_Convergence/Gen_IT[4].ITX/r1_iteration_out[4]_i_80
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[4].ITX/r1_zreal_out[23]_i_63__3_n_0.  Did not re-place instance inst_Convergence/Gen_IT[4].ITX/r1_zreal_out[23]_i_63__3
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[9].ITX/r2[3].  Re-placed instance inst_Convergence/Gen_IT[9].ITX/r1_iteration_out[6]_i_74__1
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[4].ITX/r1_enable_out_reg_n_0.  Re-placed instance inst_Convergence/Gen_IT[4].ITX/r1_enable_out_reg
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[7].ITX/r1_zreal_out[23]_i_42__6_n_0.  Re-placed instance inst_Convergence/Gen_IT[7].ITX/r1_zreal_out[23]_i_42__6
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[7].ITX/r1_zreal_out[23]_i_64__6_n_0.  Did not re-place instance inst_Convergence/Gen_IT[7].ITX/r1_zreal_out[23]_i_64__6
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[21].ITX/r1_iteration_out[6]_i_6__11_n_0.  Did not re-place instance inst_Convergence/Gen_IT[21].ITX/r1_iteration_out[6]_i_6__11
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[7].ITX/r1_iteration_out[3]_i_4_n_0.  Did not re-place instance inst_Convergence/Gen_IT[7].ITX/r1_iteration_out[3]_i_4
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[9].ITX/r1_zreal_out[23]_i_52__8_n_0.  Did not re-place instance inst_Convergence/Gen_IT[9].ITX/r1_zreal_out[23]_i_52__8
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[16].ITX/r1_iteration_out_reg[7]_bret_0.  Did not re-place instance inst_Convergence/Gen_IT[16].ITX/r1_iteration_out[7]_bret_i_1__6
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[14].ITX/r2[6].  Re-placed instance inst_Convergence/Gen_IT[14].ITX/r1_iteration_out[3]_i_67__2
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[17].ITX/r1_iteration_out[6]_i_10__7_n_0.  Did not re-place instance inst_Convergence/Gen_IT[17].ITX/r1_iteration_out[6]_i_10__7
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[17].ITX/r1_iteration_out[6]_i_80__7_n_0.  Did not re-place instance inst_Convergence/Gen_IT[17].ITX/r1_iteration_out[6]_i_80__7
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[17].ITX/r1_zreal_out[23]_i_39__16_n_0.  Did not re-place instance inst_Convergence/Gen_IT[17].ITX/r1_zreal_out[23]_i_39__16
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[21].ITX/r1_zreal_out[23]_i_51__20_n_0.  Did not re-place instance inst_Convergence/Gen_IT[21].ITX/r1_zreal_out[23]_i_51__20
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[21].ITX/r2[1].  Re-placed instance inst_Convergence/Gen_IT[21].ITX/r1_iteration_out[6]_i_76__11
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_116_n_0.  Did not re-place instance inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_116
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[17].ITX/r1_iteration_out_reg[4]_bret_n_0.  Did not re-place instance inst_Convergence/Gen_IT[17].ITX/r1_iteration_out_reg[4]_bret
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[14].ITX/r2[1].  Did not re-place instance inst_Convergence/Gen_IT[14].ITX/r1_iteration_out[3]_i_76__2
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[14].ITX/r2[7].  Re-placed instance inst_Convergence/Gen_IT[14].ITX/r1_iteration_out[3]_i_66__2
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[17].ITX/r1_iteration_out_reg[7]_bret_n_0.  Did not re-place instance inst_Convergence/Gen_IT[17].ITX/r1_iteration_out_reg[7]_bret
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[16].ITX/r1_iteration_out_reg[6]_0[3].  Did not re-place instance inst_Convergence/Gen_IT[16].ITX/r1_iteration_out[3]_i_1__13
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[3].ITX/r1_iteration_out_reg[4][0].  Did not re-place instance inst_Convergence/Gen_IT[3].ITX/r1_iteration_out[0]_i_1__2
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[7].ITX/r1_iteration_out[3]_i_17__0_n_0.  Did not re-place instance inst_Convergence/Gen_IT[7].ITX/r1_iteration_out[3]_i_17__0
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[17].ITX/r1_iteration_out[3].  Did not re-place instance inst_Convergence/Gen_IT[17].ITX/r1_iteration_out_reg[3]
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[4].ITX/r1_iteration_out[0].  Did not re-place instance inst_Convergence/Gen_IT[4].ITX/r1_iteration_out_reg[0]
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[19].ITX/r1_zreal_out[23]_i_20__18_n_0.  Did not re-place instance inst_Convergence/Gen_IT[19].ITX/r1_zreal_out[23]_i_20__18
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_zreal_out[23]_i_63__5_n_0.  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_zreal_out[23]_i_63__5
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[8].ITX/r1_zreal_out[23]_i_54__7_n_0.  Did not re-place instance inst_Convergence/Gen_IT[8].ITX/r1_zreal_out[23]_i_54__7
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[7].ITX/r1_zreal_out[23]_i_44__6_n_0.  Did not re-place instance inst_Convergence/Gen_IT[7].ITX/r1_zreal_out[23]_i_44__6
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[27].ITX/r2[4].  Re-placed instance inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_71__3
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[8].ITX/r1_zreal_out[23]_i_56__7_n_0.  Did not re-place instance inst_Convergence/Gen_IT[8].ITX/r1_zreal_out[23]_i_56__7
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[24].ITX/r1_zreal_out[23]_i_61__23_n_0.  Did not re-place instance inst_Convergence/Gen_IT[24].ITX/r1_zreal_out[23]_i_61__23
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[7].ITX/r2[2].  Did not re-place instance inst_Convergence/Gen_IT[7].ITX/r1_iteration_out[3]_i_75__0
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[8].ITX/r1_iteration_out[6]_i_10__0_n_0.  Did not re-place instance inst_Convergence/Gen_IT[8].ITX/r1_iteration_out[6]_i_10__0
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[9].ITX/r1_iteration_out_reg[7]_bret_0.  Did not re-place instance inst_Convergence/Gen_IT[9].ITX/r1_iteration_out[7]_bret_i_1__1
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[10].ITX/r1_iteration_out[6]_i_81__2_n_0.  Did not re-place instance inst_Convergence/Gen_IT[10].ITX/r1_iteration_out[6]_i_81__2
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[10].ITX/r1_iteration_out[6]_i_8__2_n_0.  Did not re-place instance inst_Convergence/Gen_IT[10].ITX/r1_iteration_out[6]_i_8__2
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[10].ITX/r1_zreal_out[23]_i_64__9_n_0.  Did not re-place instance inst_Convergence/Gen_IT[10].ITX/r1_zreal_out[23]_i_64__9
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[12].ITX/r1_zreal_out[23]_i_60__11_n_0.  Did not re-place instance inst_Convergence/Gen_IT[12].ITX/r1_zreal_out[23]_i_60__11
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_19__3_n_0.  Did not re-place instance inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_19__3
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[7].ITX/r2[3].  Re-placed instance inst_Convergence/Gen_IT[7].ITX/r1_iteration_out[3]_i_74__0
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[7]_bret_n_0.  Did not re-place instance inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[7]_bret
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[16].ITX/r1_iteration_out_reg[6]_0[4].  Did not re-place instance inst_Convergence/Gen_IT[16].ITX/r1_iteration_out[5]_i_1__8
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[19].ITX/r1_iteration_out[6]_i_80__9_n_0.  Did not re-place instance inst_Convergence/Gen_IT[19].ITX/r1_iteration_out[6]_i_80__9
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[6].ITX/r1_zreal_out[23]_i_20__5_n_0.  Did not re-place instance inst_Convergence/Gen_IT[6].ITX/r1_zreal_out[23]_i_20__5
INFO: [Physopt 32-663] Processed net inst_Convergence/Gen_IT[8].ITX/r2[2].  Re-placed instance inst_Convergence/Gen_IT[8].ITX/r1_iteration_out[6]_i_75__0
INFO: [Physopt 32-662] Processed net inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[4]_bret_n_0.  Did not re-place instance inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[4]_bret
INFO: [Physopt 32-661] Optimized 47 nets.  Re-placed 47 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 47 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 47 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.827 | TNS=-1266.752 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1551.797 ; gain = 0.000
Phase 3 Placement Based Optimization | Checksum: 1dc645ca4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 1551.797 ; gain = 0.000

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1551.797 ; gain = 0.000
Phase 4 Rewire | Checksum: 1dc645ca4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 1551.797 ; gain = 0.000

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 1 candidate net for critical-cell optimization.
INFO: [Physopt 32-572] Net inst_Convergence/Gen_IT[26].ITX/r1_iteration_out_reg[7]_bret__1_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1551.797 ; gain = 0.000
Phase 5 Critical Cell Optimization | Checksum: 19cee5296

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 1551.797 ; gain = 0.000

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 19cee5296

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 1551.797 ; gain = 0.000

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 19cee5296

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 1551.797 ; gain = 0.000

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 19cee5296

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 1551.797 ; gain = 0.000

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 19cee5296

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 1551.797 ; gain = 0.000

Phase 10 Retime Optimization
INFO: [Physopt 32-203] No nets found for retiming optimization.
Phase 10 Retime Optimization | Checksum: 19cee5296

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 1551.797 ; gain = 0.000

Phase 11 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 28 nets.  Swapped 488 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 28 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 488 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.535 | TNS=-1248.966 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1551.797 ; gain = 0.000
Phase 11 Critical Pin Optimization | Checksum: 19cee5296

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 1551.797 ; gain = 0.000

Phase 12 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 12 Very High Fanout Optimization | Checksum: 19cee5296

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 1551.797 ; gain = 0.000

Phase 13 BRAM Enable Optimization
Phase 13 BRAM Enable Optimization | Checksum: 19cee5296

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 1551.797 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1551.797 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.535 | TNS=-1248.966 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Placement Based    |          0.000  |          0.964  |            0  |              0  |                    47  |           0  |           1  |  00:00:12  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.292  |         17.786  |            0  |              0  |                    28  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.292  |         18.750  |            0  |              0  |                    75  |           0  |          12  |  00:00:13  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 216c767a2

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 1551.797 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
407 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 1551.797 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1551.797 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'P:/mandelbrot_nouveau/mandelbrot_nouveau.runs/impl_2/top_Mandelbrot_physopt.dcp' has been generated.
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: ba763ba9 ConstDB: 0 ShapeSum: f77bcea7 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 124ad845c

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1551.797 ; gain = 0.000
Post Restoration Checksum: NetGraph: 7b2eaf84 NumContArr: a97ed4d8 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 124ad845c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 1551.797 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 124ad845c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 1551.797 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 124ad845c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 1551.797 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b608c550

Time (s): cpu = 00:00:55 ; elapsed = 00:00:43 . Memory (MB): peak = 1551.797 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.446 | TNS=-1191.735| WHS=-0.247 | THS=-225.639|

Phase 2 Router Initialization | Checksum: 17be21a8e

Time (s): cpu = 00:00:58 ; elapsed = 00:00:46 . Memory (MB): peak = 1562.926 ; gain = 11.129

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a9511316

Time (s): cpu = 00:01:05 ; elapsed = 00:00:49 . Memory (MB): peak = 1562.926 ; gain = 11.129

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1248
 Number of Nodes with overlaps = 156
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.357 | TNS=-1602.926| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 27c03205b

Time (s): cpu = 00:01:24 ; elapsed = 00:01:02 . Memory (MB): peak = 1563.879 ; gain = 12.082

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 671
 Number of Nodes with overlaps = 226
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.407 | TNS=-1597.776| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d50d0ad4

Time (s): cpu = 00:01:33 ; elapsed = 00:01:08 . Memory (MB): peak = 1563.879 ; gain = 12.082
Phase 4 Rip-up And Reroute | Checksum: 1d50d0ad4

Time (s): cpu = 00:01:33 ; elapsed = 00:01:08 . Memory (MB): peak = 1563.879 ; gain = 12.082

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1652686bd

Time (s): cpu = 00:01:34 ; elapsed = 00:01:09 . Memory (MB): peak = 1563.879 ; gain = 12.082
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.269 | TNS=-1501.109| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1777f0f12

Time (s): cpu = 00:01:35 ; elapsed = 00:01:09 . Memory (MB): peak = 1563.879 ; gain = 12.082

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1777f0f12

Time (s): cpu = 00:01:36 ; elapsed = 00:01:10 . Memory (MB): peak = 1563.879 ; gain = 12.082
Phase 5 Delay and Skew Optimization | Checksum: 1777f0f12

Time (s): cpu = 00:01:36 ; elapsed = 00:01:10 . Memory (MB): peak = 1563.879 ; gain = 12.082

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18de861d4

Time (s): cpu = 00:01:37 ; elapsed = 00:01:11 . Memory (MB): peak = 1563.879 ; gain = 12.082
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.269 | TNS=-1495.501| WHS=0.004  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13cfc1e49

Time (s): cpu = 00:01:37 ; elapsed = 00:01:11 . Memory (MB): peak = 1563.879 ; gain = 12.082
Phase 6 Post Hold Fix | Checksum: 13cfc1e49

Time (s): cpu = 00:01:37 ; elapsed = 00:01:11 . Memory (MB): peak = 1563.879 ; gain = 12.082

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 10db56a0d

Time (s): cpu = 00:01:40 ; elapsed = 00:01:12 . Memory (MB): peak = 1563.879 ; gain = 12.082
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.269 | TNS=-1495.501| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 10db56a0d

Time (s): cpu = 00:01:40 ; elapsed = 00:01:13 . Memory (MB): peak = 1563.879 ; gain = 12.082

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.34696 %
  Global Horizontal Routing Utilization  = 3.92505 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 55.8559%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 77.4775%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 10db56a0d

Time (s): cpu = 00:01:41 ; elapsed = 00:01:13 . Memory (MB): peak = 1563.879 ; gain = 12.082

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 10db56a0d

Time (s): cpu = 00:01:41 ; elapsed = 00:01:13 . Memory (MB): peak = 1563.879 ; gain = 12.082

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: f1eb0ab4

Time (s): cpu = 00:01:42 ; elapsed = 00:01:14 . Memory (MB): peak = 1563.879 ; gain = 12.082

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1563.879 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.263. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 134d3e29b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1563.879 ; gain = 0.000
Google Cpuprofiler is only supported on Linux.
Phase 11 Incr Placement Change | Checksum: f1eb0ab4

Time (s): cpu = 00:02:07 ; elapsed = 00:01:34 . Memory (MB): peak = 1563.879 ; gain = 12.082

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: bbe5a0e0

Time (s): cpu = 00:02:16 ; elapsed = 00:01:43 . Memory (MB): peak = 1563.879 ; gain = 12.082
Post Restoration Checksum: NetGraph: 2fd7b28d NumContArr: af7c60b3 Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: df541340

Time (s): cpu = 00:02:18 ; elapsed = 00:01:45 . Memory (MB): peak = 1563.879 ; gain = 12.082

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: df541340

Time (s): cpu = 00:02:18 ; elapsed = 00:01:45 . Memory (MB): peak = 1563.879 ; gain = 12.082

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: df541340

Time (s): cpu = 00:02:18 ; elapsed = 00:01:45 . Memory (MB): peak = 1563.879 ; gain = 12.082

Phase 13.4 Timing Verification

Phase 13.4.1 Update Timing
Phase 13.4.1 Update Timing | Checksum: dec33d50

Time (s): cpu = 00:02:27 ; elapsed = 00:01:51 . Memory (MB): peak = 1563.879 ; gain = 12.082
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.263 | TNS=-1487.484| WHS=0.005  | THS=0.000  |

Phase 13.4 Timing Verification | Checksum: dec33d50

Time (s): cpu = 00:02:28 ; elapsed = 00:01:51 . Memory (MB): peak = 1563.879 ; gain = 12.082
 Number of Nodes with overlaps = 0

Phase 13.5 Update Timing
Phase 13.5 Update Timing | Checksum: 15bfcad79

Time (s): cpu = 00:02:39 ; elapsed = 00:01:57 . Memory (MB): peak = 1574.922 ; gain = 23.125
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.361 | TNS=-1594.062| WHS=-0.247 | THS=-225.044|

Phase 13 Router Initialization | Checksum: 1700be6cf

Time (s): cpu = 00:02:42 ; elapsed = 00:01:59 . Memory (MB): peak = 1615.691 ; gain = 63.895

Phase 14 Initial Routing
 Number of Nodes with overlaps = 0
Phase 14 Initial Routing | Checksum: abc5d770

Time (s): cpu = 00:02:43 ; elapsed = 00:02:00 . Memory (MB): peak = 1615.691 ; gain = 63.895

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.357 | TNS=-1592.273| WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 1cfbe52fb

Time (s): cpu = 00:02:48 ; elapsed = 00:02:03 . Memory (MB): peak = 1615.691 ; gain = 63.895

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 1071
 Number of Nodes with overlaps = 650
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.369 | TNS=-1613.500| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 131c7a999

Time (s): cpu = 00:03:01 ; elapsed = 00:02:11 . Memory (MB): peak = 1615.691 ; gain = 63.895
Phase 15 Rip-up And Reroute | Checksum: 131c7a999

Time (s): cpu = 00:03:01 ; elapsed = 00:02:11 . Memory (MB): peak = 1615.691 ; gain = 63.895

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 14bc86106

Time (s): cpu = 00:03:03 ; elapsed = 00:02:12 . Memory (MB): peak = 1615.691 ; gain = 63.895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.269 | TNS=-1490.456| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1 Delay CleanUp | Checksum: 14d0a55c7

Time (s): cpu = 00:03:04 ; elapsed = 00:02:13 . Memory (MB): peak = 1615.691 ; gain = 63.895

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 14d0a55c7

Time (s): cpu = 00:03:04 ; elapsed = 00:02:13 . Memory (MB): peak = 1615.691 ; gain = 63.895
Phase 16 Delay and Skew Optimization | Checksum: 14d0a55c7

Time (s): cpu = 00:03:04 ; elapsed = 00:02:13 . Memory (MB): peak = 1615.691 ; gain = 63.895

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 15f8ff260

Time (s): cpu = 00:03:05 ; elapsed = 00:02:14 . Memory (MB): peak = 1615.691 ; gain = 63.895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.269 | TNS=-1489.865| WHS=0.004  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 2289f6ca2

Time (s): cpu = 00:03:05 ; elapsed = 00:02:14 . Memory (MB): peak = 1615.691 ; gain = 63.895
Phase 17 Post Hold Fix | Checksum: 2289f6ca2

Time (s): cpu = 00:03:06 ; elapsed = 00:02:14 . Memory (MB): peak = 1615.691 ; gain = 63.895

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 1786b32f7

Time (s): cpu = 00:03:08 ; elapsed = 00:02:16 . Memory (MB): peak = 1615.691 ; gain = 63.895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.269 | TNS=-1489.865| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 1786b32f7

Time (s): cpu = 00:03:09 ; elapsed = 00:02:16 . Memory (MB): peak = 1615.691 ; gain = 63.895

Phase 19 Reset Design
INFO: [Route 35-307] 16632 nets already restored were skipped.
Post Restoration Checksum: NetGraph: ae6147b NumContArr: 536dadc1 Constraints: 0 Timing: 14ec9c3c
Phase 19 Reset Design | Checksum: 73405e78

Time (s): cpu = 00:03:13 ; elapsed = 00:02:18 . Memory (MB): peak = 1615.691 ; gain = 63.895

Phase 20 Post Router Timing
INFO: [Route 35-62] Timer settings changed to match sign-off timing analysis. Setup and Hold analysis on slow, fast Corners with nearest common node skew is enabled.
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-3.263 | TNS=-1487.484| WHS=0.005  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 20 Post Router Timing | Checksum: 10b8d8150

Time (s): cpu = 00:03:23 ; elapsed = 00:02:24 . Memory (MB): peak = 1615.691 ; gain = 63.895
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:23 ; elapsed = 00:02:24 . Memory (MB): peak = 1615.691 ; gain = 63.895

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
435 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:27 ; elapsed = 00:02:26 . Memory (MB): peak = 1615.691 ; gain = 63.895
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1615.691 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'P:/mandelbrot_nouveau/mandelbrot_nouveau.runs/impl_2/top_Mandelbrot_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1615.691 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file top_Mandelbrot_drc_routed.rpt -pb top_Mandelbrot_drc_routed.pb -rpx top_Mandelbrot_drc_routed.rpx
Command: report_drc -file top_Mandelbrot_drc_routed.rpt -pb top_Mandelbrot_drc_routed.pb -rpx top_Mandelbrot_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file P:/mandelbrot_nouveau/mandelbrot_nouveau.runs/impl_2/top_Mandelbrot_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_Mandelbrot_methodology_drc_routed.rpt -pb top_Mandelbrot_methodology_drc_routed.pb -rpx top_Mandelbrot_methodology_drc_routed.rpx
Command: report_methodology -file top_Mandelbrot_methodology_drc_routed.rpt -pb top_Mandelbrot_methodology_drc_routed.pb -rpx top_Mandelbrot_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file P:/mandelbrot_nouveau/mandelbrot_nouveau.runs/impl_2/top_Mandelbrot_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1615.691 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file top_Mandelbrot_power_routed.rpt -pb top_Mandelbrot_power_summary_routed.pb -rpx top_Mandelbrot_power_routed.rpx
Command: report_power -file top_Mandelbrot_power_routed.rpt -pb top_Mandelbrot_power_summary_routed.pb -rpx top_Mandelbrot_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
447 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1615.691 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file top_Mandelbrot_route_status.rpt -pb top_Mandelbrot_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_Mandelbrot_timing_summary_routed.rpt -pb top_Mandelbrot_timing_summary_routed.pb -rpx top_Mandelbrot_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_Mandelbrot_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_Mandelbrot_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_Mandelbrot_bus_skew_routed.rpt -pb top_Mandelbrot_bus_skew_routed.pb -rpx top_Mandelbrot_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force top_Mandelbrot.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPIP-1] Input pipelining: DSP inst_Convergence/g_point/r1_startimag0 input inst_Convergence/g_point/r1_startimag0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP inst_Convergence/g_point/r1_startimag0 input inst_Convergence/g_point/r1_startimag0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP inst_Convergence/g_point/r1_startimag2 input inst_Convergence/g_point/r1_startimag2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP inst_Convergence/g_point/r1_startreal0 input inst_Convergence/g_point/r1_startreal0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP inst_Convergence/g_point/r1_startreal0 input inst_Convergence/g_point/r1_startreal0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP inst_Convergence/g_point/r1_startreal2 input inst_Convergence/g_point/r1_startreal2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP p_1_in0 input p_1_in0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP p_1_in0 input p_1_in0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP p_1_out input p_1_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP p_1_out input p_1_out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP p_1_out input p_1_out/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[0].ITX/deux_zreal_zimag2 output inst_Convergence/Gen_IT[0].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[0].ITX/deux_zreal_zimag2__0 output inst_Convergence/Gen_IT[0].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[0].ITX/i22__0 output inst_Convergence/Gen_IT[0].ITX/i22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[0].ITX/r22__0 output inst_Convergence/Gen_IT[0].ITX/r22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[10].ITX/deux_zreal_zimag2 output inst_Convergence/Gen_IT[10].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[10].ITX/deux_zreal_zimag2__0 output inst_Convergence/Gen_IT[10].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[10].ITX/i22__0 output inst_Convergence/Gen_IT[10].ITX/i22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[10].ITX/r22__0 output inst_Convergence/Gen_IT[10].ITX/r22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[11].ITX/deux_zreal_zimag2 output inst_Convergence/Gen_IT[11].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[11].ITX/deux_zreal_zimag2__0 output inst_Convergence/Gen_IT[11].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[11].ITX/i22__0 output inst_Convergence/Gen_IT[11].ITX/i22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[11].ITX/r22__0 output inst_Convergence/Gen_IT[11].ITX/r22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[12].ITX/deux_zreal_zimag2 output inst_Convergence/Gen_IT[12].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[12].ITX/deux_zreal_zimag2__0 output inst_Convergence/Gen_IT[12].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[12].ITX/i22__0 output inst_Convergence/Gen_IT[12].ITX/i22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[12].ITX/r22__0 output inst_Convergence/Gen_IT[12].ITX/r22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[13].ITX/deux_zreal_zimag2 output inst_Convergence/Gen_IT[13].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[13].ITX/deux_zreal_zimag2__0 output inst_Convergence/Gen_IT[13].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[13].ITX/i22__0 output inst_Convergence/Gen_IT[13].ITX/i22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[13].ITX/r22__0 output inst_Convergence/Gen_IT[13].ITX/r22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[14].ITX/deux_zreal_zimag2 output inst_Convergence/Gen_IT[14].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[14].ITX/deux_zreal_zimag2__0 output inst_Convergence/Gen_IT[14].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[14].ITX/i22__0 output inst_Convergence/Gen_IT[14].ITX/i22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[14].ITX/r22__0 output inst_Convergence/Gen_IT[14].ITX/r22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[15].ITX/deux_zreal_zimag2 output inst_Convergence/Gen_IT[15].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[15].ITX/deux_zreal_zimag2__0 output inst_Convergence/Gen_IT[15].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[15].ITX/i22__0 output inst_Convergence/Gen_IT[15].ITX/i22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[15].ITX/r22__0 output inst_Convergence/Gen_IT[15].ITX/r22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[16].ITX/deux_zreal_zimag2 output inst_Convergence/Gen_IT[16].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[16].ITX/deux_zreal_zimag2__0 output inst_Convergence/Gen_IT[16].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[16].ITX/i22__0 output inst_Convergence/Gen_IT[16].ITX/i22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[16].ITX/r22__0 output inst_Convergence/Gen_IT[16].ITX/r22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[17].ITX/deux_zreal_zimag2 output inst_Convergence/Gen_IT[17].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[17].ITX/deux_zreal_zimag2__0 output inst_Convergence/Gen_IT[17].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[17].ITX/i22__0 output inst_Convergence/Gen_IT[17].ITX/i22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[17].ITX/r22__0 output inst_Convergence/Gen_IT[17].ITX/r22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[18].ITX/deux_zreal_zimag2 output inst_Convergence/Gen_IT[18].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[18].ITX/deux_zreal_zimag2__0 output inst_Convergence/Gen_IT[18].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[18].ITX/i22__0 output inst_Convergence/Gen_IT[18].ITX/i22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[18].ITX/r22__0 output inst_Convergence/Gen_IT[18].ITX/r22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[19].ITX/deux_zreal_zimag2 output inst_Convergence/Gen_IT[19].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[19].ITX/deux_zreal_zimag2__0 output inst_Convergence/Gen_IT[19].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[19].ITX/i22__0 output inst_Convergence/Gen_IT[19].ITX/i22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[19].ITX/r22__0 output inst_Convergence/Gen_IT[19].ITX/r22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[1].ITX/deux_zreal_zimag2 output inst_Convergence/Gen_IT[1].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[1].ITX/deux_zreal_zimag2__0 output inst_Convergence/Gen_IT[1].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[1].ITX/i22__0 output inst_Convergence/Gen_IT[1].ITX/i22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[1].ITX/r22__0 output inst_Convergence/Gen_IT[1].ITX/r22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[20].ITX/deux_zreal_zimag2 output inst_Convergence/Gen_IT[20].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[20].ITX/deux_zreal_zimag2__0 output inst_Convergence/Gen_IT[20].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[20].ITX/i22__0 output inst_Convergence/Gen_IT[20].ITX/i22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[20].ITX/r22__0 output inst_Convergence/Gen_IT[20].ITX/r22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[21].ITX/deux_zreal_zimag2 output inst_Convergence/Gen_IT[21].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[21].ITX/deux_zreal_zimag2__0 output inst_Convergence/Gen_IT[21].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[21].ITX/i22__0 output inst_Convergence/Gen_IT[21].ITX/i22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[21].ITX/r22__0 output inst_Convergence/Gen_IT[21].ITX/r22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[22].ITX/deux_zreal_zimag2 output inst_Convergence/Gen_IT[22].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[22].ITX/deux_zreal_zimag2__0 output inst_Convergence/Gen_IT[22].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[22].ITX/i22__0 output inst_Convergence/Gen_IT[22].ITX/i22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[22].ITX/r22__0 output inst_Convergence/Gen_IT[22].ITX/r22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[23].ITX/deux_zreal_zimag2 output inst_Convergence/Gen_IT[23].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[23].ITX/deux_zreal_zimag2__0 output inst_Convergence/Gen_IT[23].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[23].ITX/i22__0 output inst_Convergence/Gen_IT[23].ITX/i22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[23].ITX/r22__0 output inst_Convergence/Gen_IT[23].ITX/r22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[24].ITX/deux_zreal_zimag2 output inst_Convergence/Gen_IT[24].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[24].ITX/deux_zreal_zimag2__0 output inst_Convergence/Gen_IT[24].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[24].ITX/i22__0 output inst_Convergence/Gen_IT[24].ITX/i22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[24].ITX/r22__0 output inst_Convergence/Gen_IT[24].ITX/r22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[25].ITX/deux_zreal_zimag2 output inst_Convergence/Gen_IT[25].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[25].ITX/deux_zreal_zimag2__0 output inst_Convergence/Gen_IT[25].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[25].ITX/i22__0 output inst_Convergence/Gen_IT[25].ITX/i22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[25].ITX/r22__0 output inst_Convergence/Gen_IT[25].ITX/r22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[26].ITX/deux_zreal_zimag2 output inst_Convergence/Gen_IT[26].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[26].ITX/deux_zreal_zimag2__0 output inst_Convergence/Gen_IT[26].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[26].ITX/i22__0 output inst_Convergence/Gen_IT[26].ITX/i22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[26].ITX/r22__0 output inst_Convergence/Gen_IT[26].ITX/r22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[27].ITX/i22__0 output inst_Convergence/Gen_IT[27].ITX/i22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[27].ITX/r22__0 output inst_Convergence/Gen_IT[27].ITX/r22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[2].ITX/deux_zreal_zimag2 output inst_Convergence/Gen_IT[2].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[2].ITX/deux_zreal_zimag2__0 output inst_Convergence/Gen_IT[2].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[2].ITX/i22__0 output inst_Convergence/Gen_IT[2].ITX/i22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[2].ITX/r22__0 output inst_Convergence/Gen_IT[2].ITX/r22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[3].ITX/deux_zreal_zimag2 output inst_Convergence/Gen_IT[3].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[3].ITX/deux_zreal_zimag2__0 output inst_Convergence/Gen_IT[3].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[3].ITX/i22__0 output inst_Convergence/Gen_IT[3].ITX/i22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[3].ITX/r22__0 output inst_Convergence/Gen_IT[3].ITX/r22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[4].ITX/deux_zreal_zimag2 output inst_Convergence/Gen_IT[4].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[4].ITX/deux_zreal_zimag2__0 output inst_Convergence/Gen_IT[4].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[4].ITX/i22__0 output inst_Convergence/Gen_IT[4].ITX/i22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[4].ITX/r22__0 output inst_Convergence/Gen_IT[4].ITX/r22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[5].ITX/deux_zreal_zimag2 output inst_Convergence/Gen_IT[5].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[5].ITX/deux_zreal_zimag2__0 output inst_Convergence/Gen_IT[5].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[5].ITX/i22__0 output inst_Convergence/Gen_IT[5].ITX/i22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[5].ITX/r22__0 output inst_Convergence/Gen_IT[5].ITX/r22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[6].ITX/deux_zreal_zimag2 output inst_Convergence/Gen_IT[6].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[6].ITX/deux_zreal_zimag2__0 output inst_Convergence/Gen_IT[6].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[6].ITX/i22__0 output inst_Convergence/Gen_IT[6].ITX/i22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[6].ITX/r22__0 output inst_Convergence/Gen_IT[6].ITX/r22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[7].ITX/deux_zreal_zimag2 output inst_Convergence/Gen_IT[7].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP inst_Convergence/Gen_IT[7].ITX/deux_zreal_zimag2__0 output inst_Convergence/Gen_IT[7].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Common 17-14] Message 'DRC DPOP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[0].ITX/deux_zreal_zimag2 multiplier stage inst_Convergence/Gen_IT[0].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[0].ITX/deux_zreal_zimag2__0 multiplier stage inst_Convergence/Gen_IT[0].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[0].ITX/i22__0 multiplier stage inst_Convergence/Gen_IT[0].ITX/i22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[0].ITX/r22__0 multiplier stage inst_Convergence/Gen_IT[0].ITX/r22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[10].ITX/deux_zreal_zimag2 multiplier stage inst_Convergence/Gen_IT[10].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[10].ITX/deux_zreal_zimag2__0 multiplier stage inst_Convergence/Gen_IT[10].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[10].ITX/i22__0 multiplier stage inst_Convergence/Gen_IT[10].ITX/i22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[10].ITX/r22__0 multiplier stage inst_Convergence/Gen_IT[10].ITX/r22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[11].ITX/deux_zreal_zimag2 multiplier stage inst_Convergence/Gen_IT[11].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[11].ITX/deux_zreal_zimag2__0 multiplier stage inst_Convergence/Gen_IT[11].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[11].ITX/i22__0 multiplier stage inst_Convergence/Gen_IT[11].ITX/i22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[11].ITX/r22__0 multiplier stage inst_Convergence/Gen_IT[11].ITX/r22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[12].ITX/deux_zreal_zimag2 multiplier stage inst_Convergence/Gen_IT[12].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[12].ITX/deux_zreal_zimag2__0 multiplier stage inst_Convergence/Gen_IT[12].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[12].ITX/i22__0 multiplier stage inst_Convergence/Gen_IT[12].ITX/i22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[12].ITX/r22__0 multiplier stage inst_Convergence/Gen_IT[12].ITX/r22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[13].ITX/deux_zreal_zimag2 multiplier stage inst_Convergence/Gen_IT[13].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[13].ITX/deux_zreal_zimag2__0 multiplier stage inst_Convergence/Gen_IT[13].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[13].ITX/i22__0 multiplier stage inst_Convergence/Gen_IT[13].ITX/i22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[13].ITX/r22__0 multiplier stage inst_Convergence/Gen_IT[13].ITX/r22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[14].ITX/deux_zreal_zimag2 multiplier stage inst_Convergence/Gen_IT[14].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[14].ITX/deux_zreal_zimag2__0 multiplier stage inst_Convergence/Gen_IT[14].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[14].ITX/i22__0 multiplier stage inst_Convergence/Gen_IT[14].ITX/i22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[14].ITX/r22__0 multiplier stage inst_Convergence/Gen_IT[14].ITX/r22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[15].ITX/deux_zreal_zimag2 multiplier stage inst_Convergence/Gen_IT[15].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[15].ITX/deux_zreal_zimag2__0 multiplier stage inst_Convergence/Gen_IT[15].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[15].ITX/i22__0 multiplier stage inst_Convergence/Gen_IT[15].ITX/i22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[15].ITX/r22__0 multiplier stage inst_Convergence/Gen_IT[15].ITX/r22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[16].ITX/deux_zreal_zimag2 multiplier stage inst_Convergence/Gen_IT[16].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[16].ITX/deux_zreal_zimag2__0 multiplier stage inst_Convergence/Gen_IT[16].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[16].ITX/i22__0 multiplier stage inst_Convergence/Gen_IT[16].ITX/i22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[16].ITX/r22__0 multiplier stage inst_Convergence/Gen_IT[16].ITX/r22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[17].ITX/deux_zreal_zimag2 multiplier stage inst_Convergence/Gen_IT[17].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[17].ITX/deux_zreal_zimag2__0 multiplier stage inst_Convergence/Gen_IT[17].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[17].ITX/i22__0 multiplier stage inst_Convergence/Gen_IT[17].ITX/i22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[17].ITX/r22__0 multiplier stage inst_Convergence/Gen_IT[17].ITX/r22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[18].ITX/deux_zreal_zimag2 multiplier stage inst_Convergence/Gen_IT[18].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[18].ITX/deux_zreal_zimag2__0 multiplier stage inst_Convergence/Gen_IT[18].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[18].ITX/i22__0 multiplier stage inst_Convergence/Gen_IT[18].ITX/i22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[18].ITX/r22__0 multiplier stage inst_Convergence/Gen_IT[18].ITX/r22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[19].ITX/deux_zreal_zimag2 multiplier stage inst_Convergence/Gen_IT[19].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[19].ITX/deux_zreal_zimag2__0 multiplier stage inst_Convergence/Gen_IT[19].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[19].ITX/i22__0 multiplier stage inst_Convergence/Gen_IT[19].ITX/i22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[19].ITX/r22__0 multiplier stage inst_Convergence/Gen_IT[19].ITX/r22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[1].ITX/deux_zreal_zimag2 multiplier stage inst_Convergence/Gen_IT[1].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[1].ITX/deux_zreal_zimag2__0 multiplier stage inst_Convergence/Gen_IT[1].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[1].ITX/i22__0 multiplier stage inst_Convergence/Gen_IT[1].ITX/i22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[1].ITX/r22__0 multiplier stage inst_Convergence/Gen_IT[1].ITX/r22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[20].ITX/deux_zreal_zimag2 multiplier stage inst_Convergence/Gen_IT[20].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[20].ITX/deux_zreal_zimag2__0 multiplier stage inst_Convergence/Gen_IT[20].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[20].ITX/i22__0 multiplier stage inst_Convergence/Gen_IT[20].ITX/i22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[20].ITX/r22__0 multiplier stage inst_Convergence/Gen_IT[20].ITX/r22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[21].ITX/deux_zreal_zimag2 multiplier stage inst_Convergence/Gen_IT[21].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[21].ITX/deux_zreal_zimag2__0 multiplier stage inst_Convergence/Gen_IT[21].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[21].ITX/i22__0 multiplier stage inst_Convergence/Gen_IT[21].ITX/i22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[21].ITX/r22__0 multiplier stage inst_Convergence/Gen_IT[21].ITX/r22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[22].ITX/deux_zreal_zimag2 multiplier stage inst_Convergence/Gen_IT[22].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[22].ITX/deux_zreal_zimag2__0 multiplier stage inst_Convergence/Gen_IT[22].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[22].ITX/i22__0 multiplier stage inst_Convergence/Gen_IT[22].ITX/i22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[22].ITX/r22__0 multiplier stage inst_Convergence/Gen_IT[22].ITX/r22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[23].ITX/deux_zreal_zimag2 multiplier stage inst_Convergence/Gen_IT[23].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[23].ITX/deux_zreal_zimag2__0 multiplier stage inst_Convergence/Gen_IT[23].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[23].ITX/i22__0 multiplier stage inst_Convergence/Gen_IT[23].ITX/i22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[23].ITX/r22__0 multiplier stage inst_Convergence/Gen_IT[23].ITX/r22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[24].ITX/deux_zreal_zimag2 multiplier stage inst_Convergence/Gen_IT[24].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[24].ITX/deux_zreal_zimag2__0 multiplier stage inst_Convergence/Gen_IT[24].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[24].ITX/i22__0 multiplier stage inst_Convergence/Gen_IT[24].ITX/i22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[24].ITX/r22__0 multiplier stage inst_Convergence/Gen_IT[24].ITX/r22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[25].ITX/deux_zreal_zimag2 multiplier stage inst_Convergence/Gen_IT[25].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[25].ITX/deux_zreal_zimag2__0 multiplier stage inst_Convergence/Gen_IT[25].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[25].ITX/i22__0 multiplier stage inst_Convergence/Gen_IT[25].ITX/i22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[25].ITX/r22__0 multiplier stage inst_Convergence/Gen_IT[25].ITX/r22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[26].ITX/deux_zreal_zimag2 multiplier stage inst_Convergence/Gen_IT[26].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[26].ITX/deux_zreal_zimag2__0 multiplier stage inst_Convergence/Gen_IT[26].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[26].ITX/i22__0 multiplier stage inst_Convergence/Gen_IT[26].ITX/i22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[26].ITX/r22__0 multiplier stage inst_Convergence/Gen_IT[26].ITX/r22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[27].ITX/i22__0 multiplier stage inst_Convergence/Gen_IT[27].ITX/i22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[27].ITX/r22__0 multiplier stage inst_Convergence/Gen_IT[27].ITX/r22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[2].ITX/deux_zreal_zimag2 multiplier stage inst_Convergence/Gen_IT[2].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[2].ITX/deux_zreal_zimag2__0 multiplier stage inst_Convergence/Gen_IT[2].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[2].ITX/i22__0 multiplier stage inst_Convergence/Gen_IT[2].ITX/i22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[2].ITX/r22__0 multiplier stage inst_Convergence/Gen_IT[2].ITX/r22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[3].ITX/deux_zreal_zimag2 multiplier stage inst_Convergence/Gen_IT[3].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[3].ITX/deux_zreal_zimag2__0 multiplier stage inst_Convergence/Gen_IT[3].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[3].ITX/i22__0 multiplier stage inst_Convergence/Gen_IT[3].ITX/i22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[3].ITX/r22__0 multiplier stage inst_Convergence/Gen_IT[3].ITX/r22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[4].ITX/deux_zreal_zimag2 multiplier stage inst_Convergence/Gen_IT[4].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[4].ITX/deux_zreal_zimag2__0 multiplier stage inst_Convergence/Gen_IT[4].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[4].ITX/i22__0 multiplier stage inst_Convergence/Gen_IT[4].ITX/i22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[4].ITX/r22__0 multiplier stage inst_Convergence/Gen_IT[4].ITX/r22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[5].ITX/deux_zreal_zimag2 multiplier stage inst_Convergence/Gen_IT[5].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[5].ITX/deux_zreal_zimag2__0 multiplier stage inst_Convergence/Gen_IT[5].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[5].ITX/i22__0 multiplier stage inst_Convergence/Gen_IT[5].ITX/i22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[5].ITX/r22__0 multiplier stage inst_Convergence/Gen_IT[5].ITX/r22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[6].ITX/deux_zreal_zimag2 multiplier stage inst_Convergence/Gen_IT[6].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[6].ITX/deux_zreal_zimag2__0 multiplier stage inst_Convergence/Gen_IT[6].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[6].ITX/i22__0 multiplier stage inst_Convergence/Gen_IT[6].ITX/i22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[6].ITX/r22__0 multiplier stage inst_Convergence/Gen_IT[6].ITX/r22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[7].ITX/deux_zreal_zimag2 multiplier stage inst_Convergence/Gen_IT[7].ITX/deux_zreal_zimag2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP inst_Convergence/Gen_IT[7].ITX/deux_zreal_zimag2__0 multiplier stage inst_Convergence/Gen_IT[7].ITX/deux_zreal_zimag2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Common 17-14] Message 'DRC DPOP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 246 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_Mandelbrot.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'P:/mandelbrot_nouveau/mandelbrot_nouveau.runs/impl_2/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Jan 29 10:55:13 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
468 Infos, 212 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1940.227 ; gain = 324.535
INFO: [Common 17-206] Exiting Vivado at Wed Jan 29 10:55:13 2020...
