#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Tue Dec 12 16:01:44 2023
# Process ID: 14346
# Current directory: /home/mzvic/CePIA/CARGAS/test1/test1.runs/synth_1
# Command line: vivado -log arch_wrapper.vds -mode batch -messageDb vivado.pb -notrace -source arch_wrapper.tcl
# Log file: /home/mzvic/CePIA/CARGAS/test1/test1.runs/synth_1/arch_wrapper.vds
# Journal file: /home/mzvic/CePIA/CARGAS/test1/test1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source arch_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'arch.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
arch_clk_wiz_0_0

Command: synth_design -top arch_wrapper -part xc7a35tcsg324-1
Starting synth_design
WARNING: [Vivado_Tcl 4-391] The following IPs are missing output products for Synthesis target. These output products could be required for synthesis, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/mzvic/CePIA/CARGAS/test1/test1.srcs/sources_1/bd/arch/arch.bd

WARNING: [Vivado_Tcl 4-391] The following IPs are missing output products for Implementation target. These output products could be required for synthesis, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/mzvic/CePIA/CARGAS/test1/test1.srcs/sources_1/bd/arch/arch.bd

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14452 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.234 ; gain = 167.086 ; free physical = 119 ; free virtual = 2659
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'arch_wrapper' [/home/mzvic/CePIA/CARGAS/test1/test1.srcs/sources_1/bd/arch/hdl/arch_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'arch' [/home/mzvic/CePIA/CARGAS/test1/test1.srcs/sources_1/bd/arch/hdl/arch.v:13]
INFO: [Synth 8-638] synthesizing module 'arch_SDC_CLL_AD1_driver_v_0_2_0_0' [/home/mzvic/CePIA/CARGAS/test1/test1.srcs/sources_1/bd/arch/ip/arch_SDC_CLL_AD1_driver_v_0_2_0_0/synth/arch_SDC_CLL_AD1_driver_v_0_2_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'SDC_CLL_AD1_driver_v_0_2' [/home/mzvic/CePIA/CARGAS/david_code/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_AD1_driver_v_0_2/synth/SDC_CLL_AD1_driver_v_0_2.v:57]
INFO: [Synth 8-638] synthesizing module 'AD1_driver_v' [/home/mzvic/CePIA/CARGAS/david_code/SDC_CLL/SDC_CLL.srcs/sources_1/new/AD1_driver_v.v:5]
INFO: [Synth 8-638] synthesizing module 'AD_driver' [/home/mzvic/CePIA/CARGAS/david_code/SDC_CLL/SDC_CLL.srcs/sources_1/imports/new/AD_driver.sv:3]
INFO: [Synth 8-256] done synthesizing module 'AD_driver' (1#1) [/home/mzvic/CePIA/CARGAS/david_code/SDC_CLL/SDC_CLL.srcs/sources_1/imports/new/AD_driver.sv:3]
WARNING: [Synth 8-350] instance 'AD1' of module 'AD_driver' requires 13 connections, but only 9 given [/home/mzvic/CePIA/CARGAS/david_code/SDC_CLL/SDC_CLL.srcs/sources_1/new/AD1_driver_v.v:29]
INFO: [Synth 8-256] done synthesizing module 'AD1_driver_v' (2#1) [/home/mzvic/CePIA/CARGAS/david_code/SDC_CLL/SDC_CLL.srcs/sources_1/new/AD1_driver_v.v:5]
INFO: [Synth 8-256] done synthesizing module 'SDC_CLL_AD1_driver_v_0_2' (3#1) [/home/mzvic/CePIA/CARGAS/david_code/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_AD1_driver_v_0_2/synth/SDC_CLL_AD1_driver_v_0_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'arch_SDC_CLL_AD1_driver_v_0_2_0_0' (4#1) [/home/mzvic/CePIA/CARGAS/test1/test1.srcs/sources_1/bd/arch/ip/arch_SDC_CLL_AD1_driver_v_0_2_0_0/synth/arch_SDC_CLL_AD1_driver_v_0_2_0_0.v:56]
WARNING: [Synth 8-350] instance 'SDC_CLL_AD1_driver_v_0_2_0' of module 'arch_SDC_CLL_AD1_driver_v_0_2_0_0' requires 9 connections, but only 8 given [/home/mzvic/CePIA/CARGAS/test1/test1.srcs/sources_1/bd/arch/hdl/arch.v:49]
INFO: [Synth 8-638] synthesizing module 'arch_SDC_CLL_clk_box_0_0_0_0' [/home/mzvic/CePIA/CARGAS/test1/test1.srcs/sources_1/bd/arch/ip/arch_SDC_CLL_clk_box_0_0_0_0/synth/arch_SDC_CLL_clk_box_0_0_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'SDC_CLL_clk_box_0_0' [/home/mzvic/CePIA/CARGAS/david_code/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_clk_box_0_0/synth/SDC_CLL_clk_box_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'clk_box' [/home/mzvic/CePIA/CARGAS/david_code/SDC_CLL/SDC_CLL.srcs/sources_1/new/clk_box.v:3]
	Parameter RATE1 bound to: 6 - type: integer 
	Parameter RATE2 bound to: 204 - type: integer 
	Parameter RATE3 bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'divisor_f' [/home/mzvic/CePIA/CARGAS/david_code/Mod_COM_pines_A/divisor_f.sv:14]
	Parameter div bound to: 6 - type: integer 
	Parameter div2 bound to: 10 - type: integer 
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divisor_f' (5#1) [/home/mzvic/CePIA/CARGAS/david_code/Mod_COM_pines_A/divisor_f.sv:14]
WARNING: [Synth 8-350] instance 'clk_divClk1' of module 'divisor_f' requires 4 connections, but only 3 given [/home/mzvic/CePIA/CARGAS/david_code/SDC_CLL/SDC_CLL.srcs/sources_1/new/clk_box.v:23]
INFO: [Synth 8-638] synthesizing module 'divisor_f__parameterized0' [/home/mzvic/CePIA/CARGAS/david_code/Mod_COM_pines_A/divisor_f.sv:14]
	Parameter div bound to: 204 - type: integer 
	Parameter div2 bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divisor_f__parameterized0' (5#1) [/home/mzvic/CePIA/CARGAS/david_code/Mod_COM_pines_A/divisor_f.sv:14]
WARNING: [Synth 8-350] instance 'clk_divClk2' of module 'divisor_f' requires 4 connections, but only 3 given [/home/mzvic/CePIA/CARGAS/david_code/SDC_CLL/SDC_CLL.srcs/sources_1/new/clk_box.v:32]
WARNING: [Synth 8-350] instance 'clk_divClk3' of module 'divisor_f' requires 4 connections, but only 3 given [/home/mzvic/CePIA/CARGAS/david_code/SDC_CLL/SDC_CLL.srcs/sources_1/new/clk_box.v:41]
INFO: [Synth 8-256] done synthesizing module 'clk_box' (6#1) [/home/mzvic/CePIA/CARGAS/david_code/SDC_CLL/SDC_CLL.srcs/sources_1/new/clk_box.v:3]
INFO: [Synth 8-256] done synthesizing module 'SDC_CLL_clk_box_0_0' (7#1) [/home/mzvic/CePIA/CARGAS/david_code/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_clk_box_0_0/synth/SDC_CLL_clk_box_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'arch_SDC_CLL_clk_box_0_0_0_0' (8#1) [/home/mzvic/CePIA/CARGAS/test1/test1.srcs/sources_1/bd/arch/ip/arch_SDC_CLL_clk_box_0_0_0_0/synth/arch_SDC_CLL_clk_box_0_0_0_0.v:56]
WARNING: [Synth 8-350] instance 'SDC_CLL_clk_box_0_0_0' of module 'arch_SDC_CLL_clk_box_0_0_0_0' requires 4 connections, but only 2 given [/home/mzvic/CePIA/CARGAS/test1/test1.srcs/sources_1/bd/arch/hdl/arch.v:58]
INFO: [Synth 8-638] synthesizing module 'arch_clk_wiz_0_0' [/home/mzvic/CePIA/CARGAS/test1/test1.srcs/sources_1/bd/arch/ip/arch_clk_wiz_0_0/arch_clk_wiz_0_0.v:71]
INFO: [Synth 8-638] synthesizing module 'arch_clk_wiz_0_0_clk_wiz' [/home/mzvic/CePIA/CARGAS/test1/test1.srcs/sources_1/bd/arch/ip/arch_clk_wiz_0_0/arch_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:14145]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (9#1) [/opt/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20396]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 51.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 17.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 17 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (10#1) [/opt/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (11#1) [/opt/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'arch_clk_wiz_0_0_clk_wiz' (12#1) [/home/mzvic/CePIA/CARGAS/test1/test1.srcs/sources_1/bd/arch/ip/arch_clk_wiz_0_0/arch_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'arch_clk_wiz_0_0' (13#1) [/home/mzvic/CePIA/CARGAS/test1/test1.srcs/sources_1/bd/arch/ip/arch_clk_wiz_0_0/arch_clk_wiz_0_0.v:71]
ERROR: [Synth 8-439] module 'arch_package_ext_0_0' not found [/home/mzvic/CePIA/CARGAS/test1/test1.srcs/sources_1/bd/arch/hdl/arch.v:65]
ERROR: [Synth 8-285] failed synthesizing module 'arch' [/home/mzvic/CePIA/CARGAS/test1/test1.srcs/sources_1/bd/arch/hdl/arch.v:13]
ERROR: [Synth 8-285] failed synthesizing module 'arch_wrapper' [/home/mzvic/CePIA/CARGAS/test1/test1.srcs/sources_1/bd/arch/hdl/arch_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1069.672 ; gain = 207.523 ; free physical = 126 ; free virtual = 2606
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 9 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Dec 12 16:01:54 2023...
