<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MIPSMulticiclo.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="DCM_100MHz_10MHz.vhd">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="DCM_100MHz_10MHz_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="MIPSMulticiclo.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MIPSMulticiclo.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MIPSMulticiclo.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MIPSMulticiclo.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MIPSMulticiclo.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="MIPSMulticiclo.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MIPSMulticiclo.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="MIPSMulticiclo.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="MIPSMulticiclo.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="MIPSMulticiclo.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPSMulticiclo.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="MIPSMulticiclo.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MIPSMulticiclo.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MIPSMulticiclo.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="MIPSMulticiclo.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="MIPSMulticiclo.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="MIPSMulticiclo.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="MIPSMulticiclo.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="MIPSMulticiclo.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MIPSMulticiclo.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPSMulticiclo_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MIPSMulticiclo_envsettings.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="MIPSMulticiclo_fpga_editor.log"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="MIPSMulticiclo_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MIPSMulticiclo_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MIPSMulticiclo_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MIPSMulticiclo_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MIPSMulticiclo_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="MIPSMulticiclo_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MIPSMulticiclo_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MIPSMulticiclo_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="MIPSMulticiclo_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="MIPSMulticiclo_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MIPSMulticiclo_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPSMulticiclo_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MIPSMulticiclo_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="MIPSMulticiclo_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="MIPSMulticiclo_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPSMulticiclo_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MIPSMulticiclo_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestBenchMIPSMulticiclo_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/DCM_100MHz_10MHz.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="mipsmulticiclo.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="mipsmulticiclo.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="mipsmulticiclo.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rutaDeDatos_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="rutaDeDatos_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="rutaDeDatos_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rutaDeDatos_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="xaw2vhdl.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1545216835" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1545216835">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545219378" xil_pn:in_ck="3594877606355902151" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1545219378">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TestBenchMIPSMulticiclo.vhd"/>
      <outfile xil_pn:name="hdl/ALU.vhd"/>
      <outfile xil_pn:name="hdl/MIPSMulticiclo.vhd"/>
      <outfile xil_pn:name="hdl/bancoDeRegistros.vhd"/>
      <outfile xil_pn:name="hdl/conv_7seg.vhd"/>
      <outfile xil_pn:name="hdl/debouncer.vhd"/>
      <outfile xil_pn:name="hdl/memoria.vhd"/>
      <outfile xil_pn:name="hdl/multiplexor2a1.vhd"/>
      <outfile xil_pn:name="hdl/multiplexor4a1.vhd"/>
      <outfile xil_pn:name="hdl/registro.vhd"/>
      <outfile xil_pn:name="hdl/rutaDeDatos.vhd"/>
      <outfile xil_pn:name="hdl/unidadDeControl.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1545219381" xil_pn:in_ck="-8957552566177162449" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8670891736368216668" xil_pn:start_ts="1545219381">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DCM_100MHz_10MHz.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1545219381" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8396621625223922596" xil_pn:start_ts="1545219381">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545216835" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="930867998157867936" xil_pn:start_ts="1545216835">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545219381" xil_pn:in_ck="-1148719928072441415" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1545219381">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DCM_100MHz_10MHz.vhd"/>
      <outfile xil_pn:name="TestBenchMIPSMulticiclo.vhd"/>
      <outfile xil_pn:name="hdl/ALU.vhd"/>
      <outfile xil_pn:name="hdl/MIPSMulticiclo.vhd"/>
      <outfile xil_pn:name="hdl/bancoDeRegistros.vhd"/>
      <outfile xil_pn:name="hdl/conv_7seg.vhd"/>
      <outfile xil_pn:name="hdl/debouncer.vhd"/>
      <outfile xil_pn:name="hdl/memoria.vhd"/>
      <outfile xil_pn:name="hdl/multiplexor2a1.vhd"/>
      <outfile xil_pn:name="hdl/multiplexor4a1.vhd"/>
      <outfile xil_pn:name="hdl/registro.vhd"/>
      <outfile xil_pn:name="hdl/rutaDeDatos.vhd"/>
      <outfile xil_pn:name="hdl/unidadDeControl.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1545219386" xil_pn:in_ck="-7511913962064952532" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5076144027518792663" xil_pn:start_ts="1545219381">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="rutaDeDatos_beh.prj"/>
      <outfile xil_pn:name="rutaDeDatos_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1545219386" xil_pn:in_ck="-7869415977494285268" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1680131333240781020" xil_pn:start_ts="1545219386">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="rutaDeDatos_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1545214825" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1545214825">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545214825" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8070191173448900744" xil_pn:start_ts="1545214825">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545219554" xil_pn:in_ck="-38964688338887077" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="930867998157867936" xil_pn:start_ts="1545219554">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/mem32x512.ngc"/>
      <outfile xil_pn:name="ipcore_dir/mem32x512.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1545214825" xil_pn:in_ck="-1285834715183266774" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1545214825">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545219554" xil_pn:in_ck="-8957552566177162449" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1531905023403771712" xil_pn:start_ts="1545219554">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DCM_100MHz_10MHz.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1545214825" xil_pn:in_ck="-1285834715183266774" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-7493580321282947067" xil_pn:start_ts="1545214825">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545214825" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1257854275023633814" xil_pn:start_ts="1545214825">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545221207" xil_pn:in_ck="-7511913962064952532" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="8815309529817865738" xil_pn:start_ts="1545221193">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MIPSMulticiclo.lso"/>
      <outfile xil_pn:name="MIPSMulticiclo.ngc"/>
      <outfile xil_pn:name="MIPSMulticiclo.ngr"/>
      <outfile xil_pn:name="MIPSMulticiclo.prj"/>
      <outfile xil_pn:name="MIPSMulticiclo.stx"/>
      <outfile xil_pn:name="MIPSMulticiclo.syr"/>
      <outfile xil_pn:name="MIPSMulticiclo.xst"/>
      <outfile xil_pn:name="MIPSMulticiclo_beh.prj"/>
      <outfile xil_pn:name="MIPSMulticiclo_stx_beh.prj"/>
      <outfile xil_pn:name="MIPSMulticiclo_vhdl.prj"/>
      <outfile xil_pn:name="MIPSMulticiclo_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1545221030" xil_pn:in_ck="-5784966521582874574" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-314536966157463307" xil_pn:start_ts="1545221030">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545221218" xil_pn:in_ck="5589027287594083471" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3052201870000437304" xil_pn:start_ts="1545221213">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MIPSMulticiclo.bld"/>
      <outfile xil_pn:name="MIPSMulticiclo.ngd"/>
      <outfile xil_pn:name="MIPSMulticiclo_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1545221223" xil_pn:in_ck="1464540943959685095" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="1502724157172790344" xil_pn:start_ts="1545221218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MIPSMulticiclo.pcf"/>
      <outfile xil_pn:name="MIPSMulticiclo_map.map"/>
      <outfile xil_pn:name="MIPSMulticiclo_map.mrp"/>
      <outfile xil_pn:name="MIPSMulticiclo_map.ncd"/>
      <outfile xil_pn:name="MIPSMulticiclo_map.ngm"/>
      <outfile xil_pn:name="MIPSMulticiclo_map.xrpt"/>
      <outfile xil_pn:name="MIPSMulticiclo_summary.xml"/>
      <outfile xil_pn:name="MIPSMulticiclo_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1545221248" xil_pn:in_ck="3029917826003835424" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="5592077876867041805" xil_pn:start_ts="1545221223">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MIPSMulticiclo.ncd"/>
      <outfile xil_pn:name="MIPSMulticiclo.pad"/>
      <outfile xil_pn:name="MIPSMulticiclo.par"/>
      <outfile xil_pn:name="MIPSMulticiclo.ptwx"/>
      <outfile xil_pn:name="MIPSMulticiclo.unroutes"/>
      <outfile xil_pn:name="MIPSMulticiclo.xpi"/>
      <outfile xil_pn:name="MIPSMulticiclo_pad.csv"/>
      <outfile xil_pn:name="MIPSMulticiclo_pad.txt"/>
      <outfile xil_pn:name="MIPSMulticiclo_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1545221261" xil_pn:in_ck="-4113299663487484655" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="-2672950586390118423" xil_pn:start_ts="1545221251">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MIPSMulticiclo.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="mipsmulticiclo.bgn"/>
      <outfile xil_pn:name="mipsmulticiclo.bit"/>
      <outfile xil_pn:name="mipsmulticiclo.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1545221354" xil_pn:in_ck="-632645464617764997" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="-6745644827150672321" xil_pn:start_ts="1545221352">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545215078" xil_pn:in_ck="4154978850320531683" xil_pn:name="TRAN_fpgaFloorplanPostPAR" xil_pn:start_ts="1545215078">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1545221248" xil_pn:in_ck="4154978850320531683" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1545221245">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MIPSMulticiclo.twr"/>
      <outfile xil_pn:name="MIPSMulticiclo.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
