f | cvmx-helper-rgmii.h | s | 3.5K | 103 | David Daney | david.daney@cavium.com | 1323295409 |  | MIPS: Octeon: Rearrange CVMX files in preperation for device tree  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Cc: netdev@vger.kernel.org Cc: devel@driverdev.osuosl.org Acked-by: Greg Kroah-Hartman <gregkh@suse.de> Patchwork: https://patchwork.linux-mips.org/patch/2941/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-l2c.h | s | 11K | 326 | Lucas De Marchi | lucas.demarchi@profusion.mobi | 1301581583 |  | Fix common misspellings  Fixes generated by 'codespell' and manually reviewed.  Signed-off-by: Lucas De Marchi <lucas.demarchi@profusion.mobi>
f | cvmx-ipd-defs.h | s | 30K | 921 | David Daney | ddaney@caviumnetworks.com | 1288375713 |  | MIPS: Octeon: Update register definitions for CN63XX chips  The CN63XX is a new 6-CPU SOC based on the new OCTEON II CPU cores.  Join some lines back together.  This makes some of them exceed 80 columns, but they are uninteresting and this unclutters things.  Signed-off-by: David Daney <ddaney@caviumnetworks.com> Patchwork: http://patchwork.linux-mips.org/patch/1668/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-uctlx-defs.h | s | 7.3K | 245 | David Daney | ddaney@caviumnetworks.com | 1288375723 |  | MIPS: Octeon: Add register definitions for EHCI / OHCI USB glue logic.  The EHCI and OHCI blocks connection to the I/O bus is controlled by these registers.  Signed-off-by: David Daney <ddaney@caviumnetworks.com> To: linux-usb@vger.kernel.org To: dbrownell@users.sourceforge.net Patchwork: http://patchwork.linux-mips.org/patch/1674/ Acked-by: Greg Kroah-Hartman <gregkh@suse.de> Signed-off-by: Ralf Baechle <ralf@linux-mips.org>   create mode 100644 arch/mips/include/asm/octeon/cvmx-uctlx-defs.h
f | cvmx.h | s | 13K | 460 | David Daney | david.daney@cavium.com | 1323295409 |  | MIPS: Octeon: Update feature test functions for new chips and features.  cvmx.h was rearranged to fix include file ordering problems, but there is no change other than moving some definitions around.  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Patchwork: https://patchwork.linux-mips.org/patch/2984/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | octeon-model.h | s | 13K | 273 | David Daney | david.daney@cavium.com | 1323295408 |  | MIPS: Oceton: Update model detection code for new chips.  Several newer chips were not covered, update the code to detect them. This necessitates updating cvmx-mio-defs.h as well, because it has new and required definitions.  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Patchwork: https://patchwork.linux-mips.org/patch/2939/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-bootmem.h | s | 12K | 332 | Lucas De Marchi | lucas.demarchi@profusion.mobi | 1301581583 |  | Fix common misspellings  Fixes generated by 'codespell' and manually reviewed.  Signed-off-by: Lucas De Marchi <lucas.demarchi@profusion.mobi>
f | cvmx-l2c-defs.h | s | 37K | 1494 | David Daney | ddaney@caviumnetworks.com | 1288375713 |  | MIPS: Octeon: Update register definitions for CN63XX chips  The CN63XX is a new 6-CPU SOC based on the new OCTEON II CPU cores.  Join some lines back together.  This makes some of them exceed 80 columns, but they are uninteresting and this unclutters things.  Signed-off-by: David Daney <ddaney@caviumnetworks.com> Patchwork: http://patchwork.linux-mips.org/patch/1668/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-helper.h | s | 7.4K | 207 | David Daney | david.daney@cavium.com | 1323295409 |  | MIPS: Octeon: Rearrange CVMX files in preperation for device tree  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Cc: netdev@vger.kernel.org Cc: devel@driverdev.osuosl.org Acked-by: Greg Kroah-Hartman <gregkh@suse.de> Patchwork: https://patchwork.linux-mips.org/patch/2941/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-helper-spi.h | s | 2.8K | 79 | David Daney | david.daney@cavium.com | 1323295409 |  | MIPS: Octeon: Rearrange CVMX files in preperation for device tree  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Cc: netdev@vger.kernel.org Cc: devel@driverdev.osuosl.org Acked-by: Greg Kroah-Hartman <gregkh@suse.de> Patchwork: https://patchwork.linux-mips.org/patch/2941/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-agl-defs.h | s | 44K | 1369 | David Daney | ddaney@caviumnetworks.com | 1288375713 |  | MIPS: Octeon: Update register definitions for CN63XX chips  The CN63XX is a new 6-CPU SOC based on the new OCTEON II CPU cores.  Join some lines back together.  This makes some of them exceed 80 columns, but they are uninteresting and this unclutters things.  Signed-off-by: David Daney <ddaney@caviumnetworks.com> Patchwork: http://patchwork.linux-mips.org/patch/1668/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-asxx-defs.h | s | 13K | 446 | David Daney | david.daney@cavium.com | 1323295408 |  | MIPS: Octeon: Move some Ethernet support files out of staging.  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Cc: netdev@vger.kernel.org Cc: devel@driverdev.osuosl.org Acked-by: Greg Kroah-Hartman <gregkh@suse.de> Patchwork: https://patchwork.linux-mips.org/patch/2942/ Patchwork: https://patchwork.linux-mips.org/patch/3012/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-helper-sgmii.h | s | 3.4K | 98 | David Daney | david.daney@cavium.com | 1323295409 |  | MIPS: Octeon: Rearrange CVMX files in preperation for device tree  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Cc: netdev@vger.kernel.org Cc: devel@driverdev.osuosl.org Acked-by: Greg Kroah-Hartman <gregkh@suse.de> Patchwork: https://patchwork.linux-mips.org/patch/2941/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-l2t-defs.h | s | 3.6K | 136 | David Daney | ddaney@caviumnetworks.com | 1288375713 |  | MIPS: Octeon: Update register definitions for CN63XX chips  The CN63XX is a new 6-CPU SOC based on the new OCTEON II CPU cores.  Join some lines back together.  This makes some of them exceed 80 columns, but they are uninteresting and this unclutters things.  Signed-off-by: David Daney <ddaney@caviumnetworks.com> Patchwork: http://patchwork.linux-mips.org/patch/1668/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-asm.h | s | 5.1K | 121 | David Daney | ddaney@caviumnetworks.com | 1288375715 |  | MIPS: Octeon: Update L2 Cache code for CN63XX  The CN63XX has a different L2 cache architecture.  Update the helper functions to reflect this.  Some joining of split lines was also done to improve readability, as well as reformatting of comments.  Signed-off-by: David Daney <ddaney@caviumnetworks.com> Patchwork: http://patchwork.linux-mips.org/patch/1663/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-led-defs.h | s | 6.5K | 211 | David Daney | ddaney@caviumnetworks.com | 1288375713 |  | MIPS: Octeon: Update register definitions for CN63XX chips  The CN63XX is a new 6-CPU SOC based on the new OCTEON II CPU cores.  Join some lines back together.  This makes some of them exceed 80 columns, but they are uninteresting and this unclutters things.  Signed-off-by: David Daney <ddaney@caviumnetworks.com> Patchwork: http://patchwork.linux-mips.org/patch/1668/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-helper-npi.h | s | 1.9K | 57 | David Daney | david.daney@cavium.com | 1323295409 |  | MIPS: Octeon: Rearrange CVMX files in preperation for device tree  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Cc: netdev@vger.kernel.org Cc: devel@driverdev.osuosl.org Acked-by: Greg Kroah-Hartman <gregkh@suse.de> Patchwork: https://patchwork.linux-mips.org/patch/2941/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-pip-defs.h | s | 34K | 1224 | David Daney | david.daney@cavium.com | 1323295408 |  | MIPS: Octeon: Move some Ethernet support files out of staging.  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Cc: netdev@vger.kernel.org Cc: devel@driverdev.osuosl.org Acked-by: Greg Kroah-Hartman <gregkh@suse.de> Patchwork: https://patchwork.linux-mips.org/patch/2942/ Patchwork: https://patchwork.linux-mips.org/patch/3012/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-dpi-defs.h | s | 17K | 611 | David Daney | david.daney@cavium.com | 1323295409 |  | MIPS: Octeon: Update SOC PCI related register definitions for new chips.  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Patchwork: https://patchwork.linux-mips.org/patch/2986/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-sysinfo.h | s | 4.8K | 136 | David Daney | ddaney@caviumnetworks.com | 1231667840 |  | MIPS: Add Cavium OCTEON processor support files to arch/mips/cavium-octeon/executive and asm/octeon.  These files are used to coordinate resource sharing between all of the programs running on the OCTEON SOC.  The OCTEON processor has many CPU cores (current parts have up to 16, but more are possible).  It also has a variety of on-chip hardware blocks for things like network acceleration, encryption and RAID.  One typical configuration is to run Linux on several of the CPU cores, and other dedicated applications on the other cores.  Resource allocation between the various programs running on the system (Linux kernel and other dedicated applications) needs to be coordinated.  The code we use to do this we call the 'executive'.  All of this resource allocation and sharing code is gathered together in the executive directory.  Included in the patch set are the following files:  cvmx-bootmem.c and cvmx-sysinfo.c -- Coordinate memory allocation. All memory used by the Linux kernel is obtained here at boot time.  cvmx-l2c.c -- Coordinates operations on the shared level 2 cache.  octeon-model.c  -- Probes chip capabilities and version.  The corresponding headers are in asm/octeon.  Signed-off-by: Tomaso Paoletti <tpaoletti@caviumnetworks.com> Signed-off-by: David Daney <ddaney@caviumnetworks.com> Signed-off-by: Ralf Baechle <ralf@linux-mips.org>   create mode 100644 arch/mips/cavium-octeon/executive/Makefile  create mode 100644 arch/mips/cavium-octeon/executive/cvmx-bootmem.c  create mode 100644 arch/mips/cavium-octeon/executive/cvmx-l2c.c  create mode 100644 arch/mips/cavium-octeon/executive/cvmx-sysinfo.c  create mode 100644 arch/mips/cavium-octeon/executive/octeon-model.c  create mode 100644 arch/mips/include/asm/octeon/cvmx-asm.h  create mode 100644 arch/mips/include/asm/octeon/cvmx-bootinfo.h  create mode 100644 arch/mips/include/asm/octeon/cvmx-bootmem.h  create mode 100644 arch/mips/include/asm/octeon/cvmx-l2c.h  create mode 100644 arch/mips/include/asm/octeon/cvmx-packet.h  create mode 100644 arch/mips/include/asm/octeon/cvmx-spinlock.h  create mode 100644 arch/mips/include/asm/octeon/cvmx-sysinfo.h  create mode 100644 arch/mips/include/asm/octeon/cvmx.h  create mode 100644 arch/mips/include/asm/octeon/octeon-feature.h  create mode 100644 arch/mips/include/asm/octeon/octeon-model.h
f | cvmx-helper-board.h | s | 5.9K | 146 | David Daney | david.daney@cavium.com | 1323295408 |  | MIPS: Octeon: Update bootloader board type constants.  Many new types of boards exist, so lets recognize them.  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Cc: netdev@vger.kernel.org Cc: devel@driverdev.osuosl.org Acked-by: Greg Kroah-Hartman <gregkh@suse.de> Patchwork: https://patchwork.linux-mips.org/patch/2940/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-fpa-defs.h | s | 11K | 386 | David Daney | david.daney@cavium.com | 1323295408 |  | MIPS: Octeon: Move some Ethernet support files out of staging.  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Cc: netdev@vger.kernel.org Cc: devel@driverdev.osuosl.org Acked-by: Greg Kroah-Hartman <gregkh@suse.de> Patchwork: https://patchwork.linux-mips.org/patch/2942/ Patchwork: https://patchwork.linux-mips.org/patch/3012/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-cmd-queue.h | s | 18K | 581 | David Daney | david.daney@cavium.com | 1323295408 |  | MIPS: Octeon: Move some Ethernet support files out of staging.  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Cc: netdev@vger.kernel.org Cc: devel@driverdev.osuosl.org Acked-by: Greg Kroah-Hartman <gregkh@suse.de> Patchwork: https://patchwork.linux-mips.org/patch/2942/ Patchwork: https://patchwork.linux-mips.org/patch/3012/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-pip.h | s | 16K | 497 | David Daney | david.daney@cavium.com | 1323295408 |  | MIPS: Octeon: Move some Ethernet support files out of staging.  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Cc: netdev@vger.kernel.org Cc: devel@driverdev.osuosl.org Acked-by: Greg Kroah-Hartman <gregkh@suse.de> Patchwork: https://patchwork.linux-mips.org/patch/2942/ Patchwork: https://patchwork.linux-mips.org/patch/3012/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | pci-octeon.h | s | 1.8K | 57 | David Daney | david.daney@cavium.com | 1323295409 |  | MIPS: Octeon: Update DMA mapping operations for OCTEON II processors.  OCTEON II has a new dma to phys mapping method for PCIe.  Define OCTEON_DMA_BAR_TYPE_PCIE2 to denote this case, and handle it.  OCTEON II also needs a swiotlb if the OHCI USB driver is enabled, so allocate this too.  Signed-off-by: David Daney <ddaney@caviumnetworks.com> Cc: linux-mips@linux-mips.org Patchwork: https://patchwork.linux-mips.org/patch/2983/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-npi-defs.h | s | 44K | 1574 | David Daney | ddaney@caviumnetworks.com | 1288375713 |  | MIPS: Octeon: Update register definitions for CN63XX chips  The CN63XX is a new 6-CPU SOC based on the new OCTEON II CPU cores.  Join some lines back together.  This makes some of them exceed 80 columns, but they are uninteresting and this unclutters things.  Signed-off-by: David Daney <ddaney@caviumnetworks.com> Patchwork: http://patchwork.linux-mips.org/patch/1668/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-gmxx-defs.h | s | 77K | 2427 | David Daney | david.daney@cavium.com | 1323295408 |  | MIPS: Octeon: Move some Ethernet support files out of staging.  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Cc: netdev@vger.kernel.org Cc: devel@driverdev.osuosl.org Acked-by: Greg Kroah-Hartman <gregkh@suse.de> Patchwork: https://patchwork.linux-mips.org/patch/2942/ Patchwork: https://patchwork.linux-mips.org/patch/3012/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-mdio.h | s | 12K | 451 | David Daney | david.daney@cavium.com | 1323295408 |  | MIPS: Octeon: Move some Ethernet support files out of staging.  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Cc: netdev@vger.kernel.org Cc: devel@driverdev.osuosl.org Acked-by: Greg Kroah-Hartman <gregkh@suse.de> Patchwork: https://patchwork.linux-mips.org/patch/2942/ Patchwork: https://patchwork.linux-mips.org/patch/3012/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-mio-defs.h | s | 93K | 3197 | David Daney | david.daney@cavium.com | 1323295408 |  | MIPS: Oceton: Update model detection code for new chips.  Several newer chips were not covered, update the code to detect them. This necessitates updating cvmx-mio-defs.h as well, because it has new and required definitions.  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Patchwork: https://patchwork.linux-mips.org/patch/2939/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-helper-fpa.h | s | 2.3K | 61 | David Daney | david.daney@cavium.com | 1323295408 |  | MIPS: Octeon: Move some Ethernet support files out of staging.  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Cc: netdev@vger.kernel.org Cc: devel@driverdev.osuosl.org Acked-by: Greg Kroah-Hartman <gregkh@suse.de> Patchwork: https://patchwork.linux-mips.org/patch/2942/ Patchwork: https://patchwork.linux-mips.org/patch/3012/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-srxx-defs.h | s | 3.8K | 117 | David Daney | david.daney@cavium.com | 1323295408 |  | MIPS: Octeon: Move some Ethernet support files out of staging.  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Cc: netdev@vger.kernel.org Cc: devel@driverdev.osuosl.org Acked-by: Greg Kroah-Hartman <gregkh@suse.de> Patchwork: https://patchwork.linux-mips.org/patch/2942/ Patchwork: https://patchwork.linux-mips.org/patch/3012/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-ipd.h | s | 10K | 304 | David Daney | david.daney@cavium.com | 1323295408 |  | MIPS: Octeon: Move some Ethernet support files out of staging.  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Cc: netdev@vger.kernel.org Cc: devel@driverdev.osuosl.org Acked-by: Greg Kroah-Hartman <gregkh@suse.de> Patchwork: https://patchwork.linux-mips.org/patch/2942/ Patchwork: https://patchwork.linux-mips.org/patch/3012/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-rnm-defs.h | s | 3.8K | 120 | David Daney | ddaney@caviumnetworks.com | 1288375713 |  | MIPS: Octeon: Update register definitions for CN63XX chips  The CN63XX is a new 6-CPU SOC based on the new OCTEON II CPU cores.  Join some lines back together.  This makes some of them exceed 80 columns, but they are uninteresting and this unclutters things.  Signed-off-by: David Daney <ddaney@caviumnetworks.com> Patchwork: http://patchwork.linux-mips.org/patch/1668/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-ciu-defs.h | s | 53K | 2253 | David Daney | ddaney@caviumnetworks.com | 1288375713 |  | MIPS: Octeon: Update register definitions for CN63XX chips  The CN63XX is a new 6-CPU SOC based on the new OCTEON II CPU cores.  Join some lines back together.  This makes some of them exceed 80 columns, but they are uninteresting and this unclutters things.  Signed-off-by: David Daney <ddaney@caviumnetworks.com> Patchwork: http://patchwork.linux-mips.org/patch/1668/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-wqe.h | s | 11K | 371 | David Daney | david.daney@cavium.com | 1323295408 |  | MIPS: Octeon: Move some Ethernet support files out of staging.  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Cc: netdev@vger.kernel.org Cc: devel@driverdev.osuosl.org Acked-by: Greg Kroah-Hartman <gregkh@suse.de> Patchwork: https://patchwork.linux-mips.org/patch/2942/ Patchwork: https://patchwork.linux-mips.org/patch/3012/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-pow.h | s | 58K | 1852 | David Daney | david.daney@cavium.com | 1323295408 |  | MIPS: Octeon: Move some Ethernet support files out of staging.  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Cc: netdev@vger.kernel.org Cc: devel@driverdev.osuosl.org Acked-by: Greg Kroah-Hartman <gregkh@suse.de> Patchwork: https://patchwork.linux-mips.org/patch/2942/ Patchwork: https://patchwork.linux-mips.org/patch/3012/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-mixx-defs.h | s | 9.2K | 316 | David Daney | ddaney@caviumnetworks.com | 1288375713 |  | MIPS: Octeon: Update register definitions for CN63XX chips  The CN63XX is a new 6-CPU SOC based on the new OCTEON II CPU cores.  Join some lines back together.  This makes some of them exceed 80 columns, but they are uninteresting and this unclutters things.  Signed-off-by: David Daney <ddaney@caviumnetworks.com> Patchwork: http://patchwork.linux-mips.org/patch/1668/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-config.h | s | 6.3K | 148 | David Daney | david.daney@cavium.com | 1323295408 |  | MIPS: Octeon: Move some Ethernet support files out of staging.  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Cc: netdev@vger.kernel.org Cc: devel@driverdev.osuosl.org Acked-by: Greg Kroah-Hartman <gregkh@suse.de> Patchwork: https://patchwork.linux-mips.org/patch/2942/ Patchwork: https://patchwork.linux-mips.org/patch/3012/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-helper-jtag.h | s | 1.5K | 39 | David Daney | ddaney@caviumnetworks.com | 1245233185 |  | MIPS: Add Cavium OCTEON PCI support.  This patch adds support for PCI and PCIe to the base Cavium OCTEON processor support.  Signed-off-by: David Daney <ddaney@caviumnetworks.com> Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-spi.h | s | 9.3K | 243 | David Daney | david.daney@cavium.com | 1323295408 |  | MIPS: Octeon: Move some Ethernet support files out of staging.  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Cc: netdev@vger.kernel.org Cc: devel@driverdev.osuosl.org Acked-by: Greg Kroah-Hartman <gregkh@suse.de> Patchwork: https://patchwork.linux-mips.org/patch/2942/ Patchwork: https://patchwork.linux-mips.org/patch/3012/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-pko.h | s | 18K | 574 | David Daney | david.daney@cavium.com | 1323295408 |  | MIPS: Octeon: Move some Ethernet support files out of staging.  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Cc: netdev@vger.kernel.org Cc: devel@driverdev.osuosl.org Acked-by: Greg Kroah-Hartman <gregkh@suse.de> Patchwork: https://patchwork.linux-mips.org/patch/2942/ Patchwork: https://patchwork.linux-mips.org/patch/3012/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-stxx-defs.h | s | 8.3K | 273 | David Daney | david.daney@cavium.com | 1323295408 |  | MIPS: Octeon: Move some Ethernet support files out of staging.  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Cc: netdev@vger.kernel.org Cc: devel@driverdev.osuosl.org Acked-by: Greg Kroah-Hartman <gregkh@suse.de> Patchwork: https://patchwork.linux-mips.org/patch/2942/ Patchwork: https://patchwork.linux-mips.org/patch/3012/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-sriox-defs.h | s | 28K | 986 | David Daney | david.daney@cavium.com | 1323295409 |  | MIPS: Octeon: Update SOC PCI related register definitions for new chips.  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Patchwork: https://patchwork.linux-mips.org/patch/2986/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-spxx-defs.h | s | 9.5K | 328 | David Daney | david.daney@cavium.com | 1323295408 |  | MIPS: Octeon: Move some Ethernet support files out of staging.  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Cc: netdev@vger.kernel.org Cc: devel@driverdev.osuosl.org Acked-by: Greg Kroah-Hartman <gregkh@suse.de> Patchwork: https://patchwork.linux-mips.org/patch/2942/ Patchwork: https://patchwork.linux-mips.org/patch/3012/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-pexp-defs.h | s | 16K | 221 | David Daney | david.daney@cavium.com | 1323295409 |  | MIPS: Octeon: Update SOC PCI related register definitions for new chips.  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Patchwork: https://patchwork.linux-mips.org/patch/2986/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-pow-defs.h | s | 21K | 735 | David Daney | ddaney@caviumnetworks.com | 1288375713 |  | MIPS: Octeon: Update register definitions for CN63XX chips  The CN63XX is a new 6-CPU SOC based on the new OCTEON II CPU cores.  Join some lines back together.  This makes some of them exceed 80 columns, but they are uninteresting and this unclutters things.  Signed-off-by: David Daney <ddaney@caviumnetworks.com> Patchwork: http://patchwork.linux-mips.org/patch/1668/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-address.h | s | 8.3K | 250 | David Daney | david.daney@cavium.com | 1323295408 |  | MIPS: Octeon: Move some Ethernet support files out of staging.  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Cc: netdev@vger.kernel.org Cc: devel@driverdev.osuosl.org Acked-by: Greg Kroah-Hartman <gregkh@suse.de> Patchwork: https://patchwork.linux-mips.org/patch/2942/ Patchwork: https://patchwork.linux-mips.org/patch/3012/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-pcsxx-defs.h | s | 9.3K | 298 | David Daney | david.daney@cavium.com | 1323295408 |  | MIPS: Octeon: Move some Ethernet support files out of staging.  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Cc: netdev@vger.kernel.org Cc: devel@driverdev.osuosl.org Acked-by: Greg Kroah-Hartman <gregkh@suse.de> Patchwork: https://patchwork.linux-mips.org/patch/2942/ Patchwork: https://patchwork.linux-mips.org/patch/3012/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-smix-defs.h | s | 5.2K | 166 | David Daney | ddaney@caviumnetworks.com | 1288375713 |  | MIPS: Octeon: Update register definitions for CN63XX chips  The CN63XX is a new 6-CPU SOC based on the new OCTEON II CPU cores.  Join some lines back together.  This makes some of them exceed 80 columns, but they are uninteresting and this unclutters things.  Signed-off-by: David Daney <ddaney@caviumnetworks.com> Patchwork: http://patchwork.linux-mips.org/patch/1668/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-pescx-defs.h | s | 11K | 375 | David Daney | ddaney@caviumnetworks.com | 1288375713 |  | MIPS: Octeon: Update register definitions for CN63XX chips  The CN63XX is a new 6-CPU SOC based on the new OCTEON II CPU cores.  Join some lines back together.  This makes some of them exceed 80 columns, but they are uninteresting and this unclutters things.  Signed-off-by: David Daney <ddaney@caviumnetworks.com> Patchwork: http://patchwork.linux-mips.org/patch/1668/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-packet.h | s | 1.9K | 56 | David Daney | ddaney@caviumnetworks.com | 1231667840 |  | MIPS: Add Cavium OCTEON processor support files to arch/mips/cavium-octeon/executive and asm/octeon.  These files are used to coordinate resource sharing between all of the programs running on the OCTEON SOC.  The OCTEON processor has many CPU cores (current parts have up to 16, but more are possible).  It also has a variety of on-chip hardware blocks for things like network acceleration, encryption and RAID.  One typical configuration is to run Linux on several of the CPU cores, and other dedicated applications on the other cores.  Resource allocation between the various programs running on the system (Linux kernel and other dedicated applications) needs to be coordinated.  The code we use to do this we call the 'executive'.  All of this resource allocation and sharing code is gathered together in the executive directory.  Included in the patch set are the following files:  cvmx-bootmem.c and cvmx-sysinfo.c -- Coordinate memory allocation. All memory used by the Linux kernel is obtained here at boot time.  cvmx-l2c.c -- Coordinates operations on the shared level 2 cache.  octeon-model.c  -- Probes chip capabilities and version.  The corresponding headers are in asm/octeon.  Signed-off-by: Tomaso Paoletti <tpaoletti@caviumnetworks.com> Signed-off-by: David Daney <ddaney@caviumnetworks.com> Signed-off-by: Ralf Baechle <ralf@linux-mips.org>   create mode 100644 arch/mips/cavium-octeon/executive/Makefile  create mode 100644 arch/mips/cavium-octeon/executive/cvmx-bootmem.c  create mode 100644 arch/mips/cavium-octeon/executive/cvmx-l2c.c  create mode 100644 arch/mips/cavium-octeon/executive/cvmx-sysinfo.c  create mode 100644 arch/mips/cavium-octeon/executive/octeon-model.c  create mode 100644 arch/mips/include/asm/octeon/cvmx-asm.h  create mode 100644 arch/mips/include/asm/octeon/cvmx-bootinfo.h  create mode 100644 arch/mips/include/asm/octeon/cvmx-bootmem.h  create mode 100644 arch/mips/include/asm/octeon/cvmx-l2c.h  create mode 100644 arch/mips/include/asm/octeon/cvmx-packet.h  create mode 100644 arch/mips/include/asm/octeon/cvmx-spinlock.h  create mode 100644 arch/mips/include/asm/octeon/cvmx-sysinfo.h  create mode 100644 arch/mips/include/asm/octeon/cvmx.h  create mode 100644 arch/mips/include/asm/octeon/octeon-feature.h  create mode 100644 arch/mips/include/asm/octeon/octeon-model.h
f | cvmx-pcsx-defs.h | s | 11K | 350 | David Daney | david.daney@cavium.com | 1323295408 |  | MIPS: Octeon: Move some Ethernet support files out of staging.  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Cc: netdev@vger.kernel.org Cc: devel@driverdev.osuosl.org Acked-by: Greg Kroah-Hartman <gregkh@suse.de> Patchwork: https://patchwork.linux-mips.org/patch/2942/ Patchwork: https://patchwork.linux-mips.org/patch/3012/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-pemx-defs.h | s | 14K | 484 | David Daney | david.daney@cavium.com | 1323295409 |  | MIPS: Octeon: Update SOC PCI related register definitions for new chips.  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Patchwork: https://patchwork.linux-mips.org/patch/2986/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-spinlock.h | s | 6.4K | 205 | David Daney | ddaney@caviumnetworks.com | 1231667840 |  | MIPS: Add Cavium OCTEON processor support files to arch/mips/cavium-octeon/executive and asm/octeon.  These files are used to coordinate resource sharing between all of the programs running on the OCTEON SOC.  The OCTEON processor has many CPU cores (current parts have up to 16, but more are possible).  It also has a variety of on-chip hardware blocks for things like network acceleration, encryption and RAID.  One typical configuration is to run Linux on several of the CPU cores, and other dedicated applications on the other cores.  Resource allocation between the various programs running on the system (Linux kernel and other dedicated applications) needs to be coordinated.  The code we use to do this we call the 'executive'.  All of this resource allocation and sharing code is gathered together in the executive directory.  Included in the patch set are the following files:  cvmx-bootmem.c and cvmx-sysinfo.c -- Coordinate memory allocation. All memory used by the Linux kernel is obtained here at boot time.  cvmx-l2c.c -- Coordinates operations on the shared level 2 cache.  octeon-model.c  -- Probes chip capabilities and version.  The corresponding headers are in asm/octeon.  Signed-off-by: Tomaso Paoletti <tpaoletti@caviumnetworks.com> Signed-off-by: David Daney <ddaney@caviumnetworks.com> Signed-off-by: Ralf Baechle <ralf@linux-mips.org>   create mode 100644 arch/mips/cavium-octeon/executive/Makefile  create mode 100644 arch/mips/cavium-octeon/executive/cvmx-bootmem.c  create mode 100644 arch/mips/cavium-octeon/executive/cvmx-l2c.c  create mode 100644 arch/mips/cavium-octeon/executive/cvmx-sysinfo.c  create mode 100644 arch/mips/cavium-octeon/executive/octeon-model.c  create mode 100644 arch/mips/include/asm/octeon/cvmx-asm.h  create mode 100644 arch/mips/include/asm/octeon/cvmx-bootinfo.h  create mode 100644 arch/mips/include/asm/octeon/cvmx-bootmem.h  create mode 100644 arch/mips/include/asm/octeon/cvmx-l2c.h  create mode 100644 arch/mips/include/asm/octeon/cvmx-packet.h  create mode 100644 arch/mips/include/asm/octeon/cvmx-spinlock.h  create mode 100644 arch/mips/include/asm/octeon/cvmx-sysinfo.h  create mode 100644 arch/mips/include/asm/octeon/cvmx.h  create mode 100644 arch/mips/include/asm/octeon/octeon-feature.h  create mode 100644 arch/mips/include/asm/octeon/octeon-model.h
f | cvmx-fau.h | s | 18K | 559 | David Daney | david.daney@cavium.com | 1323295408 |  | MIPS: Octeon: Move some Ethernet support files out of staging.  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Cc: netdev@vger.kernel.org Cc: devel@driverdev.osuosl.org Acked-by: Greg Kroah-Hartman <gregkh@suse.de> Patchwork: https://patchwork.linux-mips.org/patch/2942/ Patchwork: https://patchwork.linux-mips.org/patch/3012/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-helper-util.h | s | 6.0K | 196 | David Daney | david.daney@cavium.com | 1323295408 |  | MIPS: Octeon: Move some Ethernet support files out of staging.  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Cc: netdev@vger.kernel.org Cc: devel@driverdev.osuosl.org Acked-by: Greg Kroah-Hartman <gregkh@suse.de> Patchwork: https://patchwork.linux-mips.org/patch/2942/ Patchwork: https://patchwork.linux-mips.org/patch/3012/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-bootinfo.h | s | 11K | 323 | David Daney | david.daney@cavium.com | 1323295408 |  | MIPS: Octeon: Update bootloader board type constants.  Many new types of boards exist, so lets recognize them.  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Cc: netdev@vger.kernel.org Cc: devel@driverdev.osuosl.org Acked-by: Greg Kroah-Hartman <gregkh@suse.de> Patchwork: https://patchwork.linux-mips.org/patch/2940/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | octeon-feature.h | s | 6.9K | 211 | David Daney | david.daney@cavium.com | 1323295409 |  | MIPS: Octeon: Update feature test functions for new chips and features.  cvmx.h was rearranged to fix include file ordering problems, but there is no change other than moving some definitions around.  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Patchwork: https://patchwork.linux-mips.org/patch/2984/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-pci-defs.h | s | 38K | 1490 | David Daney | ddaney@caviumnetworks.com | 1288375713 |  | MIPS: Octeon: Update register definitions for CN63XX chips  The CN63XX is a new 6-CPU SOC based on the new OCTEON II CPU cores.  Join some lines back together.  This makes some of them exceed 80 columns, but they are uninteresting and this unclutters things.  Signed-off-by: David Daney <ddaney@caviumnetworks.com> Patchwork: http://patchwork.linux-mips.org/patch/1668/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-gpio-defs.h | s | 7.2K | 232 | David Daney | ddaney@caviumnetworks.com | 1288375713 |  | MIPS: Octeon: Update register definitions for CN63XX chips  The CN63XX is a new 6-CPU SOC based on the new OCTEON II CPU cores.  Join some lines back together.  This makes some of them exceed 80 columns, but they are uninteresting and this unclutters things.  Signed-off-by: David Daney <ddaney@caviumnetworks.com> Patchwork: http://patchwork.linux-mips.org/patch/1668/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-helper-xaui.h | s | 3.4K | 98 | David Daney | david.daney@cavium.com | 1323295409 |  | MIPS: Octeon: Rearrange CVMX files in preperation for device tree  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Cc: netdev@vger.kernel.org Cc: devel@driverdev.osuosl.org Acked-by: Greg Kroah-Hartman <gregkh@suse.de> Patchwork: https://patchwork.linux-mips.org/patch/2941/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-npei-defs.h | s | 59K | 2368 | David Daney | david.daney@cavium.com | 1323295409 |  | MIPS: Octeon: Update SOC PCI related register definitions for new chips.  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Patchwork: https://patchwork.linux-mips.org/patch/2986/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-pko-defs.h | s | 31K | 1089 | David Daney | david.daney@cavium.com | 1323295408 |  | MIPS: Octeon: Move some Ethernet support files out of staging.  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Cc: netdev@vger.kernel.org Cc: devel@driverdev.osuosl.org Acked-by: Greg Kroah-Hartman <gregkh@suse.de> Patchwork: https://patchwork.linux-mips.org/patch/2942/ Patchwork: https://patchwork.linux-mips.org/patch/3012/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-sli-defs.h | s | 57K | 2074 | David Daney | david.daney@cavium.com | 1323295409 |  | MIPS: Octeon: Update SOC PCI related register definitions for new chips.  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Patchwork: https://patchwork.linux-mips.org/patch/2986/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-pciercx-defs.h | s | 55K | 1893 | David Daney | david.daney@cavium.com | 1323295409 |  | MIPS: Octeon: Update SOC PCI related register definitions for new chips.  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Patchwork: https://patchwork.linux-mips.org/patch/2986/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | octeon.h | s | 8.4K | 242 | David Daney | ddaney@caviumnetworks.com | 1301402886 |  | MIPS: Octeon: Rewrite interrupt handling code.  This includes conversion to new style irq_chip functions, and correctly enabling/disabling per-CPU interrupts.  The hardware interrupt bit to irq number mapping is now done with a flexible map, instead of by bit twiddling the irq number.  [ tglx: Adjusted to new irq_cpu_on/offline callbacks and         __irq_set_affinity_lock ]  Signed-off-by: David Daney <ddaney@caviumnetworks.com> Cc: linux-mips@linux-mips.org Cc: ralf@linux-mips.org LKML-Reference: <1301081931-11240-5-git-send-email-ddaney@caviumnetworks.com> Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
f | cvmx-dbg-defs.h | s | 2.1K | 68 | David Daney | david.daney@cavium.com | 1323295408 |  | MIPS: Octeon: Move some Ethernet support files out of staging.  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Cc: netdev@vger.kernel.org Cc: devel@driverdev.osuosl.org Acked-by: Greg Kroah-Hartman <gregkh@suse.de> Patchwork: https://patchwork.linux-mips.org/patch/2942/ Patchwork: https://patchwork.linux-mips.org/patch/3012/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-scratch.h | s | 3.8K | 127 | David Daney | david.daney@cavium.com | 1323295408 |  | MIPS: Octeon: Move some Ethernet support files out of staging.  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Cc: netdev@vger.kernel.org Cc: devel@driverdev.osuosl.org Acked-by: Greg Kroah-Hartman <gregkh@suse.de> Patchwork: https://patchwork.linux-mips.org/patch/2942/ Patchwork: https://patchwork.linux-mips.org/patch/3012/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-helper-loop.h | s | 1.9K | 56 | David Daney | david.daney@cavium.com | 1323295409 |  | MIPS: Octeon: Rearrange CVMX files in preperation for device tree  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Cc: netdev@vger.kernel.org Cc: devel@driverdev.osuosl.org Acked-by: Greg Kroah-Hartman <gregkh@suse.de> Patchwork: https://patchwork.linux-mips.org/patch/2941/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-l2d-defs.h | s | 9.5K | 342 | David Daney | ddaney@caviumnetworks.com | 1288375713 |  | MIPS: Octeon: Update register definitions for CN63XX chips  The CN63XX is a new 6-CPU SOC based on the new OCTEON II CPU cores.  Join some lines back together.  This makes some of them exceed 80 columns, but they are uninteresting and this unclutters things.  Signed-off-by: David Daney <ddaney@caviumnetworks.com> Patchwork: http://patchwork.linux-mips.org/patch/1668/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-iob-defs.h | s | 19K | 586 | David Daney | ddaney@caviumnetworks.com | 1288375713 |  | MIPS: Octeon: Update register definitions for CN63XX chips  The CN63XX is a new 6-CPU SOC based on the new OCTEON II CPU cores.  Join some lines back together.  This makes some of them exceed 80 columns, but they are uninteresting and this unclutters things.  Signed-off-by: David Daney <ddaney@caviumnetworks.com> Patchwork: http://patchwork.linux-mips.org/patch/1668/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-fpa.h | s | 8.1K | 274 | David Daney | david.daney@cavium.com | 1323295408 |  | MIPS: Octeon: Move some Ethernet support files out of staging.  Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Cc: netdev@vger.kernel.org Cc: devel@driverdev.osuosl.org Acked-by: Greg Kroah-Hartman <gregkh@suse.de> Patchwork: https://patchwork.linux-mips.org/patch/2942/ Patchwork: https://patchwork.linux-mips.org/patch/3012/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
f | cvmx-helper-errata.h | s | 1.2K | 30 | David Daney | ddaney@caviumnetworks.com | 1245233185 |  | MIPS: Add Cavium OCTEON PCI support.  This patch adds support for PCI and PCIe to the base Cavium OCTEON processor support.  Signed-off-by: David Daney <ddaney@caviumnetworks.com> Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
