<profile>

<section name = "Vivado HLS Report for 'draw'" level="0">
<item name = "Date">Tue Dec  6 11:23:29 2016
</item>
<item name = "Version">2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)</item>
<item name = "Project">prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq zynq_fpv6 </item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">6.67, 5.81, 0.83</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, ?, -, -, ?, no</column>
<column name=" + Loop 1.1">?, ?, 5, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, 0, 597</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 36</column>
<column name="Register">-, -, 115, -</column>
<column name="ShiftMemory">-, -, 0, 2</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="7">Memory, Module, BRAM_18K, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Shift register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="exitcond_reg_593">0, 1, 1, 0</column>
<column name="tmp_3_reg_611">0, 1, 1, 0</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_V_fu_232_p2">+, 0, 0, 12, 12, 1</column>
<column name="j_V_fu_247_p2">+, 0, 0, 12, 12, 1</column>
<column name="dst_data_stream_0_V_din">Select, 0, 0, 8, 1, 1</column>
<column name="dst_data_stream_1_V_din">Select, 0, 0, 8, 1, 2</column>
<column name="dst_data_stream_2_V_din">Select, 0, 0, 8, 1, 1</column>
<column name="sel_tmp11_fu_479_p3">Select, 0, 0, 8, 1, 1</column>
<column name="sel_tmp13_fu_489_p3">Select, 0, 0, 8, 1, 8</column>
<column name="sel_tmp14_fu_429_p3">Select, 0, 0, 7, 1, 7</column>
<column name="sel_tmp15_fu_505_p3">Select, 0, 0, 8, 1, 8</column>
<column name="sel_tmp16_fu_511_p3">Select, 0, 0, 8, 1, 8</column>
<column name="sel_tmp3_fu_446_p3">Select, 0, 0, 8, 1, 8</column>
<column name="sel_tmp5_fu_452_p3">Select, 0, 0, 7, 1, 2</column>
<column name="sel_tmp6_fu_463_p3">Select, 0, 0, 8, 1, 8</column>
<column name="sel_tmp9_cast_fu_405_p3">Select, 0, 0, 7, 1, 7</column>
<column name="ap_sig_bdd_414">and, 0, 0, 2, 1, 1</column>
<column name="ap_sig_bdd_482">and, 0, 0, 2, 1, 1</column>
<column name="or_cond5_fu_291_p2">and, 0, 0, 2, 1, 1</column>
<column name="sel_tmp10_fu_424_p2">and, 0, 0, 2, 1, 1</column>
<column name="sel_tmp2_fu_400_p2">and, 0, 0, 2, 1, 1</column>
<column name="sel_tmp4_fu_375_p2">and, 0, 0, 2, 1, 1</column>
<column name="sel_tmp8_fu_390_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond4_fu_227_p2">icmp, 0, 0, 14, 12, 12</column>
<column name="exitcond_fu_242_p2">icmp, 0, 0, 14, 12, 12</column>
<column name="p_not_fu_256_p2">icmp, 0, 0, 40, 32, 1</column>
<column name="tmp_15_fu_334_p2">icmp, 0, 0, 8, 8, 2</column>
<column name="tmp_16_fu_347_p2">icmp, 0, 0, 40, 32, 1</column>
<column name="tmp_17_fu_353_p2">icmp, 0, 0, 40, 32, 1</column>
<column name="tmp_1_fu_285_p2">icmp, 0, 0, 40, 32, 9</column>
<column name="tmp_3_fu_306_p2">icmp, 0, 0, 40, 32, 32</column>
<column name="tmp_4_fu_312_p2">icmp, 0, 0, 40, 32, 32</column>
<column name="tmp_5_fu_318_p2">icmp, 0, 0, 40, 32, 32</column>
<column name="tmp_6_fu_323_p2">icmp, 0, 0, 40, 32, 32</column>
<column name="tmp_7_fu_262_p2">icmp, 0, 0, 40, 32, 9</column>
<column name="tmp_8_fu_279_p2">icmp, 0, 0, 40, 32, 1</column>
<column name="ap_sig_bdd_114">or, 0, 0, 2, 1, 1</column>
<column name="ap_sig_bdd_132">or, 0, 0, 2, 1, 1</column>
<column name="ap_sig_bdd_73">or, 0, 0, 2, 1, 1</column>
<column name="or_cond7_fu_343_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_cond_fu_268_p2">or, 0, 0, 2, 1, 1</column>
<column name="sel_tmp3_demorgan_fu_359_p2">or, 0, 0, 2, 1, 1</column>
<column name="sel_tmp5_demorgan_fu_364_p2">or, 0, 0, 2, 1, 1</column>
<column name="sel_tmp7_demorgan_fu_380_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp2_fu_328_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_19_fu_413_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_20_fu_459_p2">or, 0, 0, 2, 1, 1</column>
<column name="sel_tmp1_fu_395_p2">xor, 0, 0, 2, 1, 2</column>
<column name="sel_tmp7_fu_384_p2">xor, 0, 0, 2, 1, 2</column>
<column name="sel_tmp9_fu_419_p2">xor, 0, 0, 2, 1, 2</column>
<column name="sel_tmp_fu_369_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="t_V_7_reg_194">12, 2, 12, 24</column>
<column name="t_V_phi_fu_209_p4">12, 2, 12, 24</column>
<column name="t_V_reg_205">12, 2, 12, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="4">Name, FF, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 2, 0</column>
<column name="ap_done_reg">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it3">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it4">1, 1, 0</column>
<column name="ap_reg_ppstg_sel_tmp4_reg_656_pp0_it3">1, 1, 0</column>
<column name="exitcond_reg_593">1, 1, 0</column>
<column name="i_V_reg_582">12, 12, 0</column>
<column name="j_V_reg_597">12, 12, 0</column>
<column name="or_cond7_reg_634">1, 1, 0</column>
<column name="pixel_out_val_0_fu_96">8, 8, 0</column>
<column name="pixel_out_val_1_fu_100">8, 8, 0</column>
<column name="pixel_out_val_2_fu_92">8, 8, 0</column>
<column name="sel_tmp10_reg_675">1, 1, 0</column>
<column name="sel_tmp14_reg_682">5, 8, 3</column>
<column name="sel_tmp4_reg_656">1, 1, 0</column>
<column name="sel_tmp5_demorgan_reg_650">1, 1, 0</column>
<column name="sel_tmp9_cast_reg_663">3, 8, 5</column>
<column name="state">1, 2, 1</column>
<column name="state_loc_2_fu_104">1, 32, 31</column>
<column name="t_V_7_reg_194">12, 12, 0</column>
<column name="t_V_reg_205">12, 12, 0</column>
<column name="tmp2_reg_623">1, 1, 0</column>
<column name="tmp_15_reg_628">1, 1, 0</column>
<column name="tmp_16_reg_639">1, 1, 0</column>
<column name="tmp_17_reg_645">1, 1, 0</column>
<column name="tmp_19_reg_668">1, 1, 0</column>
<column name="tmp_3_reg_611">1, 1, 0</column>
<column name="tmp_4_reg_618">1, 1, 0</column>
<column name="tmp_s_reg_587">12, 32, 20</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, , draw, return value</column>
<column name="ap_rst">in, 1, , draw, return value</column>
<column name="ap_start">in, 1, , draw, return value</column>
<column name="ap_done">out, 1, , draw, return value</column>
<column name="ap_continue">in, 1, , draw, return value</column>
<column name="ap_idle">out, 1, , draw, return value</column>
<column name="ap_ready">out, 1, , draw, return value</column>
<column name="src_rows_V_read">in, 12, ap_none, src_rows_V_read, scalar</column>
<column name="src_cols_V_read">in, 12, ap_none, src_cols_V_read, scalar</column>
<column name="src_data_stream_0_V_dout">in, 8, ap_fifo, src_data_stream_0_V, pointer</column>
<column name="src_data_stream_0_V_empty_n">in, 1, ap_fifo, src_data_stream_0_V, pointer</column>
<column name="src_data_stream_0_V_read">out, 1, ap_fifo, src_data_stream_0_V, pointer</column>
<column name="dst_data_stream_0_V_din">out, 8, ap_fifo, dst_data_stream_0_V, pointer</column>
<column name="dst_data_stream_0_V_full_n">in, 1, ap_fifo, dst_data_stream_0_V, pointer</column>
<column name="dst_data_stream_0_V_write">out, 1, ap_fifo, dst_data_stream_0_V, pointer</column>
<column name="dst_data_stream_1_V_din">out, 8, ap_fifo, dst_data_stream_1_V, pointer</column>
<column name="dst_data_stream_1_V_full_n">in, 1, ap_fifo, dst_data_stream_1_V, pointer</column>
<column name="dst_data_stream_1_V_write">out, 1, ap_fifo, dst_data_stream_1_V, pointer</column>
<column name="dst_data_stream_2_V_din">out, 8, ap_fifo, dst_data_stream_2_V, pointer</column>
<column name="dst_data_stream_2_V_full_n">in, 1, ap_fifo, dst_data_stream_2_V, pointer</column>
<column name="dst_data_stream_2_V_write">out, 1, ap_fifo, dst_data_stream_2_V, pointer</column>
<column name="bb_top_V_dout">in, 32, ap_fifo, bb_top_V, pointer</column>
<column name="bb_top_V_empty_n">in, 1, ap_fifo, bb_top_V, pointer</column>
<column name="bb_top_V_read">out, 1, ap_fifo, bb_top_V, pointer</column>
<column name="bb_bottom_V_dout">in, 32, ap_fifo, bb_bottom_V, pointer</column>
<column name="bb_bottom_V_empty_n">in, 1, ap_fifo, bb_bottom_V, pointer</column>
<column name="bb_bottom_V_read">out, 1, ap_fifo, bb_bottom_V, pointer</column>
<column name="bb_left_V_dout">in, 32, ap_fifo, bb_left_V, pointer</column>
<column name="bb_left_V_empty_n">in, 1, ap_fifo, bb_left_V, pointer</column>
<column name="bb_left_V_read">out, 1, ap_fifo, bb_left_V, pointer</column>
<column name="bb_right_V_dout">in, 32, ap_fifo, bb_right_V, pointer</column>
<column name="bb_right_V_empty_n">in, 1, ap_fifo, bb_right_V, pointer</column>
<column name="bb_right_V_read">out, 1, ap_fifo, bb_right_V, pointer</column>
<column name="err_V_dout">in, 32, ap_fifo, err_V, pointer</column>
<column name="err_V_empty_n">in, 1, ap_fifo, err_V, pointer</column>
<column name="err_V_read">out, 1, ap_fifo, err_V, pointer</column>
<column name="val_V_V_dout">in, 1, ap_fifo, val_V_V, pointer</column>
<column name="val_V_V_empty_n">in, 1, ap_fifo, val_V_V, pointer</column>
<column name="val_V_V_read">out, 1, ap_fifo, val_V_V, pointer</column>
</table>
</item>
</section>
</profile>
