Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 13a29edd1a0f4f7d9b107dc1475e795f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot e1_Count_consec_ones_behav xil_defaultlib.e1_Count_consec_ones -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.e1_count_consec_ones
Built simulation snapshot e1_Count_consec_ones_behav
