/* vim: ts=2:sw=2:expandtab
 *
 * VHDE - The VHDL Diagram Editor
 * Copyright (C) 2009-2010  Maurice van der Pot <griffon26@kfk4ever.com>
 *
 * This program is free software: you can redistribute it and/or modify
 * it under the terms of the GNU Affero General Public License as
 * published by the Free Software Foundation, either version 3 of the
 * License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU Affero General Public License for more details.
 *
 * You should have received a copy of the GNU Affero General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 *
 */

#include "vhdl_entity.h"
#include "vhdl_fragment.h"
#include "vhdl_port.h"

VHDLEntity::VHDLEntity(const Glib::ustring &name):
  m_name(name),
  m_pDeclarativePart(nullptr)
{
  printf("VHDLEntity(%p)::VHDLEntity(%s)\n", this, name.c_str());

}

void VHDLEntity::init_setDeclarativePart(std::unique_ptr<VHDLFragment> pFragment)
{
  g_assert(m_init);
  g_assert(!m_pDeclarativePart);
  g_assert(pFragment);
  m_pDeclarativePart = std::move(pFragment);
}

void VHDLEntity::setName(const Glib::ustring &name)
{
  m_name = name;
  name_changed.emit(name);
}

const Glib::ustring &VHDLEntity::getName()
{
  return m_name;
}


VHDLPort *VHDLEntity::createPort(Direction dir, const Glib::ustring &name)
{
  printf("VHDLEntity::createPort(%s, %s)\n", DIR_TO_NAME(dir), name.c_str());
  auto pVHDLPort = std::make_unique<VHDLPort>(name);
  auto pRawVHDLPort = pVHDLPort.get();
  pVHDLPort->setDirection(dir);
  pVHDLPort->setType(VHDLType("std_logic"));
  addPort(std::move(pVHDLPort));
  return pRawVHDLPort;
}

void VHDLEntity::destroyPort(VHDLPort *pPort)
{
  printf("VHDLEntity(%p)::destroyPort(%s)\n", this, pPort->getName().c_str());
  removePort(pPort);
}

/*

  entity INV is
    port (A: in STD_LOGIC;
    F: out STD_LOGIC);
  end INV;

*/
bool VHDLEntity::write(std::ostream &outStream, int indent)
{
  Glib::ustring indentString(indent, ' ');

  outStream << indentString << "entity " << m_name << " is\n";

  if(m_pGenerics)
  {
    outStream << indentString << "  " << m_pGenerics->getText() << "\n";
  }

  if(m_ports.size() > 0)
  {
    outStream << indentString << "  port (\n";
    for(auto pit = m_ports.begin(); pit != m_ports.end(); pit++)
    {
      if(pit != m_ports.begin())
      {
        outStream << ";\n";
      }
      (*pit)->write(outStream, indent + 4);
    }
    outStream << "\n" << indentString << "  );\n";
  }

  if(m_pDeclarativePart)
  {
    outStream << indentString << "  " << m_pDeclarativePart->getText() << "\n";
  }

  outStream << indentString << "end " << m_name << ";\n\n";

  return true;
}
