/*
 * Stm32F103C8.h
 *
 *  Created on: Mar 2, 2024
 *      Author: MARIO
 */

#ifndef MCAL_STM32F103C8_H_
#define MCAL_STM32F103C8_H_

//-----------------------------
//Includes
//-----------------------------
#include  "stdlib.h"
#include <stdint.h>

//-----------------------------
//Base addresses for Memories
//-----------------------------
#define FLASG_MEMORY_BASE 			0x08000000UL
#define SYSTEM_MEMORY_BASE		 	0x1FFFF000UL
#define SRAM_MEMORY_BASE 			0x20000000UL

#define Peripherals_BASE 			0x40000000UL

#define cortex_m3_Peripherals_BASE 	0xE0000000UL

//-----------------------------
//Base addresses for AHB Peripherals
//-----------------------------
//RCC
#define RCC_BASE					0x40021000UL
//-----------------------------
//Base addresses for APB2 Peripherals
//-----------------------------
//GPIO
//A,B FULLY included LQFP48
#define GPIOA_BASE					0x40010800UL
#define GPIOB_BASE					0x40010C00UL

//C,D PARTIAL FULLY included LQFP48
#define GPIOC_BASE					0x40011000UL
#define GPIOD_BASE					0x40011400UL

//E, NOT included LQFP48
#define GPIOE_BASE					0x40011800UL

//NVIC
#define NVIC_Base     				0xE000E100UL

//EXTI BASE
#define EXTI_BASE					0x40010400UL

//AFIO BASE
#define AFIO_BASE					0x40010000UL

//TIMERS BASE
//GENEROL PURPOSE TIMERS



#define TIMER1_BASE					0x40012C00UL
#define TIMER2_BASE					0x40000000UL
#define TIMER3_BASE					0x40000400UL
#define TIMER4_BASE					0x40000800UL
#define TIMER5_BASE					0x40000C00UL

#define TIMER6_BASE					0x40001000UL
#define TIMER7_BASE					0x40001400UL

#define TIMER8_BASE					0x40013400UL

#define TIMER9_BASE					0x40014C00UL
#define TIMER10_BASE				0x40015000UL
#define TIMER11_BASE				0x40015400UL

#define TIMER12_BASE				0x40001800UL
#define TIMER13_BASE				0x40001C00UL
#define TIMER14_BASE				0x40002000UL








//UART BASE
#define USART1_BASE 				0x40013800UL

//UART_BASE APB1
#define USART2_BASE 				0x40004400UL
#define USART3_BASE 				0x40004800UL




//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral register:
//-*-*-*-*-*-*-*-*-*-*-*

//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral register: RCC
//-*-*-*-*-*-*-*-*-*-*-*

typedef struct
{
	volatile uint32_t CR;
	volatile uint32_t CFGR;
	volatile uint32_t CIR;
	volatile uint32_t APB2RSTR;
	volatile uint32_t APB1RSTR;
	volatile uint32_t AHBENR;              //Main bus
	volatile uint32_t APB2ENR;
	volatile uint32_t APB1ENR;
	volatile uint32_t BDCR;
}RCC_TypeDef;


//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral register: GPIO
//-*-*-*-*-*-*-*-*-*-*-*
typedef struct
{
	volatile uint32_t CRL;
	volatile uint32_t CRH;
	volatile uint32_t IDR;
	volatile uint32_t ODR;
	volatile uint32_t BSRR;
	volatile uint32_t BRR;
	volatile uint32_t LCKR;
}GPIO_Type_Def;



//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral register: EXTI
//-*-*-*-*-*-*-*-*-*-*-*

typedef struct
{
	volatile uint32_t IMR;
	volatile uint32_t EMR;
	volatile uint32_t RTSR;
	volatile uint32_t FTSR;
	volatile uint32_t SWIER;
	volatile uint32_t PR;

}EXTI_TypeDef;



//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral register: AFIO
//-*-*-*-*-*-*-*-*-*-*-*

typedef struct
{
	volatile uint32_t EVCR;
	volatile uint32_t MAPR;
	volatile uint32_t EXTICR[4];
	uint32_t RESREVED;
	volatile uint32_t MAPR2;

}AFIO_TypeDef;

//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral register: USART
//-*-*-*-*-*-*-*-*-*-*-*

typedef struct
{
	volatile uint32_t SR;
	volatile uint32_t DR;
	volatile uint32_t BRR;
	volatile uint32_t CR1;
	volatile uint32_t CR2 ;
	volatile uint32_t CR3 ;
	volatile uint32_t GTPR;

}USART_TypeDef;




//-*-*-*-*-*-*-*-*-*-*-*--*-*-*-*-*-*-*-*-*-*-*--*-*-*-*-*-*-*-*-*-*-*--*-*-*-*-*-*-*-*-*-*-*--*-*-*-*
//////////////////////////////////////Peripheral registerS: TIMERS/////////////////////////////////////
//-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*--*-*-*-*-*-*-*-*-*-*-*--*-*-*-*-*-*-*-*-*-*-*--*-*-*-*-


typedef struct
{
	volatile uint32_t CR1;
	volatile uint32_t CR2;
	volatile uint32_t SMCR;
	volatile uint32_t DIER;
	volatile uint32_t SR;
	volatile uint32_t EGR;
	volatile uint32_t CCMR1;
	volatile uint32_t CCMR2;
	volatile uint32_t CCER;
	volatile uint32_t CNT ;
	volatile uint32_t PSC;
	volatile uint32_t ARR;
	volatile uint32_t RCR;
	volatile uint32_t CCR1;
	volatile uint32_t CCR2;
	volatile uint32_t CCR3;
	volatile uint32_t CCR4;
	volatile uint32_t BDTR;
	volatile uint32_t DCR;
	volatile uint32_t DMAR;

}TIMER_TypeDef;



//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral Instants:
//-*-*-*-*-*-*-*-*-*-*-*
#define GPIOA   		(((GPIO_Type_Def *) GPIOA_BASE))
#define GPIOB   		(((GPIO_Type_Def *) GPIOB_BASE))
#define GPIOC   		(((GPIO_Type_Def *) GPIOC_BASE))
#define GPIOD   		(((GPIO_Type_Def *) GPIOD_BASE))
#define GPIOE   		(((GPIO_Type_Def *) GPIOE_BASE))

#define RCC     		(((RCC_TypeDef *) RCC_BASE))

#define EXTI   			(((EXTI_TypeDef *) EXTI_BASE))

#define AFIO   			(((AFIO_TypeDef *) AFIO_BASE))

// timers
#define TIMER1           (((TIMER_TypeDef *) TIMER1_BASE))
#define TIMER2           (((TIMER_TypeDef *) TIMER2_BASE))
#define TIMER3           (((TIMER_TypeDef *) TIMER3_BASE))
#define TIMER4           (((TIMER_TypeDef *) TIMER4_BASE))
#define TIMER5           (((TIMER_TypeDef *) TIMER5_BASE))
#define TIMER6           (((TIMER_TypeDef *) TIMER6_BASE))
#define TIMER7           (((TIMER_TypeDef *) TIMER7_BASE))
#define TIMER8           (((TIMER_TypeDef *) TIMER8_BASE))
#define TIMER9         	 (((TIMER_TypeDef *) TIMER9_BASE))
#define TIMER10          (((TIMER_TypeDef *) TIMER10_BASE))
#define TIMER11          (((TIMER_TypeDef *) TIMER11_BASE))
#define TIMER12          (((TIMER_TypeDef *) TIMER12_BASE))
#define TIMER13          (((TIMER_TypeDef *) TIMER13_BASE))
#define TIMER14          (((TIMER_TypeDef *) TIMER14_BASE))

#define USART1 			((USART_TypeDef * )USART1_BASE)
#define USART2 			((USART_TypeDef * )USART2_BASE)
#define USART3 			((USART_TypeDef * )USART3_BASE)

//-*-*-*-*-*-*-*-*-*-*-*-
//clock enable Macros:
//-*-*-*-*-*-*-*-*-*-*-*

#define RCC_GPIOA_CLK_EN()   (RCC->APB2ENR |= 1<<2)
#define RCC_GPIOB_CLK_EN()   (RCC->APB2ENR |= 1<<3)
#define RCC_GPIOC_CLK_EN()   (RCC->APB2ENR |= 1<<4)
#define RCC_GPIOD_CLK_EN()   (RCC->APB2ENR |= 1<<5)
#define RCC_GPIOE_CLK_EN()   (RCC->APB2ENR |= 1<<6)



#define AFIO_GPIO_CLK_EN()    (RCC->APB2ENR |= 1<<0)

//timers
#define RCC_TIMER2_CLK_EN()    (RCC->APB1ENR |= 1<<0)
#define RCC_TIMER3_CLK_EN()    (RCC->APB1ENR |= 1<<1)
#define RCC_TIMER4_CLK_EN()    (RCC->APB1ENR |= 1<<2)
#define RCC_TIMER5_CLK_EN()    (RCC->APB1ENR |= 1<<3)
#define RCC_TIMER6_CLK_EN()    (RCC->APB1ENR |= 1<<4)
#define RCC_TIMER7_CLK_EN()    (RCC->APB1ENR |= 1<<5)

#define RCC_TIMER12_CLK_EN()   (RCC->APB1ENR |= 1<<6)
#define RCC_TIMER13_CLK_EN()   (RCC->APB1ENR |= 1<<7)
#define RCC_TIMER14_CLK_EN()   (RCC->APB1ENR |= 1<<8)

#define RCC_TIMER8_CLK_EN()    (RCC->APB2ENR |= 1<<13)
#define RCC_TIMER9_CLK_EN()    (RCC->APB2ENR |= 1<<19)
#define RCC_TIMER10_CLK_EN()   (RCC->APB2ENR |= 1<<20)
#define RCC_TIMER11_CLK_EN()   (RCC->APB2ENR |= 1<<21)


//CLOCK EN/DIS
#define RCC_USART1_CLK_EN()   (RCC->APB2ENR |= 1<<14)
#define RCC_USART2_CLK_EN()   (RCC->APB1ENR |= 1<<17)
#define RCC_USART3_CLK_EN()   (RCC->APB1ENR |= 1<<18)

#define RCC_USART1_RESET()   (RCC->APB2RSTR |= 1<<14)
#define RCC_USART2_RESET()   (RCC->APB1RSTR |= 1<<17)
#define RCC_USART3_RESET()   (RCC->APB1RSTR |= 1<<18)

//-*-*-*-*-*-*-*-*-*-*-*-
//Generic Macros:
//-*-*-*-*-*-*-*-*-*-*-*

//IVT

//EXTI
#define EXTI0_IRQ              6
#define EXTI1_IRQ              7
#define EXTI2_IRQ              8
#define EXTI3_IRQ              9
#define EXTI4_IRQ              10
#define EXTI5_IRQ              23
#define EXTI6_IRQ              23
#define EXTI7_IRQ              23
#define EXTI8_IRQ              23
#define EXTI9_IRQ              23
#define EXTI10_IRQ             40
#define EXTI11_IRQ             40
#define EXTI12_IRQ             40
#define EXTI13_IRQ             40
#define EXTI14_IRQ             40
#define EXTI15_IRQ             40

#define USART1_IRQ             37
#define USART2_IRQ             38
#define USART3_IRQ             39

//NVIC
#define NVIC_ISER0      (*(volatile uint32_t *)(NVIC_Base + 0x0))
#define NVIC_ISER1      (*(volatile uint32_t *)(NVIC_Base + 0x4))
#define NVIC_ISER2      (*(volatile uint32_t *)(NVIC_Base + 0x8))
#define NVIC_ICER0      (*(volatile uint32_t *)(NVIC_Base + 0x80))
#define NVIC_ICER1      (*(volatile uint32_t *)(NVIC_Base + 0x84))
#define NVIC_ICER2      (*(volatile uint32_t *)(NVIC_Base + 0x88))


//NVIC IRQ EN /DIS MACROS
#define NVIC_IRQ6_EXTI0_EN     		 (NVIC_ISER0 |= 1<<6)
#define NVIC_IRQ7_EXTI1_EN     		 (NVIC_ISER0 |= 1<<7)
#define NVIC_IRQ8_EXTI2_EN    		 (NVIC_ISER0 |= 1<<8)
#define NVIC_IRQ9_EXTI3_EN     		 (NVIC_ISER0 |= 1<<9)
#define NVIC_IRQ10_EXTI4_EN    	 	 (NVIC_ISER0 |= 1<<10)
#define NVIC_IRQ23_EXTI5_9_EN   	 (NVIC_ISER0 |= 1<<23)
#define NVIC_IRQ40_EXTI10_15_EN      (NVIC_ISER1 |= 1<<8)  //40-32=8


#define NVIC_IRQ6_EXTI0_DIS     		 (NVIC_ICER0 |= 1<<6)
#define NVIC_IRQ7_EXTI1_DIS     		 (NVIC_ICER0 |= 1<<7)
#define NVIC_IRQ8_EXTI2_DIS    			 (NVIC_ICER0 |= 1<<8)
#define NVIC_IRQ9_EXTI3_DIS     		 (NVIC_ICER0 |= 1<<9)
#define NVIC_IRQ10_EXTI4_DIS    	 	 (NVIC_ICER0 |= 1<<10)
#define NVIC_IRQ23_EXTI5_9_DIS   		 (NVIC_ICER0 |= 1<<23)
#define NVIC_IRQ40_EXTI10_15_DIS     	 (NVIC_ICER1 |= 1<<8) //40-32=8


//TIMER INT ENABLE////
//GENERAL PURPOSE
#define  NVIC_IRQ28_TIM2_EN     	 	(NVIC_ISER0 |= 1<<28)
#define  NVIC_IRQ29_TIM3_EN     		(NVIC_ISER0 |= 1<<29)
#define  NVIC_IRQ30_TIM4_EN    		 	(NVIC_ISER0 |= 1<<30)
#define  NVIC_IRQ50_TIM5_EN    		 	(NVIC_ISER1 |= 1<<18)
//BASIC TIMERS
#define  NVIC_IRQ54_TIM6_EN    		 	(NVIC_ISER1 |= 1<<22)
#define  NVIC_IRQ55_TIM7_EN    		 	(NVIC_ISER1 |= 1<<23)

//GENERAL PURPOSE
#define  NVIC_IRQ24_TIM9_EN    		 	(NVIC_ISER0 |= 1<<24)
#define  NVIC_IRQ25_TIM10_EN    	    (NVIC_ISER0 |= 1<<25)
#define  NVIC_IRQ26_TIM11_EN    		(NVIC_ISER0 |= 1<<26)
#define  NVIC_IRQ43_TIM12_EN    		(NVIC_ISER1 |= 1<<11)
#define  NVIC_IRQ44_TIM13_EN    		(NVIC_ISER1 |= 1<<12)
#define  NVIC_IRQ45_TIM14_EN    		(NVIC_ISER1 |= 1<<13)

//TIMER INT DISABLE////
//GENERAL PURPOSE
#define  NVIC_IRQ28_TIM2_DIS     	 		(NVIC_ICER0 |= 1<<28)
#define  NVIC_IRQ29_TIM3_DIS     			(NVIC_ICER0 |= 1<<29)
#define  NVIC_IRQ30_TIM4_DIS    		 	(NVIC_ICER0 |= 1<<30)
#define  NVIC_IRQ50_TIM5_DIS    		 	(NVIC_ICER1 |= 1<<18)
//BASIC TIMERS
#define  NVIC_IRQ54_TIM6_DIS    		 	(NVIC_ICER1 |= 1<<22)
#define  NVIC_IRQ55_TIM7_DIS    		 	(NVIC_ICER1 |= 1<<23)

//GDISERAL PURPOSE
#define  NVIC_IRQ24_TIM9_DIS    		 	(NVIC_ICER0 |= 1<<24)
#define  NVIC_IRQ25_TIM10_DIS    	    	(NVIC_ICER0 |= 1<<25)
#define  NVIC_IRQ26_TIM11_DIS    			(NVIC_ICER0 |= 1<<26)
#define  NVIC_IRQ43_TIM12_DIS    			(NVIC_ICER1 |= 1<<11)
#define  NVIC_IRQ44_TIM13_DIS    			(NVIC_ICER1 |= 1<<12)
#define  NVIC_IRQ45_TIM14_DIS    			(NVIC_ICER1 |= 1<<13)




//USART
#define NVIC_IRQ37_USART1_EN     	 (NVIC_ISER0 |= 1<<(USART1_IRQ - 32))
#define NVIC_IRQ38_USART2_EN     	 (NVIC_ISER0 |= 1<<(USART2_IRQ - 32))
#define NVIC_IRQ39_USART3_EN     	 (NVIC_ISER0 |= 1<<(USART3_IRQ - 32))

#define NVIC_IRQ37_USART1_DIS     	 (NVIC_ISER0 |= 1<<(USART1_IRQ - 32))
#define NVIC_IRQ38_USART2_DIS     	 (NVIC_ISER0 |= 1<<(USART2_IRQ - 32))
#define NVIC_IRQ39_USART3_DIS     	 (NVIC_ISER0 |= 1<<(USART3_IRQ - 32))




#endif /* MCAL_STM32F103C8_H_ */
