{"vcs1":{"timestamp_begin":1732443631.582674919, "rt":2.30, "ut":0.69, "st":0.28}}
{"vcselab":{"timestamp_begin":1732443633.972450757, "rt":1.58, "ut":0.31, "st":0.18}}
{"link":{"timestamp_begin":1732443635.632492361, "rt":0.41, "ut":0.15, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732443630.789044131}
{"VCS_COMP_START_TIME": 1732443630.789044131}
{"VCS_COMP_END_TIME": 1732443669.496773085}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 332820}}
{"stitch_vcselab": {"peak_mem": 231548}}
