//**************************************************************************
// RISCV Processor Tile
//--------------------------------------------------------------------------
//

package Sodor
{

import chisel3._

import Common.{SodorConfiguration, DMIIO, AsyncScratchPadMemory, DebugModule}

class SodorTile(implicit val conf: SodorConfiguration) extends Module
{
   val io = IO(new Bundle {
      val dmi = Flipped(new DMIIO())
   })
   
   val core   = Module(new Core())
   val memory = Module(new AsyncScratchPadMemory(num_core_ports = 1))
   val debug = Module(new DebugModule())

   core.io.mem <> memory.io.core_ports(0)
   debug.io.debugmem <> memory.io.debug_port
   memory.io.reset_core := debug.io.resetcore

   core.reset := debug.io.resetcore | reset.toBool
   debug.io.dmi <> io.dmi
}
 
}
