0.6
2019.1
May 24 2019
15:06:07
E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/mul_local/mul_local.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/alu.sv,1747143525,systemVerilog,,E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/bju.sv,,alu,,,,,,,,
E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/bju.sv,1747143530,systemVerilog,,E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/btb.sv,,bju,,,,,,,,
E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/btb.sv,1747143532,systemVerilog,,E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/control_unit.sv,,btb,,,,,,,,
E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/common.sv,1747918823,systemVerilog,E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/alu.sv;E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/bju.sv;E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/btb.sv;E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/control_unit.sv;E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/cpu.sv;E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/data_memory.sv;E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/decode_stage.sv;E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/decompress.sv;E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/divider.sv;E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/execute_stage.sv;E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/fetch_stage.sv;E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/fwd_unit.sv;E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/gshare.sv;E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/hazard_detect.sv;E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/lsu.sv;E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/mem_stage.sv;E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/mul_div.sv;E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/program_memory.sv;E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/register_file.sv;E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/sequential_multiplier.sv;E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/test.sv,E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/alu.sv,,$unit_common_sv;common,,,,,,,,
E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/control_unit.sv,1747918846,systemVerilog,,E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/cpu.sv,,control_unit,,,,,,,,
E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/cpu.sv,1747831863,systemVerilog,,E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/data_memory.sv,,cpu,,,,,,,,
E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/data_memory.sv,1747141727,systemVerilog,,E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/decode_stage.sv,,data_memory,,,,,,,,
E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/decode_stage.sv,1747142901,systemVerilog,,E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/decompress.sv,,decode_stage,,,,,,,,
E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/decompress.sv,1747141727,systemVerilog,,E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/divider.sv,,decompress,,,,,,,,
E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/divider.sv,1747920690,systemVerilog,E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/tb/tb_div.sv,E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/execute_stage.sv,,divider,,,,,,,,
E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/execute_stage.sv,1747831652,systemVerilog,,E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/fetch_stage.sv,,execute_stage,,,,,,,,
E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/fetch_stage.sv,1747142912,systemVerilog,,E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/fwd_unit.sv,,fetch_stage,,,,,,,,
E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/fwd_unit.sv,1747828955,systemVerilog,,E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/gshare.sv,,fwd_unit,,,,,,,,
E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/gshare.sv,1747142918,systemVerilog,,E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/hazard_detect.sv,,gshare,,,,,,,,
E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/hazard_detect.sv,1747141727,systemVerilog,,E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/lsu.sv,,hazard_detect,,,,,,,,
E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/lsu.sv,1747141727,systemVerilog,,E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/mem_stage.sv,,lsu,,,,,,,,
E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/mem_stage.sv,1747141727,systemVerilog,,E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/mul_div.sv,,mem_stage,,,,,,,,
E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/mul_div.sv,1747827676,systemVerilog,,E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/program_memory.sv,,mul_div,,,,,,,,
E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/program_memory.sv,1747142979,systemVerilog,,E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/register_file.sv,,program_memory,,,,,,,,
E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/ram2r1w.v,1747141727,verilog,,,,ram2r1w,,,,,,,,
E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/register_file.sv,1747143884,systemVerilog,,E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/sequential_multiplier.sv,,register_file,,,,,,,,
E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/sequential_multiplier.sv,1747828193,systemVerilog,,E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/test.sv,,multiplier,,,,,,,,
E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/rtl/test.sv,1747141727,systemVerilog,,,,cpu_tb,,,,,,,,
E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/tb/tb_div.sv,1747339209,systemVerilog,,,,tb_divider,,,,,,,,
E:/Course/Lund/ICP/Phase2/riscv_g5/riscv_5stage_mult_compress/tb/tb_mul.sv,1747264779,systemVerilog,,,,tb_mul_div,,,,,,,,
