8/3 = <Q:2 R:2>
4/2 = <Q:2 R:0>

C:\Users\pcost\Documents\github\Dissertation\training\leonardo_tutorials_hls\lab_01_hls\solution1\sim\verilog>set PATH= 

C:\Users\pcost\Documents\github\Dissertation\training\leonardo_tutorials_hls\lab_01_hls\solution1\sim\verilog>call E:/Pedro/Programs/Xilinx/Vivado/2022.2/bin/xelab xil_defaultlib.apatb_divide_top glbl -Oenable_linking_all_libraries  -prj divide.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib "ieee_proposed=./ieee_proposed" -s divide  
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Pedro/Programs/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_divide_top glbl -Oenable_linking_all_libraries -prj divide.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s divide 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_01_hls/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_01_hls/solution1/sim/verilog/divide.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_divide_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_01_hls/solution1/sim/verilog/divide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divide
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_01_hls/solution1/sim/verilog/divide_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divide_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_01_hls/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.divide_flow_control_loop_pipe
Compiling module xil_defaultlib.divide
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_divide_top
Compiling module work.glbl
Built simulation snapshot divide

****** xsim v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/divide/xsim_script.tcl
# xsim {divide} -autoloadwcfg -tclbatch {divide.tcl}
Time resolution is 1 ps
source divide.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [n/a] @ "125000"
// RTL Simulation : 1 / 2 [n/a] @ "165000"
// RTL Simulation : 2 / 2 [n/a] @ "195000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 255 ns : File "C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_01_hls/solution1/sim/verilog/divide.autotb.v" Line 402
## quit
INFO: [Common 17-206] Exiting xsim at Wed Nov 23 11:11:03 2022...
8/3 = <Q:2 R:2>
4/2 = <Q:2 R:0>
