--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sun Jul 03 22:39:26 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     hram_interface
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets state]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_system_c]
            247 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.052ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             byte_counter_728__i2  (from clk_system_c +)
   Destination:    FD1P3IX    SP             byte_counter_728__i2  (to clk_system_c -)

   Delay:                   5.027ns  (13.9% logic, 86.1% route), 3 logic levels.

 Constraint Details:

      5.027ns data_path byte_counter_728__i2 to byte_counter_728__i2 meets
      5.000ns delay constraint less
     -0.079ns LCE_S requirement (totaling 5.079ns) by 0.052ns

 Path Details: byte_counter_728__i2 to byte_counter_728__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              byte_counter_728__i2 (from clk_system_c)
Route         9   e 1.559                                  byte_counter[2]
LUT4        ---     0.166              B to Z              i908_2_lut_rep_17
Route        13   e 1.532                                  n1285
LUT4        ---     0.166              B to Z              i1027_4_lut_4_lut
Route         3   e 1.239                                  clk_system_N_69_enable_3
                  --------
                    5.027  (13.9% logic, 86.1% route), 3 logic levels.


Passed:  The following path meets requirements by 0.052ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             byte_counter_728__i2  (from clk_system_c +)
   Destination:    FD1P3IX    SP             byte_counter_728__i2  (to clk_system_c -)

   Delay:                   5.027ns  (13.9% logic, 86.1% route), 3 logic levels.

 Constraint Details:

      5.027ns data_path byte_counter_728__i2 to byte_counter_728__i2 meets
      5.000ns delay constraint less
     -0.079ns LCE_S requirement (totaling 5.079ns) by 0.052ns

 Path Details: byte_counter_728__i2 to byte_counter_728__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              byte_counter_728__i2 (from clk_system_c)
Route         9   e 1.559                                  byte_counter[2]
LUT4        ---     0.166              A to Z              i1_3_lut_rep_18
Route        13   e 1.532                                  n1286
LUT4        ---     0.166              A to Z              i1027_4_lut_4_lut
Route         3   e 1.239                                  clk_system_N_69_enable_3
                  --------
                    5.027  (13.9% logic, 86.1% route), 3 logic levels.


Passed:  The following path meets requirements by 0.052ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             byte_counter_728__i2  (from clk_system_c +)
   Destination:    FD1P3IX    SP             byte_counter_728__i1  (to clk_system_c -)

   Delay:                   5.027ns  (13.9% logic, 86.1% route), 3 logic levels.

 Constraint Details:

      5.027ns data_path byte_counter_728__i2 to byte_counter_728__i1 meets
      5.000ns delay constraint less
     -0.079ns LCE_S requirement (totaling 5.079ns) by 0.052ns

 Path Details: byte_counter_728__i2 to byte_counter_728__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              byte_counter_728__i2 (from clk_system_c)
Route         9   e 1.559                                  byte_counter[2]
LUT4        ---     0.166              B to Z              i908_2_lut_rep_17
Route        13   e 1.532                                  n1285
LUT4        ---     0.166              B to Z              i1027_4_lut_4_lut
Route         3   e 1.239                                  clk_system_N_69_enable_3
                  --------
                    5.027  (13.9% logic, 86.1% route), 3 logic levels.

Report: 4.948 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets state]                   |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_system_c]            |     5.000 ns|     4.948 ns|     3  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  247 paths, 27 nets, and 153 connections (58.0% coverage)


Peak memory: 66506752 bytes, TRCE: 114688 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
