; generated by Component: ARM Compiler 5.06 update 3 (build 300) Tool: ArmCC [4d35f0]
; commandline ArmCC [--list --split_sections --debug -c --asm --interleave -o.\objects\arm_negate_q31.o --asm_dir=.\Listings\ --list_dir=.\Listings\ --depend=.\objects\arm_negate_q31.d --cpu=Cortex-M4.fp --apcs=interwork -O1 --diag_suppress=9931 -I..\..\SRC\CMSIS_DSP_4_5\inc -IC:\Users\emh203\Documents\GitHub\ESC-M4\CM4_TEST\COMMON\LIB\KEIL\RTE -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\4.5.0\Device\ARM\ARMCM4\Include -IC:\Keil_v5\ARM\CMSIS\Include -D__UVISION_VERSION=521 -DARMCM4_FP -D__FPU_PRESENT=1 -DARM_MATH_CM4 --omf_browse=.\objects\arm_negate_q31.crf ..\..\SRC\CMSIS_DSP_4_5\src\BasicMathFunctions\arm_negate_q31.c]
                          THUMB

                          AREA ||i.arm_negate_q31||, CODE, READONLY, ALIGN=1

                  arm_negate_q31 PROC
;;;64     
;;;65     void arm_negate_q31(
000000  b5f0              PUSH     {r4-r7,lr}
;;;66       q31_t * pSrc,
;;;67       q31_t * pDst,
;;;68       uint32_t blockSize)
;;;69     {
;;;70       q31_t in;                                      /* Temporary variable */
;;;71       uint32_t blkCnt;                               /* loop counter */
;;;72     
;;;73     #ifndef ARM_MATH_CM0_FAMILY
;;;74     
;;;75     /* Run the below code for Cortex-M4 and Cortex-M3 */
;;;76       q31_t in1, in2, in3, in4;
;;;77     
;;;78       /*loop Unrolling */
;;;79       blkCnt = blockSize >> 2u;
000002  0893              LSRS     r3,r2,#2
000004  e015              B        |L1.50|
                  |L1.6|
;;;80     
;;;81       /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
;;;82        ** a second loop below computes the remaining 1 to 3 samples. */
;;;83       while(blkCnt > 0u)
;;;84       {
;;;85         /* C = -A */
;;;86         /* Negate and then store the results in the destination buffer. */
;;;87         in1 = *pSrc++;
000006  f8d0c000          LDR      r12,[r0,#0]
;;;88         in2 = *pSrc++;
00000a  6845              LDR      r5,[r0,#4]
;;;89         in3 = *pSrc++;
00000c  6886              LDR      r6,[r0,#8]
;;;90         in4 = *pSrc++;
00000e  68c7              LDR      r7,[r0,#0xc]
000010  3010              ADDS     r0,r0,#0x10
;;;91     
;;;92         *pDst++ = __QSUB(0, in1);
000012  2400              MOVS     r4,#0
000014  fa8cfca4          QSUB     r12,r4,r12
000018  f8c1c000          STR      r12,[r1,#0]
;;;93         *pDst++ = __QSUB(0, in2);
00001c  fa85f5a4          QSUB     r5,r4,r5
000020  604d              STR      r5,[r1,#4]
;;;94         *pDst++ = __QSUB(0, in3);
000022  fa86f5a4          QSUB     r5,r4,r6
000026  608d              STR      r5,[r1,#8]
;;;95         *pDst++ = __QSUB(0, in4);
000028  fa87f4a4          QSUB     r4,r4,r7
00002c  60cc              STR      r4,[r1,#0xc]
00002e  3110              ADDS     r1,r1,#0x10
;;;96     
;;;97         /* Decrement the loop counter */
;;;98         blkCnt--;
000030  1e5b              SUBS     r3,r3,#1
                  |L1.50|
000032  2b00              CMP      r3,#0                 ;83
000034  d1e7              BNE      |L1.6|
;;;99       }
;;;100    
;;;101      /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
;;;102       ** No loop unrolling is used. */
;;;103      blkCnt = blockSize % 0x4u;
000036  f0020203          AND      r2,r2,#3
;;;104    
;;;105    #else
;;;106    
;;;107      /* Run the below code for Cortex-M0 */
;;;108    
;;;109      /* Initialize blkCnt with number of samples */
;;;110      blkCnt = blockSize;
;;;111    
;;;112    #endif /* #ifndef ARM_MATH_CM0_FAMILY */
;;;113    
;;;114    
;;;115      while(blkCnt > 0u)
;;;116      {
;;;117        /* C = -A */
;;;118        /* Negate and then store the result in the destination buffer. */
;;;119        in = *pSrc++;
;;;120        *pDst++ = (in == INT32_MIN) ? INT32_MAX : -in;
00003a  f04f4500          MOV      r5,#0x80000000
00003e  1e6c              SUBS     r4,r5,#1
000040  e007              B        |L1.82|
                  |L1.66|
000042  c808              LDM      r0!,{r3}              ;119
000044  42ab              CMP      r3,r5
000046  d101              BNE      |L1.76|
000048  4623              MOV      r3,r4
00004a  e000              B        |L1.78|
                  |L1.76|
00004c  425b              RSBS     r3,r3,#0
                  |L1.78|
00004e  c108              STM      r1!,{r3}
;;;121    
;;;122        /* Decrement the loop counter */
;;;123        blkCnt--;
000050  1e52              SUBS     r2,r2,#1
                  |L1.82|
000052  2a00              CMP      r2,#0                 ;115
000054  d1f5              BNE      |L1.66|
;;;124      }
;;;125    }
000056  bdf0              POP      {r4-r7,pc}
;;;126    
                          ENDP


;*** Start embedded assembler ***

#line 1 "..\\..\\SRC\\CMSIS_DSP_4_5\\src\\BasicMathFunctions\\arm_negate_q31.c"
	AREA ||.rev16_text||, CODE
	THUMB
	EXPORT |__asm___16_arm_negate_q31_c_cbc64bfb____REV16|
#line 129 "..\\..\\SRC\\CMSIS_DSP_4_5\\inc\\core_cmInstr.h"
|__asm___16_arm_negate_q31_c_cbc64bfb____REV16| PROC
#line 130

 rev16 r0, r0
 bx lr
	ENDP
	AREA ||.revsh_text||, CODE
	THUMB
	EXPORT |__asm___16_arm_negate_q31_c_cbc64bfb____REVSH|
#line 144
|__asm___16_arm_negate_q31_c_cbc64bfb____REVSH| PROC
#line 145

 revsh r0, r0
 bx lr
	ENDP
	AREA ||.rrx_text||, CODE
	THUMB
	EXPORT |__asm___16_arm_negate_q31_c_cbc64bfb____RRX|
#line 300
|__asm___16_arm_negate_q31_c_cbc64bfb____RRX| PROC
#line 301

 rrx r0, r0
 bx lr
	ENDP

;*** End   embedded assembler ***
