
---------- Begin Simulation Statistics ----------
final_tick                                 9300062500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  96029                       # Simulator instruction rate (inst/s)
host_mem_usage                                 880608                       # Number of bytes of host memory used
host_op_rate                                   202188                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   104.14                       # Real time elapsed on the host
host_tick_rate                               89307144                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      21054980                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009300                       # Number of seconds simulated
sim_ticks                                  9300062500                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            21                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           7                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  47                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 13                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          7                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemWrite                       7     33.33%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         21                       # Class of executed instruction
system.cpu.workload.numSyscalls                    65                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        92017                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        184349                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           42                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       147498                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      3207923                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1783409                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2015968                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       232559                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         3531612                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          161383                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        67915                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          12704179                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          6442770                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       149081                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2422129                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1244495                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          365                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      6098885                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       21054959                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     16243268                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.296227                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.380466                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     10898888     67.10%     67.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1198192      7.38%     74.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       771665      4.75%     79.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       937270      5.77%     85.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       755394      4.65%     89.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       219134      1.35%     90.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        99189      0.61%     91.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       119041      0.73%     92.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1244495      7.66%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     16243268                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4621439                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       112444                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16966305                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2194240                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       559512      2.66%      2.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     14146925     67.19%     69.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        48504      0.23%     70.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv         2246      0.01%     70.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       628858      2.99%     73.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     73.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt          480      0.00%     73.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     73.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     73.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     73.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     73.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     73.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           54      0.00%     73.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     73.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       235759      1.12%     74.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp         4992      0.02%     74.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt        21640      0.10%     74.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       254845      1.21%     75.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           22      0.00%     75.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     75.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       656958      3.12%     78.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     78.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     78.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       476252      2.26%     80.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        45450      0.22%     81.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     81.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult       444463      2.11%     83.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     83.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     83.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     83.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     83.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     83.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     83.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     83.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     83.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     83.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     83.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1394522      6.62%     89.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1143487      5.43%     95.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       799718      3.80%     99.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       190272      0.90%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     21054959                       # Class of committed instruction
system.switch_cpus.commit.refs                3527999                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              21054959                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.860010                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.860010                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       6460195                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       28709861                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          6244836                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           3639625                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         149536                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        606337                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             2633092                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  2393                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1409010                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1523                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             3531612                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1982497                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               9990880                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         65792                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          178                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               14325910                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles         1680                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles        10402                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          299072                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.189871                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      6947848                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1944792                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.770206                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     17100531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.784962                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.112699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         12301700     71.94%     71.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           275305      1.61%     73.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           224280      1.31%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           381687      2.23%     77.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           190791      1.12%     78.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           367990      2.15%     80.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           312164      1.83%     82.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           194146      1.14%     83.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2852468     16.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     17100531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8421052                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4929102                       # number of floating regfile writes
system.switch_cpus.idleCycles                 1499573                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       178026                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2655607                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.315802                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4062184                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1407469                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         3084283                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       2938105                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1333                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        12105                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1652603                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     27155707                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       2654715                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       260372                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      24474060                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          49440                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         20332                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         149536                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         93924                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked         7914                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       186238                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          379                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          340                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1410                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       743857                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       318832                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          340                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       133316                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        44710                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28626405                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              24317920                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.584789                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          16740402                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.307408                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               24364454                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         27725793                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        15048582                       # number of integer regfile writes
system.switch_cpus.ipc                       0.537631                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.537631                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       634626      2.57%      2.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16708394     67.55%     70.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        50649      0.20%     70.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          2383      0.01%     70.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       807410      3.26%     73.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     73.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         1108      0.00%     73.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     73.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     73.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     73.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     73.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     73.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           68      0.00%     73.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     73.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       296682      1.20%     74.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp         4994      0.02%     74.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt        23891      0.10%     74.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       281930      1.14%     76.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     76.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     76.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           49      0.00%     76.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     76.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     76.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       742985      3.00%     79.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       541239      2.19%     81.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        49159      0.20%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult       471480      1.91%     83.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     83.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     83.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     83.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     83.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     83.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     83.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     83.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     83.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     83.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     83.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1705019      6.89%     90.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1219303      4.93%     95.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       988494      4.00%     99.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       204574      0.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       24734437                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         5569002                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     11124932                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      5447546                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      7849068                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              205825                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.008321                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          186277     90.50%     90.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     90.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     90.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd           131      0.06%     90.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     90.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     90.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     90.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     90.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     90.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     90.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     90.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     90.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     90.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu           2629      1.28%     91.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     91.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           4119      2.00%     93.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          2664      1.29%     95.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     95.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     95.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            6      0.00%     95.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     95.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     95.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     95.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd          320      0.16%     95.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     95.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     95.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt          714      0.35%     95.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv          172      0.08%     95.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     95.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult           15      0.01%     95.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     95.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     95.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     95.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     95.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     95.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     95.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     95.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     95.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     95.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     95.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     95.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     95.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     95.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead           4339      2.11%     97.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          2373      1.15%     99.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         2010      0.98%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           56      0.03%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       18736634                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     55669869                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     18870374                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     25407580                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           27152506                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          24734437                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3201                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      6100638                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        19576                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         2836                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      9071728                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     17100531                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.446413                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.095336                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      9747693     57.00%     57.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1569430      9.18%     66.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1386209      8.11%     74.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1098774      6.43%     80.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1389381      8.12%     88.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       685574      4.01%     92.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       666759      3.90%     96.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       343369      2.01%     98.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       213342      1.25%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     17100531                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.329801                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1984159                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                  1861                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       192444                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        65136                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      2938105                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1652603                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         9307981                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            271                       # number of misc regfile writes
system.switch_cpus.numCycles                 18600104                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         5246384                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      22939769                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         704638                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          6469388                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents          16451                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         95256                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      69211123                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       28093174                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     30446361                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           3964179                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         339139                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         149536                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       1256815                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          7506452                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     10438851                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     32792633                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        14228                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts          438                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           2681238                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts          393                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             42150056                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            55168321                       # The number of ROB writes
system.switch_cpus.timesIdled                  129448                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          757                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           26                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       440770                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        82045                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       881668                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          82071                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              84606                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8908                       # Transaction distribution
system.membus.trans_dist::CleanEvict            83108                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7726                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7726                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         84606                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       276681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       276681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 276681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6479360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      6479360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6479360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             92333                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   92333    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               92333                       # Request fanout histogram
system.membus.reqLayer2.occupancy           242895000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          488500750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   9300062500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9300062500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9300062500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   9300062500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            419829                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        41736                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       248794                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          256662                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            21069                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           21069                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        248859                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       170970                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       746510                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       576055                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1322565                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     31849664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     14391488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               46241152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          106425                       # Total snoops (count)
system.tol2bus.snoopTraffic                    570240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           547322                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.151383                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.358554                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 464493     84.87%     84.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  82803     15.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     26      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             547322                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          722454500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         288285543                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         373610349                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   9300062500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst       242391                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       106171                       # number of demand (read+write) hits
system.l2.demand_hits::total                   348562                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst       242391                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       106171                       # number of overall hits
system.l2.overall_hits::total                  348562                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         6464                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        85867                       # number of demand (read+write) misses
system.l2.demand_misses::total                  92334                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         6464                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        85867                       # number of overall misses
system.l2.overall_misses::total                 92334                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    537105500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   6766606500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7303712000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    537105500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   6766606500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7303712000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst       248855                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       192038                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               440896                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst       248855                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       192038                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              440896                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.025975                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.447135                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.209424                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.025975                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.447135                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.209424                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83091.816213                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78803.341214                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79101.002881                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83091.816213                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78803.341214                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79101.002881                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                8908                       # number of writebacks
system.l2.writebacks::total                      8908                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         6463                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        85866                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             92329                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         6463                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        85866                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            92329                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    472379000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   5907886000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6380265000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    472379000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   5907886000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6380265000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.025971                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.447130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.209412                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.025971                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.447130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.209412                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73089.741606                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68803.554375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69103.586089                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73089.741606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68803.554375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69103.586089                       # average overall mshr miss latency
system.l2.replacements                         106423                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        32828                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            32828                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        32828                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        32828                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       248792                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           248792                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       248792                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       248792                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        67662                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         67662                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_misses::.switch_cpus.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        13343                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13343                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         7725                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7726                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    503429500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     503429500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        21068                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             21069                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.366670                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.366700                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 65168.867314                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 65160.432306                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         7725                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7725                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    426179500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    426179500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.366670                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.366652                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 55168.867314                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 55168.867314                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst       242391                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             242391                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         6464                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6466                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    537105500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    537105500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst       248855                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         248857                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.025975                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.025983                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83091.816213                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83066.115063                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         6463                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6463                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    472379000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    472379000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.025971                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.025971                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73089.741606                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73089.741606                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        92828                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             92828                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        78142                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           78142                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   6263177000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6263177000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       170970                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        170970                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.457051                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.457051                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80151.224694                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80151.224694                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        78141                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        78141                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   5481706500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5481706500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.457045                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.457045                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 70151.476178                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70151.476178                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   9300062500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   255.859872                       # Cycle average of tags in use
system.l2.tags.total_refs                      691579                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    106423                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.498398                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                       500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      69.891560                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.006441                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.002637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    33.932327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   152.026907                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.273014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.132548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.593855                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999453                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           90                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7159975                       # Number of tag accesses
system.l2.tags.data_accesses                  7159975                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9300062500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst       413632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      5495424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5909248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       413632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        413760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       570112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          570112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         6463                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        85866                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               92332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         8908                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8908                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             13763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              6882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     44476260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    590901835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             635398741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        13763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     44476260                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         44490024                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       61301954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             61301954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       61301954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            13763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             6882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     44476260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    590901835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            696700694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      6213.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      6463.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     81945.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001116376750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          364                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          364                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              185275                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5830                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       92329                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       8908                       # Number of write requests accepted
system.mem_ctrls.readBursts                     92329                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     8908                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3921                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2695                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              282                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.21                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    958160500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  442040000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2615810500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10837.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29587.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    65979                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5126                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 92329                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 8908                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   59272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23489                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    257.675678                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   153.688421                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   294.770226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        10308     43.88%     43.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5683     24.19%     68.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2251      9.58%     77.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1218      5.19%     82.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          810      3.45%     86.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          546      2.32%     88.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          442      1.88%     90.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          360      1.53%     92.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1871      7.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23489                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          364                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     242.593407                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    162.811669                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    163.417883                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             60     16.48%     16.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            17      4.67%     21.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            10      2.75%     23.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            7      1.92%     25.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            9      2.47%     28.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           17      4.67%     32.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           26      7.14%     40.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           37     10.16%     50.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           50     13.74%     64.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           36      9.89%     73.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           33      9.07%     82.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           12      3.30%     86.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            8      2.20%     88.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           11      3.02%     91.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            6      1.65%     93.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            5      1.37%     94.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            5      1.37%     95.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.27%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            3      0.82%     96.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            2      0.55%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.27%     97.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            2      0.55%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            2      0.55%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      0.27%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.27%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.27%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::928-959            1      0.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           364                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.008242                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.976558                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.043114                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              181     49.73%     49.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               14      3.85%     53.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              154     42.31%     95.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      4.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           364                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5658112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  250944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  396224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5909056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               570112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       608.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        42.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    635.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     61.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9299899000                       # Total gap between requests
system.mem_ctrls.avgGap                      91862.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       413632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      5244480                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       396224                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 44476260.240186564624                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 563918790.868340969086                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 42604444.862601734698                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         6463                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        85866                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         8908                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst    206064000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   2409746500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 224270400000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31883.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28064.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25176290.97                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            110298720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             58606185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           492874200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            7020900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     733880160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4156706760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         70835040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5630221965                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        605.396143                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    151150000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    310440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8838462000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             57448440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             30534570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           138358920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           25296120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     733880160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3774209970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        392937600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5152665780                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        554.046360                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    989847250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    310440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7999764750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   9300062500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1722032                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1722040                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1722032                       # number of overall hits
system.cpu.icache.overall_hits::total         1722040                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       260464                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         260466                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       260464                       # number of overall misses
system.cpu.icache.overall_misses::total        260466                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   4207758490                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4207758490                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   4207758490                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4207758490                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1982496                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1982506                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1982496                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1982506                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.131382                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.131382                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.131382                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.131382                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 16154.856295                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16154.732249                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 16154.856295                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16154.732249                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2168                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               135                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    16.059259                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       248794                       # number of writebacks
system.cpu.icache.writebacks::total            248794                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst        11607                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        11607                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst        11607                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        11607                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       248857                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       248857                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       248857                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       248857                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   3755930992                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3755930992                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   3755930992                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3755930992                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.125527                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.125526                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.125527                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.125526                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 15092.727920                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15092.727920                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 15092.727920                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15092.727920                       # average overall mshr miss latency
system.cpu.icache.replacements                 248794                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1722032                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1722040                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       260464                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        260466                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   4207758490                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4207758490                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1982496                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1982506                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.131382                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.131382                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 16154.856295                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16154.732249                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst        11607                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        11607                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       248857                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       248857                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   3755930992                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3755930992                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.125527                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.125526                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 15092.727920                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15092.727920                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   9300062500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.977332                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1713776                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            248795                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.888306                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle               500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.001059                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    63.976273                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.999629                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999646                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4213871                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4213871                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9300062500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9300062500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   9300062500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9300062500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9300062500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   9300062500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9300062500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            6                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3451759                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3451765                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            6                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3451759                       # number of overall hits
system.cpu.dcache.overall_hits::total         3451765                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       325413                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         325414                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       325413                       # number of overall misses
system.cpu.dcache.overall_misses::total        325414                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  15686667916                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15686667916                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  15686667916                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15686667916                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3777172                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3777179                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3777172                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3777179                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.142857                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.086153                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.086153                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.142857                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.086153                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.086153                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 48205.412556                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48205.264420                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 48205.412556                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48205.264420                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       307810                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1561                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              9116                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              20                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.765906                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    78.050000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        32828                       # number of writebacks
system.cpu.dcache.writebacks::total             32828                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       133374                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       133374                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       133374                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       133374                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       192039                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       192039                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       192039                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       192039                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   8222341916                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8222341916                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   8222341916                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8222341916                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.050842                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.050842                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.050842                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.050842                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 42816.000479                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42816.000479                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 42816.000479                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42816.000479                       # average overall mshr miss latency
system.cpu.dcache.replacements                 191975                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2137620                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2137620                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       304271                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        304271                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  14969091500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  14969091500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2441891                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2441891                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.124605                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.124605                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 49196.576407                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49196.576407                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       133301                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       133301                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       170970                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       170970                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7528071500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7528071500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.070015                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070015                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 44031.534772                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44031.534772                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            6                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1314139                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1314145                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        21142                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21143                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    717576416                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    717576416                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1335281                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1335288                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.142857                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.015833                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015834                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 33940.801060                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 33939.195762                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           73                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           73                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        21069                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        21069                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    694270416                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    694270416                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.015779                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015779                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 32952.224406                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32952.224406                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   9300062500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.982016                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3635106                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            191975                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.935309                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    63.981505                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000008                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999711                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999719                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7746397                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7746397                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9300062500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON        10500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   9300052000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                10427727500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 957010                       # Simulator instruction rate (inst/s)
host_mem_usage                                 881632                       # Number of bytes of host memory used
host_op_rate                                  2001259                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.50                       # Real time elapsed on the host
host_tick_rate                               98090821                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000011                       # Number of instructions simulated
sim_ops                                      23005836                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001128                       # Number of seconds simulated
sim_ticks                                  1127665000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        17776                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         35556                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        15152                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       234071                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       131083                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       155677                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        24594                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          262095                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           14799                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         7183                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            805251                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           464912                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        15152                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             164460                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        141227                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts       838538                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts      1000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps        1950856                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      2057169                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.948321                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.216025                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1600068     77.78%     77.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       104583      5.08%     82.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        57950      2.82%     85.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        79068      3.84%     89.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        39099      1.90%     91.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        13535      0.66%     92.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        12191      0.59%     92.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         9448      0.46%     93.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       141227      6.87%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      2057169                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts             800501                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         9409                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           1330053                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                233668                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          421      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      1156993     59.31%     59.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     59.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     59.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       105174      5.39%     64.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        51394      2.63%     67.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     67.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     67.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        42602      2.18%     69.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     69.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     69.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     69.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     69.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     69.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     69.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       119159      6.11%     75.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     75.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     75.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       102604      5.26%     80.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv         5169      0.26%     81.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     81.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        64522      3.31%     84.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     84.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead        96512      4.95%     89.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        47095      2.41%     91.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       137156      7.03%     98.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        22055      1.13%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      1950856                       # Class of committed instruction
system.switch_cpus.commit.refs                 302818                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts             1000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1950856                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.255328                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.255328                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       1354951                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts        2960820                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           367382                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles            344045                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          15154                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles         88879                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses              303601                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses               73986                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              262095                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            272933                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               1616703                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          6144                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                1669077                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           30308                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.116211                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       538554                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       145882                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.740059                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      2170411                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.469080                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.851623                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          1647398     75.90%     75.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            29583      1.36%     77.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            25427      1.17%     78.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            55972      2.58%     81.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            26495      1.22%     82.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            45037      2.08%     84.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            40811      1.88%     86.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            33380      1.54%     87.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           266308     12.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      2170411                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           1573691                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           918825                       # number of floating regfile writes
system.switch_cpus.idleCycles                   84919                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        19418                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           195071                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.098079                       # Inst execution rate
system.switch_cpus.iew.exec_refs               383342                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores              73986                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          669494                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        328129                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1359                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts        82310                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      2789348                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        309356                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        29478                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       2476530                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          12068                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents            21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          15154                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         18232                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked         1966                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        22287                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          169                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads        94464                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        13163                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        14957                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         4461                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           2762271                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               2457426                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.615900                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           1701283                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.089608                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                2460464                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          2064048                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1196910                       # number of integer regfile writes
system.switch_cpus.ipc                       0.443395                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.443395                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         5427      0.22%      0.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       1509549     60.24%     60.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     60.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     60.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       148135      5.91%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        63005      2.51%     68.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     68.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     68.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        49121      1.96%     70.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     70.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     70.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     70.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     70.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     70.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       143435      5.72%     76.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       120905      4.82%     81.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         6218      0.25%     81.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        72042      2.87%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       125869      5.02%     89.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        50637      2.02%     91.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       186874      7.46%     99.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        24791      0.99%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        2506008                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1043312                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      2084775                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1016926                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1650633                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                6394                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.002551                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            4361     68.20%     68.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     68.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     68.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd            28      0.44%     68.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     68.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            845     13.22%     81.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     81.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     81.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           234      3.66%     85.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     85.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     85.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     85.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     85.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     85.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     85.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd           96      1.50%     87.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     87.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     87.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt          210      3.28%     90.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv           55      0.86%     91.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     91.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            6      0.09%     91.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     91.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     91.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     91.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     91.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     91.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     91.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     91.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     91.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     91.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     91.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     91.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     91.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     91.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead            385      6.02%     97.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             6      0.09%     97.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          164      2.56%     99.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            4      0.06%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1463663                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      5105550                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1440500                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1977240                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            2789348                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           2506008                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       838523                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         1504                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined       978976                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      2170411                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.154624                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.939330                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1383118     63.73%     63.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       199900      9.21%     72.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       153797      7.09%     80.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       130453      6.01%     86.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       118063      5.44%     91.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        67810      3.12%     94.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        56158      2.59%     97.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        29991      1.38%     98.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        31121      1.43%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      2170411                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.111149                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              272933                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        25544                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores         7294                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       328129                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores        82310                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads          961454                       # number of misc regfile reads
system.switch_cpus.numCycles                  2255330                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         1183081                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps       2069894                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         143156                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           400446                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents             68                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         17491                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups       6595885                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts        2898196                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands      3062874                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles            390954                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles          15154                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        180776                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           993015                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      2117576                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups      2401195                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts            431027                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads              4705336                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             5692090                       # The number of ROB writes
system.switch_cpus.timesIdled                    7980                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          186                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        45083                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        16668                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        90169                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          16674                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              16313                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1468                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16308                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1467                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1467                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         16313                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        53336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        53336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  53336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1231872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1231872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1231872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17780                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17780    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17780                       # Request fanout histogram
system.membus.reqLayer2.occupancy            45723000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           93713750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1127665000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1127665000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1127665000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   1127665000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             42171                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         5679                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        14891                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           43828                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2914                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2913                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         14891                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        27280                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        44673                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        90580                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                135253                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1906048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2201856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4107904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           19314                       # Total snoops (count)
system.tol2bus.snoopTraffic                     93952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            64399                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.261883                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.439875                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  47540     73.82%     73.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  16853     26.17%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      6      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              64399                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           64186500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          45322933                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          22348975                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1127665000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst        14610                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        12694                       # number of demand (read+write) hits
system.l2.demand_hits::total                    27304                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst        14610                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        12694                       # number of overall hits
system.l2.overall_hits::total                   27304                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          281                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        17500                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17781                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          281                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        17500                       # number of overall misses
system.l2.overall_misses::total                 17781                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     24852500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1366230000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1391082500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     24852500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1366230000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1391082500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst        14891                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        30194                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45085                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        14891                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        30194                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45085                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.018870                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.579585                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.394388                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.018870                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.579585                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.394388                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88443.060498                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78070.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78234.210674                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88443.060498                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78070.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78234.210674                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1468                       # number of writebacks
system.l2.writebacks::total                      1468                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          281                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        17500                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17781                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          281                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        17500                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17781                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     22042500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1191240000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1213282500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     22042500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1191240000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1213282500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.018870                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.579585                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.394388                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.018870                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.579585                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.394388                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 78443.060498                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68070.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68234.773072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 78443.060498                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68070.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68234.773072                       # average overall mshr miss latency
system.l2.replacements                          19314                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         4211                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             4211                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         4211                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         4211                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        14891                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            14891                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        14891                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        14891                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        15137                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         15137                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1446                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1446                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         1468                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1468                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     85124500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      85124500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         2914                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2914                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.503775                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.503775                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 57986.716621                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 57986.716621                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1468                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1468                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     70454500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     70454500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.503775                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.503775                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 47993.528610                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 47993.528610                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst        14610                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              14610                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          281                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              281                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     24852500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     24852500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        14891                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          14891                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.018870                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.018870                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88443.060498                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88443.060498                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          281                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          281                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     22042500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     22042500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.018870                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.018870                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 78443.060498                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78443.060498                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        11248                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11248                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        16032                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           16032                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1281105500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1281105500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        27280                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         27280                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.587683                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.587683                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 79909.275200                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79909.275200                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        16032                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        16032                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1120785500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1120785500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.587683                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.587683                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 69909.275200                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69909.275200                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1127665000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                      197449                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19570                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.089371                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      55.945056                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    15.388969                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   184.665975                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.218535                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.060113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.721351                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    740666                       # Number of tag accesses
system.l2.tags.data_accesses                   740666                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1127665000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus.inst        17984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      1119936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1137920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        17984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         17984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        93952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           93952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        17499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17780                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1468                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1468                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst     15947999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    993146014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1009094013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     15947999                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         15947999                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       83315524                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             83315524                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       83315524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     15947999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    993146014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1092409537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       742.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       281.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     16573.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000621466750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           43                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           43                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               34890                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                690                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       17780                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1468                       # Number of write requests accepted
system.mem_ctrls.readBursts                     17780                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1468                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    926                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   726                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                89                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               56                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    173807750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   84270000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               489820250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10312.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29062.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    13298                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     570                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 17780                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1468                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3718                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    302.906939                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   171.001329                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   337.276604                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1558     41.90%     41.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          845     22.73%     64.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          288      7.75%     72.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          165      4.44%     76.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          139      3.74%     80.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          109      2.93%     83.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           78      2.10%     85.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           82      2.21%     87.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          454     12.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3718                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           43                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     386.744186                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    361.953349                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    151.861951                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            3      6.98%      6.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      4.65%     11.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            3      6.98%     18.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            9     20.93%     39.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            6     13.95%     53.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            3      6.98%     60.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            4      9.30%     69.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      4.65%     74.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            4      9.30%     83.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      2.33%     86.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      2.33%     88.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      2.33%     90.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      2.33%     93.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      2.33%     95.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      2.33%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            1      2.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            43                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           43                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.046512                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.010162                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.132916                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               22     51.16%     51.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      2.33%     53.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               16     37.21%     90.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      9.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            43                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1078656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   59264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   46912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1137920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                93952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       956.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        41.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1009.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     83.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1127689500                       # Total gap between requests
system.mem_ctrls.avgGap                      58587.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        17984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      1060672                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        46912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 15947998.740760777146                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 940591399.041382074356                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 41601007.391379535198                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          281                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        17499                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1468                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     10437000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    479383250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  29311500000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37142.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     27394.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19966961.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             20591760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             10944780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           109420500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             292320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     89122800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        512317710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          1597920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          744287790                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        660.025619                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       174250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     37700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1089790750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              5961900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3165030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            10917060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            3533940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     89122800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        426381660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         73965120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          613047510                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        543.643289                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    188412000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     37700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    901553000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1127665000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1979808                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1979816                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1979808                       # number of overall hits
system.cpu.icache.overall_hits::total         1979816                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       275621                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         275623                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       275621                       # number of overall misses
system.cpu.icache.overall_misses::total        275623                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   4436308990                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4436308990                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   4436308990                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4436308990                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2255429                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2255439                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2255429                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2255439                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.122203                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.122204                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.122203                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.122204                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 16095.685706                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16095.568911                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 16095.685706                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16095.568911                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2170                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               136                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    15.955882                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       263685                       # number of writebacks
system.cpu.icache.writebacks::total            263685                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst        11873                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        11873                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst        11873                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        11873                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       263748                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       263748                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       263748                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       263748                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   3965595992                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3965595992                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   3965595992                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3965595992                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.116939                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.116939                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.116939                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.116939                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 15035.549054                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15035.549054                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 15035.549054                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15035.549054                       # average overall mshr miss latency
system.cpu.icache.replacements                 263685                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1979808                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1979816                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       275621                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        275623                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   4436308990                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4436308990                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2255429                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2255439                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.122203                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.122204                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 16095.685706                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16095.568911                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst        11873                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        11873                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       263748                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       263748                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   3965595992                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3965595992                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.116939                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.116939                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 15035.549054                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15035.549054                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  10427727500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.979784                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2243566                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            263750                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.506411                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle               500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000945                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    63.978839                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.999669                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999684                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4774628                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4774628                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10427727500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10427727500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  10427727500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10427727500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10427727500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  10427727500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10427727500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            6                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3750201                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3750207                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            6                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3750201                       # number of overall hits
system.cpu.dcache.overall_hits::total         3750207                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       377048                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         377049                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       377048                       # number of overall misses
system.cpu.dcache.overall_misses::total        377049                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  18374166401                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  18374166401                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  18374166401                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  18374166401                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4127249                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4127256                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4127249                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4127256                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.142857                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.091356                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.091356                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.142857                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.091356                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.091356                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 48731.637354                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48731.508109                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 48731.637354                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48731.508109                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       384420                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1780                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             11341                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              22                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.896482                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    80.909091                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        37039                       # number of writebacks
system.cpu.dcache.writebacks::total             37039                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       154815                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       154815                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       154815                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       154815                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       222233                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       222233                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       222233                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       222233                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   9776722401                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9776722401                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   9776722401                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9776722401                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.053845                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.053845                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.053845                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.053845                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 43993.117138                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43993.117138                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 43993.117138                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43993.117138                       # average overall mshr miss latency
system.cpu.dcache.replacements                 222168                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2369849                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2369849                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       352977                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        352977                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  17546962500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  17546962500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2722826                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2722826                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.129636                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.129636                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 49711.348048                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49711.348048                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       154727                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       154727                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       198250                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       198250                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   8976140500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8976140500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.072810                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.072810                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 45276.875158                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45276.875158                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            6                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1380352                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1380358                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        24071                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        24072                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    827203901                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    827203901                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1404423                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1404430                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.142857                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.017139                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017140                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 34365.165593                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34363.737994                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           88                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           88                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        23983                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        23983                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    800581901                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    800581901                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.017077                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017077                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 33381.224242                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33381.224242                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  10427727500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.983961                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3972440                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            222232                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.875193                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000456                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    63.983505                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000007                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999742                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999749                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8476744                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8476744                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10427727500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON        10500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  10427717000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
