{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3",
                        "clk_input_freq_hz": "50000000"
                    },
                    {
                        "type": "VIO_V2",
                        "name": "u_vio",
                        "spec": "labtools_vio_v3",
                        "ipName": "vio",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "407D14E81CC958EF8C2E354D7BF170FD",
                        "pins": [
                            {
                                "name": "probe_out0",
                                "id": 0,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "vio_sw6",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_out1",
                                "id": 1,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "vio_sw5",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_out2",
                                "id": 2,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "vio_sw4",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "ILA_V3",
                        "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/ila_lib",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 1,
                            "bscan_switch_index": 0
                        },
                        "uuid": "A0F36DB9466A50DEBAC1DF18823A8058",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_ar_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_ar_cnt[1]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_ar_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 4,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 30,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_araddr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_araddr[30]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_araddr[29]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_araddr[28]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_araddr[27]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_araddr[26]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_araddr[25]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_araddr[24]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_araddr[23]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_araddr[22]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_araddr[21]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_araddr[20]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_araddr[19]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_araddr[18]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_araddr[17]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_araddr[16]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_araddr[15]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_araddr[14]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_araddr[13]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_araddr[12]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_araddr[11]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_araddr[10]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_araddr[9]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_araddr[8]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_araddr[7]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_araddr[6]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_araddr[5]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_araddr[4]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_araddr[3]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_araddr[2]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_araddr[1]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_araddr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 5,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_arburst",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_arburst[1]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_arburst[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 6,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_arcache",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_arcache[3]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_arcache[2]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_arcache[1]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_arcache[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 7,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_arid",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_arid[1]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_arid[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 8,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_arlen",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_arlen[7]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_arlen[6]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_arlen[5]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_arlen[4]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_arlen[3]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_arlen[2]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_arlen[1]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_arlen[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 9,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_arlock",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 10,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_arprot",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_arprot[2]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_arprot[1]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_arprot[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 11,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_arqos",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_arqos[3]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_arqos[2]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_arqos[1]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_arqos[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe9",
                                "id": 12,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 9,
                                "nets": [
                                    {
                                        "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_arsize",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_arsize[2]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_arsize[1]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_arsize[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe10",
                                "id": 13,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 10,
                                "nets": [
                                    {
                                        "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_aw_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_aw_cnt[1]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_aw_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe11",
                                "id": 14,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 30,
                                "portIndex": 11,
                                "nets": [
                                    {
                                        "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awaddr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awaddr[30]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awaddr[29]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awaddr[28]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awaddr[27]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awaddr[26]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awaddr[25]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awaddr[24]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awaddr[23]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awaddr[22]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awaddr[21]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awaddr[20]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awaddr[19]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awaddr[18]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awaddr[17]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awaddr[16]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awaddr[15]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awaddr[14]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awaddr[13]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awaddr[12]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awaddr[11]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awaddr[10]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awaddr[9]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awaddr[8]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awaddr[7]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awaddr[6]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awaddr[5]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awaddr[4]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awaddr[3]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awaddr[2]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awaddr[1]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awaddr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe12",
                                "id": 15,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 12,
                                "nets": [
                                    {
                                        "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awburst",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awburst[1]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awburst[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe13",
                                "id": 16,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 13,
                                "nets": [
                                    {
                                        "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awcache",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awcache[3]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awcache[2]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awcache[1]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awcache[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe14",
                                "id": 17,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 14,
                                "nets": [
                                    {
                                        "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awid",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awid[1]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awid[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 18,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awlen",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awlen[7]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awlen[6]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awlen[5]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awlen[4]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awlen[3]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awlen[2]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awlen[1]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awlen[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe16",
                                "id": 19,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 16,
                                "nets": [
                                    {
                                        "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awlock",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe17",
                                "id": 20,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 17,
                                "nets": [
                                    {
                                        "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awprot",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awprot[2]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awprot[1]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awprot[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe18",
                                "id": 21,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 18,
                                "nets": [
                                    {
                                        "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awqos",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awqos[3]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awqos[2]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awqos[1]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awqos[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe19",
                                "id": 22,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 19,
                                "nets": [
                                    {
                                        "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awsize",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awsize[2]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awsize[1]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_awsize[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe20",
                                "id": 23,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 20,
                                "nets": [
                                    {
                                        "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_b_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_b_cnt[1]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_b_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe21",
                                "id": 24,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 21,
                                "nets": [
                                    {
                                        "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_bid",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_bid[1]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_bid[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe22",
                                "id": 25,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 22,
                                "nets": [
                                    {
                                        "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_bresp",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_bresp[1]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_bresp[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe23",
                                "id": 26,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 23,
                                "nets": [
                                    {
                                        "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_r_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_r_cnt[1]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_r_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe24",
                                "id": 27,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 63,
                                "portIndex": 24,
                                "nets": [
                                    {
                                        "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[63]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[62]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[61]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[60]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[59]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[58]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[57]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[56]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[55]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[54]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[53]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[52]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[51]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[50]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[49]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[48]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[47]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[46]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[45]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[44]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[43]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[42]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[41]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[40]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[39]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[38]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[37]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[36]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[35]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[34]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[33]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[32]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[31]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[30]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[29]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[28]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[27]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[26]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[25]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[24]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[23]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[22]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[21]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[20]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[19]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[18]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[17]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[16]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[15]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[14]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[13]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[12]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[11]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[10]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[9]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[8]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[7]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[6]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[5]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[4]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[3]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[2]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[1]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe25",
                                "id": 28,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 25,
                                "nets": [
                                    {
                                        "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rid",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rid[1]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rid[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe26",
                                "id": 29,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 26,
                                "nets": [
                                    {
                                        "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rresp",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rresp[1]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_rresp[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe27",
                                "id": 30,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 63,
                                "portIndex": 27,
                                "nets": [
                                    {
                                        "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[63]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[62]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[61]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[60]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[59]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[58]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[57]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[56]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[55]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[54]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[53]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[52]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[51]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[50]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[49]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[48]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[47]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[46]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[45]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[44]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[43]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[42]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[41]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[40]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[39]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[38]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[37]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[36]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[35]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[34]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[33]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[32]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[31]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[30]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[29]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[28]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[27]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[26]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[25]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[24]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[23]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[22]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[21]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[20]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[19]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[18]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[17]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[16]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[15]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[14]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[13]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[12]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[11]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[10]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[9]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[8]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[7]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[6]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[5]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[4]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[3]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[2]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[1]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe28",
                                "id": 31,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 28,
                                "nets": [
                                    {
                                        "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wstrb",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wstrb[7]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wstrb[6]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wstrb[5]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wstrb[4]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wstrb[3]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wstrb[2]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wstrb[1]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_wstrb[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe29",
                                "id": 32,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 29,
                                "nets": [
                                    {
                                        "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_aw_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_aw_ctrl[1]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_aw_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe30",
                                "id": 33,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 30,
                                "nets": [
                                    {
                                        "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_w_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_w_ctrl[2]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_w_ctrl[1]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_w_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe31",
                                "id": 34,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 31,
                                "nets": [
                                    {
                                        "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_b_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_b_ctrl[1]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_b_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe32",
                                "id": 35,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 32,
                                "nets": [
                                    {
                                        "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_ar_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_ar_ctrl[1]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_ar_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe33",
                                "id": 36,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 33,
                                "nets": [
                                    {
                                        "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_r_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_r_ctrl[2]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_r_ctrl[1]"
                                            },
                                            {
                                                "name": "xs_core_def/CFG_AXI_bridge_i/system_ila_0/inst/net_slot_0_axi_r_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            }
                        ],
                        "bus_interfaces": [
                            {
                                "name": "SLOT_0_AXI",
                                "vlnv": "xilinx.com:interface:aximm:1.0",
                                "connectedBus": "S00_AXI_0_1",
                                "protocol": "AXI4",
                                "port_maps": [
                                    {
                                        "logical_port": "ARADDR",
                                        "physical_pin": {
                                            "id": 4,
                                            "name": "probe1",
                                            "leftBit": 0,
                                            "width": 31
                                        }
                                    },
                                    {
                                        "logical_port": "ARBURST",
                                        "physical_pin": {
                                            "id": 5,
                                            "name": "probe2",
                                            "leftBit": 0,
                                            "width": 2
                                        }
                                    },
                                    {
                                        "logical_port": "ARCACHE",
                                        "physical_pin": {
                                            "id": 6,
                                            "name": "probe3",
                                            "leftBit": 0,
                                            "width": 4
                                        }
                                    },
                                    {
                                        "logical_port": "ARID",
                                        "physical_pin": {
                                            "id": 7,
                                            "name": "probe4",
                                            "leftBit": 0,
                                            "width": 2
                                        }
                                    },
                                    {
                                        "logical_port": "ARLEN",
                                        "physical_pin": {
                                            "id": 8,
                                            "name": "probe5",
                                            "leftBit": 0,
                                            "width": 8
                                        }
                                    },
                                    {
                                        "logical_port": "ARLOCK",
                                        "physical_pin": {
                                            "id": 9,
                                            "name": "probe6",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "ARPROT",
                                        "physical_pin": {
                                            "id": 10,
                                            "name": "probe7",
                                            "leftBit": 0,
                                            "width": 3
                                        }
                                    },
                                    {
                                        "logical_port": "ARQOS",
                                        "physical_pin": {
                                            "id": 11,
                                            "name": "probe8",
                                            "leftBit": 0,
                                            "width": 4
                                        }
                                    },
                                    {
                                        "logical_port": "ARREADY",
                                        "physical_pin": {
                                            "id": 35,
                                            "name": "probe32",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "ARSIZE",
                                        "physical_pin": {
                                            "id": 12,
                                            "name": "probe9",
                                            "leftBit": 0,
                                            "width": 3
                                        }
                                    },
                                    {
                                        "logical_port": "ARVALID",
                                        "physical_pin": {
                                            "id": 35,
                                            "name": "probe32",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "AWADDR",
                                        "physical_pin": {
                                            "id": 14,
                                            "name": "probe11",
                                            "leftBit": 0,
                                            "width": 31
                                        }
                                    },
                                    {
                                        "logical_port": "AWBURST",
                                        "physical_pin": {
                                            "id": 15,
                                            "name": "probe12",
                                            "leftBit": 0,
                                            "width": 2
                                        }
                                    },
                                    {
                                        "logical_port": "AWCACHE",
                                        "physical_pin": {
                                            "id": 16,
                                            "name": "probe13",
                                            "leftBit": 0,
                                            "width": 4
                                        }
                                    },
                                    {
                                        "logical_port": "AWID",
                                        "physical_pin": {
                                            "id": 17,
                                            "name": "probe14",
                                            "leftBit": 0,
                                            "width": 2
                                        }
                                    },
                                    {
                                        "logical_port": "AWLEN",
                                        "physical_pin": {
                                            "id": 18,
                                            "name": "probe15",
                                            "leftBit": 0,
                                            "width": 8
                                        }
                                    },
                                    {
                                        "logical_port": "AWLOCK",
                                        "physical_pin": {
                                            "id": 19,
                                            "name": "probe16",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "AWPROT",
                                        "physical_pin": {
                                            "id": 20,
                                            "name": "probe17",
                                            "leftBit": 0,
                                            "width": 3
                                        }
                                    },
                                    {
                                        "logical_port": "AWQOS",
                                        "physical_pin": {
                                            "id": 21,
                                            "name": "probe18",
                                            "leftBit": 0,
                                            "width": 4
                                        }
                                    },
                                    {
                                        "logical_port": "AWREADY",
                                        "physical_pin": {
                                            "id": 32,
                                            "name": "probe29",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "AWSIZE",
                                        "physical_pin": {
                                            "id": 22,
                                            "name": "probe19",
                                            "leftBit": 0,
                                            "width": 3
                                        }
                                    },
                                    {
                                        "logical_port": "AWVALID",
                                        "physical_pin": {
                                            "id": 32,
                                            "name": "probe29",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "BID",
                                        "physical_pin": {
                                            "id": 24,
                                            "name": "probe21",
                                            "leftBit": 0,
                                            "width": 2
                                        }
                                    },
                                    {
                                        "logical_port": "BREADY",
                                        "physical_pin": {
                                            "id": 34,
                                            "name": "probe31",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "BRESP",
                                        "physical_pin": {
                                            "id": 25,
                                            "name": "probe22",
                                            "leftBit": 0,
                                            "width": 2
                                        }
                                    },
                                    {
                                        "logical_port": "BVALID",
                                        "physical_pin": {
                                            "id": 34,
                                            "name": "probe31",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "RDATA",
                                        "physical_pin": {
                                            "id": 27,
                                            "name": "probe24",
                                            "leftBit": 0,
                                            "width": 64
                                        }
                                    },
                                    {
                                        "logical_port": "RID",
                                        "physical_pin": {
                                            "id": 28,
                                            "name": "probe25",
                                            "leftBit": 0,
                                            "width": 2
                                        }
                                    },
                                    {
                                        "logical_port": "RLAST",
                                        "physical_pin": {
                                            "id": 36,
                                            "name": "probe33",
                                            "leftBit": 2,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "RREADY",
                                        "physical_pin": {
                                            "id": 36,
                                            "name": "probe33",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "RRESP",
                                        "physical_pin": {
                                            "id": 29,
                                            "name": "probe26",
                                            "leftBit": 0,
                                            "width": 2
                                        }
                                    },
                                    {
                                        "logical_port": "RVALID",
                                        "physical_pin": {
                                            "id": 36,
                                            "name": "probe33",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "WDATA",
                                        "physical_pin": {
                                            "id": 30,
                                            "name": "probe27",
                                            "leftBit": 0,
                                            "width": 64
                                        }
                                    },
                                    {
                                        "logical_port": "WLAST",
                                        "physical_pin": {
                                            "id": 33,
                                            "name": "probe30",
                                            "leftBit": 2,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "WREADY",
                                        "physical_pin": {
                                            "id": 33,
                                            "name": "probe30",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "WSTRB",
                                        "physical_pin": {
                                            "id": 31,
                                            "name": "probe28",
                                            "leftBit": 0,
                                            "width": 8
                                        }
                                    },
                                    {
                                        "logical_port": "WVALID",
                                        "physical_pin": {
                                            "id": 33,
                                            "name": "probe30",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "XSDBS_V2",
                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/ddr4_0",
                        "spec": "labtools_xsdbslavelib_v2",
                        "ipName": "DDR4_SDRAM",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 2,
                            "bscan_switch_index": 0
                        },
                        "uuid": "AD34F28380DC5441BA830A7E82F6B619"
                    },
                    {
                        "type": "XSDBS_V2",
                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/jtag_axi_0",
                        "spec": "labtools_xsdbslavelib_v2",
                        "ipName": "jtag_axi",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 3,
                            "bscan_switch_index": 0
                        },
                        "uuid": "36FA0CD6A0745EACBC76509498554DB9"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/jtag_maxi_ila",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 4,
                            "bscan_switch_index": 0
                        },
                        "uuid": "C0B49E9ABDDE5693BEC2674F412D05C9",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 37,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WREADY",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 38,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWADDR",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWADDR[31]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWADDR[30]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWADDR[29]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWADDR[28]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWADDR[27]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWADDR[26]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWADDR[25]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWADDR[24]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWADDR[23]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWADDR[22]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWADDR[21]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWADDR[20]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWADDR[19]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWADDR[18]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWADDR[17]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWADDR[16]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWADDR[15]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWADDR[14]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWADDR[13]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWADDR[12]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWADDR[11]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWADDR[10]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWADDR[9]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWADDR[8]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWADDR[7]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWADDR[6]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWADDR[5]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWADDR[4]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWADDR[3]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWADDR[2]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWADDR[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWADDR[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 39,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_BRESP",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_BRESP[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_BRESP[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 40,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_BVALID",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 41,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_BREADY",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 42,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARADDR",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARADDR[31]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARADDR[30]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARADDR[29]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARADDR[28]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARADDR[27]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARADDR[26]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARADDR[25]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARADDR[24]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARADDR[23]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARADDR[22]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARADDR[21]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARADDR[20]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARADDR[19]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARADDR[18]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARADDR[17]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARADDR[16]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARADDR[15]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARADDR[14]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARADDR[13]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARADDR[12]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARADDR[11]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARADDR[10]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARADDR[9]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARADDR[8]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARADDR[7]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARADDR[6]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARADDR[5]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARADDR[4]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARADDR[3]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARADDR[2]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARADDR[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARADDR[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 43,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_RREADY",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 44,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WVALID",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 45,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARVALID",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe9",
                                "id": 46,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 9,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARREADY",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe10",
                                "id": 47,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 10,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_RDATA",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_RDATA[31]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_RDATA[30]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_RDATA[29]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_RDATA[28]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_RDATA[27]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_RDATA[26]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_RDATA[25]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_RDATA[24]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_RDATA[23]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_RDATA[22]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_RDATA[21]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_RDATA[20]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_RDATA[19]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_RDATA[18]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_RDATA[17]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_RDATA[16]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_RDATA[15]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_RDATA[14]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_RDATA[13]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_RDATA[12]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_RDATA[11]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_RDATA[10]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_RDATA[9]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_RDATA[8]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_RDATA[7]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_RDATA[6]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_RDATA[5]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_RDATA[4]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_RDATA[3]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_RDATA[2]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_RDATA[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_RDATA[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe11",
                                "id": 48,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 11,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWVALID",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe12",
                                "id": 49,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 12,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWREADY",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe13",
                                "id": 50,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 13,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_RRESP",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_RRESP[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_RRESP[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe14",
                                "id": 51,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 14,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WDATA",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WDATA[31]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WDATA[30]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WDATA[29]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WDATA[28]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WDATA[27]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WDATA[26]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WDATA[25]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WDATA[24]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WDATA[23]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WDATA[22]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WDATA[21]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WDATA[20]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WDATA[19]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WDATA[18]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WDATA[17]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WDATA[16]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WDATA[15]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WDATA[14]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WDATA[13]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WDATA[12]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WDATA[11]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WDATA[10]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WDATA[9]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WDATA[8]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WDATA[7]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WDATA[6]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WDATA[5]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WDATA[4]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WDATA[3]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WDATA[2]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WDATA[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WDATA[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 52,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WSTRB",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WSTRB[3]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WSTRB[2]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WSTRB[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WSTRB[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe16",
                                "id": 53,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 16,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_RVALID",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe17",
                                "id": 54,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 17,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARPROT",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARPROT[2]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARPROT[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARPROT[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe18",
                                "id": 55,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 18,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWPROT",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWPROT[2]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWPROT[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWPROT[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe19",
                                "id": 56,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 19,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWID",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe20",
                                "id": 57,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 20,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_BID",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe21",
                                "id": 58,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 21,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWLEN",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWLEN[7]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWLEN[6]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWLEN[5]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWLEN[4]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWLEN[3]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWLEN[2]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWLEN[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWLEN[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe22",
                                "id": 59,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 22,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/<const0>_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe23",
                                "id": 60,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 23,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWSIZE",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWSIZE[2]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWSIZE[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWSIZE[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe24",
                                "id": 61,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 24,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWBURST",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWBURST[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWBURST[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe25",
                                "id": 62,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 25,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARID",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe26",
                                "id": 63,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 26,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWLOCK",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe27",
                                "id": 64,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 27,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARLEN",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARLEN[7]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARLEN[6]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARLEN[5]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARLEN[4]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARLEN[3]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARLEN[2]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARLEN[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARLEN[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe28",
                                "id": 65,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 28,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARSIZE",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARSIZE[2]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARSIZE[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARSIZE[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe29",
                                "id": 66,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 29,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARBURST",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARBURST[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARBURST[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe30",
                                "id": 67,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 30,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARLOCK",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe31",
                                "id": 68,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 31,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARCACHE",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARCACHE[3]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARCACHE[2]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARCACHE[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARCACHE[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe32",
                                "id": 69,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 32,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWCACHE",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWCACHE[3]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWCACHE[2]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWCACHE[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWCACHE[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe33",
                                "id": 70,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 33,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/<const0>_2",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe33",
                                "id": 71,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 33,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/<const0>_3",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe33",
                                "id": 72,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 2,
                                "rightIndex": 2,
                                "portIndex": 33,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/<const0>_4",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe33",
                                "id": 73,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 3,
                                "rightIndex": 3,
                                "portIndex": 33,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/<const0>_5",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe34",
                                "id": 74,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 34,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARQOS",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARQOS[3]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARQOS[2]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARQOS[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_ARQOS[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe35",
                                "id": 75,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 35,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/<const0>_6",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe36",
                                "id": 76,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 36,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/<const0>_7",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe36",
                                "id": 77,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 36,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/<const0>_8",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe36",
                                "id": 78,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 2,
                                "rightIndex": 2,
                                "portIndex": 36,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/<const0>_9",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe36",
                                "id": 79,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 3,
                                "rightIndex": 3,
                                "portIndex": 36,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/<const0>_10",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe37",
                                "id": 80,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 37,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWQOS",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWQOS[3]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWQOS[2]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWQOS[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_AWQOS[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe38",
                                "id": 81,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 38,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_RID",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe39",
                                "id": 82,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 39,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/<const0>_11",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe40",
                                "id": 83,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 40,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_RLAST",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe41",
                                "id": 84,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 41,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/<const0>_12",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe42",
                                "id": 85,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 42,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/S00_AXI_1_WLAST",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe43",
                                "id": 86,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 43,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/<const0>",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "ILA_V3",
                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/ila_lib",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 5,
                            "bscan_switch_index": 0
                        },
                        "uuid": "0BBCA9411E635CAB96D6DFC7DFB52805",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 87,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_ar_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_ar_cnt[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_ar_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 88,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 32,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_araddr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_araddr[32]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_araddr[31]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_araddr[30]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_araddr[29]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_araddr[28]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_araddr[27]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_araddr[26]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_araddr[25]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_araddr[24]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_araddr[23]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_araddr[22]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_araddr[21]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_araddr[20]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_araddr[19]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_araddr[18]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_araddr[17]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_araddr[16]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_araddr[15]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_araddr[14]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_araddr[13]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_araddr[12]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_araddr[11]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_araddr[10]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_araddr[9]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_araddr[8]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_araddr[7]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_araddr[6]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_araddr[5]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_araddr[4]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_araddr[3]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_araddr[2]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_araddr[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_araddr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 89,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arburst",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arburst[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arburst[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 90,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arcache",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arcache[3]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arcache[2]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arcache[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arcache[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 91,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 17,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arid",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arid[17]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arid[16]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arid[15]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arid[14]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arid[13]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arid[12]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arid[11]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arid[10]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arid[9]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arid[8]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arid[7]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arid[6]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arid[5]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arid[4]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arid[3]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arid[2]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arid[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arid[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 92,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arlen",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arlen[7]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arlen[6]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arlen[5]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arlen[4]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arlen[3]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arlen[2]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arlen[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arlen[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 93,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arlock",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 94,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arprot",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arprot[2]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arprot[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arprot[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 95,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arqos",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arqos[3]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arqos[2]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arqos[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arqos[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe9",
                                "id": 96,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 9,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arregion",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arregion[3]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arregion[2]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arregion[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arregion[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe10",
                                "id": 97,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 10,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arsize",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arsize[2]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arsize[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_arsize[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe11",
                                "id": 98,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 11,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_aw_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_aw_cnt[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_aw_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe12",
                                "id": 99,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 32,
                                "portIndex": 12,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awaddr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awaddr[32]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awaddr[31]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awaddr[30]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awaddr[29]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awaddr[28]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awaddr[27]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awaddr[26]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awaddr[25]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awaddr[24]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awaddr[23]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awaddr[22]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awaddr[21]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awaddr[20]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awaddr[19]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awaddr[18]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awaddr[17]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awaddr[16]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awaddr[15]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awaddr[14]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awaddr[13]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awaddr[12]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awaddr[11]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awaddr[10]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awaddr[9]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awaddr[8]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awaddr[7]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awaddr[6]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awaddr[5]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awaddr[4]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awaddr[3]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awaddr[2]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awaddr[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awaddr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe13",
                                "id": 100,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 13,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awburst",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awburst[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awburst[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe14",
                                "id": 101,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 14,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awcache",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awcache[3]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awcache[2]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awcache[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awcache[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 102,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 17,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awid",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awid[17]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awid[16]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awid[15]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awid[14]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awid[13]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awid[12]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awid[11]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awid[10]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awid[9]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awid[8]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awid[7]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awid[6]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awid[5]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awid[4]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awid[3]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awid[2]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awid[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awid[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe16",
                                "id": 103,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 16,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awlen",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awlen[7]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awlen[6]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awlen[5]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awlen[4]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awlen[3]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awlen[2]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awlen[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awlen[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe17",
                                "id": 104,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 17,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awlock",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe18",
                                "id": 105,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 18,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awprot",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awprot[2]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awprot[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awprot[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe19",
                                "id": 106,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 19,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awqos",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awqos[3]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awqos[2]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awqos[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awqos[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe20",
                                "id": 107,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 20,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awregion",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awregion[3]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awregion[2]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awregion[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awregion[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe21",
                                "id": 108,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 21,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awsize",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awsize[2]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awsize[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_awsize[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe22",
                                "id": 109,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 22,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_b_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_b_cnt[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_b_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe23",
                                "id": 110,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 17,
                                "portIndex": 23,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_bid",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_bid[17]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_bid[16]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_bid[15]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_bid[14]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_bid[13]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_bid[12]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_bid[11]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_bid[10]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_bid[9]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_bid[8]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_bid[7]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_bid[6]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_bid[5]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_bid[4]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_bid[3]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_bid[2]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_bid[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_bid[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe24",
                                "id": 111,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 24,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_bresp",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_bresp[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_bresp[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe25",
                                "id": 112,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 25,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_r_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_r_cnt[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_r_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe26",
                                "id": 113,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 255,
                                "portIndex": 26,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[255]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[254]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[253]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[252]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[251]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[250]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[249]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[248]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[247]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[246]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[245]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[244]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[243]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[242]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[241]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[240]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[239]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[238]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[237]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[236]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[235]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[234]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[233]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[232]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[231]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[230]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[229]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[228]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[227]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[226]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[225]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[224]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[223]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[222]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[221]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[220]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[219]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[218]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[217]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[216]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[215]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[214]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[213]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[212]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[211]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[210]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[209]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[208]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[207]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[206]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[205]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[204]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[203]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[202]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[201]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[200]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[199]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[198]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[197]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[196]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[195]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[194]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[193]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[192]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[191]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[190]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[189]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[188]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[187]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[186]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[185]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[184]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[183]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[182]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[181]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[180]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[179]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[178]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[177]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[176]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[175]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[174]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[173]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[172]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[171]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[170]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[169]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[168]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[167]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[166]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[165]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[164]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[163]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[162]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[161]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[160]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[159]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[158]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[157]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[156]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[155]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[154]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[153]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[152]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[151]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[150]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[149]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[148]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[147]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[146]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[145]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[144]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[143]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[142]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[141]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[140]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[139]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[138]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[137]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[136]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[135]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[134]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[133]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[132]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[131]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[130]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[129]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[128]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[127]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[126]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[125]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[124]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[123]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[122]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[121]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[120]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[119]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[118]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[117]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[116]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[115]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[114]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[113]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[112]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[111]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[110]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[109]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[108]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[107]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[106]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[105]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[104]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[103]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[102]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[101]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[100]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[99]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[98]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[97]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[96]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[95]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[94]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[93]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[92]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[91]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[90]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[89]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[88]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[87]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[86]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[85]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[84]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[83]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[82]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[81]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[80]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[79]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[78]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[77]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[76]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[75]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[74]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[73]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[72]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[71]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[70]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[69]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[68]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[67]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[66]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[65]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[64]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[63]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[62]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[61]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[60]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[59]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[58]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[57]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[56]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[55]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[54]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[53]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[52]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[51]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[50]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[49]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[48]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[47]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[46]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[45]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[44]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[43]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[42]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[41]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[40]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[39]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[38]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[37]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[36]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[35]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[34]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[33]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[32]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[31]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[30]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[29]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[28]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[27]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[26]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[25]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[24]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[23]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[22]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[21]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[20]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[19]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[18]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[17]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[16]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[15]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[14]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[13]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[12]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[11]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[10]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[9]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[8]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[7]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[6]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[5]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[4]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[3]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[2]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe27",
                                "id": 114,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 17,
                                "portIndex": 27,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rid",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rid[17]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rid[16]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rid[15]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rid[14]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rid[13]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rid[12]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rid[11]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rid[10]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rid[9]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rid[8]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rid[7]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rid[6]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rid[5]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rid[4]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rid[3]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rid[2]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rid[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rid[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe28",
                                "id": 115,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 28,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rresp",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rresp[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_rresp[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe29",
                                "id": 116,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 255,
                                "portIndex": 29,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[255]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[254]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[253]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[252]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[251]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[250]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[249]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[248]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[247]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[246]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[245]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[244]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[243]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[242]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[241]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[240]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[239]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[238]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[237]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[236]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[235]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[234]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[233]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[232]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[231]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[230]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[229]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[228]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[227]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[226]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[225]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[224]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[223]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[222]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[221]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[220]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[219]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[218]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[217]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[216]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[215]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[214]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[213]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[212]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[211]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[210]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[209]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[208]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[207]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[206]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[205]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[204]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[203]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[202]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[201]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[200]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[199]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[198]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[197]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[196]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[195]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[194]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[193]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[192]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[191]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[190]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[189]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[188]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[187]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[186]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[185]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[184]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[183]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[182]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[181]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[180]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[179]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[178]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[177]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[176]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[175]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[174]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[173]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[172]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[171]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[170]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[169]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[168]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[167]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[166]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[165]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[164]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[163]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[162]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[161]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[160]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[159]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[158]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[157]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[156]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[155]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[154]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[153]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[152]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[151]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[150]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[149]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[148]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[147]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[146]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[145]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[144]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[143]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[142]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[141]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[140]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[139]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[138]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[137]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[136]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[135]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[134]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[133]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[132]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[131]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[130]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[129]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[128]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[127]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[126]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[125]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[124]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[123]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[122]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[121]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[120]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[119]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[118]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[117]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[116]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[115]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[114]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[113]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[112]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[111]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[110]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[109]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[108]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[107]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[106]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[105]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[104]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[103]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[102]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[101]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[100]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[99]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[98]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[97]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[96]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[95]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[94]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[93]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[92]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[91]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[90]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[89]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[88]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[87]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[86]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[85]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[84]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[83]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[82]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[81]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[80]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[79]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[78]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[77]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[76]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[75]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[74]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[73]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[72]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[71]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[70]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[69]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[68]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[67]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[66]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[65]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[64]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[63]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[62]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[61]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[60]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[59]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[58]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[57]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[56]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[55]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[54]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[53]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[52]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[51]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[50]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[49]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[48]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[47]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[46]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[45]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[44]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[43]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[42]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[41]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[40]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[39]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[38]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[37]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[36]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[35]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[34]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[33]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[32]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[31]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[30]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[29]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[28]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[27]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[26]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[25]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[24]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[23]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[22]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[21]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[20]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[19]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[18]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[17]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[16]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[15]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[14]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[13]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[12]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[11]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[10]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[9]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[8]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[7]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[6]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[5]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[4]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[3]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[2]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe30",
                                "id": 117,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 30,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wstrb",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wstrb[31]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wstrb[30]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wstrb[29]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wstrb[28]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wstrb[27]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wstrb[26]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wstrb[25]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wstrb[24]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wstrb[23]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wstrb[22]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wstrb[21]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wstrb[20]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wstrb[19]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wstrb[18]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wstrb[17]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wstrb[16]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wstrb[15]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wstrb[14]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wstrb[13]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wstrb[12]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wstrb[11]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wstrb[10]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wstrb[9]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wstrb[8]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wstrb[7]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wstrb[6]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wstrb[5]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wstrb[4]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wstrb[3]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wstrb[2]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wstrb[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_wstrb[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe31",
                                "id": 118,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 31,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_aw_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_aw_ctrl[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_aw_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe32",
                                "id": 119,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 32,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_w_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_w_ctrl[2]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_w_ctrl[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_w_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe33",
                                "id": 120,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 33,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_b_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_b_ctrl[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_b_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe34",
                                "id": 121,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 34,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_ar_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_ar_ctrl[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_ar_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe35",
                                "id": 122,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 35,
                                "nets": [
                                    {
                                        "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_r_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_r_ctrl[2]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_r_ctrl[1]"
                                            },
                                            {
                                                "name": "xs_core_def/U_JTAG_DDR_SUBSYS/jtag_ddr_subsys_i/system_ila_0/inst/net_slot_0_axi_r_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            }
                        ],
                        "bus_interfaces": [
                            {
                                "name": "SLOT_0_AXI",
                                "vlnv": "xilinx.com:interface:aximm:1.0",
                                "connectedBus": "SOC_M_AXI_1",
                                "protocol": "AXI4",
                                "port_maps": [
                                    {
                                        "logical_port": "ARADDR",
                                        "physical_pin": {
                                            "id": 88,
                                            "name": "probe1",
                                            "leftBit": 0,
                                            "width": 33
                                        }
                                    },
                                    {
                                        "logical_port": "ARBURST",
                                        "physical_pin": {
                                            "id": 89,
                                            "name": "probe2",
                                            "leftBit": 0,
                                            "width": 2
                                        }
                                    },
                                    {
                                        "logical_port": "ARCACHE",
                                        "physical_pin": {
                                            "id": 90,
                                            "name": "probe3",
                                            "leftBit": 0,
                                            "width": 4
                                        }
                                    },
                                    {
                                        "logical_port": "ARID",
                                        "physical_pin": {
                                            "id": 91,
                                            "name": "probe4",
                                            "leftBit": 0,
                                            "width": 18
                                        }
                                    },
                                    {
                                        "logical_port": "ARLEN",
                                        "physical_pin": {
                                            "id": 92,
                                            "name": "probe5",
                                            "leftBit": 0,
                                            "width": 8
                                        }
                                    },
                                    {
                                        "logical_port": "ARLOCK",
                                        "physical_pin": {
                                            "id": 93,
                                            "name": "probe6",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "ARPROT",
                                        "physical_pin": {
                                            "id": 94,
                                            "name": "probe7",
                                            "leftBit": 0,
                                            "width": 3
                                        }
                                    },
                                    {
                                        "logical_port": "ARQOS",
                                        "physical_pin": {
                                            "id": 95,
                                            "name": "probe8",
                                            "leftBit": 0,
                                            "width": 4
                                        }
                                    },
                                    {
                                        "logical_port": "ARREADY",
                                        "physical_pin": {
                                            "id": 121,
                                            "name": "probe34",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "ARREGION",
                                        "physical_pin": {
                                            "id": 96,
                                            "name": "probe9",
                                            "leftBit": 0,
                                            "width": 4
                                        }
                                    },
                                    {
                                        "logical_port": "ARSIZE",
                                        "physical_pin": {
                                            "id": 97,
                                            "name": "probe10",
                                            "leftBit": 0,
                                            "width": 3
                                        }
                                    },
                                    {
                                        "logical_port": "ARVALID",
                                        "physical_pin": {
                                            "id": 121,
                                            "name": "probe34",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "AWADDR",
                                        "physical_pin": {
                                            "id": 99,
                                            "name": "probe12",
                                            "leftBit": 0,
                                            "width": 33
                                        }
                                    },
                                    {
                                        "logical_port": "AWBURST",
                                        "physical_pin": {
                                            "id": 100,
                                            "name": "probe13",
                                            "leftBit": 0,
                                            "width": 2
                                        }
                                    },
                                    {
                                        "logical_port": "AWCACHE",
                                        "physical_pin": {
                                            "id": 101,
                                            "name": "probe14",
                                            "leftBit": 0,
                                            "width": 4
                                        }
                                    },
                                    {
                                        "logical_port": "AWID",
                                        "physical_pin": {
                                            "id": 102,
                                            "name": "probe15",
                                            "leftBit": 0,
                                            "width": 18
                                        }
                                    },
                                    {
                                        "logical_port": "AWLEN",
                                        "physical_pin": {
                                            "id": 103,
                                            "name": "probe16",
                                            "leftBit": 0,
                                            "width": 8
                                        }
                                    },
                                    {
                                        "logical_port": "AWLOCK",
                                        "physical_pin": {
                                            "id": 104,
                                            "name": "probe17",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "AWPROT",
                                        "physical_pin": {
                                            "id": 105,
                                            "name": "probe18",
                                            "leftBit": 0,
                                            "width": 3
                                        }
                                    },
                                    {
                                        "logical_port": "AWQOS",
                                        "physical_pin": {
                                            "id": 106,
                                            "name": "probe19",
                                            "leftBit": 0,
                                            "width": 4
                                        }
                                    },
                                    {
                                        "logical_port": "AWREADY",
                                        "physical_pin": {
                                            "id": 118,
                                            "name": "probe31",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "AWREGION",
                                        "physical_pin": {
                                            "id": 107,
                                            "name": "probe20",
                                            "leftBit": 0,
                                            "width": 4
                                        }
                                    },
                                    {
                                        "logical_port": "AWSIZE",
                                        "physical_pin": {
                                            "id": 108,
                                            "name": "probe21",
                                            "leftBit": 0,
                                            "width": 3
                                        }
                                    },
                                    {
                                        "logical_port": "AWVALID",
                                        "physical_pin": {
                                            "id": 118,
                                            "name": "probe31",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "BID",
                                        "physical_pin": {
                                            "id": 110,
                                            "name": "probe23",
                                            "leftBit": 0,
                                            "width": 18
                                        }
                                    },
                                    {
                                        "logical_port": "BREADY",
                                        "physical_pin": {
                                            "id": 120,
                                            "name": "probe33",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "BRESP",
                                        "physical_pin": {
                                            "id": 111,
                                            "name": "probe24",
                                            "leftBit": 0,
                                            "width": 2
                                        }
                                    },
                                    {
                                        "logical_port": "BVALID",
                                        "physical_pin": {
                                            "id": 120,
                                            "name": "probe33",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "RDATA",
                                        "physical_pin": {
                                            "id": 113,
                                            "name": "probe26",
                                            "leftBit": 0,
                                            "width": 256
                                        }
                                    },
                                    {
                                        "logical_port": "RID",
                                        "physical_pin": {
                                            "id": 114,
                                            "name": "probe27",
                                            "leftBit": 0,
                                            "width": 18
                                        }
                                    },
                                    {
                                        "logical_port": "RLAST",
                                        "physical_pin": {
                                            "id": 122,
                                            "name": "probe35",
                                            "leftBit": 2,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "RREADY",
                                        "physical_pin": {
                                            "id": 122,
                                            "name": "probe35",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "RRESP",
                                        "physical_pin": {
                                            "id": 115,
                                            "name": "probe28",
                                            "leftBit": 0,
                                            "width": 2
                                        }
                                    },
                                    {
                                        "logical_port": "RVALID",
                                        "physical_pin": {
                                            "id": 122,
                                            "name": "probe35",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "WDATA",
                                        "physical_pin": {
                                            "id": 116,
                                            "name": "probe29",
                                            "leftBit": 0,
                                            "width": 256
                                        }
                                    },
                                    {
                                        "logical_port": "WLAST",
                                        "physical_pin": {
                                            "id": 119,
                                            "name": "probe32",
                                            "leftBit": 2,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "WREADY",
                                        "physical_pin": {
                                            "id": 119,
                                            "name": "probe32",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "WSTRB",
                                        "physical_pin": {
                                            "id": 117,
                                            "name": "probe30",
                                            "leftBit": 0,
                                            "width": 32
                                        }
                                    },
                                    {
                                        "logical_port": "WVALID",
                                        "physical_pin": {
                                            "id": 119,
                                            "name": "probe32",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}