ControlRegister1,CR1,,Clock phase,CPHA,0,1,rw
ControlRegister1,CR1,,Clock polarity,CPOL,1,1,rw
ControlRegister1,CR1,,Master selection,MSTR,2,1,rw
ControlRegister1,CR1,,Baud rate control,BR,3,3,rw
ControlRegister1,CR1,,SPI enable,SPE,6,1,rw
ControlRegister1,CR1,,Frame format,LSBFIRST,7,1,rw
ControlRegister1,CR1,,Internal slave select,SSI,8,1,rw
ControlRegister1,CR1,,Software slave management,SSM,9,1,rw
ControlRegister1,CR1,,Receive only,RXONLY,10,1,rw
ControlRegister1,CR1,,Data frame format,DFF,11,1,rw
ControlRegister1,CR1,,CRC transfer next,CRCNEXT,12,1,rw
ControlRegister1,CR1,,Hardware CRC calculation enable,CRCEN,13,1,rw
ControlRegister1,CR1,,Output enable in bidirectional mode,BIDIOE,14,1,rw
ControlRegister1,CR1,,Bidirectional data mode enable,BIDIMODE,15,1,rw
ControlRegister2,CR2,,Rx buffer DMA enable,RXDMAEN,0,1,rw
ControlRegister2,CR2,,Tx buffer DMA enable,TXDMAEN,1,1,rw
ControlRegister2,CR2,,SS output enable,SSOE,2,1,rw
ControlRegister2,CR2,uint8_t,Reserved. Forced to 0 by hardware,RESERVED1,3,1,
ControlRegister2,CR2,,Frame format,FRF,4,1,rw
ControlRegister2,CR2,,Error interrupt enable,ERRIE,5,1,rw
ControlRegister2,CR2,,RX buffer not empty interrupt enable,RXNEIE,6,1,rw
ControlRegister2,CR2,,Tx buffer empty interrupt enable,TXEIE,7,1,rw
StatusRegister,SR,,Receive buffer not empty,RXNE,0,1,r
StatusRegister,SR,,Transmit buffer empty,TXE,1,1,r
StatusRegister,SR,,Channel side,CHSIDE,2,1,r
StatusRegister,SR,,Underrun flag,UDR,3,1,r
StatusRegister,SR,,CRC error flag,CRCERR,4,1,rw
StatusRegister,SR,,Mode fault,MODF,5,1,r
StatusRegister,SR,,Overrun flag,OVR,6,1,r
StatusRegister,SR,,Busy flag,BSY,7,1,r
StatusRegister,SR,,Frame format error,FRE,8,1,r
DataRegister,DR,uint16_t,Data register,DR,0,16,rw
CrcPolynomialRegister,CRCPR,uint16_t,CRC polynomial register,CRCPOLY,0,16,rw
RxCrcRegister,RXCRCR,uint16_t,Rx CRC register,RXCRC,0,16,r
TxCrcRegister,TXCRCR,uint16_t,Tx CRC register,TXCRC,0,16,r
I2SConfigurationRegister,I2SCFGR,,Channel length,CHLEN,0,1,rw
I2SConfigurationRegister,I2SCFGR,,Data length to be transferred,DATLEN,1,2,rw
I2SConfigurationRegister,I2SCFGR,,Steady state clock polarity,CKPOL,3,1,rw
I2SConfigurationRegister,I2SCFGR,,I2S standard selection,I2SSTD,4,2,rw
I2SConfigurationRegister,I2SCFGR,uint8_t,Reserved: forced at 0 by hardware,RESERVED1,6,1,
I2SConfigurationRegister,I2SCFGR,,PCM frame synchronization,PCMSYNC,7,1,rw
I2SConfigurationRegister,I2SCFGR,,I2S configuration mode,I2SCFG,8,2,rw
I2SConfigurationRegister,I2SCFGR,,I2S Enable,I2SE,10,1,rw
I2SConfigurationRegister,I2SCFGR,,I2S mode selection,I2SMOD,11,1,rw
I2SPrescalarRegister,I2SPR,uint8_t,I2S Linear prescaler,I2SDIV,0,8,rw
I2SPrescalarRegister,I2SPR,,Odd factor for the prescaler,ODD,8,1,rw
I2SPrescalarRegister,I2SPR,,Master clock output enable,MCKOE,9,1,rw
