DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "UNISIM"
unitName "Vcomponents"
)
]
instances [
(Instance
name "Um_power"
duLibraryName "utils"
duName "m_power"
elements [
]
mwi 0
uid 926,0
)
(Instance
name "Ureset0"
duLibraryName "hsio"
duName "xilinx_reset"
elements [
]
mwi 0
uid 1778,0
)
(Instance
name "Udcm42"
duLibraryName "hsio"
duName "cg_dcm_125div3"
elements [
]
mwi 0
uid 1807,0
)
(Instance
name "Ureset1"
duLibraryName "hsio"
duName "xilinx_reset"
elements [
]
mwi 0
uid 1836,0
)
(Instance
name "Udcm_phases"
duLibraryName "hsio"
duName "cg_dcm_phases"
elements [
]
mwi 0
uid 1865,0
)
(Instance
name "U_1"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 1910,0
)
(Instance
name "Ubufgmux"
duLibraryName "unisim"
duName "BUFGMUX_VIRTEX4"
elements [
]
mwi 0
uid 1934,0
)
(Instance
name "Ubufgmux1"
duLibraryName "unisim"
duName "BUFGMUX_VIRTEX4"
elements [
]
mwi 0
uid 1959,0
)
(Instance
name "Ubufg_clk40_out2"
duLibraryName "unisim"
duName "BUFG"
elements [
]
mwi 0
uid 1984,0
)
(Instance
name "Udff1"
duLibraryName "moduleware"
duName "adff"
elements [
]
mwi 1
uid 2001,0
)
(Instance
name "Udff4"
duLibraryName "moduleware"
duName "adff"
elements [
]
mwi 1
uid 2033,0
)
(Instance
name "Udcm200"
duLibraryName "hsio"
duName "cg_dcm_125_200"
elements [
]
mwi 0
uid 2485,0
)
(Instance
name "Ubufgmux2"
duLibraryName "unisim"
duName "BUFGMUX_VIRTEX4"
elements [
]
mwi 0
uid 2605,0
)
(Instance
name "Ubufg_clk40_out3"
duLibraryName "unisim"
duName "BUFG"
elements [
]
mwi 0
uid 2739,0
)
(Instance
name "Uporstd"
duLibraryName "utils"
duName "count_delay"
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "SIM_MODE"
)
(GiElement
name "BITS"
type "integer"
value "25"
)
]
mwi 0
uid 2999,0
)
]
libraryRefs [
"ieee"
"UNISIM"
]
)
version "29.1"
appVersion "2008.1b (Build 7)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/hsio/hdl"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/hsio/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/hsio/hds/clock_reset_top/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/hsio/hds/clock_reset_top/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/hsio/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/hsio/hds/clock_reset_top"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/hsio/hds/clock_reset_top"
)
(vvPair
variable "date"
value "04/15/10"
)
(vvPair
variable "day"
value "Thu"
)
(vvPair
variable "day_long"
value "Thursday"
)
(vvPair
variable "dd"
value "15"
)
(vvPair
variable "entity_name"
value "clock_reset_top"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "warren"
)
(vvPair
variable "host"
value "fedxtron"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "hsio"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../hsio/hdldesigner/hsio/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../hsio/hdldesigner/hsio/sim"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../hsio/hdldesigner/hsio/ps"
)
(vvPair
variable "mm"
value "04"
)
(vvPair
variable "module_name"
value "clock_reset_top"
)
(vvPair
variable "month"
value "Apr"
)
(vvPair
variable "month_long"
value "April"
)
(vvPair
variable "p"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/hsio/hds/clock_reset_top/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/hsio/hds/clock_reset_top/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "ATLAS_Tracker_Upgrade"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "21:43:21"
)
(vvPair
variable "unit"
value "clock_reset_top"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2008.1b (Build 7)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2010"
)
(vvPair
variable "yy"
value "10"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-32000,39000,-15000,40000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-31800,39000,-21500,40000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-15000,35000,-11000,36000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-14800,35000,-11900,36000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-32000,37000,-15000,38000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-31800,37000,-21900,38000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-36000,37000,-32000,38000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-35800,37000,-34100,38000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-15000,36000,5000,40000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-14800,36200,-5700,37200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-11000,35000,5000,36000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-10800,35000,-800,36000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-36000,35000,-15000,37000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "-28950,35500,-22050,36500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-36000,38000,-32000,39000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-35800,38000,-33800,39000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-36000,39000,-32000,40000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-35800,39000,-33100,40000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-32000,38000,-15000,39000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-31800,38000,-20000,39000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-36000,35000,5000,40000"
)
oxt "14000,66000,55000,71000"
)
*12 (Net
uid 694,0
decl (Decl
n "hi"
t "std_logic"
o 23
suid 24,0
)
declText (MLText
uid 695,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "22000,9200,40500,10100"
st "signal hi                : std_logic"
)
)
*13 (SaComponent
uid 926,0
optionalChildren [
*14 (CptPort
uid 940,0
ps "OnEdgeStrategy"
shape (Triangle
uid 941,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-51000,37625,-50250,38375"
)
tg (CPTG
uid 942,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 943,0
va (VaSet
font "courier,8,0"
)
xt "-53000,37550,-52000,38450"
st "lo"
ju 2
blo "-52000,38250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lo"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*15 (CptPort
uid 936,0
ps "OnEdgeStrategy"
shape (Triangle
uid 937,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-51000,36625,-50250,37375"
)
tg (CPTG
uid 938,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 939,0
va (VaSet
font "courier,8,0"
)
xt "-53000,36550,-52000,37450"
st "hi"
ju 2
blo "-52000,37250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hi"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
]
shape (Rectangle
uid 927,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-56000,36000,-51000,39000"
)
oxt "17000,9000,20000,12000"
ttg (MlTextGroup
uid 928,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*16 (Text
uid 929,0
va (VaSet
font "courier,8,1"
)
xt "-54400,39000,-52900,39900"
st "utils"
blo "-54400,39700"
tm "BdLibraryNameMgr"
)
*17 (Text
uid 930,0
va (VaSet
font "courier,8,1"
)
xt "-54400,39900,-50900,40800"
st "m_power"
blo "-54400,40600"
tm "CptNameMgr"
)
*18 (Text
uid 931,0
va (VaSet
font "courier,8,1"
)
xt "-54400,40800,-50400,41700"
st "Um_power"
blo "-54400,41500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 932,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 933,0
text (MLText
uid 934,0
va (VaSet
font "courier,8,0"
)
xt "-54500,28000,-54500,28000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 935,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-55750,37250,-54250,38750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*19 (Net
uid 956,0
decl (Decl
n "lo"
t "std_logic"
o 24
suid 30,0
)
declText (MLText
uid 957,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,10100,35900,11300"
st "signal lo                : std_logic"
)
)
*20 (PortIoIn
uid 1715,0
shape (CompositeShape
uid 1716,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1717,0
sl 0
ro 270
xt "-147000,5625,-145500,6375"
)
(Line
uid 1718,0
sl 0
ro 270
xt "-145500,6000,-145000,6000"
pts [
"-145500,6000"
"-145000,6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1719,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1720,0
va (VaSet
isHidden 1
)
xt "-154500,5500,-148000,6500"
st "rst_poweron_ni"
ju 2
blo "-148000,6300"
tm "WireNameMgr"
)
)
)
*21 (SaComponent
uid 1778,0
optionalChildren [
*22 (CptPort
uid 1787,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1788,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-113750,-3375,-113000,-2625"
)
tg (CPTG
uid 1789,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1790,0
va (VaSet
)
xt "-112000,-3500,-111000,-2500"
st "clk"
blo "-112000,-2700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_ulogic"
o 1
)
)
)
*23 (CptPort
uid 1791,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1792,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-113750,1625,-113000,2375"
)
tg (CPTG
uid 1793,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1794,0
va (VaSet
)
xt "-112000,1500,-110700,2500"
st "por"
blo "-112000,2300"
)
)
thePort (LogicalPort
decl (Decl
n "por"
t "std_ulogic"
o 3
)
)
)
*24 (CptPort
uid 1795,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1796,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-113750,-375,-113000,375"
)
tg (CPTG
uid 1797,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1798,0
va (VaSet
)
xt "-112000,-500,-109600,500"
st "locked"
blo "-112000,300"
)
)
thePort (LogicalPort
decl (Decl
n "locked"
t "std_logic"
o 2
)
)
)
*25 (CptPort
uid 1799,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1800,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105000,-3375,-104250,-2625"
)
tg (CPTG
uid 1801,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1802,0
va (VaSet
)
xt "-108800,-3500,-106000,-2500"
st "reset_o"
ju 2
blo "-106000,-2700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "reset_o"
t "std_ulogic"
o 5
)
)
)
*26 (CptPort
uid 1803,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1804,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105000,-2375,-104250,-1625"
)
tg (CPTG
uid 1805,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1806,0
va (VaSet
)
xt "-109300,-2500,-106000,-1500"
st "reset_no"
ju 2
blo "-106000,-1700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "reset_no"
t "std_ulogic"
o 4
)
)
)
]
shape (Rectangle
uid 1779,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-113000,-4000,-105000,4000"
)
oxt "15000,6000,34000,26000"
ttg (MlTextGroup
uid 1780,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*27 (Text
uid 1781,0
va (VaSet
font "helvetica,8,1"
)
xt "-110150,1000,-108450,2000"
st "hsio"
blo "-110150,1800"
tm "BdLibraryNameMgr"
)
*28 (Text
uid 1782,0
va (VaSet
font "helvetica,8,1"
)
xt "-110150,2000,-104750,3000"
st "xilinx_reset"
blo "-110150,2800"
tm "CptNameMgr"
)
*29 (Text
uid 1783,0
va (VaSet
font "helvetica,8,1"
)
xt "-110150,3000,-106950,4000"
st "Ureset0"
blo "-110150,3800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1784,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1785,0
text (MLText
uid 1786,0
va (VaSet
)
xt "-128000,2000,-128000,2000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*30 (SaComponent
uid 1807,0
optionalChildren [
*31 (CptPort
uid 1816,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1817,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-97750,-6375,-97000,-5625"
)
tg (CPTG
uid 1818,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1819,0
va (VaSet
)
xt "-96000,-6500,-92200,-5500"
st "CLKIN_IN"
blo "-96000,-5700"
)
)
thePort (LogicalPort
decl (Decl
n "CLKIN_IN"
t "std_logic"
o 1
)
)
)
*32 (CptPort
uid 1820,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1821,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-97750,-3375,-97000,-2625"
)
tg (CPTG
uid 1822,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1823,0
va (VaSet
)
xt "-96000,-3500,-93100,-2500"
st "RST_IN"
blo "-96000,-2700"
)
)
thePort (LogicalPort
decl (Decl
n "RST_IN"
t "std_logic"
o 2
)
)
)
*33 (CptPort
uid 1824,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1825,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-85000,-6375,-84250,-5625"
)
tg (CPTG
uid 1826,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1827,0
va (VaSet
)
xt "-91000,-6500,-86000,-5500"
st "CLKDV_OUT"
ju 2
blo "-86000,-5700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLKDV_OUT"
t "std_logic"
o 3
)
)
)
*34 (CptPort
uid 1828,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1829,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-85000,-5375,-84250,-4625"
)
tg (CPTG
uid 1830,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1831,0
va (VaSet
)
xt "-90300,-5500,-86000,-4500"
st "CLK0_OUT"
ju 2
blo "-86000,-4700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLK0_OUT"
t "std_logic"
o 4
)
)
)
*35 (CptPort
uid 1832,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1833,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-85000,3625,-84250,4375"
)
tg (CPTG
uid 1834,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1835,0
va (VaSet
)
xt "-92100,3500,-86000,4500"
st "LOCKED_OUT"
ju 2
blo "-86000,4300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "LOCKED_OUT"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 1808,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-97000,-7000,-85000,5000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1809,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*36 (Text
uid 1810,0
va (VaSet
font "helvetica,8,1"
)
xt "-96100,-1000,-94400,0"
st "hsio"
blo "-96100,-200"
tm "BdLibraryNameMgr"
)
*37 (Text
uid 1811,0
va (VaSet
font "helvetica,8,1"
)
xt "-96100,0,-88900,1000"
st "cg_dcm_125div3"
blo "-96100,800"
tm "CptNameMgr"
)
*38 (Text
uid 1812,0
va (VaSet
font "helvetica,8,1"
)
xt "-96100,1000,-92900,2000"
st "Udcm42"
blo "-96100,1800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1813,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1814,0
text (MLText
uid 1815,0
va (VaSet
font "clean,8,0"
)
xt "-91500,-7000,-91500,-7000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*39 (SaComponent
uid 1836,0
optionalChildren [
*40 (CptPort
uid 1845,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1846,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-73750,625,-73000,1375"
)
tg (CPTG
uid 1847,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1848,0
va (VaSet
)
xt "-72000,500,-71000,1500"
st "clk"
blo "-72000,1300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_ulogic"
o 1
)
)
)
*41 (CptPort
uid 1849,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1850,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-73750,5625,-73000,6375"
)
tg (CPTG
uid 1851,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1852,0
va (VaSet
)
xt "-72000,5500,-70700,6500"
st "por"
blo "-72000,6300"
)
)
thePort (LogicalPort
decl (Decl
n "por"
t "std_ulogic"
o 3
)
)
)
*42 (CptPort
uid 1853,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1854,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-73750,3625,-73000,4375"
)
tg (CPTG
uid 1855,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1856,0
va (VaSet
)
xt "-72000,3500,-69600,4500"
st "locked"
blo "-72000,4300"
)
)
thePort (LogicalPort
decl (Decl
n "locked"
t "std_logic"
o 2
)
)
)
*43 (CptPort
uid 1857,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1858,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-65000,625,-64250,1375"
)
tg (CPTG
uid 1859,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1860,0
va (VaSet
)
xt "-68800,500,-66000,1500"
st "reset_o"
ju 2
blo "-66000,1300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "reset_o"
t "std_ulogic"
o 5
)
)
)
*44 (CptPort
uid 1861,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1862,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-65000,1625,-64250,2375"
)
tg (CPTG
uid 1863,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1864,0
va (VaSet
)
xt "-69300,1500,-66000,2500"
st "reset_no"
ju 2
blo "-66000,2300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "reset_no"
t "std_ulogic"
o 4
)
)
)
]
shape (Rectangle
uid 1837,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-73000,0,-65000,8000"
)
oxt "15000,18000,23000,26000"
ttg (MlTextGroup
uid 1838,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*45 (Text
uid 1839,0
va (VaSet
font "helvetica,8,1"
)
xt "-73150,8000,-71450,9000"
st "hsio"
blo "-73150,8800"
tm "BdLibraryNameMgr"
)
*46 (Text
uid 1840,0
va (VaSet
font "helvetica,8,1"
)
xt "-73150,9000,-67750,10000"
st "xilinx_reset"
blo "-73150,9800"
tm "CptNameMgr"
)
*47 (Text
uid 1841,0
va (VaSet
font "helvetica,8,1"
)
xt "-73150,10000,-69950,11000"
st "Ureset1"
blo "-73150,10800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1842,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1843,0
text (MLText
uid 1844,0
va (VaSet
)
xt "-88000,-5000,-88000,-5000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*48 (SaComponent
uid 1865,0
optionalChildren [
*49 (CptPort
uid 1874,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1875,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-55750,-6375,-55000,-5625"
)
tg (CPTG
uid 1876,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1877,0
va (VaSet
)
xt "-54000,-6500,-50200,-5500"
st "CLKIN_IN"
blo "-54000,-5700"
)
)
thePort (LogicalPort
decl (Decl
n "CLKIN_IN"
t "std_logic"
o 1
)
)
)
*50 (CptPort
uid 1878,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1879,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-55750,625,-55000,1375"
)
tg (CPTG
uid 1880,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1881,0
va (VaSet
)
xt "-54000,500,-51100,1500"
st "RST_IN"
blo "-54000,1300"
)
)
thePort (LogicalPort
decl (Decl
n "RST_IN"
t "std_logic"
o 2
)
)
)
*51 (CptPort
uid 1882,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1883,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-42000,-6375,-41250,-5625"
)
tg (CPTG
uid 1884,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1885,0
va (VaSet
)
xt "-47300,-6500,-43000,-5500"
st "CLK0_OUT"
ju 2
blo "-43000,-5700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLK0_OUT"
t "std_logic"
o 3
)
)
)
*52 (CptPort
uid 1886,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1887,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-42000,5625,-41250,6375"
)
tg (CPTG
uid 1888,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1889,0
va (VaSet
)
xt "-47800,5500,-43000,6500"
st "CLK90_OUT"
ju 2
blo "-43000,6300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLK90_OUT"
t "std_logic"
o 6
)
)
)
*53 (CptPort
uid 1890,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1891,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-42000,-2375,-41250,-1625"
)
tg (CPTG
uid 1892,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1893,0
va (VaSet
)
xt "-48800,-2500,-43000,-1500"
st "CLK180_OUT"
ju 2
blo "-43000,-1700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLK180_OUT"
t "std_logic"
o 7
)
)
)
*54 (CptPort
uid 1894,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1895,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-42000,-1375,-41250,-625"
)
tg (CPTG
uid 1896,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1897,0
va (VaSet
)
xt "-48800,-1500,-43000,-500"
st "CLK270_OUT"
ju 2
blo "-43000,-700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLK270_OUT"
t "std_logic"
o 8
)
)
)
*55 (CptPort
uid 1898,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1899,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-42000,11625,-41250,12375"
)
tg (CPTG
uid 1900,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1901,0
va (VaSet
)
xt "-49100,11500,-43000,12500"
st "LOCKED_OUT"
ju 2
blo "-43000,12300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "LOCKED_OUT"
t "std_logic"
o 10
)
)
)
*56 (CptPort
uid 1902,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1903,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-42000,6625,-41250,7375"
)
tg (CPTG
uid 1904,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1905,0
va (VaSet
)
xt "-49900,6500,-43000,7500"
st "CLK2X180_OUT"
ju 2
blo "-43000,7300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLK2X180_OUT"
t "std_logic"
o 5
)
)
)
*57 (CptPort
uid 1906,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1907,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-42000,-5375,-41250,-4625"
)
tg (CPTG
uid 1908,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1909,0
va (VaSet
)
xt "-47900,-5500,-43000,-4500"
st "CLK2X_OUT"
ju 2
blo "-43000,-4700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLK2X_OUT"
t "std_logic"
o 4
)
)
)
*58 (CptPort
uid 2900,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2901,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-42000,12625,-41250,13375"
)
tg (CPTG
uid 2902,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2903,0
va (VaSet
)
xt "-48000,12500,-43000,13500"
st "CLKDV_OUT"
ju 2
blo "-43000,13300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLKDV_OUT"
t "std_logic"
o 9
)
)
)
]
shape (Rectangle
uid 1866,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-55000,-7000,-42000,14000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1867,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*59 (Text
uid 1868,0
va (VaSet
font "helvetica,8,1"
)
xt "-55000,8000,-53300,9000"
st "hsio"
blo "-55000,8800"
tm "BdLibraryNameMgr"
)
*60 (Text
uid 1869,0
va (VaSet
font "helvetica,8,1"
)
xt "-55000,9000,-48000,10000"
st "cg_dcm_phases"
blo "-55000,9800"
tm "CptNameMgr"
)
*61 (Text
uid 1870,0
va (VaSet
font "helvetica,8,1"
)
xt "-55000,10000,-48800,11000"
st "Udcm_phases"
blo "-55000,10800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1871,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1872,0
text (MLText
uid 1873,0
va (VaSet
font "clean,8,0"
)
xt "-49500,10000,-49500,10000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*62 (MWC
uid 1910,0
optionalChildren [
*63 (CommentGraphic
uid 1932,0
shape (CustomPolygon
pts [
"-30000,10000"
"-27000,12000"
"-30000,14000"
"-30000,10000"
]
uid 1933,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-30000,10000,-27000,14000"
)
oxt "7000,6000,10000,10000"
)
*64 (CptPort
uid 1925,0
optionalChildren [
*65 (Circle
uid 1931,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "-27000,11625,-26250,12375"
radius 375
)
*66 (Line
uid 1930,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-26250,12000,-26000,12000"
pts [
"-26000,12000"
"-26250,12000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1926,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-26000,11625,-25250,12375"
)
tg (CPTG
uid 1927,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1928,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-24250,11500,-22250,12400"
st "dout"
ju 2
blo "-22250,12200"
)
s (Text
uid 1929,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-22250,12400,-22250,12400"
ju 2
blo "-22250,12400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 13
)
)
)
*67 (CptPort
uid 1919,0
optionalChildren [
*68 (Line
uid 1924,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-31000,12000,-30000,12000"
pts [
"-31000,12000"
"-30000,12000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1920,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-31750,11625,-31000,12375"
)
tg (CPTG
uid 1921,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1922,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-34000,11500,-32500,12400"
st "din"
blo "-34000,12200"
)
s (Text
uid 1923,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-34000,12400,-34000,12400"
blo "-34000,12400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 22
)
)
)
]
shape (Rectangle
uid 1911,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-31000,10000,-26000,14000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 1912,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*69 (Text
uid 1913,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-28650,12200,-23150,13100"
st "moduleware"
blo "-28650,12900"
)
*70 (Text
uid 1914,0
va (VaSet
font "courier,8,0"
)
xt "-28650,13100,-27150,14000"
st "inv"
blo "-28650,13800"
)
*71 (Text
uid 1915,0
va (VaSet
font "courier,8,0"
)
xt "-28650,14000,-27150,14900"
st "U_1"
blo "-28650,14700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1916,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1917,0
text (MLText
uid 1918,0
va (VaSet
font "courier,8,0"
)
xt "-34000,-8700,-34000,-8700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*72 (SaComponent
uid 1934,0
optionalChildren [
*73 (CptPort
uid 1943,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1944,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-30750,-8375,-30000,-7625"
)
tg (CPTG
uid 1945,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1946,0
va (VaSet
)
xt "-29000,-8500,-28400,-7500"
st "S"
blo "-29000,-7700"
)
)
thePort (LogicalPort
decl (Decl
n "S"
t "std_ulogic"
o 4
)
)
)
*74 (CptPort
uid 1947,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1948,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-30750,-5375,-30000,-4625"
)
tg (CPTG
uid 1949,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1950,0
va (VaSet
)
xt "-29000,-5500,-28300,-4500"
st "I1"
blo "-29000,-4700"
)
)
thePort (LogicalPort
decl (Decl
n "I1"
t "std_ulogic"
o 3
)
)
)
*75 (CptPort
uid 1951,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1952,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-30750,-6375,-30000,-5625"
)
tg (CPTG
uid 1953,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1954,0
va (VaSet
)
xt "-29000,-6500,-28300,-5500"
st "I0"
blo "-29000,-5700"
)
)
thePort (LogicalPort
decl (Decl
n "I0"
t "std_ulogic"
o 2
)
)
)
*76 (CptPort
uid 1955,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1956,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22000,-6375,-21250,-5625"
)
tg (CPTG
uid 1957,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1958,0
va (VaSet
)
xt "-23600,-6500,-23000,-5500"
st "O"
ju 2
blo "-23000,-5700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
]
shape (Rectangle
uid 1935,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-30000,-9000,-22000,-4000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1936,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*77 (Text
uid 1937,0
va (VaSet
font "helvetica,8,1"
)
xt "-27450,-5000,-24850,-4000"
st "unisim"
blo "-27450,-4200"
tm "BdLibraryNameMgr"
)
*78 (Text
uid 1938,0
va (VaSet
font "helvetica,8,1"
)
xt "-27450,-4000,-18550,-3000"
st "BUFGMUX_VIRTEX4"
blo "-27450,-3200"
tm "CptNameMgr"
)
*79 (Text
uid 1939,0
va (VaSet
font "helvetica,8,1"
)
xt "-27450,-3000,-23250,-2000"
st "Ubufgmux"
blo "-27450,-2200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1940,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1941,0
text (MLText
uid 1942,0
va (VaSet
font "clean,8,0"
)
xt "-26000,-7000,-26000,-7000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*80 (SaComponent
uid 1959,0
optionalChildren [
*81 (CptPort
uid 1968,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1969,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22000,5625,-21250,6375"
)
tg (CPTG
uid 1970,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1971,0
va (VaSet
)
xt "-23600,5500,-23000,6500"
st "O"
ju 2
blo "-23000,6300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*82 (CptPort
uid 1972,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1973,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-30750,5625,-30000,6375"
)
tg (CPTG
uid 1974,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1975,0
va (VaSet
)
xt "-29000,5500,-28300,6500"
st "I0"
blo "-29000,6300"
)
)
thePort (LogicalPort
decl (Decl
n "I0"
t "std_ulogic"
o 2
)
)
)
*83 (CptPort
uid 1976,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1977,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-30750,6625,-30000,7375"
)
tg (CPTG
uid 1978,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1979,0
va (VaSet
)
xt "-29000,6500,-28300,7500"
st "I1"
blo "-29000,7300"
)
)
thePort (LogicalPort
decl (Decl
n "I1"
t "std_ulogic"
o 3
)
)
)
*84 (CptPort
uid 1980,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1981,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-30750,3625,-30000,4375"
)
tg (CPTG
uid 1982,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1983,0
va (VaSet
)
xt "-29000,3500,-28400,4500"
st "S"
blo "-29000,4300"
)
)
thePort (LogicalPort
decl (Decl
n "S"
t "std_ulogic"
o 4
)
)
)
]
shape (Rectangle
uid 1960,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-30000,3000,-22000,8000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1961,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*85 (Text
uid 1962,0
va (VaSet
font "helvetica,8,1"
)
xt "-27450,7000,-24850,8000"
st "unisim"
blo "-27450,7800"
tm "BdLibraryNameMgr"
)
*86 (Text
uid 1963,0
va (VaSet
font "helvetica,8,1"
)
xt "-27450,8000,-18550,9000"
st "BUFGMUX_VIRTEX4"
blo "-27450,8800"
tm "CptNameMgr"
)
*87 (Text
uid 1964,0
va (VaSet
font "helvetica,8,1"
)
xt "-27450,9000,-22750,10000"
st "Ubufgmux1"
blo "-27450,9800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1965,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1966,0
text (MLText
uid 1967,0
va (VaSet
font "clean,8,0"
)
xt "-26000,5000,-26000,5000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*88 (SaComponent
uid 1984,0
optionalChildren [
*89 (CptPort
uid 1993,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1994,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-25750,-375,-25000,375"
)
tg (CPTG
uid 1995,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1996,0
va (VaSet
)
xt "-24000,-500,-23800,500"
st "I"
blo "-24000,300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*90 (CptPort
uid 1997,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1998,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22000,-375,-21250,375"
)
tg (CPTG
uid 1999,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2000,0
va (VaSet
)
xt "-23600,-500,-23000,500"
st "O"
ju 2
blo "-23000,300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
]
shape (Rectangle
uid 1985,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-25000,-1000,-22000,2000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1986,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*91 (Text
uid 1987,0
va (VaSet
font "helvetica,8,1"
)
xt "-21300,0,-18700,1000"
st "unisim"
blo "-21300,800"
tm "BdLibraryNameMgr"
)
*92 (Text
uid 1988,0
va (VaSet
font "helvetica,8,1"
)
xt "-21300,1000,-19000,2000"
st "BUFG"
blo "-21300,1800"
tm "CptNameMgr"
)
*93 (Text
uid 1989,0
va (VaSet
font "helvetica,8,1"
)
xt "-21300,2000,-13500,3000"
st "Ubufg_clk40_out2"
blo "-21300,2800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1990,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1991,0
text (MLText
uid 1992,0
va (VaSet
font "clean,8,0"
)
xt "-21000,-1000,-21000,-1000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*94 (MWC
uid 2001,0
optionalChildren [
*95 (CptPort
uid 2010,0
optionalChildren [
*96 (Line
uid 2014,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-17000,12000,-16000,12000"
pts [
"-17000,12000"
"-16000,12000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2011,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-17750,11625,-17000,12375"
)
tg (CPTG
uid 2012,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2013,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-15888,11522,-15388,12422"
st "d"
blo "-15888,12222"
)
)
thePort (LogicalPort
decl (Decl
n "d"
t "std_logic"
o 13
)
)
)
*97 (CptPort
uid 2015,0
optionalChildren [
*98 (Line
uid 2019,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-12000,12000,-11000,12000"
pts [
"-11000,12000"
"-12000,12000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2016,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-11000,11625,-10250,12375"
)
tg (CPTG
uid 2017,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2018,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-12604,11539,-12104,12439"
st "q"
ju 2
blo "-12104,12239"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "q"
t "std_logic"
o 27
)
)
)
*99 (CptPort
uid 2020,0
optionalChildren [
*100 (Line
uid 2024,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-17000,16000,-16000,16000"
pts [
"-17000,16000"
"-16000,16000"
]
)
*101 (FFT
pts [
"-15250,16000"
"-16000,16375"
"-16000,15625"
]
uid 2025,0
ro 90
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "-16000,15625,-15250,16375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2021,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-17750,15625,-17000,16375"
)
tg (CPTG
uid 2022,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2023,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-15110,15125,-13610,16025"
st "clk"
blo "-15110,15825"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
posAdd 0
o 9
)
)
)
*102 (CommentGraphic
uid 2026,0
shape (CustomPolygon
pts [
"-16000,11000"
"-12000,11000"
"-12000,17000"
"-16000,17000"
"-16000,11000"
]
uid 2027,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-16000,11000,-12000,17000"
)
oxt "7000,7000,11000,13000"
)
*103 (CptPort
uid 2028,0
optionalChildren [
*104 (Line
uid 2032,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-14000,17001,-14000,18000"
pts [
"-14000,18000"
"-14000,17001"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2029,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-14375,18000,-13625,18750"
)
tg (CPTG
uid 2030,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2031,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-14550,16000,-13050,16900"
st "set"
blo "-14550,16700"
)
)
thePort (LogicalPort
decl (Decl
n "set"
t "std_ulogic"
o 25
)
)
)
]
shape (Rectangle
uid 2002,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-17000,10000,-11000,18000"
fos 1
)
showPorts 0
oxt "6000,6000,12000,14000"
ttg (MlTextGroup
uid 2003,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*105 (Text
uid 2004,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-14650,16200,-9150,17100"
st "moduleware"
blo "-14650,16900"
)
*106 (Text
uid 2005,0
va (VaSet
font "courier,8,0"
)
xt "-14650,17100,-12650,18000"
st "adff"
blo "-14650,17800"
)
*107 (Text
uid 2006,0
va (VaSet
font "courier,8,0"
)
xt "-14650,18000,-12150,18900"
st "Udff1"
blo "-14650,18700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2007,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2008,0
text (MLText
uid 2009,0
va (VaSet
font "courier,8,0"
)
xt "-20000,-4700,-20000,-4700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
sTC 0
selT 0
)
dp [
*108 (CptPort
optionalChildren [
*109 (Line
layer 5
sl 0
va (VaSet
vasetType 3
transparent 1
)
xt "-12000,16000,-11000,16000"
pts [
"-11000,16000"
"-12000,16000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,65535"
)
xt "-11000,15625,-10250,16375"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
sl 0
va (VaSet
font "courier,8,0"
)
xt "-13104,15499,-12104,16399"
st "qb"
ju 2
blo "-12104,16199"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "qb"
t "std_logic"
o 27
)
)
)
*110 (CptPort
optionalChildren [
*111 (Line
layer 5
sl 0
va (VaSet
vasetType 3
transparent 1
)
xt "-17000,14000,-16000,14000"
pts [
"-17000,14000"
"-16000,14000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,65535"
)
xt "-17750,13625,-17000,14375"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
sl 0
va (VaSet
font "courier,8,0"
)
xt "-15888,13493,-13888,14393"
st "load"
blo "-15888,14193"
)
)
thePort (LogicalPort
decl (Decl
n "load"
t "std_logic"
o 0
)
)
)
*112 (CptPort
optionalChildren [
*113 (Line
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-14000,10000,-14000,11001"
pts [
"-14000,10000"
"-14000,11001"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
ro 180
va (VaSet
vasetType 1
fg "0,65535,65535"
)
xt "-14375,9250,-13625,10000"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
sl 0
va (VaSet
font "courier,8,0"
)
xt "-14620,11120,-13120,12020"
st "rst"
blo "-14620,11820"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 0
)
)
)
]
prms (Property
optionalChildren [
*114 (Property
pclass "param"
pname "qb_type"
pvalue "1"
ptn "String"
)
*115 (Property
pclass "param"
pname "load_type"
pvalue "2"
ptn "String"
)
*116 (Property
pclass "param"
pname "rst_type"
pvalue "4"
ptn "String"
)
]
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*117 (MWC
uid 2033,0
optionalChildren [
*118 (CptPort
uid 2042,0
optionalChildren [
*119 (Line
uid 2046,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-6000,12000,-5000,12000"
pts [
"-6000,12000"
"-5000,12000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2043,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-6750,11625,-6000,12375"
)
tg (CPTG
uid 2044,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2045,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-4888,11522,-4388,12422"
st "d"
blo "-4888,12222"
)
)
thePort (LogicalPort
decl (Decl
n "d"
t "std_logic"
o 27
)
)
)
*120 (CptPort
uid 2047,0
optionalChildren [
*121 (Line
uid 2051,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-999,12000,0,12000"
pts [
"0,12000"
"-999,12000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2048,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "0,11625,750,12375"
)
tg (CPTG
uid 2049,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2050,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-1604,11539,-1104,12439"
st "q"
ju 2
blo "-1104,12239"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "q"
t "std_logic"
o 14
)
)
)
*122 (CptPort
uid 2052,0
optionalChildren [
*123 (Line
uid 2056,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-6000,16000,-5000,16000"
pts [
"-6000,16000"
"-5000,16000"
]
)
*124 (FFT
pts [
"-4250,16000"
"-5000,16375"
"-5000,15625"
]
uid 2057,0
ro 90
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "-5000,15625,-4250,16375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2053,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-6750,15625,-6000,16375"
)
tg (CPTG
uid 2054,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2055,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-4110,15125,-2610,16025"
st "clk"
blo "-4110,15825"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
posAdd 0
o 9
)
)
)
*125 (CommentGraphic
uid 2058,0
shape (CustomPolygon
pts [
"-5000,11000"
"-1000,11000"
"-1000,17000"
"-5000,17000"
"-5000,11000"
]
uid 2059,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-5000,11000,-1000,17000"
)
oxt "7000,7000,11000,13000"
)
*126 (CptPort
uid 2060,0
optionalChildren [
*127 (Line
uid 2064,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-3000,17001,-3000,18000"
pts [
"-3000,18000"
"-3000,17001"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2061,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-3375,18000,-2625,18750"
)
tg (CPTG
uid 2062,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2063,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-3550,16000,-2050,16900"
st "set"
blo "-3550,16700"
)
)
thePort (LogicalPort
decl (Decl
n "set"
t "std_ulogic"
o 25
)
)
)
]
shape (Rectangle
uid 2034,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-6000,10000,0,18000"
fos 1
)
showPorts 0
oxt "6000,6000,12000,14000"
ttg (MlTextGroup
uid 2035,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*128 (Text
uid 2036,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-3650,16200,1850,17100"
st "moduleware"
blo "-3650,16900"
)
*129 (Text
uid 2037,0
va (VaSet
font "courier,8,0"
)
xt "-3650,17100,-1650,18000"
st "adff"
blo "-3650,17800"
)
*130 (Text
uid 2038,0
va (VaSet
font "courier,8,0"
)
xt "-3650,18000,-1150,18900"
st "Udff4"
blo "-3650,18700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2039,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2040,0
text (MLText
uid 2041,0
va (VaSet
font "courier,8,0"
)
xt "-9000,-4700,-9000,-4700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
sTC 0
selT 0
)
dp [
*131 (CptPort
optionalChildren [
*132 (Line
layer 5
sl 0
va (VaSet
vasetType 3
transparent 1
)
xt "-1000,16000,0,16000"
pts [
"0,16000"
"-1000,16000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,65535"
)
xt "0,15625,750,16375"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
sl 0
va (VaSet
font "courier,8,0"
)
xt "-2104,15499,-1104,16399"
st "qb"
ju 2
blo "-1104,16199"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "qb"
t "std_logic"
o 14
)
)
)
*133 (CptPort
optionalChildren [
*134 (Line
layer 5
sl 0
va (VaSet
vasetType 3
transparent 1
)
xt "-6000,14000,-5000,14000"
pts [
"-6000,14000"
"-5000,14000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,65535"
)
xt "-6750,13625,-6000,14375"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
sl 0
va (VaSet
font "courier,8,0"
)
xt "-4888,13493,-2888,14393"
st "load"
blo "-4888,14193"
)
)
thePort (LogicalPort
decl (Decl
n "load"
t "std_logic"
o 0
)
)
)
*135 (CptPort
optionalChildren [
*136 (Line
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-3000,10000,-3000,11001"
pts [
"-3000,10000"
"-3000,11001"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
ro 180
va (VaSet
vasetType 1
fg "0,65535,65535"
)
xt "-3375,9250,-2625,10000"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
sl 0
va (VaSet
font "courier,8,0"
)
xt "-3620,11120,-2120,12020"
st "rst"
blo "-3620,11820"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 0
)
)
)
]
prms (Property
optionalChildren [
*137 (Property
pclass "param"
pname "qb_type"
pvalue "1"
ptn "String"
)
*138 (Property
pclass "param"
pname "load_type"
pvalue "2"
ptn "String"
)
*139 (Property
pclass "param"
pname "rst_type"
pvalue "4"
ptn "String"
)
]
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*140 (Net
uid 2260,0
lang 2
decl (Decl
n "rst_poweron_ni"
t "std_logic"
eolc "--PORESET_N"
preAdd 0
posAdd 0
o 3
suid 42,0
)
declText (MLText
uid 2261,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*141 (Net
uid 2262,0
decl (Decl
n "clk125"
t "std_logic"
o 1
suid 43,0
)
declText (MLText
uid 2263,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*142 (Net
uid 2264,0
decl (Decl
n "rst40"
t "std_logic"
o 13
suid 44,0
)
declText (MLText
uid 2265,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*143 (Net
uid 2268,0
decl (Decl
n "rst_ro"
t "std_logic"
o 14
suid 46,0
)
declText (MLText
uid 2269,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*144 (Net
uid 2270,0
decl (Decl
n "rst_abc_q0"
t "std_logic"
o 27
suid 47,0
)
declText (MLText
uid 2271,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*145 (Net
uid 2272,0
decl (Decl
n "clk_ro"
t "std_logic"
preAdd 0
posAdd 0
o 9
suid 48,0
)
declText (MLText
uid 2273,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*146 (Net
uid 2274,0
decl (Decl
n "por"
t "std_ulogic"
o 25
suid 49,0
)
declText (MLText
uid 2275,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*147 (Net
uid 2276,0
decl (Decl
n "rst40in"
t "std_ulogic"
o 26
suid 50,0
)
declText (MLText
uid 2277,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*148 (Net
uid 2278,0
decl (Decl
n "dcm42_locked"
t "std_logic"
o 21
suid 51,0
)
declText (MLText
uid 2279,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*149 (Net
uid 2280,0
decl (Decl
n "clk40in"
t "std_logic"
o 19
suid 52,0
)
declText (MLText
uid 2281,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*150 (Net
uid 2282,0
decl (Decl
n "readout_mode80"
t "std_logic"
o 2
suid 53,0
)
declText (MLText
uid 2283,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*151 (Net
uid 2284,0
decl (Decl
n "clk40_90"
t "std_logic"
o 16
suid 54,0
)
declText (MLText
uid 2285,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*152 (Net
uid 2286,0
decl (Decl
n "dcm_phases_locked"
t "std_logic"
o 22
suid 55,0
)
declText (MLText
uid 2287,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*153 (Net
uid 2288,0
decl (Decl
n "clk_abc_dclk"
t "std_logic"
preAdd 0
posAdd 0
o 8
suid 56,0
)
declText (MLText
uid 2289,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*154 (Net
uid 2290,0
decl (Decl
n "rst125"
t "std_logic"
o 12
suid 57,0
)
declText (MLText
uid 2291,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*155 (Net
uid 2292,0
decl (Decl
n "clk40_x2"
t "std_logic"
o 18
suid 58,0
)
declText (MLText
uid 2293,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*156 (Net
uid 2294,0
decl (Decl
n "clk40"
t "std_ulogic"
o 5
suid 59,0
)
declText (MLText
uid 2295,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*157 (Net
uid 2296,0
decl (Decl
n "clk40_90_x2"
t "std_logic"
o 17
suid 60,0
)
declText (MLText
uid 2297,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*158 (Net
uid 2298,0
decl (Decl
n "clk_abc_bco"
t "std_logic"
preAdd 0
posAdd 0
o 7
suid 61,0
)
declText (MLText
uid 2299,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*159 (PortIoIn
uid 2300,0
shape (CompositeShape
uid 2301,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2302,0
sl 0
ro 270
xt "-147000,-6375,-145500,-5625"
)
(Line
uid 2303,0
sl 0
ro 270
xt "-145500,-6000,-145000,-6000"
pts [
"-145500,-6000"
"-145000,-6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2304,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2305,0
va (VaSet
isHidden 1
)
xt "-150250,-6500,-147750,-5500"
st "clk125"
ju 2
blo "-147750,-5700"
tm "WireNameMgr"
)
)
)
*160 (PortIoOut
uid 2314,0
shape (CompositeShape
uid 2315,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2316,0
sl 0
ro 270
xt "-95500,-12375,-94000,-11625"
)
(Line
uid 2317,0
sl 0
ro 270
xt "-96000,-12000,-95500,-12000"
pts [
"-96000,-12000"
"-95500,-12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2318,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2319,0
va (VaSet
isHidden 1
)
xt "-93000,-12500,-90500,-11500"
st "rst125"
blo "-93000,-11700"
tm "WireNameMgr"
)
)
)
*161 (PortIoOut
uid 2328,0
shape (CompositeShape
uid 2329,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2330,0
sl 0
ro 270
xt "4500,-13375,6000,-12625"
)
(Line
uid 2331,0
sl 0
ro 270
xt "4000,-13000,4500,-13000"
pts [
"4000,-13000"
"4500,-13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2332,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2333,0
va (VaSet
isHidden 1
)
xt "7000,-13500,9000,-12500"
st "clk40"
blo "7000,-12700"
tm "WireNameMgr"
)
)
)
*162 (PortIoOut
uid 2376,0
shape (CompositeShape
uid 2377,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2378,0
sl 0
ro 270
xt "4500,-6375,6000,-5625"
)
(Line
uid 2379,0
sl 0
ro 270
xt "4000,-6000,4500,-6000"
pts [
"4000,-6000"
"4500,-6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2380,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2381,0
va (VaSet
isHidden 1
)
xt "7000,-6500,9300,-5500"
st "clk_ro"
blo "7000,-5700"
tm "WireNameMgr"
)
)
)
*163 (PortIoOut
uid 2382,0
shape (CompositeShape
uid 2383,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2384,0
sl 0
ro 270
xt "4500,-375,6000,375"
)
(Line
uid 2385,0
sl 0
ro 270
xt "4000,0,4500,0"
pts [
"4000,0"
"4500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2386,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2387,0
va (VaSet
isHidden 1
)
xt "7000,-500,12200,500"
st "clk_abc_bco"
blo "7000,300"
tm "WireNameMgr"
)
)
)
*164 (PortIoOut
uid 2388,0
shape (CompositeShape
uid 2389,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2390,0
sl 0
ro 270
xt "4500,5625,6000,6375"
)
(Line
uid 2391,0
sl 0
ro 270
xt "4000,6000,4500,6000"
pts [
"4000,6000"
"4500,6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2392,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2393,0
va (VaSet
isHidden 1
)
xt "7000,5500,12300,6500"
st "clk_abc_dclk"
blo "7000,6300"
tm "WireNameMgr"
)
)
)
*165 (PortIoOut
uid 2394,0
shape (CompositeShape
uid 2395,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2396,0
sl 0
ro 270
xt "4500,11625,6000,12375"
)
(Line
uid 2397,0
sl 0
ro 270
xt "4000,12000,4500,12000"
pts [
"4000,12000"
"4500,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2398,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2399,0
va (VaSet
isHidden 1
)
xt "7000,11500,9300,12500"
st "rst_ro"
blo "7000,12300"
tm "WireNameMgr"
)
)
)
*166 (PortIoOut
uid 2416,0
shape (CompositeShape
uid 2417,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2418,0
sl 0
ro 270
xt "-11500,8625,-10000,9375"
)
(Line
uid 2419,0
sl 0
ro 270
xt "-12000,9000,-11500,9000"
pts [
"-12000,9000"
"-11500,9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2420,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2421,0
va (VaSet
isHidden 1
)
xt "-9000,8500,-7000,9500"
st "rst40"
blo "-9000,9300"
tm "WireNameMgr"
)
)
)
*167 (PortIoIn
uid 2422,0
shape (CompositeShape
uid 2423,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2424,0
sl 0
ro 270
xt "-42000,-8375,-40500,-7625"
)
(Line
uid 2425,0
sl 0
ro 270
xt "-40500,-8000,-40000,-8000"
pts [
"-40500,-8000"
"-40000,-8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2426,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2427,0
va (VaSet
isHidden 1
)
xt "-49800,-8500,-43000,-7500"
st "readout_mode80"
ju 2
blo "-43000,-7700"
tm "WireNameMgr"
)
)
)
*168 (SaComponent
uid 2485,0
optionalChildren [
*169 (CptPort
uid 2465,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2466,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-98750,17625,-98000,18375"
)
tg (CPTG
uid 2467,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2468,0
va (VaSet
)
xt "-97000,17500,-93200,18500"
st "CLKIN_IN"
blo "-97000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "CLKIN_IN"
t "std_logic"
o 1
)
)
)
*170 (CptPort
uid 2469,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2470,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-98750,18625,-98000,19375"
)
tg (CPTG
uid 2471,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2472,0
va (VaSet
)
xt "-97000,18500,-94100,19500"
st "RST_IN"
blo "-97000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "RST_IN"
t "std_logic"
o 2
)
)
)
*171 (CptPort
uid 2473,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2474,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-85000,17625,-84250,18375"
)
tg (CPTG
uid 2475,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2476,0
va (VaSet
)
xt "-90900,17500,-86000,18500"
st "CLKFX_OUT"
ju 2
blo "-86000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLKFX_OUT"
t "std_logic"
o 3
)
)
)
*172 (CptPort
uid 2477,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2478,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-85000,18625,-84250,19375"
)
tg (CPTG
uid 2479,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2480,0
va (VaSet
)
xt "-90300,18500,-86000,19500"
st "CLK0_OUT"
ju 2
blo "-86000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLK0_OUT"
t "std_logic"
o 4
)
)
)
*173 (CptPort
uid 2481,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2482,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-85000,19625,-84250,20375"
)
tg (CPTG
uid 2483,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2484,0
va (VaSet
)
xt "-92100,19500,-86000,20500"
st "LOCKED_OUT"
ju 2
blo "-86000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "LOCKED_OUT"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 2486,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-98000,17000,-85000,21000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2487,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*174 (Text
uid 2488,0
va (VaSet
font "helvetica,8,1"
)
xt "-95250,21000,-93550,22000"
st "hsio"
blo "-95250,21800"
tm "BdLibraryNameMgr"
)
*175 (Text
uid 2489,0
va (VaSet
font "helvetica,8,1"
)
xt "-95250,22000,-87750,23000"
st "cg_dcm_125_200"
blo "-95250,22800"
tm "CptNameMgr"
)
*176 (Text
uid 2490,0
va (VaSet
font "helvetica,8,1"
)
xt "-95250,23000,-91550,24000"
st "Udcm200"
blo "-95250,23800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2491,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2492,0
text (MLText
uid 2493,0
va (VaSet
font "clean,8,0"
)
xt "-91500,17000,-91500,17000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*177 (Net
uid 2554,0
decl (Decl
n "clk200"
t "std_logic"
o 4
suid 63,0
)
declText (MLText
uid 2555,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*178 (PortIoOut
uid 2556,0
shape (CompositeShape
uid 2557,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2558,0
sl 0
ro 270
xt "-76500,17625,-75000,18375"
)
(Line
uid 2559,0
sl 0
ro 270
xt "-77000,18000,-76500,18000"
pts [
"-77000,18000"
"-76500,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2560,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2561,0
va (VaSet
isHidden 1
)
xt "-74000,17500,-71500,18500"
st "clk200"
blo "-74000,18300"
tm "WireNameMgr"
)
)
)
*179 (SaComponent
uid 2605,0
optionalChildren [
*180 (CptPort
uid 2614,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2615,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-30750,-21375,-30000,-20625"
)
tg (CPTG
uid 2616,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2617,0
va (VaSet
)
xt "-29000,-21500,-28400,-20500"
st "S"
blo "-29000,-20700"
)
)
thePort (LogicalPort
decl (Decl
n "S"
t "std_ulogic"
o 4
)
)
)
*181 (CptPort
uid 2618,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2619,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-30750,-18375,-30000,-17625"
)
tg (CPTG
uid 2620,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2621,0
va (VaSet
)
xt "-29000,-18500,-28300,-17500"
st "I1"
blo "-29000,-17700"
)
)
thePort (LogicalPort
decl (Decl
n "I1"
t "std_ulogic"
o 3
)
)
)
*182 (CptPort
uid 2622,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2623,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-30750,-19375,-30000,-18625"
)
tg (CPTG
uid 2624,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2625,0
va (VaSet
)
xt "-29000,-19500,-28300,-18500"
st "I0"
blo "-29000,-18700"
)
)
thePort (LogicalPort
decl (Decl
n "I0"
t "std_ulogic"
o 2
)
)
)
*183 (CptPort
uid 2626,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2627,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22000,-19375,-21250,-18625"
)
tg (CPTG
uid 2628,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2629,0
va (VaSet
)
xt "-23600,-19500,-23000,-18500"
st "O"
ju 2
blo "-23000,-18700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
]
shape (Rectangle
uid 2606,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-30000,-22000,-22000,-17000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2607,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*184 (Text
uid 2608,0
va (VaSet
font "helvetica,8,1"
)
xt "-27450,-18000,-24850,-17000"
st "unisim"
blo "-27450,-17200"
tm "BdLibraryNameMgr"
)
*185 (Text
uid 2609,0
va (VaSet
font "helvetica,8,1"
)
xt "-27450,-17000,-18550,-16000"
st "BUFGMUX_VIRTEX4"
blo "-27450,-16200"
tm "CptNameMgr"
)
*186 (Text
uid 2610,0
va (VaSet
font "helvetica,8,1"
)
xt "-27450,-16000,-22750,-15000"
st "Ubufgmux2"
blo "-27450,-15200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2611,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2612,0
text (MLText
uid 2613,0
va (VaSet
font "clean,8,0"
)
xt "-26000,-20000,-26000,-20000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*187 (Net
uid 2638,0
decl (Decl
n "clk40n"
t "std_logic"
o 20
suid 65,0
)
declText (MLText
uid 2639,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*188 (Net
uid 2680,0
decl (Decl
n "clkn_ro"
t "std_ulogic"
o 11
suid 69,0
)
declText (MLText
uid 2681,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*189 (PortIoOut
uid 2686,0
shape (CompositeShape
uid 2687,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2688,0
sl 0
ro 270
xt "4500,-19375,6000,-18625"
)
(Line
uid 2689,0
sl 0
ro 270
xt "4000,-19000,4500,-19000"
pts [
"4000,-19000"
"4500,-19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2690,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2691,0
va (VaSet
isHidden 1
)
xt "7000,-19500,9800,-18500"
st "clkn_ro"
blo "7000,-18700"
tm "WireNameMgr"
)
)
)
*190 (SaComponent
uid 2739,0
optionalChildren [
*191 (CptPort
uid 2748,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2749,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,-32375,-28000,-31625"
)
tg (CPTG
uid 2750,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2751,0
va (VaSet
)
xt "-27000,-32500,-26800,-31500"
st "I"
blo "-27000,-31700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*192 (CptPort
uid 2752,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2753,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-25000,-32375,-24250,-31625"
)
tg (CPTG
uid 2754,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2755,0
va (VaSet
)
xt "-26600,-32500,-26000,-31500"
st "O"
ju 2
blo "-26000,-31700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
]
shape (Rectangle
uid 2740,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-28000,-33000,-25000,-30000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2741,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*193 (Text
uid 2742,0
va (VaSet
font "helvetica,8,1"
)
xt "-24300,-32000,-21700,-31000"
st "unisim"
blo "-24300,-31200"
tm "BdLibraryNameMgr"
)
*194 (Text
uid 2743,0
va (VaSet
font "helvetica,8,1"
)
xt "-24300,-31000,-22000,-30000"
st "BUFG"
blo "-24300,-30200"
tm "CptNameMgr"
)
*195 (Text
uid 2744,0
va (VaSet
font "helvetica,8,1"
)
xt "-24300,-30000,-16500,-29000"
st "Ubufg_clk40_out3"
blo "-24300,-29200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2745,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2746,0
text (MLText
uid 2747,0
va (VaSet
font "clean,8,0"
)
xt "-24000,-33000,-24000,-33000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*196 (Net
uid 2776,0
decl (Decl
n "clk40_270"
t "std_logic"
o 15
suid 71,0
)
declText (MLText
uid 2777,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*197 (Net
uid 2786,0
decl (Decl
n "clkn_abc_bco"
t "std_logic"
preAdd 0
posAdd 0
o 10
suid 72,0
)
declText (MLText
uid 2787,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*198 (PortIoOut
uid 2792,0
shape (CompositeShape
uid 2793,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2794,0
sl 0
ro 270
xt "4500,-32375,6000,-31625"
)
(Line
uid 2795,0
sl 0
ro 270
xt "4000,-32000,4500,-32000"
pts [
"4000,-32000"
"4500,-32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2796,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2797,0
va (VaSet
isHidden 1
)
xt "7000,-32500,12700,-31500"
st "clkn_abc_bco"
blo "7000,-31700"
tm "WireNameMgr"
)
)
)
*199 (Net
uid 2914,0
decl (Decl
n "clk5"
t "std_logic"
o 6
suid 75,0
)
declText (MLText
uid 2915,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*200 (PortIoOut
uid 2916,0
shape (CompositeShape
uid 2917,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2918,0
sl 0
ro 270
xt "-33500,12625,-32000,13375"
)
(Line
uid 2919,0
sl 0
ro 270
xt "-34000,13000,-33500,13000"
pts [
"-34000,13000"
"-33500,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2920,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2921,0
va (VaSet
isHidden 1
)
xt "-31000,12500,-29500,13500"
st "clk5"
blo "-31000,13300"
tm "WireNameMgr"
)
)
)
*201 (SaComponent
uid 2999,0
optionalChildren [
*202 (CptPort
uid 3008,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3009,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-127000,4625,-126250,5375"
)
tg (CPTG
uid 3010,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3011,0
va (VaSet
)
xt "-129900,4500,-128000,5500"
st "done"
ju 2
blo "-128000,5300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "done"
t "std_logic"
o 1
)
)
)
*203 (CptPort
uid 3012,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3013,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-137750,5625,-137000,6375"
)
tg (CPTG
uid 3014,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3015,0
va (VaSet
)
xt "-136000,5500,-130600,6500"
st "rst_pwron_n"
blo "-136000,6300"
)
)
thePort (LogicalPort
decl (Decl
n "rst_pwron_n"
t "std_logic"
o 3
)
)
)
*204 (CptPort
uid 3016,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3017,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-137750,4625,-137000,5375"
)
tg (CPTG
uid 3018,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3019,0
va (VaSet
)
xt "-136000,4500,-135000,5500"
st "clk"
blo "-136000,5300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 4
)
)
)
*205 (CptPort
uid 3158,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3159,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-127000,5625,-126250,6375"
)
tg (CPTG
uid 3160,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3161,0
va (VaSet
)
xt "-130900,5500,-128000,6500"
st "done_n"
ju 2
blo "-128000,6300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "done_n"
t "std_logic"
o 2
)
)
)
]
shape (Rectangle
uid 3000,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-137000,4000,-127000,7000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 3001,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*206 (Text
uid 3002,0
va (VaSet
font "helvetica,8,1"
)
xt "-134700,7000,-133800,8000"
st "utils"
blo "-134700,7800"
tm "BdLibraryNameMgr"
)
*207 (Text
uid 3003,0
va (VaSet
font "helvetica,8,1"
)
xt "-134700,8000,-129300,9000"
st "count_delay"
blo "-134700,8800"
tm "CptNameMgr"
)
*208 (Text
uid 3004,0
va (VaSet
font "helvetica,8,1"
)
xt "-134700,9000,-131500,10000"
st "Uporstd"
blo "-134700,9800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3005,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3006,0
text (MLText
uid 3007,0
va (VaSet
font "clean,8,0"
)
xt "-137000,2400,-118500,4000"
st "SIM_MODE = SIM_MODE    ( integer )  
BITS     = 25          ( integer )  "
)
header ""
)
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "SIM_MODE"
)
(GiElement
name "BITS"
type "integer"
value "25"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*209 (Net
uid 3097,0
decl (Decl
n "rst_poweron_long"
t "std_logic"
o 28
suid 77,0
)
declText (MLText
uid 3098,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*210 (Wire
uid 944,0
shape (OrthoPolyLine
uid 945,0
va (VaSet
vasetType 3
)
xt "-50250,37000,-47000,37000"
pts [
"-50250,37000"
"-47000,37000"
]
)
start &15
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 948,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 949,0
va (VaSet
font "courier,8,0"
)
xt "-49000,36100,-48000,37000"
st "hi"
blo "-49000,36800"
tm "WireNameMgr"
)
)
on &12
)
*211 (Wire
uid 950,0
shape (OrthoPolyLine
uid 951,0
va (VaSet
vasetType 3
)
xt "-50250,38000,-47000,38000"
pts [
"-50250,38000"
"-47000,38000"
]
)
start &14
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 954,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 955,0
va (VaSet
font "courier,8,0"
)
xt "-49000,37100,-48000,38000"
st "lo"
blo "-49000,37800"
tm "WireNameMgr"
)
)
on &19
)
*212 (Wire
uid 2092,0
optionalChildren [
*213 (BdJunction
uid 2096,0
ps "OnConnectorStrategy"
shape (Circle
uid 2097,0
va (VaSet
vasetType 1
)
xt "-117400,-6400,-116600,-5600"
radius 400
)
)
*214 (BdJunction
uid 3103,0
ps "OnConnectorStrategy"
shape (Circle
uid 3104,0
va (VaSet
vasetType 1
)
xt "-139400,-6400,-138600,-5600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2093,0
va (VaSet
vasetType 3
)
xt "-145000,-6000,-113750,-3000"
pts [
"-145000,-6000"
"-117000,-6000"
"-117000,-3000"
"-113750,-3000"
]
)
start &159
end &22
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2094,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2095,0
va (VaSet
)
xt "-102000,-7000,-99500,-6000"
st "clk125"
blo "-102000,-6200"
tm "WireNameMgr"
)
)
on &141
)
*215 (Wire
uid 2098,0
shape (OrthoPolyLine
uid 2099,0
va (VaSet
vasetType 3
)
xt "-117000,-6000,-97750,-6000"
pts [
"-117000,-6000"
"-97750,-6000"
]
)
start &213
end &31
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2100,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2101,0
va (VaSet
)
xt "-144000,-7000,-141500,-6000"
st "clk125"
blo "-144000,-6200"
tm "WireNameMgr"
)
)
on &141
)
*216 (Wire
uid 2102,0
optionalChildren [
*217 (BdJunction
uid 2106,0
ps "OnConnectorStrategy"
shape (Circle
uid 2107,0
va (VaSet
vasetType 1
)
xt "-117400,5600,-116600,6400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2103,0
va (VaSet
vasetType 3
)
xt "-126250,2000,-113750,6000"
pts [
"-126250,6000"
"-117000,6000"
"-117000,2000"
"-113750,2000"
]
)
start &205
end &23
ss 0
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2104,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2105,0
va (VaSet
)
xt "-125000,5000,-117500,6000"
st "rst_poweron_long"
blo "-125000,5800"
tm "WireNameMgr"
)
)
on &209
)
*218 (Wire
uid 2108,0
shape (OrthoPolyLine
uid 2109,0
va (VaSet
vasetType 3
)
xt "-117000,6000,-73750,6000"
pts [
"-117000,6000"
"-73750,6000"
]
)
start &217
end &41
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2110,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2111,0
va (VaSet
)
xt "-81000,5000,-73500,6000"
st "rst_poweron_long"
blo "-81000,5800"
tm "WireNameMgr"
)
)
on &209
)
*219 (Wire
uid 2112,0
optionalChildren [
*220 (BdJunction
uid 2118,0
ps "OnConnectorStrategy"
shape (Circle
uid 2119,0
va (VaSet
vasetType 1
)
xt "-32399,-8399,-31599,-7599"
radius 400
)
)
*221 (BdJunction
uid 2668,0
ps "OnConnectorStrategy"
shape (Circle
uid 2669,0
va (VaSet
vasetType 1
)
xt "-32400,-8400,-31600,-7600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2113,0
va (VaSet
vasetType 3
)
xt "-40000,-8000,-30750,-8000"
pts [
"-40000,-8000"
"-30750,-8000"
]
)
start &167
end &73
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2116,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2117,0
va (VaSet
)
xt "-39000,-9000,-32200,-8000"
st "readout_mode80"
blo "-39000,-8200"
tm "WireNameMgr"
)
)
on &150
)
*222 (Wire
uid 2120,0
shape (OrthoPolyLine
uid 2121,0
va (VaSet
vasetType 3
)
xt "-31999,-7999,-30750,4000"
pts [
"-31999,-7999"
"-31999,4000"
"-30750,4000"
]
)
start &220
end &84
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2122,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2123,0
va (VaSet
isHidden 1
)
xt "-38000,3000,-31200,4000"
st "readout_mode80"
blo "-38000,3800"
tm "WireNameMgr"
)
)
on &150
)
*223 (Wire
uid 2124,0
optionalChildren [
*224 (BdJunction
uid 2128,0
ps "OnConnectorStrategy"
shape (Circle
uid 2129,0
va (VaSet
vasetType 1
)
xt "-33400,5600,-32600,6400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2125,0
va (VaSet
vasetType 3
)
xt "-41250,6000,-30750,6000"
pts [
"-41250,6000"
"-30750,6000"
]
)
start &52
end &82
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2126,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2127,0
va (VaSet
)
xt "-40000,5000,-36500,6000"
st "clk40_90"
blo "-40000,5800"
tm "WireNameMgr"
)
)
on &151
)
*225 (Wire
uid 2130,0
shape (OrthoPolyLine
uid 2131,0
va (VaSet
vasetType 3
)
xt "-33000,0,-25750,6000"
pts [
"-33000,6000"
"-33000,0"
"-25750,0"
]
)
start &224
end &89
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2132,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2133,0
va (VaSet
)
xt "-30750,-1000,-27250,0"
st "clk40_90"
blo "-30750,-200"
tm "WireNameMgr"
)
)
on &151
)
*226 (Wire
uid 2134,0
optionalChildren [
*227 (BdJunction
uid 2138,0
ps "OnConnectorStrategy"
shape (Circle
uid 2139,0
va (VaSet
vasetType 1
)
xt "-82400,-6400,-81600,-5600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2135,0
va (VaSet
vasetType 3
)
xt "-84250,-6000,-55750,-6000"
pts [
"-84250,-6000"
"-55750,-6000"
]
)
start &33
end &49
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2136,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2137,0
va (VaSet
)
xt "-63000,-7000,-60300,-6000"
st "clk40in"
blo "-63000,-6200"
tm "WireNameMgr"
)
)
on &149
)
*228 (Wire
uid 2140,0
shape (OrthoPolyLine
uid 2141,0
va (VaSet
vasetType 3
)
xt "-82000,-6000,-73750,1000"
pts [
"-82000,-6000"
"-82000,1000"
"-73750,1000"
]
)
start &227
end &40
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2142,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2143,0
va (VaSet
)
xt "-81000,0,-78300,1000"
st "clk40in"
blo "-81000,800"
tm "WireNameMgr"
)
)
on &149
)
*229 (Wire
uid 2156,0
shape (OrthoPolyLine
uid 2157,0
va (VaSet
vasetType 3
)
xt "-145000,6000,-137750,6000"
pts [
"-145000,6000"
"-137750,6000"
]
)
start &20
end &203
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2158,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2159,0
va (VaSet
)
xt "-145000,5000,-138500,6000"
st "rst_poweron_ni"
blo "-145000,5800"
tm "WireNameMgr"
)
)
on &140
)
*230 (Wire
uid 2160,0
optionalChildren [
*231 (BdJunction
uid 2414,0
ps "OnConnectorStrategy"
shape (Circle
uid 2415,0
va (VaSet
vasetType 1
)
xt "-18400,11600,-17600,12400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2161,0
va (VaSet
vasetType 3
)
xt "-26000,12000,-17000,12000"
pts [
"-26000,12000"
"-17000,12000"
]
)
start &64
end &95
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2162,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2163,0
va (VaSet
)
xt "-21000,11000,-19000,12000"
st "rst40"
blo "-21000,11800"
tm "WireNameMgr"
)
)
on &142
)
*232 (Wire
uid 2170,0
shape (OrthoPolyLine
uid 2171,0
va (VaSet
vasetType 3
)
xt "-11000,12000,-6000,12000"
pts [
"-11000,12000"
"-6000,12000"
]
)
start &97
end &118
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2172,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2173,0
va (VaSet
)
xt "-11000,11000,-6200,12000"
st "rst_abc_q0"
blo "-11000,11800"
tm "WireNameMgr"
)
)
on &144
)
*233 (Wire
uid 2174,0
shape (OrthoPolyLine
uid 2175,0
va (VaSet
vasetType 3
)
xt "-22000,16000,-17000,16000"
pts [
"-22000,16000"
"-17000,16000"
]
)
end &99
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2178,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2179,0
va (VaSet
)
xt "-21000,15000,-18700,16000"
st "clk_ro"
blo "-21000,15800"
tm "WireNameMgr"
)
)
on &145
)
*234 (Wire
uid 2180,0
shape (OrthoPolyLine
uid 2181,0
va (VaSet
vasetType 3
)
xt "-11000,16000,-6000,16000"
pts [
"-11000,16000"
"-6000,16000"
]
)
end &122
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2184,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2185,0
va (VaSet
)
xt "-10000,15000,-7700,16000"
st "clk_ro"
blo "-10000,15800"
tm "WireNameMgr"
)
)
on &145
)
*235 (Wire
uid 2186,0
shape (OrthoPolyLine
uid 2187,0
va (VaSet
vasetType 3
)
xt "-14000,18000,-14000,19000"
pts [
"-14000,19000"
"-14000,18000"
]
)
end &103
ss 0
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2190,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2191,0
va (VaSet
)
xt "-13000,18000,-11700,19000"
st "por"
blo "-13000,18800"
tm "WireNameMgr"
)
)
on &146
)
*236 (Wire
uid 2192,0
shape (OrthoPolyLine
uid 2193,0
va (VaSet
vasetType 3
)
xt "-3000,18000,-3000,19000"
pts [
"-3000,19000"
"-3000,18000"
]
)
end &126
ss 0
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2196,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2197,0
va (VaSet
)
xt "-2000,18000,-700,19000"
st "por"
blo "-2000,18800"
tm "WireNameMgr"
)
)
on &146
)
*237 (Wire
uid 2198,0
shape (OrthoPolyLine
uid 2199,0
va (VaSet
vasetType 3
)
xt "-64250,1000,-55750,1000"
pts [
"-64250,1000"
"-55750,1000"
]
)
start &43
end &50
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2200,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2201,0
va (VaSet
)
xt "-62250,0,-59550,1000"
st "rst40in"
blo "-62250,800"
tm "WireNameMgr"
)
)
on &147
)
*238 (Wire
uid 2202,0
shape (OrthoPolyLine
uid 2203,0
va (VaSet
vasetType 3
)
xt "-84250,4000,-73750,4000"
pts [
"-84250,4000"
"-73750,4000"
]
)
start &35
end &42
ss 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2204,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2205,0
va (VaSet
)
xt "-81000,3000,-75100,4000"
st "dcm42_locked"
blo "-81000,3800"
tm "WireNameMgr"
)
)
on &148
)
*239 (Wire
uid 2206,0
shape (OrthoPolyLine
uid 2207,0
va (VaSet
vasetType 3
)
xt "-117000,0,-113750,0"
pts [
"-117000,0"
"-113750,0"
]
)
end &24
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 2210,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2211,0
va (VaSet
)
xt "-116000,-1000,-115300,0"
st "hi"
blo "-116000,-200"
tm "WireNameMgr"
)
)
on &12
)
*240 (Wire
uid 2212,0
shape (OrthoPolyLine
uid 2213,0
va (VaSet
vasetType 3
)
xt "0,12000,4000,12000"
pts [
"0,12000"
"4000,12000"
]
)
start &120
end &165
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2216,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2217,0
va (VaSet
)
xt "0,11000,2300,12000"
st "rst_ro"
blo "0,11800"
tm "WireNameMgr"
)
)
on &143
)
*241 (Wire
uid 2218,0
shape (OrthoPolyLine
uid 2219,0
va (VaSet
vasetType 3
)
xt "-41250,12000,-31000,12000"
pts [
"-41250,12000"
"-31000,12000"
]
)
start &55
end &67
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2220,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2221,0
va (VaSet
)
xt "-40000,11000,-32000,12000"
st "dcm_phases_locked"
blo "-40000,11800"
tm "WireNameMgr"
)
)
on &152
)
*242 (Wire
uid 2222,0
shape (OrthoPolyLine
uid 2223,0
va (VaSet
vasetType 3
)
xt "-21250,6000,4000,6000"
pts [
"-21250,6000"
"4000,6000"
]
)
start &81
end &164
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2226,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2227,0
va (VaSet
)
xt "-2000,5000,3300,6000"
st "clk_abc_dclk"
blo "-2000,5800"
tm "WireNameMgr"
)
)
on &153
)
*243 (Wire
uid 2228,0
optionalChildren [
*244 (BdJunction
uid 2312,0
ps "OnConnectorStrategy"
shape (Circle
uid 2313,0
va (VaSet
vasetType 1
)
xt "-103400,-3400,-102600,-2600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2229,0
va (VaSet
vasetType 3
)
xt "-104250,-3000,-97750,-3000"
pts [
"-104250,-3000"
"-101000,-3000"
"-97750,-3000"
]
)
start &25
end &32
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2230,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2231,0
va (VaSet
)
xt "-102000,-4000,-99500,-3000"
st "rst125"
blo "-102000,-3200"
tm "WireNameMgr"
)
)
on &154
)
*245 (Wire
uid 2232,0
shape (OrthoPolyLine
uid 2233,0
va (VaSet
vasetType 3
)
xt "-21250,-6000,4000,-6000"
pts [
"-21250,-6000"
"4000,-6000"
]
)
start &76
end &162
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2234,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2235,0
va (VaSet
)
xt "-2000,-7000,300,-6000"
st "clk_ro"
blo "-2000,-6200"
tm "WireNameMgr"
)
)
on &145
)
*246 (Wire
uid 2236,0
shape (OrthoPolyLine
uid 2237,0
va (VaSet
vasetType 3
)
xt "-41250,-5000,-30750,-5000"
pts [
"-41250,-5000"
"-30750,-5000"
]
)
start &57
end &74
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2238,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2239,0
va (VaSet
)
xt "-40000,-6000,-36500,-5000"
st "clk40_x2"
blo "-40000,-5200"
tm "WireNameMgr"
)
)
on &155
)
*247 (Wire
uid 2240,0
optionalChildren [
*248 (BdJunction
uid 2326,0
ps "OnConnectorStrategy"
shape (Circle
uid 2327,0
va (VaSet
vasetType 1
)
xt "-35400,-6400,-34600,-5600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2241,0
va (VaSet
vasetType 3
)
xt "-41250,-6000,-30750,-6000"
pts [
"-41250,-6000"
"-30750,-6000"
]
)
start &51
end &75
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2242,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2243,0
va (VaSet
)
xt "-40000,-7000,-38000,-6000"
st "clk40"
blo "-40000,-6200"
tm "WireNameMgr"
)
)
on &156
)
*249 (Wire
uid 2244,0
shape (OrthoPolyLine
uid 2245,0
va (VaSet
vasetType 3
)
xt "-41250,7000,-30750,7000"
pts [
"-41250,7000"
"-30750,7000"
]
)
start &56
end &83
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2246,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2247,0
va (VaSet
)
xt "-40000,6000,-34500,7000"
st "clk40_90_x2"
blo "-40000,6800"
tm "WireNameMgr"
)
)
on &157
)
*250 (Wire
uid 2248,0
shape (OrthoPolyLine
uid 2249,0
va (VaSet
vasetType 3
)
xt "-21250,0,4000,0"
pts [
"-21250,0"
"4000,0"
]
)
start &90
end &163
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2252,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2253,0
va (VaSet
)
xt "-2000,-1000,3200,0"
st "clk_abc_bco"
blo "-2000,-200"
tm "WireNameMgr"
)
)
on &158
)
*251 (Wire
uid 2306,0
shape (OrthoPolyLine
uid 2307,0
va (VaSet
vasetType 3
)
xt "-103000,-12000,-96000,-3000"
pts [
"-103000,-3000"
"-103000,-12000"
"-96000,-12000"
]
)
start &244
end &160
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2310,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2311,0
va (VaSet
)
xt "-102000,-13000,-99500,-12000"
st "rst125"
blo "-102000,-12200"
tm "WireNameMgr"
)
)
on &154
)
*252 (Wire
uid 2320,0
shape (OrthoPolyLine
uid 2321,0
va (VaSet
vasetType 3
)
xt "-35000,-13000,4000,-6000"
pts [
"-35000,-6000"
"-35000,-13000"
"4000,-13000"
]
)
start &248
end &161
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2324,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2325,0
va (VaSet
)
xt "-2000,-14000,0,-13000"
st "clk40"
blo "-2000,-13200"
tm "WireNameMgr"
)
)
on &156
)
*253 (Wire
uid 2408,0
shape (OrthoPolyLine
uid 2409,0
va (VaSet
vasetType 3
)
xt "-18000,9000,-12000,12000"
pts [
"-18000,12000"
"-18000,9000"
"-12000,9000"
]
)
start &231
end &166
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2412,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2413,0
va (VaSet
)
xt "-15000,8000,-13000,9000"
st "rst40"
blo "-15000,8800"
tm "WireNameMgr"
)
)
on &142
)
*254 (Wire
uid 2494,0
shape (OrthoPolyLine
uid 2495,0
va (VaSet
vasetType 3
)
xt "-104000,19000,-98750,19000"
pts [
"-104000,19000"
"-98750,19000"
]
)
end &170
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2496,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2497,0
va (VaSet
)
xt "-102750,18000,-100250,19000"
st "rst125"
blo "-102750,18800"
tm "WireNameMgr"
)
)
on &154
)
*255 (Wire
uid 2538,0
shape (OrthoPolyLine
uid 2539,0
va (VaSet
vasetType 3
)
xt "-104000,18000,-98750,18000"
pts [
"-104000,18000"
"-98750,18000"
]
)
end &169
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2544,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2545,0
va (VaSet
)
xt "-103000,17000,-100500,18000"
st "clk125"
blo "-103000,17800"
tm "WireNameMgr"
)
)
on &141
)
*256 (Wire
uid 2548,0
shape (OrthoPolyLine
uid 2549,0
va (VaSet
vasetType 3
)
xt "-84250,18000,-77000,18000"
pts [
"-84250,18000"
"-77000,18000"
]
)
start &171
end &178
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2552,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2553,0
va (VaSet
)
xt "-83000,17000,-80500,18000"
st "clk200"
blo "-83000,17800"
tm "WireNameMgr"
)
)
on &177
)
*257 (Wire
uid 2632,0
shape (OrthoPolyLine
uid 2633,0
va (VaSet
vasetType 3
)
xt "-41250,-2000,-33000,-2000"
pts [
"-41250,-2000"
"-33000,-2000"
]
)
start &53
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 2636,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2637,0
va (VaSet
)
xt "-40000,-3000,-37500,-2000"
st "clk40n"
blo "-40000,-2200"
tm "WireNameMgr"
)
)
on &187
)
*258 (Wire
uid 2648,0
shape (OrthoPolyLine
uid 2649,0
va (VaSet
vasetType 3
)
xt "-40250,-19000,-30750,-19000"
pts [
"-40250,-19000"
"-30750,-19000"
]
)
end &182
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2654,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2655,0
va (VaSet
)
xt "-39000,-20000,-36500,-19000"
st "clk40n"
blo "-39000,-19200"
tm "WireNameMgr"
)
)
on &187
)
*259 (Wire
uid 2656,0
shape (OrthoPolyLine
uid 2657,0
va (VaSet
vasetType 3
)
xt "-41000,-18000,-30750,-18000"
pts [
"-41000,-18000"
"-30750,-18000"
]
)
end &181
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2662,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2663,0
va (VaSet
)
xt "-40000,-19000,-34500,-18000"
st "clk40_90_x2"
blo "-40000,-18200"
tm "WireNameMgr"
)
)
on &157
)
*260 (Wire
uid 2664,0
shape (OrthoPolyLine
uid 2665,0
va (VaSet
vasetType 3
)
xt "-32000,-21000,-30750,-8000"
pts [
"-32000,-8000"
"-32000,-21000"
"-30750,-21000"
]
)
start &221
end &180
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2666,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2667,0
va (VaSet
)
xt "-38750,-22000,-31950,-21000"
st "readout_mode80"
blo "-38750,-21200"
tm "WireNameMgr"
)
)
on &150
)
*261 (Wire
uid 2672,0
shape (OrthoPolyLine
uid 2673,0
va (VaSet
vasetType 3
)
xt "-21250,-19000,4000,-19000"
pts [
"-21250,-19000"
"4000,-19000"
]
)
start &183
end &189
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2676,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2677,0
va (VaSet
)
xt "-20000,-20000,-17200,-19000"
st "clkn_ro"
blo "-20000,-19200"
tm "WireNameMgr"
)
)
on &188
)
*262 (Wire
uid 2762,0
shape (OrthoPolyLine
uid 2763,0
va (VaSet
vasetType 3
)
xt "-24250,-32000,4000,-32000"
pts [
"-24250,-32000"
"4000,-32000"
]
)
start &192
end &198
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2766,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2767,0
va (VaSet
)
xt "-23000,-33000,-17300,-32000"
st "clkn_abc_bco"
blo "-23000,-32200"
tm "WireNameMgr"
)
)
on &197
)
*263 (Wire
uid 2770,0
shape (OrthoPolyLine
uid 2771,0
va (VaSet
vasetType 3
)
xt "-41250,-1000,-33000,-1000"
pts [
"-41250,-1000"
"-33000,-1000"
]
)
start &54
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 2774,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2775,0
va (VaSet
)
xt "-40000,-2000,-36000,-1000"
st "clk40_270"
blo "-40000,-1200"
tm "WireNameMgr"
)
)
on &196
)
*264 (Wire
uid 2778,0
shape (OrthoPolyLine
uid 2779,0
va (VaSet
vasetType 3
)
xt "-39000,-32000,-28750,-32000"
pts [
"-39000,-32000"
"-28750,-32000"
]
)
end &191
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2784,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2785,0
va (VaSet
)
xt "-38000,-33000,-34000,-32000"
st "clk40_270"
blo "-38000,-32200"
tm "WireNameMgr"
)
)
on &196
)
*265 (Wire
uid 2906,0
shape (OrthoPolyLine
uid 2907,0
va (VaSet
vasetType 3
)
xt "-41250,13000,-34000,13000"
pts [
"-41250,13000"
"-34000,13000"
]
)
start &58
end &200
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2910,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2911,0
va (VaSet
)
xt "-40000,12000,-38500,13000"
st "clk5"
blo "-40000,12800"
tm "WireNameMgr"
)
)
on &199
)
*266 (Wire
uid 3099,0
shape (OrthoPolyLine
uid 3100,0
va (VaSet
vasetType 3
)
xt "-139000,-6000,-137750,5000"
pts [
"-139000,-6000"
"-139000,5000"
"-137750,5000"
]
)
start &214
end &204
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3101,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3102,0
va (VaSet
)
xt "-141750,4000,-139250,5000"
st "clk125"
blo "-141750,4800"
tm "WireNameMgr"
)
)
on &141
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *267 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*268 (Text
uid 43,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "0,0,6500,900"
st "Package List"
blo "0,700"
)
*269 (MLText
uid 44,0
va (VaSet
isHidden 1
)
xt "0,900,12100,7900"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;
library UNISIM;
use UNISIM.Vcomponents.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*270 (Text
uid 46,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,28200,1000"
st "Compiler Directives"
blo "20000,800"
)
*271 (Text
uid 47,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,29500,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*272 (MLText
uid 48,0
va (VaSet
isHidden 1
)
xt "20000,2000,27800,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*273 (Text
uid 49,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,4000,30000,5000"
st "Post-module directives:"
blo "20000,4800"
)
*274 (MLText
uid 50,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*275 (Text
uid 51,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,5000,29600,6000"
st "End-module directives:"
blo "20000,5800"
)
*276 (MLText
uid 52,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,-5,1448,883"
viewArea "-50078,-20541,-1645,7663"
cachedDiagramExtent "-154500,-33000,40500,41700"
pageSetupInfo (PageSetupInfo
toPrinter 1
unixPaperWidth 612
unixPaperHeight 792
paperType "Letter (8.5\" x 11\")"
unixPaperName "Letter (8.5\" x 11\")"
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-138000,0"
lastUid 3314,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "200,200,2100,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*277 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,3200,6400,4400"
st "<library>"
blo "1600,4200"
tm "BdLibraryNameMgr"
)
*278 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,4400,5900,5600"
st "<block>"
blo "1600,5400"
tm "BlkNameMgr"
)
*279 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,5600,3500,6800"
st "U_0"
blo "1600,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "1600,13200,1600,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*280 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*281 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*282 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*283 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*284 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*285 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*286 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*287 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*288 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*289 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*290 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*291 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*292 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*293 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "charter,8,0"
)
xt "0,0,3100,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "charter,8,0"
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "charter,10,0"
)
)
second (MLText
va (VaSet
font "charter,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,15400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*294 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*295 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,9600,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*296 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*297 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "charter,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,25500,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,22400,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,23700,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,27200,2000"
st "Diagram Signals:"
blo "20000,1800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 77,0
usingSuid 1
emptyRow *298 (LEmptyRow
)
uid 54,0
optionalChildren [
*299 (RefLabelRowHdr
)
*300 (TitleRowHdr
)
*301 (FilterRowHdr
)
*302 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*303 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*304 (GroupColHdr
tm "GroupColHdrMgr"
)
*305 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*306 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*307 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*308 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*309 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*310 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*311 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hi"
t "std_logic"
o 23
suid 24,0
)
)
uid 809,0
)
*312 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "lo"
t "std_logic"
o 24
suid 30,0
)
)
uid 958,0
)
*313 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "rst_poweron_ni"
t "std_logic"
eolc "--PORESET_N"
preAdd 0
posAdd 0
o 3
suid 42,0
)
)
uid 2336,0
)
*314 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk125"
t "std_logic"
o 1
suid 43,0
)
)
uid 2338,0
)
*315 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rst40"
t "std_logic"
o 13
suid 44,0
)
)
uid 2340,0
)
*316 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rst_ro"
t "std_logic"
o 14
suid 46,0
)
)
uid 2344,0
)
*317 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_abc_q0"
t "std_logic"
o 27
suid 47,0
)
)
uid 2346,0
)
*318 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "clk_ro"
t "std_logic"
preAdd 0
posAdd 0
o 9
suid 48,0
)
)
uid 2348,0
)
*319 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "por"
t "std_ulogic"
o 25
suid 49,0
)
)
uid 2350,0
)
*320 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst40in"
t "std_ulogic"
o 26
suid 50,0
)
)
uid 2352,0
)
*321 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dcm42_locked"
t "std_logic"
o 21
suid 51,0
)
)
uid 2354,0
)
*322 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk40in"
t "std_logic"
o 19
suid 52,0
)
)
uid 2356,0
)
*323 (LeafLogPort
port (LogicalPort
decl (Decl
n "readout_mode80"
t "std_logic"
o 2
suid 53,0
)
)
uid 2358,0
)
*324 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk40_90"
t "std_logic"
o 16
suid 54,0
)
)
uid 2360,0
)
*325 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dcm_phases_locked"
t "std_logic"
o 22
suid 55,0
)
)
uid 2362,0
)
*326 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "clk_abc_dclk"
t "std_logic"
preAdd 0
posAdd 0
o 8
suid 56,0
)
)
uid 2364,0
)
*327 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rst125"
t "std_logic"
o 12
suid 57,0
)
)
uid 2366,0
)
*328 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk40_x2"
t "std_logic"
o 18
suid 58,0
)
)
uid 2368,0
)
*329 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "clk40"
t "std_ulogic"
o 5
suid 59,0
)
)
uid 2370,0
)
*330 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk40_90_x2"
t "std_logic"
o 17
suid 60,0
)
)
uid 2372,0
)
*331 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "clk_abc_bco"
t "std_logic"
preAdd 0
posAdd 0
o 7
suid 61,0
)
)
uid 2374,0
)
*332 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "clk200"
t "std_logic"
o 4
suid 63,0
)
)
uid 2562,0
)
*333 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk40n"
t "std_logic"
o 20
suid 65,0
)
)
uid 2682,0
)
*334 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "clkn_ro"
t "std_ulogic"
o 11
suid 69,0
)
)
uid 2684,0
)
*335 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk40_270"
t "std_logic"
o 15
suid 71,0
)
)
uid 2788,0
)
*336 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "clkn_abc_bco"
t "std_logic"
preAdd 0
posAdd 0
o 10
suid 72,0
)
)
uid 2790,0
)
*337 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "clk5"
t "std_logic"
o 6
suid 75,0
)
)
uid 2922,0
)
*338 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_poweron_long"
t "std_logic"
o 28
suid 77,0
)
)
uid 3105,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*339 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *340 (MRCItem
litem &298
pos 28
dimension 20
)
uid 69,0
optionalChildren [
*341 (MRCItem
litem &299
pos 0
dimension 20
uid 70,0
)
*342 (MRCItem
litem &300
pos 1
dimension 23
uid 71,0
)
*343 (MRCItem
litem &301
pos 2
hidden 1
dimension 20
uid 72,0
)
*344 (MRCItem
litem &311
pos 14
dimension 20
uid 810,0
)
*345 (MRCItem
litem &312
pos 15
dimension 20
uid 959,0
)
*346 (MRCItem
litem &313
pos 0
dimension 20
uid 2337,0
)
*347 (MRCItem
litem &314
pos 1
dimension 20
uid 2339,0
)
*348 (MRCItem
litem &315
pos 2
dimension 20
uid 2341,0
)
*349 (MRCItem
litem &316
pos 3
dimension 20
uid 2345,0
)
*350 (MRCItem
litem &317
pos 16
dimension 20
uid 2347,0
)
*351 (MRCItem
litem &318
pos 4
dimension 20
uid 2349,0
)
*352 (MRCItem
litem &319
pos 17
dimension 20
uid 2351,0
)
*353 (MRCItem
litem &320
pos 18
dimension 20
uid 2353,0
)
*354 (MRCItem
litem &321
pos 19
dimension 20
uid 2355,0
)
*355 (MRCItem
litem &322
pos 20
dimension 20
uid 2357,0
)
*356 (MRCItem
litem &323
pos 5
dimension 20
uid 2359,0
)
*357 (MRCItem
litem &324
pos 21
dimension 20
uid 2361,0
)
*358 (MRCItem
litem &325
pos 22
dimension 20
uid 2363,0
)
*359 (MRCItem
litem &326
pos 6
dimension 20
uid 2365,0
)
*360 (MRCItem
litem &327
pos 7
dimension 20
uid 2367,0
)
*361 (MRCItem
litem &328
pos 23
dimension 20
uid 2369,0
)
*362 (MRCItem
litem &329
pos 8
dimension 20
uid 2371,0
)
*363 (MRCItem
litem &330
pos 24
dimension 20
uid 2373,0
)
*364 (MRCItem
litem &331
pos 9
dimension 20
uid 2375,0
)
*365 (MRCItem
litem &332
pos 10
dimension 20
uid 2563,0
)
*366 (MRCItem
litem &333
pos 25
dimension 20
uid 2683,0
)
*367 (MRCItem
litem &334
pos 11
dimension 20
uid 2685,0
)
*368 (MRCItem
litem &335
pos 26
dimension 20
uid 2789,0
)
*369 (MRCItem
litem &336
pos 12
dimension 20
uid 2791,0
)
*370 (MRCItem
litem &337
pos 13
dimension 20
uid 2923,0
)
*371 (MRCItem
litem &338
pos 27
dimension 20
uid 3106,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*372 (MRCItem
litem &302
pos 0
dimension 20
uid 74,0
)
*373 (MRCItem
litem &304
pos 1
dimension 50
uid 75,0
)
*374 (MRCItem
litem &305
pos 2
dimension 100
uid 76,0
)
*375 (MRCItem
litem &306
pos 3
dimension 50
uid 77,0
)
*376 (MRCItem
litem &307
pos 4
dimension 100
uid 78,0
)
*377 (MRCItem
litem &308
pos 5
dimension 100
uid 79,0
)
*378 (MRCItem
litem &309
pos 6
dimension 50
uid 80,0
)
*379 (MRCItem
litem &310
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *380 (LEmptyRow
)
uid 83,0
optionalChildren [
*381 (RefLabelRowHdr
)
*382 (TitleRowHdr
)
*383 (FilterRowHdr
)
*384 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*385 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*386 (GroupColHdr
tm "GroupColHdrMgr"
)
*387 (NameColHdr
tm "GenericNameColHdrMgr"
)
*388 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*389 (InitColHdr
tm "GenericValueColHdrMgr"
)
*390 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*391 (EolColHdr
tm "GenericEolColHdrMgr"
)
*392 (LogGeneric
generic (GiElement
name "SIM_MODE"
type "integer"
value "0"
)
uid 998,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*393 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *394 (MRCItem
litem &380
pos 1
dimension 20
)
uid 97,0
optionalChildren [
*395 (MRCItem
litem &381
pos 0
dimension 20
uid 98,0
)
*396 (MRCItem
litem &382
pos 1
dimension 23
uid 99,0
)
*397 (MRCItem
litem &383
pos 2
hidden 1
dimension 20
uid 100,0
)
*398 (MRCItem
litem &392
pos 0
dimension 20
uid 997,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*399 (MRCItem
litem &384
pos 0
dimension 20
uid 102,0
)
*400 (MRCItem
litem &386
pos 1
dimension 50
uid 103,0
)
*401 (MRCItem
litem &387
pos 2
dimension 100
uid 104,0
)
*402 (MRCItem
litem &388
pos 3
dimension 100
uid 105,0
)
*403 (MRCItem
litem &389
pos 4
dimension 50
uid 106,0
)
*404 (MRCItem
litem &390
pos 5
dimension 50
uid 107,0
)
*405 (MRCItem
litem &391
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
