<!DOCTYPE html>
<html class="nojs html css_verticalspacer" lang="en-US">
 <head>

  <meta http-equiv="Content-type" content="text/html;charset=UTF-8"/>
  <meta name="generator" content="2017.0.1.363"/>
  
  <script type="text/javascript">
   // Update the 'nojs'/'js' class on the html node
document.documentElement.className = document.documentElement.className.replace(/\bnojs\b/g, 'js');

// Check that all required assets are uploaded and up-to-date
if(typeof Muse == "undefined") window.Muse = {}; window.Muse.assets = {"required":["museutils.js", "museconfig.js", "jquery.musemenu.js", "webpro.js", "musewpdisclosure.js", "jquery.watch.js", "require.js", "play.css"], "outOfDate":[]};
</script>
  
  <title>Play</title>
  <!-- CSS -->
  <link rel="stylesheet" type="text/css" href="css/site_global.css?crc=4086789311"/>
  <link rel="stylesheet" type="text/css" href="css/master_a-master.css?crc=388802026"/>
  <link rel="stylesheet" type="text/css" href="css/play.css?crc=533699867" id="pagesheet"/>
  <!-- JS includes -->
  <!--[if lt IE 9]>
  <script src="scripts/html5shiv.js?crc=4241844378" type="text/javascript"></script>
  <![endif]-->
   </head>
 <body>

  <div class="clearfix" id="page"><!-- column -->
   <div class="position_content" id="page_position_content">
    <div class="clearfix colelem" id="pu10875-4"><!-- group -->
     <div class="clearfix grpelem" id="u10875-4"><!-- content -->
      <p>DE10-Nano Kit</p>
     </div>
     <nav class="MenuBar clearfix grpelem" id="menuu138"><!-- horizontal box -->
      <div class="MenuItemContainer clearfix grpelem" id="u146"><!-- vertical box -->
       <a class="nonblock nontext MenuItem MenuItemWithSubMenu clearfix colelem" id="u147" href="index.html"><!-- horizontal box --><div class="MenuItemLabel NoWrap clearfix grpelem" id="u148-4"><!-- content --><p>Start</p></div></a>
      </div>
      <div class="MenuItemContainer clearfix grpelem" id="u139"><!-- vertical box -->
       <a class="nonblock nontext MenuItem MenuItemWithSubMenu MuseMenuActive clearfix colelem" id="u142" href="play.html"><!-- horizontal box --><div class="MenuItemLabel NoWrap clearfix grpelem" id="u144-4"><!-- content --><p>Play</p></div></a>
      </div>
      <div class="MenuItemContainer clearfix grpelem" id="u5549"><!-- vertical box -->
       <a class="nonblock nontext MenuItem MenuItemWithSubMenu clearfix colelem" id="u5552" href="learn.html"><!-- horizontal box --><div class="MenuItemLabel NoWrap clearfix grpelem" id="u5553-4"><!-- content --><p>Learn</p></div></a>
      </div>
      <div class="MenuItemContainer clearfix grpelem" id="u167"><!-- vertical box -->
       <a class="nonblock nontext MenuItem MenuItemWithSubMenu clearfix colelem" id="u168" href="develop.html"><!-- horizontal box --><div class="MenuItemLabel NoWrap clearfix grpelem" id="u171-4"><!-- content --><p>Develop</p></div></a>
      </div>
     </nav>
    </div>
    <div class="body_text clearfix colelem" id="u440-5"><!-- content -->
     <p>Play with interactive applications included on the SD Card.</p>
     <p>&nbsp;</p>
    </div>
    <ul class="AccordionWidget clearfix colelem" id="accordionu1223"><!-- vertical box -->
     <li class="AccordionPanel clearfix colelem" id="u3207"><!-- vertical box --><div class="AccordionPanelTab section_head clearfix colelem" id="u3208-4"><!-- content --><p>Blink The LEDs</p></div><div class="AccordionPanelContent disn clearfix colelem" id="u3209"><!-- column --><div class="body_text clearfix colelem" id="u3240-6"><!-- content --><p>There are two sets of LEDs connected to the SoC device. One LED is connected to a GPIO pin of the ARM processor, and eight others are connected to the FPGA I/O pins. This design controls the LEDs connected to the FPGA. Click one of the buttons below to interact with the LEDs.</p><p>&nbsp;</p><p>&nbsp;</p></div><div class="clearfix colelem" id="pu5983"><!-- group --><div class="clip_frame grpelem" id="u5983"><!-- image --><img class="block" id="u5983_img" src="images/de10-nano_leds_block_diagram.jpg?crc=3825713749" alt="" width="620" height="415"/></div><div class="clearfix grpelem" id="u4613"><!-- group --><div class="Button rounded-corners clearfix grpelem" id="buttonu8263"><!-- container box --><div class="rounded-corners grpelem" id="u8264"><!-- simple frame --></div><div class="body_text clearfix grpelem" id="u8265-4"><!-- content --><p>All On</p></div></div></div></div><div class="Button rounded-corners clearfix colelem" id="buttonu8260"><!-- container box --><div class="rounded-corners grpelem" id="u8262"><!-- simple frame --></div><div class="body_text clearfix grpelem" id="u8261-4"><!-- content --><p>All Off</p></div></div><div class="Button rounded-corners clearfix colelem" id="buttonu8431"><!-- container box --><div class="rounded-corners grpelem" id="u8432"><!-- simple frame --></div><div class="body_text clearfix grpelem" id="u8433-4"><!-- content --><p>Blink</p></div></div></div></li>
     <li class="AccordionPanel clearfix colelem" id="u3134"><!-- vertical box --><div class="AccordionPanelTab section_head clearfix colelem" id="u3135-4"><!-- content --><p>Fast Fourier Transform Acceleration</p></div><div class="AccordionPanelContent disn clearfix colelem" id="u3136"><!-- column --><div class="clearfix colelem" id="pu3200-14"><!-- group --><div class="body_text clearfix grpelem" id="u3200-14"><!-- content --><p>This example design performs a 32-bit FFT on data representing 3 waveforms, converting time domain information to frequency domain results. In this design, two processing methods are used:</p><p>&nbsp;</p><ul class="list0 nls-None" id="u3200-7"><li><span id="u3200-4">Hard Processor System (HPS):</span> The 800MHz dual-core ARM Cortex-A9 MPcore CPU and Neon co-processors are used to perform the FFT. The software uses optimized math libraries designed to exploit the power of the Neon co-processors.</li></ul><p>&nbsp;</p><ul class="list0 nls-None" id="u3200-12"><li><span id="u3200-9">FPGA:</span> A32-bit FFT hardware block inside the FPGA running at 100MHz is used to make the same mathematical transformation. DMA blocks in the FPGA read data from the source location and write the results to the destination.</li></ul></div><div class="clip_frame grpelem" id="u3198"><!-- image --><img class="block" id="u3198_img" src="images/sfft5.png?crc=4185703515" alt="" width="306" height="164"/></div></div><div class="bold clearfix colelem" id="u4718-4"><!-- content --><p>FFT Results</p></div><div class="clearfix colelem" id="pu8278-28"><!-- group --><div class="clearfix grpelem" id="u8278-28"><!-- content --><p class="bold" id="u8278-2">Using this application:</p><p class="body_text" id="u8278-3">&nbsp;</p><ul class="list0 nls-None" id="u8278-6"><li class="body_text" id="u8278-5">Click a button representing one of three waveforms (sine, square, or triangle) to run the FFT.</li></ul><p class="body_text" id="u8278-7">&nbsp;</p><ul class="list0 nls-None" id="u8278-14"><li class="body_text" id="u8278-13">A frequency domain plot will appear in the <span id="u8278-9">FFT Results</span> panel on the right. The <span id="u8278-11">Performance Results, </span>time in usec to perform the FFT, are display in a table below.</li></ul><p class="body_text" id="u8278-15">&nbsp;</p><ul class="list0 nls-None" id="u8278-18"><li class="body_text" id="u8278-17">There are three data sets used for each waveform: 256, 4k, and 1M samples. Each time you click a button it runs the FFT on all data sets, then updates the plot and results tables. Note: The 1M sample plot is not displayed to minimize delay.</li></ul><p class="body_text" id="u8278-19">&nbsp;</p><ul class="list0 nls-None" id="u8278-22"><li class="body_text" id="u8278-21">FFTs are run using both the CPU and FPGA to illustrate the performance differences.</li></ul><p class="body_text" id="u8278-23">&nbsp;</p><ul class="list0 nls-None" id="u8278-26"><li class="body_text" id="u8278-25">Examples use data from two sources (RAM disk and FPGA) to model common system design choices. See the tabs below to learn more.</li></ul></div><div class="clearfix grpelem" id="ppu9649"><!-- column --><div class="clearfix colelem" id="pu9649"><!-- group --><div class="grpelem" id="u9649"><!-- simple frame --></div><div class="grpelem" id="u9762"><!-- simple frame --></div></div><div class="clearfix colelem" id="pbuttonu8022"><!-- group --><div class="Button rounded-corners clearfix grpelem" id="buttonu8022"><!-- container box --><div class="rounded-corners grpelem" id="u8024"><!-- simple frame --></div><div class="body_text clearfix grpelem" id="u8023-4"><!-- content --><p>Sine Wave</p></div></div><div class="Button rounded-corners clearfix grpelem" id="buttonu8272"><!-- container box --><div class="rounded-corners grpelem" id="u8274"><!-- simple frame --></div><div class="body_text clearfix grpelem" id="u8273-4"><!-- content --><p>Square Wave</p></div></div><div class="Button rounded-corners clearfix grpelem" id="buttonu8275"><!-- container box --><div class="rounded-corners grpelem" id="u8276"><!-- simple frame --></div><div class="body_text clearfix grpelem" id="u8277-4"><!-- content --><p>Triangle Wave</p></div></div></div></div></div><div class="clearfix colelem" id="pu10000-4"><!-- group --><div class="bold clearfix grpelem" id="u10000-4"><!-- content --><p>Performance Results</p></div><div class="bold clearfix grpelem" id="u10028-4"><!-- content --><p>Data Source in HPS</p></div><div class="bold clearfix grpelem" id="u10014-4"><!-- content --><p>Data Source in FPGA</p></div></div><div class="clearfix colelem" id="pu9999-10"><!-- group --><div class="clearfix grpelem" id="u9999-10"><!-- content --><p>Number of samples in the FFT source data set:</p><p>CPU Processing (usec):</p><p>FPGA Processing (usec):</p><p id="u9999-8">Time savings by processing in the FPGA (usec):</p></div><div class="clearfix grpelem" id="u8316"><!-- column --><div class="clearfix colelem" id="pu8311-4"><!-- group --><div class="clearfix grpelem" id="u8311-4"><!-- content --><p>256</p></div><div class="clearfix grpelem" id="u8312-4"><!-- content --><p>4,096</p></div><div class="clearfix grpelem" id="u8313-4"><!-- content --><p>1,048,576</p></div></div><div class="clearfix colelem" id="pu8302-4"><!-- group --><div class="clearfix grpelem" id="u8302-4"><!-- content --><p>0</p></div><div class="clearfix grpelem" id="u8305-4"><!-- content --><p>0</p></div><div class="clearfix grpelem" id="u8308-4"><!-- content --><p>0</p></div></div><div class="clearfix colelem" id="pu8309-4"><!-- group --><div class="clearfix grpelem" id="u8309-4"><!-- content --><p>0</p></div><div class="clearfix grpelem" id="u8303-4"><!-- content --><p>0</p></div><div class="clearfix grpelem" id="u8306-4"><!-- content --><p>0</p></div></div><div class="clearfix colelem" id="pu8310-4"><!-- group --><div class="clearfix grpelem" id="u8310-4"><!-- content --><p>0</p></div><div class="clearfix grpelem" id="u8304-4"><!-- content --><p>0</p></div><div class="clearfix grpelem" id="u8307-4"><!-- content --><p>0</p></div></div></div><div class="clearfix grpelem" id="u8322"><!-- column --><div class="clearfix colelem" id="pu8324-4"><!-- group --><div class="clearfix grpelem" id="u8324-4"><!-- content --><p>256</p></div><div class="clearfix grpelem" id="u8328-4"><!-- content --><p>4,096</p></div><div class="clearfix grpelem" id="u8333-4"><!-- content --><p>1,048,576</p></div></div><div class="clearfix colelem" id="pu8329-4"><!-- group --><div class="clearfix grpelem" id="u8329-4"><!-- content --><p>0</p></div><div class="clearfix grpelem" id="u8325-4"><!-- content --><p>0</p></div><div class="clearfix grpelem" id="u8331-4"><!-- content --><p>0</p></div></div><div class="clearfix colelem" id="pu8334-4"><!-- group --><div class="clearfix grpelem" id="u8334-4"><!-- content --><p>0</p></div><div class="clearfix grpelem" id="u8327-4"><!-- content --><p>0</p></div><div class="clearfix grpelem" id="u8326-4"><!-- content --><p>0</p></div></div><div class="clearfix colelem" id="pu8323-4"><!-- group --><div class="clearfix grpelem" id="u8323-4"><!-- content --><p>0</p></div><div class="clearfix grpelem" id="u8332-4"><!-- content --><p>0</p></div><div class="clearfix grpelem" id="u8330-4"><!-- content --><p>0</p></div></div></div></div><div class="pointer_cursor clearfix colelem" id="u16524-5" title="Benchmark Conditions"><!-- content --><a class="block" target="_blank" href="assets/fft-benchmark-conditions.pdf"><!-- Block link tag --></a><p><a class="nonblock" href="assets/fft-benchmark-conditions2.pdf" target="_blank" title="fft-benchmark-conditions.pdf">Benchmark Conditions</a></p></div><div class="clearfix colelem" id="u10059-23"><!-- content --><p class="bold" id="u10059-2">What the results show:</p><p class="body_text" id="u10059-3">&nbsp;</p><p class="body_text" id="u10059-5">The numbers in the tables above show the time (in usec) it took to process the FFT sample data using the processor and FPGA. Twelve unique results are displayed covering all combinations of processing (CPU, FPGA), sample count (256, 4k, 1M), and source of the data (RAM disk, FPGA). The bottom row shows the difference between the CPU and FPGA processing in usec by subtracting the FPGA processing time from the CPU processing time. Positive values represent the amount time saved by using the FPGA to perform the FFT.</p><p class="body_text" id="u10059-6">&nbsp;</p><p class="bold" id="u10059-8">How to interpret the data:</p><p class="body_text" id="u10059-9">&nbsp;</p><p class="body_text" id="u10059-12"><span id="u10059-10">Processing:</span> The CPU Processing row shows the performance of an 800MHz dual-core ARM Cortex-A9 MPCore processor with Neon co-processors, and optimized software libraries. The FPGA processing row shows the performance of using a 100MHz FFT hardware accelerator in the FPGA.</p><p class="body_text" id="u10059-13">&nbsp;</p><p class="body_text" id="u10059-16"><span id="u10059-14">Data Source:</span> There are two tables which show performance based on where the source data is located; in RAM disk or FPGA memory. The differences are due to the data transfer time between the data source and destination. The data source in RAM disk is common when processor I/O is used to collect the data samples; the data source in the FPGA is common when the FPGA is used to collect the data samples. Refer to the block diagrams below to see the data flow.</p><p class="body_text" id="u10059-17">&nbsp;</p><p class="body_text" id="u10059-20"><span id="u10059-18">Number of Samples:</span> For each waveform there are 3 data sets, each containing a different number of samples (256, 4k, 1M). With the smallest sample count (256) the CPU and FPGA performance results are nearly the same. This may seem odd since the FFT accelerator in the FPGA can process the data more quickly than the CPU, but there is some latency to fill the FFT accelerator pipeline. Once filled however, it is capable of generating a result on every clock. As the sample size gets larger, latency becomes a smaller impact on the computation time, and the greater the benefit of using the FPGA hardware accelerator.</p><p class="bold" id="u10059-21">&nbsp;</p></div><div class="TabbedPanelsWidget clearfix colelem" id="tab-panelu3159"><!-- vertical box --><div class="TabbedPanelsTabGroup clearfix colelem" id="u3160"><!-- horizontal box --><div class="TabbedPanelsTab clearfix grpelem" id="u3165"><!-- horizontal box --><div class="NoWrap tab_head clearfix grpelem" id="u3167-4"><!-- content --><p>Data Source in HPS</p></div></div><div class="TabbedPanelsTab clearfix grpelem" id="u3169"><!-- horizontal box --><div class="NoWrap tab_head clearfix grpelem" id="u3171-4"><!-- content --><p>Data Source in FPGA</p></div></div></div><div class="TabbedPanelsContentGroup clearfix colelem" id="u3173"><!-- stack box --><div class="TabbedPanelsContent clearfix grpelem" id="u3174"><!-- column --><div class="body_text clearfix colelem" id="u4696-6"><!-- content --><p>This example represents designs where the sample data is either generated by the CPU, or arrives via some processor interface (e.g. Ethernet).</p><p>&nbsp;</p><p>&nbsp;</p></div><div class="clearfix colelem" id="pu3202-7"><!-- group --><div class="clearfix grpelem" id="u3202-7"><!-- content --><p class="bold" id="u3202-2">CPU Processing (800MHz dual-core CPU):</p><p class="bold" id="u3202-3">&nbsp;</p><p class="body_text" id="u3202-5">The processor reads the source data from the RAM disk, performs the FFT using software math libraries optimized for the Neon co-processors, then writes the results back to the RAM disk.</p></div><div class="clip_frame grpelem" id="u16200"><!-- image --><img class="block" id="u16200_img" src="images/fft%20cpu%20source%20cpu%20process.jpg?crc=3861124404" alt="" width="462" height="256"/></div></div><div class="clearfix colelem" id="u4167-8"><!-- content --><p class="bold" id="u4167">&nbsp;</p><p class="bold" id="u4167-3">FPGA Processing (100MHz FFT core):</p><p class="bold" id="u4167-4">&nbsp;</p><p class="body_text" id="u4167-6">A DMA core inside the FPGA reads the data from RAM disk via the processor acceleration coherency port (ACP) and writes it to the FFT hardware block. A second DMA writes the results back to the RAM disk via the ACP port. Since the ACP interface is used, data coherency is maintained between the two processor cores.</p></div><div class="clip_frame colelem" id="u16255"><!-- image --><img class="block" id="u16255_img" src="images/fft%20cpu%20source%20fpga%20process.jpg?crc=3894750392" alt="" width="807" height="256"/></div></div><div class="TabbedPanelsContent invi clearfix grpelem" id="u3178"><!-- column --><div class="body_text clearfix colelem" id="u4699-6"><!-- content --><p>This example represents designs where the FPGA provides an interface to an external data source (e.g. A/D converter), or where logic within the FPGA generates the data.</p><p>&nbsp;</p><p>&nbsp;</p></div><div class="clearfix colelem" id="u4175-8"><!-- content --><p class="bold" id="u4175">&nbsp;</p><p class="bold" id="u4175-3">CPU Processing (800MHz dual-core CPU):</p><p class="bold" id="u4175-4">&nbsp;</p><p class="body_text" id="u4175-6">A DMA core in the FPGA transfers the data from the source location (RAM) directly to the CPU L2 cache via the acceleration coherency port (ACP). The CPU then runs the FFT and writes the results to RAM disk.</p></div><div class="clip_frame clearfix colelem" id="u16229"><!-- image --><img class="position_content" id="u16229_img" src="images/fft%20fpga%20source%20cpu%20process.jpg?crc=519205329" alt="" width="804" height="257"/></div><div class="clearfix colelem" id="u4168-7"><!-- content --><p class="bold" id="u4168-2">FPGA Processing (100MHz FFT Core):</p><p class="body_text" id="u4168-3">&nbsp;</p><p class="body_text" id="u4168-5">One DMA core in the FPGA transfers the data from the source location (RAM) directly to the the FFT hardware. A separate DMA writes the results to the RAM Disk via the acceleration coherency port (ACP).</p></div><div class="clip_frame colelem" id="u16242"><!-- image --><img class="block" id="u16242_img" src="images/fft%20fpga%20source%20fpga%20process.jpg?crc=4224810181" alt="" width="812" height="257"/></div></div></div></div></div></li>
    </ul>
    <div class="colelem" id="u10042"><!-- custom html -->
           <script src="scripts/jquery-1.8.3.min.js"></script>
      <script src="scripts/spin.js"></script>
      <script src="scripts/MyGraphTest1_2.js" type="text/javascript"></script>
      <div id="led_status" style="display: none;">&nbsp;</div>
      <div id="fft_data" style="display: none;">0</div>
    </div>
    <div class="verticalspacer" data-offset-top="539" data-content-above-spacer="574" data-content-below-spacer="98"></div>
    <div class="browser_width colelem" id="u279-bw">
     <div id="u279"><!-- simple frame --></div>
    </div>
   </div>
  </div>
  <!-- Other scripts -->
  <script type="text/javascript">
   window.Muse.assets.check=function(d){if(!window.Muse.assets.checked){window.Muse.assets.checked=!0;var b={},c=function(a,b){if(window.getComputedStyle){var c=window.getComputedStyle(a,null);return c&&c.getPropertyValue(b)||c&&c[b]||""}if(document.documentElement.currentStyle)return(c=a.currentStyle)&&c[b]||a.style&&a.style[b]||"";return""},a=function(a){if(a.match(/^rgb/))return a=a.replace(/\s+/g,"").match(/([\d\,]+)/gi)[0].split(","),(parseInt(a[0])<<16)+(parseInt(a[1])<<8)+parseInt(a[2]);if(a.match(/^\#/))return parseInt(a.substr(1),
16);return 0},g=function(g){for(var f=document.getElementsByTagName("link"),h=0;h<f.length;h++)if("text/css"==f[h].type){var i=(f[h].href||"").match(/\/?css\/([\w\-]+\.css)\?crc=(\d+)/);if(!i||!i[1]||!i[2])break;b[i[1]]=i[2]}f=document.createElement("div");f.className="version";f.style.cssText="display:none; width:1px; height:1px;";document.getElementsByTagName("body")[0].appendChild(f);for(h=0;h<Muse.assets.required.length;){var i=Muse.assets.required[h],l=i.match(/([\w\-\.]+)\.(\w+)$/),k=l&&l[1]?
l[1]:null,l=l&&l[2]?l[2]:null;switch(l.toLowerCase()){case "css":k=k.replace(/\W/gi,"_").replace(/^([^a-z])/gi,"_$1");f.className+=" "+k;k=a(c(f,"color"));l=a(c(f,"backgroundColor"));k!=0||l!=0?(Muse.assets.required.splice(h,1),"undefined"!=typeof b[i]&&(k!=b[i]>>>24||l!=(b[i]&16777215))&&Muse.assets.outOfDate.push(i)):h++;f.className="version";break;case "js":h++;break;default:throw Error("Unsupported file type: "+l);}}d?d().jquery!="1.8.3"&&Muse.assets.outOfDate.push("jquery-1.8.3.min.js"):Muse.assets.required.push("jquery-1.8.3.min.js");
f.parentNode.removeChild(f);if(Muse.assets.outOfDate.length||Muse.assets.required.length)f="Some files on the server may be missing or incorrect. Clear browser cache and try again. If the problem persists please contact website author.",g&&Muse.assets.outOfDate.length&&(f+="\nOut of date: "+Muse.assets.outOfDate.join(",")),g&&Muse.assets.required.length&&(f+="\nMissing: "+Muse.assets.required.join(",")),alert(f)};location&&location.search&&location.search.match&&location.search.match(/muse_debug/gi)?setTimeout(function(){g(!0)},5E3):g()}};
var muse_init=function(){require.config({baseUrl:""});require(["jquery","museutils","whatinput","jquery.musemenu","webpro","musewpdisclosure","jquery.watch"],function(d){var $ = d;$(document).ready(function(){try{
window.Muse.assets.check($);/* body */
Muse.Utils.transformMarkupToFixBrowserProblemsPreInit();/* body */
Muse.Utils.prepHyperlinks(true);/* body */
Muse.Utils.resizeHeight('.browser_width');/* resize height */
Muse.Utils.requestAnimationFrame(function() { $('body').addClass('initialized'); });/* mark body as initialized */
Muse.Utils.fullPage('#page');/* 100% height page */
Muse.Utils.initWidget('.MenuBar', ['#bp_infinity'], function(elem) { return $(elem).museMenu(); });/* unifiedNavBar */
Muse.Utils.initWidget('#tab-panelu3159', ['#bp_infinity'], function(elem) { return new WebPro.Widget.TabbedPanels(elem, {event:'click',defaultIndex:0}); });/* #tab-panelu3159 */
Muse.Utils.initWidget('#accordionu1223', ['#bp_infinity'], function(elem) { return new WebPro.Widget.Accordion(elem, {canCloseAll:true,defaultIndex:-1}); });/* #accordionu1223 */
Muse.Utils.showWidgetsWhenReady();/* body */
Muse.Utils.transformMarkupToFixBrowserProblems();/* body */
}catch(b){if(b&&"function"==typeof b.notify?b.notify():Muse.Assert.fail("Error calling selector function: "+b),false)throw b;}})})};

</script>
  <!-- RequireJS script -->
  <script src="scripts/require.js?crc=4159430777" type="text/javascript" async data-main="scripts/museconfig.js?crc=4179431180" onload="if (requirejs) requirejs.onError = function(requireType, requireModule) { if (requireType && requireType.toString && requireType.toString().indexOf && 0 <= requireType.toString().indexOf('#scripterror')) window.Muse.assets.check(); }" onerror="window.Muse.assets.check();"></script>
   </body>
</html>
