// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1427\sampleModel1427_3_sub\Mysubsystem_16.v
// Created: 2024-08-12 04:07:26
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_16
// Source Path: sampleModel1427_3_sub/Subsystem/Mysubsystem_16
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_16
          (In1,
           u,
           Out1);


  input   [7:0] In1;  // uint8
  input   [15:0] u;  // uint16
  output  [7:0] Out1;  // uint8


  wire cfblk6_out1;
  wire signed [31:0] cfblk78_sub_temp;  // sfix32
  wire signed [31:0] cfblk78_1;  // sfix32
  wire signed [31:0] cfblk78_2;  // sfix32
  wire [7:0] cfblk78_out1;  // uint8


  cfblk6 u_cfblk6 (.u(u),  // uint16
                   .y(cfblk6_out1)
                   );

  assign cfblk78_1 = {24'b0, In1};
  assign cfblk78_2 = {31'b0, cfblk6_out1};
  assign cfblk78_sub_temp = cfblk78_1 - cfblk78_2;
  assign cfblk78_out1 = cfblk78_sub_temp[7:0];



  assign Out1 = cfblk78_out1;

endmodule  // Mysubsystem_16

