# hades.models.Design file
#  
[name] SubOverflow
[components]
hades.models.io.Opin Overflow 52800 12600 @N 1001 5.0E-9
hades.models.gates.And2 i8 47850 11400 @N 1001 1.0E-8
hades.models.rtlib.io.IpinVector B_complement 13800 5400 @N 1001 32 00000000000000000000000000000000_B 1.0E-9 0
hades.models.gates.InvSmall i7 45300 17250 @N 1001 5.0E-9
hades.models.gates.Nand2 i6 41100 16650 @N 1001 1.0E-8
hades.models.rtlib.io.IpinVector A 13800 4200 @N 1001 32 UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU_B 1.0E-9 0
hades.models.gates.Or3 i5 35100 18150 @N 1001 1.0E-8
hades.models.gates.Nand3 i4 35100 15150 @N 1001 1.0E-8
hades.models.rtlib.io.SelectBit i3 31200 7200 @N 1001 32 31 1.0E-8
hades.models.rtlib.io.IpinVector Result 13800 6600 @N 1001 32 UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU_B 1.0E-9 0
hades.models.rtlib.io.SelectBit i2 27000 7200 @N 1001 32 31 1.0E-8
hades.models.rtlib.io.SelectBit i1 22800 7200 @N 1001 32 31 1.0E-8
hades.models.gates.Xnor2 i0 34950 8850 @N 1001 1.0E-8
[end components]
[signals]
hades.signals.SignalStdLogic1164 n9 2 i0 Y i8 A 3 2 38550 10050 46350 10050 2 46350 10050 46350 12000 2 46350 12000 47850 12000 0 
hades.signals.SignalStdLogic1164 n8 2 i6 Y i7 A 1 2 44700 17850 45300 17850 0 
hades.signals.SignalStdLogic1164 n7 2 i5 Y i6 B 3 2 38700 19350 40050 19350 2 40050 19350 40050 18450 2 40050 18450 41100 18450 0 
hades.signals.SignalStdLogic1164 n6 2 i4 Y i6 A 3 2 38700 16350 40050 16350 2 40050 16350 40050 17250 2 40050 17250 41100 17250 0 
hades.signals.SignalStdLogic1164 n5 3 i3 Y i5 C i4 C 4 2 31200 16950 31200 19950 2 31200 19950 35100 19950 2 31200 7800 31200 16950 2 31200 16950 35100 16950 1 31200 16950 
hades.signals.SignalStdLogicVector n4 32 2 Result Y i3 A 2 2 13800 6600 31200 6600 2 31200 6600 31200 7200 0 
hades.signals.SignalStdLogicVector n3 32 2 B_complement Y i2 A 2 2 13800 5400 27000 5400 2 27000 5400 27000 7200 0 
hades.signals.SignalStdLogicVector n2 32 2 A Y i1 A 2 2 13800 4200 22800 4200 2 22800 4200 22800 7200 0 
hades.signals.SignalStdLogic1164 n1 4 i2 Y i0 B i5 B i4 B 7 2 27000 7800 27000 10650 2 33000 10650 34950 10650 2 27000 10650 33000 10650 2 33000 16350 33000 19350 2 33000 19350 35100 19350 2 33000 10650 33000 16350 2 33000 16350 35100 16350 2 33000 16350 33000 10650 
hades.signals.SignalStdLogic1164 n0 4 i1 Y i0 A i4 A i5 A 7 2 22800 7800 22800 9450 2 32550 9450 34950 9450 2 22800 9450 32550 9450 2 32550 9450 32550 15750 2 32550 15750 35100 15750 2 32550 15750 32550 18750 2 32550 18750 35100 18750 2 32550 15750 32550 9450 
hades.signals.SignalStdLogic1164 n11 2 i8 Y Overflow A 1 2 51450 12600 52800 12600 0 
hades.signals.SignalStdLogic1164 n10 2 i7 Y i8 B 3 2 47100 17850 47400 17850 2 47400 17850 47400 13200 2 47400 13200 47850 13200 0 
[end signals]
[end]
