<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../code.css">
  </head>
  <body>
    third_party/cores/basejump_stl/bsg_test/bsg_nonsynth_clock_gen_plusarg.v
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a>
<a href="#l-37">37</a>
<a href="#l-38">38</a>
<a href="#l-39">39</a>
<a href="#l-40">40</a>
<a href="#l-41">41</a>
<a href="#l-42">42</a>
<a href="#l-43">43</a>
<a href="#l-44">44</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// bsg_nonsynth_clock_gen_plusarg</span>
<a name="l-2"></a><span class="c1">//</span>
<a name="l-3"></a><span class="c1">// This module is a basic non-synthesizable clock generator. This module is</span>
<a name="l-4"></a><span class="c1">// designed to be used with VCS and can be changed at runtime rather than</span>
<a name="l-5"></a><span class="c1">// compile time. To set the speed of the clock, add the following flag when</span>
<a name="l-6"></a><span class="c1">// executing the simulation binary:</span>
<a name="l-7"></a><span class="c1">//</span>
<a name="l-8"></a><span class="c1">//    ./simv +clock-period=&lt;period&gt;</span>
<a name="l-9"></a><span class="c1">//</span>
<a name="l-10"></a><span class="c1">// If no flag is added to the simulation, the clock period will default to the</span>
<a name="l-11"></a><span class="c1">// value of default_clk_per_p.</span>
<a name="l-12"></a><span class="c1">//</span>
<a name="l-13"></a>
<a name="l-14"></a><span class="no">`include</span> <span class="s">&quot;bsg_defines.v&quot;</span>
<a name="l-15"></a>
<a name="l-16"></a><span class="k">module</span> <span class="n">bsg_nonsynth_clock_gen_plusarg</span> <span class="p">#(</span> <span class="k">parameter</span> <span class="n">default_clk_per_p</span><span class="o">=</span><span class="s">&quot;inv&quot;</span> <span class="p">)</span>
<a name="l-17"></a><span class="p">(</span>
<a name="l-18"></a>  <span class="k">output</span> <span class="kt">logic</span> <span class="n">o</span>
<a name="l-19"></a><span class="p">);</span>
<a name="l-20"></a>
<a name="l-21"></a><span class="no">`ifndef</span> <span class="n">VERILATOR</span>
<a name="l-22"></a>  <span class="c1">// We start logic hi so the first pos-edge occurs at T=&lt;clk_per&gt;. The first</span>
<a name="l-23"></a>  <span class="c1">// negative edge will occur at T=&lt;clk_per&gt;/2.</span>
<a name="l-24"></a>  <span class="kt">logic</span> <span class="n">clk_lo</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-25"></a>
<a name="l-26"></a>  <span class="k">initial</span> <span class="k">begin</span>
<a name="l-27"></a>    <span class="c1">// Here we grab the clock_period from the command line plusarg and generate</span>
<a name="l-28"></a>    <span class="c1">// the clock signal. If the plusarg doesn&#39;t exist, the value is unchanged</span>
<a name="l-29"></a>    <span class="c1">// and no error/warning is issued.</span>
<a name="l-30"></a>    <span class="kt">integer</span> <span class="n">clock_period</span> <span class="o">=</span> <span class="n">default_clk_per_p</span><span class="p">;</span>
<a name="l-31"></a>    <span class="p">$</span><span class="n">value</span><span class="p">$</span><span class="n">plusargs</span><span class="p">(</span><span class="s">&quot;clock-period=%d&quot;</span><span class="p">,</span> <span class="n">clock_period</span><span class="p">);</span>
<a name="l-32"></a>    <span class="p">$</span><span class="n">display</span><span class="p">(</span><span class="s">&quot;[INFO - %L]: Clock Period = %d&quot;</span><span class="p">,</span> <span class="n">clock_period</span><span class="p">);</span>
<a name="l-33"></a>    <span class="k">forever</span> <span class="p">#(</span><span class="n">clock_period</span><span class="o">/</span><span class="mf">2.0</span><span class="p">)</span> <span class="n">clk_lo</span> <span class="o">=</span> <span class="o">~</span><span class="n">clk_lo</span><span class="p">;</span>
<a name="l-34"></a>  <span class="k">end</span>
<a name="l-35"></a>
<a name="l-36"></a>  <span class="c1">// Assign clock to output port</span>
<a name="l-37"></a>  <span class="k">assign</span> <span class="n">o</span> <span class="o">=</span> <span class="n">clk_lo</span><span class="p">;</span>
<a name="l-38"></a><span class="no">`else</span>
<a name="l-39"></a>  <span class="k">initial</span> <span class="k">begin</span>
<a name="l-40"></a>    <span class="p">$</span><span class="n">error</span><span class="p">(</span><span class="s">&quot;bsg_nonsynth_clock_gen_plusarg is not supported in Verilator due to delay statement (#)&quot;</span><span class="p">);</span>
<a name="l-41"></a>  <span class="k">end</span>
<a name="l-42"></a><span class="no">`endif</span>
<a name="l-43"></a>
<a name="l-44"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>