#
# Synplify QuickLogic Technology Mapper, version 7.1, Build 191R
# Copyright (C) 1994-1995, Synplicity Inc.  All Rights Reserved
#
# File written on: Wed Aug 13 13:01:51 2003
QDIF 3
file ql3012
package pl84
tools
  design 3000
  logic optimizer 0
    option IgnorePack boolean false
  delay modeler 0
    option SpeedGrade string 0
end
library QDIF
 gates 44
 terms 285
 ports 1079
 gate Q_BUF1 cell LOGIC
   term A port A5 end
   term Z port AZ end
   term VCC port A3 port A1 end
   term GND port A6 port A4 port A2 end
 end
 gate Q_HINPAD cell INPUT
   term P port IP end
   term Q port IZ end
   term QN port IN end
   term VCC end
   term GND end
 end
 gate Q_CKPAD cell CLOCK
   term P port IP end
   term CK port IC end
   term Q port IZ end
   term QN port IN end
   term VCC end
   term GND end
 end
 gate Q_XLATS cell LOGIC
   term FB port D1 end
   term QC port F1 end
   term QD port E1 end
   term QS port A6 end
   term QZ port OZ end
   term VCC port F5 port F3 port C1 port B1 port A5 port A3 port A1 end
   term GND port F6 port F4 port F2 port E2 port D2 port C2 port B2 port A4 port A2 end
 end
 gate Q_DFF cell LOGIC
   term QC port QC end
   term QD port E1 end
   term QR port QR end
   term QS port QS end
   term QZ port QZ end
   term VCC port F5 port F3 port F1 port D2 port C2 port B2 port A5 port A3 port A1 end
   term GND port F6 port F4 port F2 port E2 port D1 port C1 port B1 port A6 port A4 port A2 end
 end
 gate Q_XLATR cell LOGIC
   term FB port D1 end
   term QC port F1 end
   term QD port E1 end
   term QR port E2 port D2 end
   term QZ port NZ end
   term VCC port F5 port F3 end
   term GND port F6 port F4 port F2 port C2 port C1 port B2 port B1 port A6 port A5 port A4 port A3 port A2 port A1 end
 end
 gate Q_INV cell LOGIC
   term A port A6 end
   term Q port AZ end
   term VCC port A5 port A3 port A1 end
   term GND port A4 port A2 end
 end
 gate Q_AND4I4 cell LOGIC
   term A port E2 end
   term B port F2 end
   term C port F4 end
   term D port F6 end
   term Q port NZ end
   term VCC port A5 port A3 port A1 port E1 port D2 port C1 port B1 port F5 port F3 port F1 end
   term GND port A6 port A4 port A2 port D1 port C2 port B2 end
 end
 gate Q_AND5I1 cell LOGIC
   term A port F1 end
   term B port F3 end
   term C port F5 end
   term D port E1 end
   term E port F4 end
   term Q port NZ end
   term VCC port A5 port A3 port A1 port D2 port C1 port B1 end
   term GND port A6 port A4 port A2 port E2 port D1 port C2 port B2 port F6 port F2 end
 end
 gate Q_AND3I2 cell LOGIC
   term A port A1 end
   term B port A4 end
   term C port A6 end
   term Q port AZ end
   term VCC port A5 port A3 end
   term GND port A2 end
 end
 gate Q_OR6I2 cell LOGIC
   term A port F2 end
   term B port F4 end
   term C port F6 end
   term D port E1 end
   term E port F3 end
   term F port F5 end
   term Q port NZ end
   term VCC port A5 port A3 port A1 port D1 port C1 port B1 port F1 end
   term GND port A6 port A4 port A2 port E2 port D2 port C2 port B2 end
 end
 gate Q_AND5I0 cell LOGIC
   term A port F1 end
   term B port F3 end
   term C port F5 end
   term D port A1 end
   term E port A3 end
   term Q port OZ end
   term VCC port E1 port D2 port C2 port B2 port A5 end
   term GND port E2 port D1 port C1 port B1 port F6 port F4 port F2 port A6 port A4 port A2 end
 end
 gate Q_OR3I1 cell LOGIC
   term A port F2 end
   term B port F4 end
   term C port F5 end
   term Q port NZ end
   term VCC port A5 port A3 port A1 port E2 port D1 port C1 port B1 port F3 port F1 end
   term GND port A6 port A4 port A2 port E1 port D2 port C2 port B2 port F6 end
 end
 gate Q_XNOR2I0 cell LOGIC
   term A port F1 end
   term B port E1 port D2 end
   term Q port NZ end
   term VCC port F5 port F3 port D1 port C1 port B1 port A5 port A3 port A1 end
   term GND port F6 port F4 port F2 port E2 port C2 port B2 port A6 port A4 port A2 end
 end
 gate Q_OR4I3 cell LOGIC
   term A port F2 end
   term B port F3 end
   term C port F5 end
   term D port F1 end
   term Q port NZ end
   term VCC port A5 port A3 port A1 port E2 port D1 port C1 port B1 end
   term GND port A6 port A4 port A2 port E1 port D2 port C2 port B2 port F6 port F4 end
 end
 gate Q_OR2I1 cell LOGIC
   term A port F2 end
   term B port F3 end
   term Q port NZ end
   term VCC port A5 port A3 port A1 port E2 port D1 port C1 port B1 port F5 port F1 end
   term GND port A6 port A4 port A2 port E1 port D2 port C2 port B2 port F6 port F4 end
 end
 gate Q_MUX2X1 cell LOGIC
   term A port D2 end
   term B port E1 end
   term S port F1 end
   term Q port NZ end
   term VCC port A5 port A3 port A1 port D1 port C1 port B1 port F5 port F3 end
   term GND port A6 port A4 port A2 port E2 port C2 port B2 port F6 port F4 port F2 end
 end
 gate Q_MUX2X2 cell LOGIC
   term A port D1 end
   term B port E2 end
   term S port F1 end
   term Q port NZ end
   term VCC port A5 port A3 port A1 port E1 port C1 port B1 port F5 port F3 end
   term GND port A6 port A4 port A2 port D2 port C2 port B2 port F6 port F4 port F2 end
 end
 gate Q_MUX2X0 cell LOGIC
   term A port D1 end
   term B port E1 end
   term S port F1 end
   term Q port NZ end
   term VCC port A5 port A3 port A1 port C1 port B1 port F5 port F3 end
   term GND port A6 port A4 port A2 port E2 port D2 port C2 port B2 port F6 port F4 port F2 end
 end
 gate Q_MUX2X3 cell LOGIC
   term A port D2 end
   term B port E2 end
   term S port F1 end
   term Q port NZ end
   term VCC port A5 port A3 port A1 port E1 port D1 port C1 port B1 port F5 port F3 end
   term GND port A6 port A4 port A2 port C2 port B2 port F6 port F4 port F2 end
 end
 gate Q_MUX4X0 cell LOGIC
   term A port B1 end
   term B port C1 end
   term C port D1 end
   term D port E1 end
   term S0 port F1 end
   term S1 port A1 end
   term Q port OZ end
   term VCC port F5 port F3 port A5 port A3 end
   term GND port E2 port D2 port C2 port B2 port F6 port F4 port F2 port A6 port A4 port A2 end
 end
 gate Q_AND6I6 cell LOGIC
   term A port F2 end
   term B port F4 end
   term C port F6 end
   term D port A2 end
   term E port A4 end
   term F port A6 end
   term Q port OZ end
   term VCC port E1 port D2 port C2 port B2 port F5 port F3 port F1 port A5 port A3 port A1 end
   term GND port E2 port D1 port C1 port B1 end
 end
 gate Q_AND4I3 cell LOGIC
   term A port A1 end
   term B port A4 end
   term C port A6 end
   term D port A2 end
   term Q port AZ end
   term VCC port A5 port A3 end
   term GND end
 end
 gate Q_AND2I2 cell LOGIC
   term A port A4 end
   term B port A6 end
   term Q port AZ end
   term VCC port A5 port A3 port A1 end
   term GND port A2 end
 end
 gate Q_OR6I3 cell LOGIC
   term A port F2 end
   term B port F4 end
   term C port F6 end
   term D port F1 end
   term E port F3 end
   term F port F5 end
   term Q port NZ end
   term VCC port A5 port A3 port A1 port E2 port D1 port C1 port B1 end
   term GND port A6 port A4 port A2 port E1 port D2 port C2 port B2 end
 end
 gate Q_OR4I1 cell LOGIC
   term A port F2 end
   term B port F4 end
   term C port F6 end
   term D port F3 end
   term Q port NZ end
   term VCC port A5 port A3 port A1 port E2 port D1 port C1 port B1 port F5 port F1 end
   term GND port A6 port A4 port A2 port E1 port D2 port C2 port B2 end
 end
 gate Q_AND3I3 cell LOGIC
   term A port A2 end
   term B port A4 end
   term C port A6 end
   term Q port AZ end
   term VCC port A5 port A3 port A1 end
   term GND end
 end
 gate Q_OR3I0 cell LOGIC
   term A port F2 end
   term B port F4 end
   term C port F6 end
   term Q port NZ end
   term VCC port A5 port A3 port A1 port E2 port D1 port C1 port B1 port F5 port F3 port F1 end
   term GND port A6 port A4 port A2 port E1 port D2 port C2 port B2 end
 end
 gate Q_AND5I3 cell LOGIC
   term A port A1 end
   term B port A3 end
   term C port A6 end
   term D port A2 end
   term E port A4 end
   term Q port AZ end
   term VCC port A5 end
   term GND end
 end
 gate Q_OR2I2 cell LOGIC
   term A port F1 end
   term B port F3 end
   term Q port NZ end
   term VCC port A5 port A3 port A1 port E2 port D1 port C1 port B1 port F5 end
   term GND port A6 port A4 port A2 port E1 port D2 port C2 port B2 port F6 port F4 port F2 end
 end
 gate Q_XOR2I0 cell LOGIC
   term A port F1 end
   term B port E2 port D1 end
   term Q port NZ end
   term VCC port F5 port F3 port E1 port C1 port B1 port A5 port A3 port A1 end
   term GND port F6 port F4 port F2 port D2 port C2 port B2 port A6 port A4 port A2 end
 end
 gate Q_AND6I3 cell LOGIC
   term A port A1 end
   term B port A3 end
   term C port A5 end
   term D port A2 end
   term E port A4 end
   term F port A6 end
   term Q port AZ end
   term VCC end
   term GND end
 end
 gate Q_AND3I0 cell LOGIC
   term A port A1 end
   term B port A3 end
   term C port A5 end
   term Q port AZ end
   term VCC end
   term GND port A6 port A4 port A2 end
 end
 gate Q_OR3I3 cell LOGIC
   term A port F1 end
   term B port F3 end
   term C port F5 end
   term Q port NZ end
   term VCC port A5 port A3 port A1 port E2 port D1 port C1 port B1 end
   term GND port A6 port A4 port A2 port E1 port D2 port C2 port B2 port F6 port F4 port F2 end
 end
 gate Q_AND2I1 cell LOGIC
   term A port A1 end
   term B port A6 end
   term Q port AZ end
   term VCC port A5 port A3 end
   term GND port A4 port A2 end
 end
 gate Q_AND4I1 cell LOGIC
   term A port A1 end
   term B port A3 end
   term C port A5 end
   term D port A6 end
   term Q port AZ end
   term VCC end
   term GND port A4 port A2 end
 end
 gate Q_AND2I0 cell LOGIC
   term A port A1 end
   term B port A3 end
   term Q port AZ end
   term VCC port A5 end
   term GND port A6 port A4 port A2 end
 end
 gate Q_OUTPAD cell BIDIR
   term A port I2 end
   term P port IP end
   term VCC port I1 port IE end
   term GND end
 end
 gate Q_INPAD cell BIDIR
   term P port IP end
   term Q port IZ end
   term VCC port I2 end
   term GND port I1 port IE end
 end
 gate Q_IOPAD cell BIDIR
   term P port IP end
   term Q port IZ end
   term E port IE end
   term D port I2 end
   term VCC port I1 end
   term GND end
 end
 gate Q_INCSKIP cell LOGIC
   term CI port E1 end
   term A0 port F1 end
   term A1 port F3 end
   term A2 port F5 end
   term CO port NZ end
   term VCC port C1 port B1 end
   term GND port F6 port F4 port F2 port E2 port D2 port D1 port C2 port B2 port A6 port A5 port A4 port A3 port A2 port A1 end
 end
 gate Q_INCX cell LOGIC
   term A port E2 port D1 end
   term E1 port F1 end
   term E2 port F3 end
   term E3 port F5 end
   term NE4 port F2 end
   term NE5 port F4 end
   term S port NZ end
   term VCC port E1 end
   term GND port F6 port D2 port C2 port C1 port B2 port B1 port A6 port A5 port A4 port A3 port A2 port A1 end
 end
 gate Q_AND2 cell LOGIC
   term A port A1 end
   term B port A3 end
   term Q port AZ end
   term VCC port A5 end
   term GND port A6 port A4 port A2 end
 end
 gate Q_INCSKIP2 cell LOGIC
   term CI port E1 end
   term A0 port F1 end
   term A1 port F3 end
   term A2 port F5 end
   term CO3 port NZ end
   term A3 port A1 end
   term A4 port A3 end
   term A5 port A5 end
   term CO6 port OZ end
   term VCC end
   term GND port F6 port F4 port F2 port E2 port D2 port D1 port C2 port C1 port B2 port B1 port A6 port A4 port A2 end
 end
end
logical QDIF
  gates 1212
  nets 1290
  # instances
  gate un3_freq_div_ctr_1.CO6 master Q_INCSKIP2 pack end
  gate un3_freq_div_ctr_1.CO1 master Q_AND2 end
  gate un3_freq_div_ctr_1.CO2 master Q_AND2 end
  gate un3_freq_div_ctr_1.CO4 master Q_AND2 end
  gate un3_freq_div_ctr_1.CO5 master Q_AND2 end
  gate un3_freq_div_ctr_1.CO7 master Q_AND2 end
  gate un3_freq_div_ctr_1.SUM0 master Q_INCX end
  gate un3_freq_div_ctr_1.SUM1 master Q_INCX end
  gate un3_freq_div_ctr_1.SUM2 master Q_INCX end
  gate un3_freq_div_ctr_1.SUM3 master Q_INCX end
  gate un3_freq_div_ctr_1.SUM4 master Q_INCX end
  gate un3_freq_div_ctr_1.SUM5 master Q_INCX end
  gate un3_freq_div_ctr_1.SUM6 master Q_INCX end
  gate un3_freq_div_ctr_1.SUM7 master Q_INCX end
  gate un3_freq_div_ctr_1.SUM8 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.CO6 master Q_INCSKIP2 pack end
  gate gen_freq_ctr.un50_ctr_reg_1.CO12 master Q_INCSKIP2 pack end
  gate gen_freq_ctr.un50_ctr_reg_1.CO18 master Q_INCSKIP2 pack end
  gate gen_freq_ctr.un50_ctr_reg_1.CO21 master Q_INCSKIP pack end
  gate gen_freq_ctr.un50_ctr_reg_1.CO1 master Q_AND2 end
  gate gen_freq_ctr.un50_ctr_reg_1.CO2 master Q_AND2 end
  gate gen_freq_ctr.un50_ctr_reg_1.CO4 master Q_AND2 end
  gate gen_freq_ctr.un50_ctr_reg_1.CO5 master Q_AND2 end
  gate gen_freq_ctr.un50_ctr_reg_1.CO7 master Q_AND2 end
  gate gen_freq_ctr.un50_ctr_reg_1.CO8 master Q_AND2 end
  gate gen_freq_ctr.un50_ctr_reg_1.CO10 master Q_AND2 end
  gate gen_freq_ctr.un50_ctr_reg_1.CO11 master Q_AND2 end
  gate gen_freq_ctr.un50_ctr_reg_1.CO13 master Q_AND2 end
  gate gen_freq_ctr.un50_ctr_reg_1.CO14 master Q_AND2 end
  gate gen_freq_ctr.un50_ctr_reg_1.CO16 master Q_AND2 end
  gate gen_freq_ctr.un50_ctr_reg_1.CO17 master Q_AND2 end
  gate gen_freq_ctr.un50_ctr_reg_1.CO19 master Q_AND2 end
  gate gen_freq_ctr.un50_ctr_reg_1.CO20 master Q_AND2 end
  gate gen_freq_ctr.un50_ctr_reg_1.CO22 master Q_AND2 end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM0 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM1 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM2 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM3 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM4 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM5 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM6 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM7 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM8 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM9 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM10 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM11 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM12 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM13 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM14 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM15 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM16 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM17 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM18 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM19 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM20 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM21 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM22 master Q_INCX end
  gate gen_freq_ctr.un50_ctr_reg_1.SUM23 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.CO6 master Q_INCSKIP2 pack end
  gate MAIN_ctr.un28_ctr_reg_1.CO12 master Q_INCSKIP2 pack end
  gate MAIN_ctr.un28_ctr_reg_1.CO18 master Q_INCSKIP2 pack end
  gate MAIN_ctr.un28_ctr_reg_1.CO21 master Q_INCSKIP pack end
  gate MAIN_ctr.un28_ctr_reg_1.CO1 master Q_AND2 end
  gate MAIN_ctr.un28_ctr_reg_1.CO2 master Q_AND2 end
  gate MAIN_ctr.un28_ctr_reg_1.CO4 master Q_AND2 end
  gate MAIN_ctr.un28_ctr_reg_1.CO5 master Q_AND2 end
  gate MAIN_ctr.un28_ctr_reg_1.CO7 master Q_AND2 end
  gate MAIN_ctr.un28_ctr_reg_1.CO8 master Q_AND2 end
  gate MAIN_ctr.un28_ctr_reg_1.CO10 master Q_AND2 end
  gate MAIN_ctr.un28_ctr_reg_1.CO11 master Q_AND2 end
  gate MAIN_ctr.un28_ctr_reg_1.CO13 master Q_AND2 end
  gate MAIN_ctr.un28_ctr_reg_1.CO14 master Q_AND2 end
  gate MAIN_ctr.un28_ctr_reg_1.CO16 master Q_AND2 end
  gate MAIN_ctr.un28_ctr_reg_1.CO17 master Q_AND2 end
  gate MAIN_ctr.un28_ctr_reg_1.CO19 master Q_AND2 end
  gate MAIN_ctr.un28_ctr_reg_1.CO20 master Q_AND2 end
  gate MAIN_ctr.un28_ctr_reg_1.SUM0 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM1 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM2 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM3 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM4 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM5 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM6 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM7 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM8 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM9 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM10 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM11 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM12 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM13 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM14 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM15 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM16 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM17 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM18 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM19 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM20 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM21 master Q_INCX end
  gate MAIN_ctr.un28_ctr_reg_1.SUM22 master Q_INCX end
  gate I2_ctr.un6_ctr_reg_1.CO6 master Q_INCSKIP2 pack end
  gate I2_ctr.un6_ctr_reg_1.CO12 master Q_INCSKIP2 pack end
  gate I2_ctr.un6_ctr_reg_1.CO15 master Q_INCSKIP pack end
  gate I2_ctr.un6_ctr_reg_1.CO1 master Q_AND2 end
  gate I2_ctr.un6_ctr_reg_1.CO2 master Q_AND2 end
  gate I2_ctr.un6_ctr_reg_1.CO4 master Q_AND2 end
  gate I2_ctr.un6_ctr_reg_1.CO5 master Q_AND2 end
  gate I2_ctr.un6_ctr_reg_1.CO7 master Q_AND2 end
  gate I2_ctr.un6_ctr_reg_1.CO8 master Q_AND2 end
  gate I2_ctr.un6_ctr_reg_1.CO10 master Q_AND2 end
  gate I2_ctr.un6_ctr_reg_1.CO11 master Q_AND2 end
  gate I2_ctr.un6_ctr_reg_1.CO13 master Q_AND2 end
  gate I2_ctr.un6_ctr_reg_1.CO14 master Q_AND2 end
  gate I2_ctr.un6_ctr_reg_1.SUM0 master Q_INCX end
  gate I2_ctr.un6_ctr_reg_1.SUM1 master Q_INCX end
  gate I2_ctr.un6_ctr_reg_1.SUM2 master Q_INCX end
  gate I2_ctr.un6_ctr_reg_1.SUM3 master Q_INCX end
  gate I2_ctr.un6_ctr_reg_1.SUM4 master Q_INCX end
  gate I2_ctr.un6_ctr_reg_1.SUM5 master Q_INCX end
  gate I2_ctr.un6_ctr_reg_1.SUM6 master Q_INCX end
  gate I2_ctr.un6_ctr_reg_1.SUM7 master Q_INCX end
  gate I2_ctr.un6_ctr_reg_1.SUM8 master Q_INCX end
  gate I2_ctr.un6_ctr_reg_1.SUM9 master Q_INCX end
  gate I2_ctr.un6_ctr_reg_1.SUM10 master Q_INCX end
  gate I2_ctr.un6_ctr_reg_1.SUM11 master Q_INCX end
  gate I2_ctr.un6_ctr_reg_1.SUM12 master Q_INCX end
  gate I2_ctr.un6_ctr_reg_1.SUM13 master Q_INCX end
  gate I2_ctr.un6_ctr_reg_1.SUM14 master Q_INCX end
  gate I2_ctr.un6_ctr_reg_1.SUM15 master Q_INCX end
  gate I2_ctr.un6_ctr_reg_1.SUM16 master Q_INCX end
  gate I1_ctr.un6_ctr_reg_1.CO6 master Q_INCSKIP2 pack end
  gate I1_ctr.un6_ctr_reg_1.CO12 master Q_INCSKIP2 pack end
  gate I1_ctr.un6_ctr_reg_1.CO15 master Q_INCSKIP pack end
  gate I1_ctr.un6_ctr_reg_1.CO1 master Q_AND2 end
  gate I1_ctr.un6_ctr_reg_1.CO2 master Q_AND2 end
  gate I1_ctr.un6_ctr_reg_1.CO4 master Q_AND2 end
  gate I1_ctr.un6_ctr_reg_1.CO5 master Q_AND2 end
  gate I1_ctr.un6_ctr_reg_1.CO7 master Q_AND2 end
  gate I1_ctr.un6_ctr_reg_1.CO8 master Q_AND2 end
  gate I1_ctr.un6_ctr_reg_1.CO10 master Q_AND2 end
  gate I1_ctr.un6_ctr_reg_1.CO11 master Q_AND2 end
  gate I1_ctr.un6_ctr_reg_1.CO13 master Q_AND2 end
  gate I1_ctr.un6_ctr_reg_1.CO14 master Q_AND2 end
  gate I1_ctr.un6_ctr_reg_1.SUM0 master Q_INCX end
  gate I1_ctr.un6_ctr_reg_1.SUM1 master Q_INCX end
  gate I1_ctr.un6_ctr_reg_1.SUM2 master Q_INCX end
  gate I1_ctr.un6_ctr_reg_1.SUM3 master Q_INCX end
  gate I1_ctr.un6_ctr_reg_1.SUM4 master Q_INCX end
  gate I1_ctr.un6_ctr_reg_1.SUM5 master Q_INCX end
  gate I1_ctr.un6_ctr_reg_1.SUM6 master Q_INCX end
  gate I1_ctr.un6_ctr_reg_1.SUM7 master Q_INCX end
  gate I1_ctr.un6_ctr_reg_1.SUM8 master Q_INCX end
  gate I1_ctr.un6_ctr_reg_1.SUM9 master Q_INCX end
  gate I1_ctr.un6_ctr_reg_1.SUM10 master Q_INCX end
  gate I1_ctr.un6_ctr_reg_1.SUM11 master Q_INCX end
  gate I1_ctr.un6_ctr_reg_1.SUM12 master Q_INCX end
  gate I1_ctr.un6_ctr_reg_1.SUM13 master Q_INCX end
  gate I1_ctr.un6_ctr_reg_1.SUM14 master Q_INCX end
  gate I1_ctr.un6_ctr_reg_1.SUM15 master Q_INCX end
  gate I1_ctr.un6_ctr_reg_1.SUM16 master Q_INCX end
  gate V0_ctr.un6_ctr_reg_1.CO6 master Q_INCSKIP2 pack end
  gate V0_ctr.un6_ctr_reg_1.CO12 master Q_INCSKIP2 pack end
  gate V0_ctr.un6_ctr_reg_1.CO15 master Q_INCSKIP pack end
  gate V0_ctr.un6_ctr_reg_1.CO1 master Q_AND2 end
  gate V0_ctr.un6_ctr_reg_1.CO2 master Q_AND2 end
  gate V0_ctr.un6_ctr_reg_1.CO4 master Q_AND2 end
  gate V0_ctr.un6_ctr_reg_1.CO5 master Q_AND2 end
  gate V0_ctr.un6_ctr_reg_1.CO7 master Q_AND2 end
  gate V0_ctr.un6_ctr_reg_1.CO8 master Q_AND2 end
  gate V0_ctr.un6_ctr_reg_1.CO10 master Q_AND2 end
  gate V0_ctr.un6_ctr_reg_1.CO11 master Q_AND2 end
  gate V0_ctr.un6_ctr_reg_1.CO13 master Q_AND2 end
  gate V0_ctr.un6_ctr_reg_1.CO14 master Q_AND2 end
  gate V0_ctr.un6_ctr_reg_1.SUM0 master Q_INCX end
  gate V0_ctr.un6_ctr_reg_1.SUM1 master Q_INCX end
  gate V0_ctr.un6_ctr_reg_1.SUM2 master Q_INCX end
  gate V0_ctr.un6_ctr_reg_1.SUM3 master Q_INCX end
  gate V0_ctr.un6_ctr_reg_1.SUM4 master Q_INCX end
  gate V0_ctr.un6_ctr_reg_1.SUM5 master Q_INCX end
  gate V0_ctr.un6_ctr_reg_1.SUM6 master Q_INCX end
  gate V0_ctr.un6_ctr_reg_1.SUM7 master Q_INCX end
  gate V0_ctr.un6_ctr_reg_1.SUM8 master Q_INCX end
  gate V0_ctr.un6_ctr_reg_1.SUM9 master Q_INCX end
  gate V0_ctr.un6_ctr_reg_1.SUM10 master Q_INCX end
  gate V0_ctr.un6_ctr_reg_1.SUM11 master Q_INCX end
  gate V0_ctr.un6_ctr_reg_1.SUM12 master Q_INCX end
  gate V0_ctr.un6_ctr_reg_1.SUM13 master Q_INCX end
  gate V0_ctr.un6_ctr_reg_1.SUM14 master Q_INCX end
  gate V0_ctr.un6_ctr_reg_1.SUM15 master Q_INCX end
  gate V0_ctr.un6_ctr_reg_1.SUM16 master Q_INCX end
  gate BI_port0_p[0] master Q_IOPAD cell io69 end
  gate BI_port0_p[1] master Q_IOPAD cell io71 end
  gate BI_port0_p[2] master Q_IOPAD cell io62 end
  gate BI_port0_p[3] master Q_IOPAD cell io70 end
  gate BI_port0_p[4] master Q_IOPAD cell io68 end
  gate BI_port0_p[5] master Q_IOPAD cell io60 end
  gate BI_port0_p[6] master Q_IOPAD cell io59 end
  gate BI_port0_p[7] master Q_IOPAD cell io58 end
  gate IN_wr_p master Q_INPAD cell io72 end
  gate IN_rd_p master Q_INPAD cell io56 end
  gate IN_psen_p master Q_INPAD cell io81 end
  gate I_port2_p[0] master Q_INPAD cell io48 end
  gate I_port2_p[1] master Q_INPAD cell io43 end
  gate I_port2_p[2] master Q_INPAD cell io44 end
  gate I_port2_p[3] master Q_INPAD cell io55 end
  gate I_port2_p[4] master Q_INPAD cell io57 end
  gate I_port2_p[5] master Q_INPAD cell io51 end
  gate I_port2_p[6] master Q_INPAD cell io47 end
  gate I_port2_p[7] master Q_INPAD cell io45 end
  gate I_monitors_p[0] master Q_INPAD cell io84 end
  gate I_monitors_p[1] master Q_INPAD cell io18 end
  gate I_monitors_p[2] master Q_INPAD cell io15 end
  gate I_monitors_p[3] master Q_INPAD cell io28 end
  gate I_monitors_p[4] master Q_INPAD cell io42 end
  gate I_monitors_p[5] master Q_INPAD cell io9 end
  gate I_monitors_p[6] master Q_INPAD cell io12 end
  gate I_monitors_p[7] master Q_INPAD cell io14 end
  gate I_monitors_p[8] master Q_INPAD cell io7 end
  gate I_monitors_p[9] master Q_INPAD cell io54 end
  gate I_monitors_p[10] master Q_INPAD cell io41 end
  gate N_151_i_0_p master Q_OUTPAD cell io83 end
  gate N_152_i_0_p master Q_OUTPAD cell io3 end
  gate I_main_blower_mon_p master Q_INPAD cell io27 end
  gate I_V0_mon_p master Q_INPAD cell io17 end
  gate I_I1_mon_p master Q_INPAD cell io16 end
  gate I_I2_mon_p master Q_INPAD cell io13 end
  gate I_maint_mon_p master Q_INPAD cell io8 end
  gate I_SMC_MON_DC90_OUTPUT_FAULT_p master Q_INPAD cell io6 end
  gate I_SMC_MON_DC90_AC_PWR_FAULT_p master Q_INPAD cell io1 end
  gate I_SMC_MON_DC90_OVR_TMP_p master Q_INPAD cell io2 end
  gate I_SMC_MON_DC90_48V_ON_p master Q_INPAD cell io20 end
  gate I_SMC_MON_BC_OUTPUT_FAULT_p master Q_INPAD cell io32 end
  gate I_SMC_MON_BC_AC_PWR_FAULT_p master Q_INPAD cell io29 end
  gate I_SMC_MON_BC_OVR_TMP_p master Q_INPAD cell io30 end
  gate I_SMC_MON_BC_PHASE_LOSS_p master Q_INPAD cell io34 end
  gate I_SMC_MON_BC_AC_ON_p master Q_INPAD cell io78 end
  gate I_SMC_MON_PDU_JAG_THERMAL_FAULT_p master Q_INPAD cell io74 end
  gate I_SMC_MON_BC_FAN0_STATE_p master Q_INPAD cell io38 end
  gate I_SMC_MON_PDU_JAG_48V_GOOD_p master Q_INPAD cell io73 end
  gate I_SMC_MON_BC_FAN1_STATE_p master Q_INPAD cell io39 end
  gate I_SMC_MON_BC_FAN0_TACH_p master Q_INPAD cell io35 end
  gate I_SMC_MON_BC_FAN1_TACH_p master Q_INPAD cell io37 end
  gate idl_regs.G_459_266 master Q_AND2I0 end
  gate idl_regs.G_459 master Q_AND4I1 end
  gate idl_regs.G_460 master Q_AND2I1 end
  gate idl_regs.G_467 master Q_AND2I0 end
  gate G_99 master Q_OR3I3 end
  gate idl_regs.G_497 master Q_AND2I0 end
  gate un180_noalloc_rdata_0_and2_0_344 master Q_AND2I0 end
  gate idl_regs.G_474 master Q_AND2I0 end
  gate N_277_i master Q_OR3I3 end
  gate idl_regs.G_469 master Q_AND2I0 end
  gate idl_regs.G_484 master Q_AND2I0 end
  gate un168_noalloc_rdata_0_383 master Q_AND2I0 end
  gate un168_noalloc_rdata_i[0] master Q_OR3I3 end
  gate idl_regs.G_489 master Q_AND2I0 end
  gate N_275_i master Q_OR3I3 end
  gate idl_regs.G_473 master Q_AND2I0 end
  gate un174_noalloc_rdata_0_and2[0] master Q_AND3I0 end
  gate idl_regs.G_475 master Q_AND2I0 end
  gate idl_regs.SMC_MON_BC_PHASE_LOSS_rstb_0_and2_0_and2 master Q_AND3I0 end
  gate un135_noalloc_rdata_0_and2[0] master Q_AND2I0 end
  gate idl_regs.SMC_MON_BC_FAN1_STATE_rstb_0_and2_0_and2_376 master Q_AND2I0 end
  gate idl_regs.SMC_MON_BC_FAN1_STATE_rstb_0_and2_0_and2 master Q_AND3I0 end
  gate un186_noalloc_rdata_0_and2[0] master Q_AND2I0 end
  gate noalloc_rdata_i_and2_0_494 master Q_AND6I3 end
  gate G_100 master Q_OR3I3 end
  gate un102_noalloc_rdata_0_380 master Q_AND2I0 end
  gate un102_noalloc_rdata[0] master Q_AND3I0 end
  gate idl_regs.G_472 master Q_AND2I0 end
  gate idl_regs.GEN_FREQ_LOCK_OUT_rstb_0_and2_0_and2 master Q_AND3I0 end
  gate v0_sr.edgesrout master Q_XOR2I0 end
  gate un63_noalloc_rdata[0] master Q_AND2I0 end
  gate idl_regs.SMC_MON_DC90_48V_ON_rstb_0_and2_0_and2 master Q_AND3I0 end
  gate un108_noalloc_rdata_0_and2[0] master Q_AND2I0 end
  gate noalloc_rdata_i_and2_0_498 master Q_AND6I3 end
  gate idl_regs.G_479 master Q_AND2I0 end
  gate idl_regs.r_data_0_0_and2_0[0] master Q_OR3I3 end
  gate idl_regs.G_492 master Q_AND2I0 end
  gate idl_regs.r_data_0_0_and2_9[0] master Q_OR2I2 end
  gate idl_regs.G_483 master Q_AND2I0 end
  gate idl_regs.r_data_0_0_and2_4[0] master Q_OR3I3 end
  gate idl_regs.G_478 master Q_AND2I0 end
  gate idl_regs.r_data_0_0_and2_7[0] master Q_AND3I0 end
  gate idl_regs.r_data_0_0_and2_5[0] master Q_AND3I0 end
  gate idl_regs.r_data_0_0_and2_2[0] master Q_AND3I0 end
  gate idl_regs.r_data_0_0_0_519 master Q_AND5I3 end
  gate idl_regs.r_data_0_0_and2_3[0] master Q_OR3I3 end
  gate idl_regs.r_data_0_0_and2_1[0] master Q_AND3I0 end
  gate idl_regs.r_data_0_0_and2_8[0] master Q_AND3I0 end
  gate idl_regs.G_487 master Q_AND2I0 end
  gate idl_regs.r_data_0_0_and2_6[0] master Q_AND3I0 end
  gate idl_regs.r_data_0_0_0_522 master Q_AND6I3 end
  gate idl_regs.G_488 master Q_AND2I0 end
  gate idl_regs.r_data_0_0_and2[0] master Q_OR2I2 end
  gate idl_regs.O_GEN_FREQ_CTR_MID_rstb_0_and2_0_and2 master Q_AND3I0 end
  gate un37_noalloc_rdata[0] master Q_AND2I0 end
  gate idl_regs.O_GEN_FREQ_CTR_LO_rstb_0_and2_0_and2 master Q_AND3I0 end
  gate un33_noalloc_rdata[0] master Q_AND2I0 end
  gate idl_regs.O_MAINT_MON_rstb_0_and2_0_and2 master Q_AND2I0 end
  gate un45_noalloc_rdata[0] master Q_AND2I0 end
  gate un41_noalloc_rdata[0] master Q_AND2I0 end
  gate noalloc_rdata_14_0_452 master Q_OR3I0 end
  gate un13_noalloc_rdata[0] master Q_AND2I0 end
  gate un29_noalloc_rdata[0] master Q_AND2I0 end
  gate idl_regs.O_MAIN_BLOWER_LO_rstb_0_and2_0_and2 master Q_AND3I0 end
  gate un25_noalloc_rdata[0] master Q_AND2I0 end
  gate noalloc_rdata_18_0_433 master Q_AND3I3 end
  gate un5_noalloc_rdata[0] master Q_AND2I0 end
  gate idl_regs.O_V0_LO_rstb_0_and2_0_and2 master Q_AND2I0 end
  gate un1_noalloc_rdata[0] master Q_AND2I0 end
  gate idl_regs.O_I1_LO_rstb_0_and2_0_and2 master Q_AND3I0 end
  gate un9_noalloc_rdata[0] master Q_AND2I0 end
  gate un21_noalloc_rdata[0] master Q_AND2I0 end
  gate idl_regs.O_I2_LO_rstb_0_and2_0_and2 master Q_AND3I0 end
  gate un17_noalloc_rdata[0] master Q_AND2I0 end
  gate noalloc_rdata_18_0_435 master Q_OR3I0 end
  gate noalloc_rdata_18[0] master Q_OR4I1 end
  gate idl_regs.r_data_0_0[0] master Q_OR6I3 end
  gate idl_regs.O_ID_REV_rstb_0_and2_0_and2 master Q_AND2I0 end
  gate i1_sr.edgesrout master Q_XOR2I0 end
  gate un69_noalloc_rdata[1] master Q_AND2I0 end
  gate noalloc_rdata_7_i[1] master Q_AND2I2 end
  gate N_263_i master Q_AND2I0 end
  gate N_265_i master Q_AND2I0 end
  gate un141_noalloc_rdata_0_and2[1] master Q_AND2I0 end
  gate noalloc_rdata_i_and2_1_488 master Q_AND4I3 end
  gate idl_regs.r_data_0_0_and2_0[1] master Q_OR3I3 end
  gate idl_regs.r_data_0_0_and2_4[1] master Q_OR3I3 end
  gate idl_regs.r_data_0_0_and2_3[1] master Q_OR3I3 end
  gate idl_regs.r_data_0_0_and2_5[1] master Q_AND2I0 end
  gate idl_regs.r_data_0_0_and2_2[1] master Q_AND3I0 end
  gate idl_regs.r_data_0_0_and2_1[1] master Q_AND3I0 end
  gate idl_regs.r_data_0_0_1_528 master Q_AND6I3 end
  gate idl_regs.r_data_0_0_and2[1] master Q_OR2I2 end
  gate un37_noalloc_rdata[1] master Q_AND2I0 end
  gate un33_noalloc_rdata[1] master Q_AND2I0 end
  gate un45_noalloc_rdata[1] master Q_AND2I0 end
  gate un41_noalloc_rdata[1] master Q_AND2I0 end
  gate noalloc_rdata_11_1_446 master Q_OR3I0 end
  gate un13_noalloc_rdata[1] master Q_AND2I0 end
  gate un29_noalloc_rdata[1] master Q_AND2I0 end
  gate un25_noalloc_rdata[1] master Q_AND2I0 end
  gate noalloc_rdata_13_1_439 master Q_AND3I3 end
  gate un5_noalloc_rdata[1] master Q_AND2I0 end
  gate un1_noalloc_rdata[1] master Q_AND2I0 end
  gate un9_noalloc_rdata[1] master Q_AND2I0 end
  gate un21_noalloc_rdata[1] master Q_AND2I0 end
  gate un17_noalloc_rdata[1] master Q_AND2I0 end
  gate noalloc_rdata_13_1_441 master Q_OR3I0 end
  gate noalloc_rdata_13[1] master Q_OR4I1 end
  gate idl_regs.r_data_0_0[1] master Q_OR6I3 end
  gate un13_noalloc_rdata[2] master Q_AND2I0 end
  gate un29_noalloc_rdata[2] master Q_AND2I0 end
  gate un25_noalloc_rdata[2] master Q_AND2I0 end
  gate noalloc_rdata_11_2_421 master Q_AND3I3 end
  gate un5_noalloc_rdata[2] master Q_AND2I0 end
  gate un1_noalloc_rdata[2] master Q_AND2I0 end
  gate un9_noalloc_rdata[2] master Q_AND2I0 end
  gate un21_noalloc_rdata[2] master Q_AND2I0 end
  gate un17_noalloc_rdata[2] master Q_AND2I0 end
  gate noalloc_rdata_11_2_423 master Q_OR3I0 end
  gate noalloc_rdata_11_i[2] master Q_AND4I3 end
  gate N_268_i master Q_OR2I2 end
  gate idl_regs.r_data_0_0_and2_0[2] master Q_AND2I0 end
  gate idl_regs.r_data_0_0_and2[2] master Q_AND2I0 end
  gate idl_regs.r_data_0_0_2_513 master Q_AND2I2 end
  gate un37_noalloc_rdata[2] master Q_AND2I0 end
  gate un33_noalloc_rdata[2] master Q_AND2I0 end
  gate i2_sr.edgesrout master Q_XOR2I0 end
  gate un76_noalloc_rdata[2] master Q_AND2I0 end
  gate un41_noalloc_rdata[2] master Q_AND2I0 end
  gate noalloc_rdata_10_2_450 master Q_OR3I0 end
  gate un121_noalloc_rdata_0_and2[2] master Q_AND2I0 end
  gate idl_regs.r_data_0_0[2] master Q_OR6I3 end
  gate un13_noalloc_rdata[3] master Q_AND2I0 end
  gate un29_noalloc_rdata[3] master Q_AND2I0 end
  gate un25_noalloc_rdata[3] master Q_AND2I0 end
  gate noalloc_rdata_11_3_427 master Q_AND3I3 end
  gate un5_noalloc_rdata[3] master Q_AND2I0 end
  gate un1_noalloc_rdata[3] master Q_AND2I0 end
  gate un9_noalloc_rdata[3] master Q_AND2I0 end
  gate un21_noalloc_rdata[3] master Q_AND2I0 end
  gate un17_noalloc_rdata[3] master Q_AND2I0 end
  gate noalloc_rdata_11_3_429 master Q_OR3I0 end
  gate noalloc_rdata_11_i[3] master Q_AND4I3 end
  gate N_271_i master Q_OR2I2 end
  gate idl_regs.r_data_0_0_and2_0[3] master Q_AND2I0 end
  gate idl_regs.r_data_0_0_and2[3] master Q_AND2I0 end
  gate idl_regs.r_data_0_0_3_512 master Q_AND2I2 end
  gate un37_noalloc_rdata[3] master Q_AND2I0 end
  gate un33_noalloc_rdata[3] master Q_AND2I0 end
  gate main_sr.edgesrout master Q_XOR2I0 end
  gate un83_noalloc_rdata[3] master Q_AND2I0 end
  gate un41_noalloc_rdata[3] master Q_AND2I0 end
  gate noalloc_rdata_10_3_448 master Q_OR3I0 end
  gate un128_noalloc_rdata_0_and2[3] master Q_AND2I0 end
  gate idl_regs.r_data_0_0[3] master Q_OR6I3 end
  gate idl_regs.r_data_0_0_and2[4] master Q_AND2I0 end
  gate un37_noalloc_rdata[4] master Q_AND2I0 end
  gate un1_noalloc_rdata[4] master Q_OR2I2 end
  gate un21_noalloc_rdata[4] master Q_AND2I0 end
  gate un17_noalloc_rdata[4] master Q_AND2I0 end
  gate un25_noalloc_rdata[4] master Q_AND2I0 end
  gate un13_noalloc_rdata[4] master Q_AND2I0 end
  gate un29_noalloc_rdata[4] master Q_AND2I0 end
  gate idl_regs.r_data_0_0_4_505 master Q_AND6I6 end
  gate un5_noalloc_rdata[4] master Q_AND2I0 end
  gate un33_noalloc_rdata[4] master Q_AND2I0 end
  gate idl_regs.r_data_0_0_4_507 master Q_AND2I2 end
  gate un41_noalloc_rdata[4] master Q_AND2I0 end
  gate un9_noalloc_rdata[4] master Q_AND2I0 end
  gate gen_freq_sr.edgesrout master Q_XOR2I0 end
  gate un90_noalloc_rdata[4] master Q_AND2I0 end
  gate idl_regs.r_data_0_0_4_510 master Q_OR6I3 end
  gate idl_regs.r_data_0_0[4] master Q_OR3I0 end
  gate un37_noalloc_rdata[5] master Q_OR2I2 end
  gate un1_noalloc_rdata[5] master Q_OR2I2 end
  gate un9_noalloc_rdata[5] master Q_AND2I0 end
  gate un21_noalloc_rdata[5] master Q_AND2I0 end
  gate un17_noalloc_rdata[5] master Q_AND2I0 end
  gate noalloc_rdata_5_461 master Q_AND4I3 end
  gate un13_noalloc_rdata[5] master Q_AND2I0 end
  gate un29_noalloc_rdata[5] master Q_AND2I0 end
  gate un25_noalloc_rdata[5] master Q_AND2I0 end
  gate noalloc_rdata_5_456 master Q_AND3I3 end
  gate un41_noalloc_rdata[5] master Q_AND2I0 end
  gate un5_noalloc_rdata[5] master Q_AND2I0 end
  gate un33_noalloc_rdata[5] master Q_AND2I0 end
  gate noalloc_rdata[5] master Q_OR6I3 end
  gate un37_noalloc_rdata[6] master Q_OR2I2 end
  gate un1_noalloc_rdata[6] master Q_OR2I2 end
  gate un9_noalloc_rdata[6] master Q_AND2I0 end
  gate un21_noalloc_rdata[6] master Q_AND2I0 end
  gate un17_noalloc_rdata[6] master Q_AND2I0 end
  gate noalloc_rdata_6_471 master Q_AND4I3 end
  gate un25_noalloc_rdata[6] master Q_OR2I2 end
  gate un13_noalloc_rdata[6] master Q_AND2I0 end
  gate un29_noalloc_rdata[6] master Q_AND2I0 end
  gate noalloc_rdata_6_466 master Q_AND4I3 end
  gate un41_noalloc_rdata[6] master Q_AND2I0 end
  gate un5_noalloc_rdata[6] master Q_AND2I0 end
  gate un33_noalloc_rdata[6] master Q_AND2I0 end
  gate noalloc_rdata[6] master Q_OR6I3 end
  gate un37_noalloc_rdata[7] master Q_OR2I2 end
  gate un1_noalloc_rdata[7] master Q_OR2I2 end
  gate un9_noalloc_rdata[7] master Q_AND2I0 end
  gate un21_noalloc_rdata[7] master Q_AND2I0 end
  gate un17_noalloc_rdata[7] master Q_AND2I0 end
  gate noalloc_rdata_7_483 master Q_AND4I3 end
  gate un25_noalloc_rdata[7] master Q_OR2I2 end
  gate un13_noalloc_rdata[7] master Q_AND2I0 end
  gate un29_noalloc_rdata[7] master Q_AND2I0 end
  gate noalloc_rdata_7_478 master Q_AND4I3 end
  gate un41_noalloc_rdata[7] master Q_AND2I0 end
  gate un5_noalloc_rdata[7] master Q_AND2I0 end
  gate un33_noalloc_rdata[7] master Q_AND2I0 end
  gate noalloc_rdata[7] master Q_OR6I3 end
  gate idl_regs.O_GEN_FREQ_CTR_HI_rstb_0_and2_0_and2 master Q_AND3I0 end
  gate idl_regs.O_MAIN_BLOWER_HI_rstb_0_and2_0_and2 master Q_AND3I0 end
  gate idl_regs.O_I2_HI_rstb_0_and2_0_and2 master Q_AND3I0 end
  gate idl_regs.O_I1_HI_rstb_0_and2_0_and2 master Q_AND2I0 end
  gate idl_regs.O_V0_HI_rstb_0_and2_0_and2 master Q_AND2I0 end
  gate wstb_0_and2 master Q_AND2I1 end
  gate idl_regs.O_GEN_FREQ_CTR_MUX_wstb_0_and2_0_and2 master Q_AND3I0 end
  gate idl_regs.O_K1_ON_wstb_0_and2_0_and2_255 master Q_AND2I0 end
  gate idl_regs.O_K1_ON_wstb_0_and2_0_and2 master Q_AND3I0 end
  gate idl_regs.G_496 master Q_AND2I0 end
  gate idl_regs.O_V48_ON_wstb_0_and2_0_and2 master Q_AND3I0 end
  gate G_65 master Q_MUX4X0 end
  gate mon_freq_ctr_in_4 master Q_MUX2X3 end
  gate mon_freq_ctr_in_2 master Q_MUX2X0 end
  gate mon_freq_ctr_in_6 master Q_MUX2X2 end
  gate mon_freq_ctr_in_0 master Q_MUX2X0 end
  gate mon_freq_ctr_in_1 master Q_MUX2X0 end
  gate mon_freq_ctr_in_5 master Q_MUX2X3 end
  gate mon_freq_ctr_in_3 master Q_MUX2X3 end
  gate mon_freq_ctr_in_7 master Q_MUX2X1 end
  gate G_69 master Q_MUX2X0 end
  gate mon_freq_ctr_in_8 master Q_MUX2X2 end
  gate G_68 master Q_XOR2I0 end
  gate mon_freq_ctr_in master Q_MUX2X3 end
  gate gen_freq_ctr_in_0_and2_0 master Q_AND2I1 end
  gate gen_freq_ctr_in_0 master Q_OR2I1 end
  gate G_6 master Q_OR4I3 end
  gate G_4 master Q_OR2I1 end
  gate G_2 master Q_OR2I2 end
  gate N_85_i master Q_XNOR2I0 end
  gate freq_div_ctr_6_0_and2[8] master Q_AND2I0 end
  gate freq_div_ctr_6_0_and2[6] master Q_AND2I0 end
  gate freq_div_ctr_6_0_and2[5] master Q_AND2I0 end
  gate freq_div_ctr_6_0_and2[4] master Q_AND2I0 end
  gate freq_div_ctr_6_0_and2[1] master Q_AND2I0 end
  gate valid_read_0_and2_372 master Q_OR3I3 end
  gate N_239_i master Q_OR2I1 end
  gate N_240_i master Q_OR2I2 end
  gate N_241_i master Q_OR2I2 end
  gate N_242_i master Q_OR2I2 end
  gate maint_mon.O_rising_data_0 master Q_MUX2X1 end
  gate maint_mon.O_falling_data_0 master Q_MUX2X1 end
  gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_348 master Q_AND2I0 end
  gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_358 master Q_AND3I0 end
  gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_363 master Q_AND3I0 end
  gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_357 master Q_AND3I0 end
  gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_359 master Q_OR3I3 end
  gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_352 master Q_AND2I0 end
  gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_362 master Q_OR3I3 end
  gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_354 master Q_AND2I0 end
  gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_361 master Q_OR3I3 end
  gate gen_freq_ctr.un1_I_clr_regs_0_and2_0 master Q_OR6I3 end
  gate gen_freq_ctr.start_ctr master Q_AND2I1 end
  gate gen_freq_ctr.un1_I_clr_regs_0 master Q_OR3I1 end
  gate gen_freq_ctr.O_data_0[0] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[1] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[2] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[3] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[4] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[5] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[6] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[7] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[8] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[9] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[10] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[11] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[12] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[13] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[14] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[15] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[16] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[17] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[18] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[19] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[20] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[21] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[22] master Q_MUX2X0 end
  gate gen_freq_ctr.O_data_0[23] master Q_MUX2X0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[23] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[22] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[21] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[20] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[19] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[18] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[17] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[16] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[15] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[14] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[13] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[12] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[11] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[10] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[9] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[8] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[7] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[6] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[5] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[4] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[3] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[2] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[1] master Q_AND2I0 end
  gate gen_freq_ctr.ctr_reg_24_0_and2[0] master Q_AND2I0 end
  gate MAIN_ctr.un1_I_clr_regs_0_and2_0_328 master Q_AND3I0 end
  gate MAIN_ctr.un1_I_clr_regs_0_and2_0_339 master Q_AND5I0 end
  gate MAIN_ctr.un1_I_clr_regs_0_and2_0_332 master Q_AND2I0 end
  gate MAIN_ctr.un1_I_clr_regs_0_and2_0_337 master Q_AND3I0 end
  gate MAIN_ctr.un1_I_clr_regs_0_and2_0_323 master Q_AND2I0 end
  gate MAIN_ctr.un1_I_clr_regs_0_and2_0_336 master Q_OR3I3 end
  gate MAIN_ctr.un1_I_clr_regs_0_and2_0_327 master Q_AND2I0 end
  gate MAIN_ctr.un1_I_clr_regs_0_and2_0_334 master Q_OR3I3 end
  gate MAIN_ctr.un1_I_clr_regs_0_and2_0_330 master Q_AND2I0 end
  gate MAIN_ctr.un1_I_clr_regs_0_and2_0_338 master Q_OR3I3 end
  gate MAIN_ctr.start_ctr master Q_AND2I1 end
  gate MAIN_ctr.un1_I_clr_regs_0 master Q_OR3I1 end
  gate MAIN_ctr.O_data_0[7] master Q_MUX2X0 end
  gate MAIN_ctr.O_data_0[8] master Q_MUX2X0 end
  gate MAIN_ctr.O_data_0[9] master Q_MUX2X0 end
  gate MAIN_ctr.O_data_0[10] master Q_MUX2X0 end
  gate MAIN_ctr.O_data_0[11] master Q_MUX2X0 end
  gate MAIN_ctr.O_data_0[12] master Q_MUX2X0 end
  gate MAIN_ctr.O_data_0[13] master Q_MUX2X0 end
  gate MAIN_ctr.O_data_0[14] master Q_MUX2X0 end
  gate MAIN_ctr.O_data_0[15] master Q_MUX2X0 end
  gate MAIN_ctr.O_data_0[16] master Q_MUX2X0 end
  gate MAIN_ctr.O_data_0[17] master Q_MUX2X0 end
  gate MAIN_ctr.O_data_0[18] master Q_MUX2X0 end
  gate MAIN_ctr.O_data_0[19] master Q_MUX2X0 end
  gate MAIN_ctr.O_data_0[20] master Q_MUX2X0 end
  gate MAIN_ctr.O_data_0[21] master Q_MUX2X0 end
  gate MAIN_ctr.O_data_0[22] master Q_MUX2X0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[22] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[21] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[20] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[19] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[18] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[17] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[16] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[15] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[14] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[13] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[12] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[11] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[10] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[9] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[8] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[7] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[6] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[5] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[4] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[3] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[2] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[1] master Q_AND2I0 end
  gate MAIN_ctr.ctr_reg_15_0_and2[0] master Q_AND2I0 end
  gate I2_ctr.un1_I_clr_regs_0_and2_0_297 master Q_AND2I0 end
  gate I2_ctr.un1_I_clr_regs_0_and2_0_300 master Q_AND3I0 end
  gate I2_ctr.un1_I_clr_regs_0_and2_0_293 master Q_AND2I0 end
  gate I2_ctr.un1_I_clr_regs_0_and2_0_291 master Q_AND2I0 end
  gate I2_ctr.un1_I_clr_regs_0_and2_0_299 master Q_OR3I3 end
  gate I2_ctr.un1_I_clr_regs_0_and2_0_298 master Q_OR3I3 end
  gate I2_ctr.un1_I_clr_regs_0_and2_0_295 master Q_AND2I0 end
  gate I2_ctr.un1_I_clr_regs_0_and2_0_301 master Q_OR3I3 end
  gate I2_ctr.start_ctr master Q_AND2I1 end
  gate I2_ctr.un1_I_clr_regs_0 master Q_OR3I1 end
  gate I2_ctr.O_data_0[1] master Q_MUX2X0 end
  gate I2_ctr.O_data_0[2] master Q_MUX2X0 end
  gate I2_ctr.O_data_0[3] master Q_MUX2X0 end
  gate I2_ctr.O_data_0[4] master Q_MUX2X0 end
  gate I2_ctr.O_data_0[5] master Q_MUX2X0 end
  gate I2_ctr.O_data_0[6] master Q_MUX2X0 end
  gate I2_ctr.O_data_0[7] master Q_MUX2X0 end
  gate I2_ctr.O_data_0[8] master Q_MUX2X0 end
  gate I2_ctr.O_data_0[9] master Q_MUX2X0 end
  gate I2_ctr.O_data_0[10] master Q_MUX2X0 end
  gate I2_ctr.O_data_0[11] master Q_MUX2X0 end
  gate I2_ctr.O_data_0[12] master Q_MUX2X0 end
  gate I2_ctr.O_data_0[13] master Q_MUX2X0 end
  gate I2_ctr.O_data_0[14] master Q_MUX2X0 end
  gate I2_ctr.O_data_0[15] master Q_MUX2X0 end
  gate I2_ctr.O_data_0[16] master Q_MUX2X0 end
  gate I2_ctr.ctr_reg_6_0_and2[16] master Q_AND2I0 end
  gate I2_ctr.ctr_reg_6_0_and2[15] master Q_AND2I0 end
  gate I2_ctr.ctr_reg_6_0_and2[14] master Q_AND2I0 end
  gate I2_ctr.ctr_reg_6_0_and2[13] master Q_AND2I0 end
  gate I2_ctr.ctr_reg_6_0_and2[12] master Q_AND2I0 end
  gate I2_ctr.ctr_reg_6_0_and2[11] master Q_AND2I0 end
  gate I2_ctr.ctr_reg_6_0_and2[10] master Q_AND2I0 end
  gate I2_ctr.ctr_reg_6_0_and2[9] master Q_AND2I0 end
  gate I2_ctr.ctr_reg_6_0_and2[8] master Q_AND2I0 end
  gate I2_ctr.ctr_reg_6_0_and2[7] master Q_AND2I0 end
  gate I2_ctr.ctr_reg_6_0_and2[6] master Q_AND2I0 end
  gate I2_ctr.ctr_reg_6_0_and2[5] master Q_AND2I0 end
  gate I2_ctr.ctr_reg_6_0_and2[4] master Q_AND2I0 end
  gate I2_ctr.ctr_reg_6_0_and2[3] master Q_AND2I0 end
  gate I2_ctr.ctr_reg_6_0_and2[2] master Q_AND2I0 end
  gate I2_ctr.ctr_reg_6_0_and2[1] master Q_AND2I0 end
  gate I2_ctr.ctr_reg_6_0_and2[0] master Q_AND2I0 end
  gate I1_ctr.un1_I_clr_regs_0_and2_0_281 master Q_AND2I0 end
  gate I1_ctr.un1_I_clr_regs_0_and2_0_284 master Q_AND3I0 end
  gate I1_ctr.un1_I_clr_regs_0_and2_0_277 master Q_AND2I0 end
  gate I1_ctr.un1_I_clr_regs_0_and2_0_275 master Q_AND2I0 end
  gate I1_ctr.un1_I_clr_regs_0_and2_0_283 master Q_OR3I3 end
  gate I1_ctr.un1_I_clr_regs_0_and2_0_282 master Q_OR3I3 end
  gate I1_ctr.un1_I_clr_regs_0_and2_0_279 master Q_AND2I0 end
  gate I1_ctr.un1_I_clr_regs_0_and2_0_285 master Q_OR3I3 end
  gate I1_ctr.start_ctr master Q_AND2I1 end
  gate I1_ctr.un1_I_clr_regs_0 master Q_OR3I1 end
  gate I1_ctr.O_data_0[1] master Q_MUX2X0 end
  gate I1_ctr.O_data_0[2] master Q_MUX2X0 end
  gate I1_ctr.O_data_0[3] master Q_MUX2X0 end
  gate I1_ctr.O_data_0[4] master Q_MUX2X0 end
  gate I1_ctr.O_data_0[5] master Q_MUX2X0 end
  gate I1_ctr.O_data_0[6] master Q_MUX2X0 end
  gate I1_ctr.O_data_0[7] master Q_MUX2X0 end
  gate I1_ctr.O_data_0[8] master Q_MUX2X0 end
  gate I1_ctr.O_data_0[9] master Q_MUX2X0 end
  gate I1_ctr.O_data_0[10] master Q_MUX2X0 end
  gate I1_ctr.O_data_0[11] master Q_MUX2X0 end
  gate I1_ctr.O_data_0[12] master Q_MUX2X0 end
  gate I1_ctr.O_data_0[13] master Q_MUX2X0 end
  gate I1_ctr.O_data_0[14] master Q_MUX2X0 end
  gate I1_ctr.O_data_0[15] master Q_MUX2X0 end
  gate I1_ctr.O_data_0[16] master Q_MUX2X0 end
  gate I1_ctr.ctr_reg_6_0_and2[16] master Q_AND2I0 end
  gate I1_ctr.ctr_reg_6_0_and2[15] master Q_AND2I0 end
  gate I1_ctr.ctr_reg_6_0_and2[14] master Q_AND2I0 end
  gate I1_ctr.ctr_reg_6_0_and2[13] master Q_AND2I0 end
  gate I1_ctr.ctr_reg_6_0_and2[12] master Q_AND2I0 end
  gate I1_ctr.ctr_reg_6_0_and2[11] master Q_AND2I0 end
  gate I1_ctr.ctr_reg_6_0_and2[10] master Q_AND2I0 end
  gate I1_ctr.ctr_reg_6_0_and2[9] master Q_AND2I0 end
  gate I1_ctr.ctr_reg_6_0_and2[8] master Q_AND2I0 end
  gate I1_ctr.ctr_reg_6_0_and2[7] master Q_AND2I0 end
  gate I1_ctr.ctr_reg_6_0_and2[6] master Q_AND2I0 end
  gate I1_ctr.ctr_reg_6_0_and2[5] master Q_AND2I0 end
  gate I1_ctr.ctr_reg_6_0_and2[4] master Q_AND2I0 end
  gate I1_ctr.ctr_reg_6_0_and2[3] master Q_AND2I0 end
  gate I1_ctr.ctr_reg_6_0_and2[2] master Q_AND2I0 end
  gate I1_ctr.ctr_reg_6_0_and2[1] master Q_AND2I0 end
  gate I1_ctr.ctr_reg_6_0_and2[0] master Q_AND2I0 end
  gate V0_ctr.un1_I_clr_regs_0_and2_0_313 master Q_AND2I0 end
  gate V0_ctr.un1_I_clr_regs_0_and2_0_316 master Q_AND3I0 end
  gate V0_ctr.un1_I_clr_regs_0_and2_0_309 master Q_AND2I0 end
  gate V0_ctr.un1_I_clr_regs_0_and2_0_307 master Q_AND2I0 end
  gate V0_ctr.un1_I_clr_regs_0_and2_0_315 master Q_OR3I3 end
  gate V0_ctr.un1_I_clr_regs_0_and2_0_314 master Q_OR3I3 end
  gate V0_ctr.un1_I_clr_regs_0_and2_0_311 master Q_AND2I0 end
  gate V0_ctr.un1_I_clr_regs_0_and2_0_317 master Q_OR3I3 end
  gate V0_ctr.start_ctr master Q_AND2I1 end
  gate V0_ctr.un1_I_clr_regs_0 master Q_OR3I1 end
  gate V0_ctr.O_data_0[1] master Q_MUX2X0 end
  gate V0_ctr.O_data_0[2] master Q_MUX2X0 end
  gate V0_ctr.O_data_0[3] master Q_MUX2X0 end
  gate V0_ctr.O_data_0[4] master Q_MUX2X0 end
  gate V0_ctr.O_data_0[5] master Q_MUX2X0 end
  gate V0_ctr.O_data_0[6] master Q_MUX2X0 end
  gate V0_ctr.O_data_0[7] master Q_MUX2X0 end
  gate V0_ctr.O_data_0[8] master Q_MUX2X0 end
  gate V0_ctr.O_data_0[9] master Q_MUX2X0 end
  gate V0_ctr.O_data_0[10] master Q_MUX2X0 end
  gate V0_ctr.O_data_0[11] master Q_MUX2X0 end
  gate V0_ctr.O_data_0[12] master Q_MUX2X0 end
  gate V0_ctr.O_data_0[13] master Q_MUX2X0 end
  gate V0_ctr.O_data_0[14] master Q_MUX2X0 end
  gate V0_ctr.O_data_0[15] master Q_MUX2X0 end
  gate V0_ctr.O_data_0[16] master Q_MUX2X0 end
  gate V0_ctr.ctr_reg_6_0_and2[16] master Q_AND2I0 end
  gate V0_ctr.ctr_reg_6_0_and2[15] master Q_AND2I0 end
  gate V0_ctr.ctr_reg_6_0_and2[14] master Q_AND2I0 end
  gate V0_ctr.ctr_reg_6_0_and2[13] master Q_AND2I0 end
  gate V0_ctr.ctr_reg_6_0_and2[12] master Q_AND2I0 end
  gate V0_ctr.ctr_reg_6_0_and2[11] master Q_AND2I0 end
  gate V0_ctr.ctr_reg_6_0_and2[10] master Q_AND2I0 end
  gate V0_ctr.ctr_reg_6_0_and2[9] master Q_AND2I0 end
  gate V0_ctr.ctr_reg_6_0_and2[8] master Q_AND2I0 end
  gate V0_ctr.ctr_reg_6_0_and2[7] master Q_AND2I0 end
  gate V0_ctr.ctr_reg_6_0_and2[6] master Q_AND2I0 end
  gate V0_ctr.ctr_reg_6_0_and2[5] master Q_AND2I0 end
  gate V0_ctr.ctr_reg_6_0_and2[4] master Q_AND2I0 end
  gate V0_ctr.ctr_reg_6_0_and2[3] master Q_AND2I0 end
  gate V0_ctr.ctr_reg_6_0_and2[2] master Q_AND2I0 end
  gate V0_ctr.ctr_reg_6_0_and2[1] master Q_AND2I0 end
  gate V0_ctr.ctr_reg_6_0_and2[0] master Q_AND2I0 end
  gate idl_regs.CTR_CTL_wstb_0_and2_0_and2 master Q_AND2I0 end
  gate idl_regs.CLR_LOCK_OUT_wstb_0_and2_0_and2 master Q_AND2I0 end
  gate idl_regs.AUX_3_CTL_wstb_0_and2_0_and2 master Q_AND2I0 end
  gate idl_regs.G_486 master Q_AND2I0 end
  gate idl_regs.AUX_1_CTL_wstb_0_and2_0_and2 master Q_AND2I0 end
  gate idl_regs.AUX_0_CTL_wstb_0_and2_0_and2 master Q_AND2I0 end
  gate idl_regs.AUX_FAN_CTL_wstb_0_and2_0_and2 master Q_AND3I0 end
  gate idl_regs.AUX_2_CTL_wstb_0_and2_0_and2 master Q_AND3I0 end
  gate idl_regs.B_DC90_48V_Enable_wstb_0_and2_0_and2 master Q_AND2I0 end
  gate idl_regs.K1_ENABLE_wstb_0_and2_0_and2 master Q_AND2I0 end
  gate idl_regs.V48_ENABLE_wstb_0_and2_0_and2 master Q_AND2I0 end
  gate V0_ctr.un1_I_clr_regs_0_and2 master Q_AND2I1 end
  gate V0_ctr.un1_I_clr_regs_0_and2_0 master Q_OR6I2 end
  gate I1_ctr.un1_I_clr_regs_0_and2 master Q_AND2I1 end
  gate I1_ctr.un1_I_clr_regs_0_and2_0 master Q_OR6I2 end
  gate I2_ctr.un1_I_clr_regs_0_and2 master Q_AND2I1 end
  gate I2_ctr.un1_I_clr_regs_0_and2_0 master Q_OR6I2 end
  gate MAIN_ctr.un1_I_clr_regs_0_and2 master Q_AND2I1 end
  gate MAIN_ctr.un1_I_clr_regs_0_and2_0 master Q_OR6I2 end
  gate V0_ctr.G_38 master Q_AND3I2 end
  gate I1_ctr.G_38 master Q_AND3I2 end
  gate I2_ctr.G_38 master Q_AND3I2 end
  gate MAIN_ctr.G_50 master Q_AND3I2 end
  gate gen_freq_ctr.G_52 master Q_AND3I2 end
  gate gen_freq_ctr.un1_I_clr_regs_0_and2 master Q_AND2I1 end
  gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_366 master Q_AND5I1 end
  gate V0_ctr.holding_reg_6_0_and2[16] master Q_AND2I1 end
  gate V0_ctr.holding_reg_6_0_and2[15] master Q_AND2I1 end
  gate V0_ctr.holding_reg_6_0_and2[14] master Q_AND2I1 end
  gate V0_ctr.holding_reg_6_0_and2[13] master Q_AND2I1 end
  gate V0_ctr.holding_reg_6_0_and2[12] master Q_AND2I1 end
  gate V0_ctr.holding_reg_6_0_and2[11] master Q_AND2I1 end
  gate V0_ctr.holding_reg_6_0_and2[10] master Q_AND2I1 end
  gate V0_ctr.holding_reg_6_0_and2[9] master Q_AND2I1 end
  gate V0_ctr.holding_reg_6_0_and2[8] master Q_AND2I1 end
  gate V0_ctr.holding_reg_6_0_and2[7] master Q_AND2I1 end
  gate V0_ctr.holding_reg_6_0_and2[6] master Q_AND2I1 end
  gate V0_ctr.holding_reg_6_0_and2[5] master Q_AND2I1 end
  gate V0_ctr.holding_reg_6_0_and2[4] master Q_AND2I1 end
  gate V0_ctr.holding_reg_6_0_and2[3] master Q_AND2I1 end
  gate V0_ctr.holding_reg_6_0_and2[2] master Q_AND2I1 end
  gate V0_ctr.holding_reg_6_0_and2[1] master Q_AND2I1 end
  gate I1_ctr.holding_reg_6_0_and2[16] master Q_AND2I1 end
  gate I1_ctr.holding_reg_6_0_and2[15] master Q_AND2I1 end
  gate I1_ctr.holding_reg_6_0_and2[14] master Q_AND2I1 end
  gate I1_ctr.holding_reg_6_0_and2[13] master Q_AND2I1 end
  gate I1_ctr.holding_reg_6_0_and2[12] master Q_AND2I1 end
  gate I1_ctr.holding_reg_6_0_and2[11] master Q_AND2I1 end
  gate I1_ctr.holding_reg_6_0_and2[10] master Q_AND2I1 end
  gate I1_ctr.holding_reg_6_0_and2[9] master Q_AND2I1 end
  gate I1_ctr.holding_reg_6_0_and2[8] master Q_AND2I1 end
  gate I1_ctr.holding_reg_6_0_and2[7] master Q_AND2I1 end
  gate I1_ctr.holding_reg_6_0_and2[6] master Q_AND2I1 end
  gate I1_ctr.holding_reg_6_0_and2[5] master Q_AND2I1 end
  gate I1_ctr.holding_reg_6_0_and2[4] master Q_AND2I1 end
  gate I1_ctr.holding_reg_6_0_and2[3] master Q_AND2I1 end
  gate I1_ctr.holding_reg_6_0_and2[2] master Q_AND2I1 end
  gate I1_ctr.holding_reg_6_0_and2[1] master Q_AND2I1 end
  gate I2_ctr.holding_reg_6_0_and2[16] master Q_AND2I1 end
  gate I2_ctr.holding_reg_6_0_and2[15] master Q_AND2I1 end
  gate I2_ctr.holding_reg_6_0_and2[14] master Q_AND2I1 end
  gate I2_ctr.holding_reg_6_0_and2[13] master Q_AND2I1 end
  gate I2_ctr.holding_reg_6_0_and2[12] master Q_AND2I1 end
  gate I2_ctr.holding_reg_6_0_and2[11] master Q_AND2I1 end
  gate I2_ctr.holding_reg_6_0_and2[10] master Q_AND2I1 end
  gate I2_ctr.holding_reg_6_0_and2[9] master Q_AND2I1 end
  gate I2_ctr.holding_reg_6_0_and2[8] master Q_AND2I1 end
  gate I2_ctr.holding_reg_6_0_and2[7] master Q_AND2I1 end
  gate I2_ctr.holding_reg_6_0_and2[6] master Q_AND2I1 end
  gate I2_ctr.holding_reg_6_0_and2[5] master Q_AND2I1 end
  gate I2_ctr.holding_reg_6_0_and2[4] master Q_AND2I1 end
  gate I2_ctr.holding_reg_6_0_and2[3] master Q_AND2I1 end
  gate I2_ctr.holding_reg_6_0_and2[2] master Q_AND2I1 end
  gate I2_ctr.holding_reg_6_0_and2[1] master Q_AND2I1 end
  gate MAIN_ctr.holding_reg_15_0_and2[22] master Q_AND2I1 end
  gate MAIN_ctr.holding_reg_15_0_and2[21] master Q_AND2I1 end
  gate MAIN_ctr.holding_reg_15_0_and2[20] master Q_AND2I1 end
  gate MAIN_ctr.holding_reg_15_0_and2[19] master Q_AND2I1 end
  gate MAIN_ctr.holding_reg_15_0_and2[18] master Q_AND2I1 end
  gate MAIN_ctr.holding_reg_15_0_and2[17] master Q_AND2I1 end
  gate MAIN_ctr.holding_reg_15_0_and2[16] master Q_AND2I1 end
  gate MAIN_ctr.holding_reg_15_0_and2[15] master Q_AND2I1 end
  gate MAIN_ctr.holding_reg_15_0_and2[14] master Q_AND2I1 end
  gate MAIN_ctr.holding_reg_15_0_and2[13] master Q_AND2I1 end
  gate MAIN_ctr.holding_reg_15_0_and2[12] master Q_AND2I1 end
  gate MAIN_ctr.holding_reg_15_0_and2[11] master Q_AND2I1 end
  gate MAIN_ctr.holding_reg_15_0_and2[10] master Q_AND2I1 end
  gate MAIN_ctr.holding_reg_15_0_and2[9] master Q_AND2I1 end
  gate MAIN_ctr.holding_reg_15_0_and2[8] master Q_AND2I1 end
  gate MAIN_ctr.holding_reg_15_0_and2[7] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[23] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[22] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[21] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[20] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[19] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[18] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[17] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[16] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[15] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[14] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[13] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[12] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[11] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[10] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[9] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[8] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[7] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[6] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[5] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[4] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[3] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[2] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[1] master Q_AND2I1 end
  gate gen_freq_ctr.holding_reg_24_0_and2[0] master Q_AND2I1 end
  gate maint_mon.un1_O_falling_data_0_and2 master Q_AND2I1 end
  gate maint_mon.O_falling_data_8_0_and2 master Q_OR3I1 end
  gate maint_mon.un1_O_rising_data_0_and2 master Q_AND2I1 end
  gate maint_mon.O_rising_data_8_0_and2 master Q_OR3I1 end
  gate N_152_i master Q_OR2I1 end
  gate N_151_i master Q_OR2I1 end
  gate G_8 master Q_AND4I4 end
  gate mon_freq_ctr_in_sn.G_19_0_and2_0_and2 master Q_AND2I2 end
  gate gen_freq_ctr_in_0_and2 master Q_OR4I1 end
  gate N_84_i master Q_AND2I1 end
  gate mon_freq_ctr_in_sn.G_9_0_and2_0_and2 master Q_AND2I2 end
  gate idl_regs.G_477 master Q_AND2I1 end
  gate idl_regs.G_464 master Q_AND2I1 end
  gate idl_regs.G_470 master Q_AND2I1 end
  gate idl_regs.G_462 master Q_AND2I2 end
  gate valid_read_0_and2 master Q_AND4I3 end
  gate idl_regs.G_468 master Q_AND2I1 end
  gate idl_regs.G_476 master Q_AND2I1 end
  gate idl_regs.G_465 master Q_AND2I1 end
  gate idl_regs.N_658_i master Q_AND2I0 end
  gate idl_regs.G_485 master Q_AND2I2 end
  gate idl_regs.G_466 master Q_AND2I1 end
  gate idl_regs.G_471 master Q_AND2I1 end
  gate valid_read_0_and2_370 master Q_AND2I1 end
  gate idl_regs.G_459_268 master Q_OR4I1 end
  gate idl_regs.G_459_263 master Q_AND2I2 end
  gate valid_read_0_and2_373 master Q_OR3I1 end
  gate idl_regs.G_482 master Q_AND2I1 end
  gate idl_regs.G_461 master Q_AND2I1 end
  gate idl_regs.G_480 master Q_AND2I2 end
  gate idl_regs.G_481 master Q_AND2I1 end
  gate idl_regs.G_463 master Q_AND2I1 end
  gate I_530 master Q_INV end
  gate I_531 master Q_INV end
  gate I_533 master Q_INV end
  gate I_534 master Q_INV end
  gate I_535 master Q_INV end
  gate I_536 master Q_INV end
  gate I_537 master Q_INV end
  gate I_538 master Q_INV end
  gate I_539 master Q_INV end
  gate I_540 master Q_INV end
  gate I_541 master Q_INV end
  gate idl_regs.O_GEN_FREQ_CTR_MUX[2] master Q_XLATR pack end
  gate idl_regs.O_GEN_FREQ_CTR_MUX[3] master Q_XLATR pack end
  gate idl_regs.O_GEN_FREQ_CTR_MUX[4] master Q_XLATR pack end
  gate idl_regs.O_AUX_3_CTL[0] master Q_XLATR pack end
  gate idl_regs.O_AUX_3_CTL[1] master Q_XLATR pack end
  gate idl_regs.O_CLR_CTRS master Q_XLATR pack end
  gate idl_regs.O_CLR_MAINT_REG master Q_XLATR pack end
  gate idl_regs.O_B_DC90_48V_Enable master Q_XLATR pack end
  gate idl_regs.O_K1_ENABLE master Q_XLATR pack end
  gate idl_regs.O_V48_ENABLE master Q_XLATR pack end
  gate idl_regs.O_AUX_2_CTL[0] master Q_XLATR pack end
  gate idl_regs.O_AUX_2_CTL[1] master Q_XLATR pack end
  gate idl_regs.O_AUX_1_CTL[0] master Q_XLATR pack end
  gate idl_regs.O_AUX_1_CTL[1] master Q_XLATR pack end
  gate idl_regs.O_AUX_0_CTL[0] master Q_XLATR pack end
  gate idl_regs.O_AUX_0_CTL[1] master Q_XLATR pack end
  gate idl_regs.O_AUX_FAN_CTL[0] master Q_XLATR pack end
  gate idl_regs.O_AUX_FAN_CTL[1] master Q_XLATR pack end
  gate idl_regs.O_GEN_FREQ_CTR_MUX[0] master Q_XLATR pack end
  gate idl_regs.O_GEN_FREQ_CTR_MUX[1] master Q_XLATR pack end
  gate gen_freq_sr.detedge master Q_DFF end
  gate gen_freq_sr.clkedge master Q_DFF end
  gate main_sr.detedge master Q_DFF end
  gate main_sr.clkedge master Q_DFF end
  gate i2_sr.detedge master Q_DFF end
  gate i2_sr.clkedge master Q_DFF end
  gate i1_sr.detedge master Q_DFF end
  gate i1_sr.clkedge master Q_DFF end
  gate v0_sr.detedge master Q_DFF end
  gate v0_sr.clkedge master Q_DFF end
  gate idl_regs.K1_ENABLE_ON master Q_DFF end
  gate idl_regs.V48_ENABLE_ON master Q_DFF end
  gate idl_regs.O_CTR_CTL master Q_XLATR pack end
  gate idl_regs.O_CLR_LOCK_OUT master Q_XLATR pack end
  gate V0_ctr.ctr_reg[2] master Q_DFF end
  gate V0_ctr.ctr_reg[3] master Q_DFF end
  gate V0_ctr.ctr_reg[4] master Q_DFF end
  gate V0_ctr.ctr_reg[5] master Q_DFF end
  gate V0_ctr.ctr_reg[6] master Q_DFF end
  gate V0_ctr.ctr_reg[7] master Q_DFF end
  gate V0_ctr.ctr_reg[8] master Q_DFF end
  gate V0_ctr.ctr_reg[9] master Q_DFF end
  gate V0_ctr.ctr_reg[10] master Q_DFF end
  gate V0_ctr.ctr_reg[11] master Q_DFF end
  gate V0_ctr.ctr_reg[12] master Q_DFF end
  gate V0_ctr.ctr_reg[13] master Q_DFF end
  gate V0_ctr.ctr_reg[14] master Q_DFF end
  gate V0_ctr.ctr_reg[15] master Q_DFF end
  gate V0_ctr.ctr_reg[16] master Q_DFF end
  gate V0_ctr.O_data[6] master Q_DFF end
  gate V0_ctr.O_data[7] master Q_DFF end
  gate V0_ctr.O_data[8] master Q_DFF end
  gate V0_ctr.O_data[9] master Q_DFF end
  gate V0_ctr.O_data[10] master Q_DFF end
  gate V0_ctr.O_data[11] master Q_DFF end
  gate V0_ctr.O_data[12] master Q_DFF end
  gate V0_ctr.O_data[13] master Q_DFF end
  gate V0_ctr.O_data[14] master Q_DFF end
  gate V0_ctr.O_data[15] master Q_DFF end
  gate V0_ctr.O_data[16] master Q_DFF end
  gate V0_ctr.shft_reg[0] master Q_DFF end
  gate V0_ctr.shft_reg[1] master Q_DFF end
  gate V0_ctr.ctr_reg[0] master Q_DFF end
  gate V0_ctr.ctr_reg[1] master Q_DFF end
  gate V0_ctr.O_data[1] master Q_DFF end
  gate V0_ctr.O_data[2] master Q_DFF end
  gate V0_ctr.O_data[3] master Q_DFF end
  gate V0_ctr.O_data[4] master Q_DFF end
  gate V0_ctr.O_data[5] master Q_DFF end
  gate I1_ctr.ctr_reg[7] master Q_DFF end
  gate I1_ctr.ctr_reg[8] master Q_DFF end
  gate I1_ctr.ctr_reg[9] master Q_DFF end
  gate I1_ctr.ctr_reg[10] master Q_DFF end
  gate I1_ctr.ctr_reg[11] master Q_DFF end
  gate I1_ctr.ctr_reg[12] master Q_DFF end
  gate I1_ctr.ctr_reg[13] master Q_DFF end
  gate I1_ctr.ctr_reg[14] master Q_DFF end
  gate I1_ctr.ctr_reg[15] master Q_DFF end
  gate I1_ctr.ctr_reg[16] master Q_DFF end
  gate I1_ctr.O_data[11] master Q_DFF end
  gate I1_ctr.O_data[12] master Q_DFF end
  gate I1_ctr.O_data[13] master Q_DFF end
  gate I1_ctr.O_data[14] master Q_DFF end
  gate I1_ctr.O_data[15] master Q_DFF end
  gate I1_ctr.O_data[16] master Q_DFF end
  gate I1_ctr.shft_reg[0] master Q_DFF end
  gate I1_ctr.shft_reg[1] master Q_DFF end
  gate I1_ctr.ctr_reg[0] master Q_DFF end
  gate I1_ctr.ctr_reg[1] master Q_DFF end
  gate I1_ctr.ctr_reg[2] master Q_DFF end
  gate I1_ctr.ctr_reg[3] master Q_DFF end
  gate I1_ctr.ctr_reg[4] master Q_DFF end
  gate I1_ctr.ctr_reg[5] master Q_DFF end
  gate I1_ctr.ctr_reg[6] master Q_DFF end
  gate I1_ctr.O_data[1] master Q_DFF end
  gate I1_ctr.O_data[2] master Q_DFF end
  gate I1_ctr.O_data[3] master Q_DFF end
  gate I1_ctr.O_data[4] master Q_DFF end
  gate I1_ctr.O_data[5] master Q_DFF end
  gate I1_ctr.O_data[6] master Q_DFF end
  gate I1_ctr.O_data[7] master Q_DFF end
  gate I1_ctr.O_data[8] master Q_DFF end
  gate I1_ctr.O_data[9] master Q_DFF end
  gate I1_ctr.O_data[10] master Q_DFF end
  gate I2_ctr.ctr_reg[12] master Q_DFF end
  gate I2_ctr.ctr_reg[13] master Q_DFF end
  gate I2_ctr.ctr_reg[14] master Q_DFF end
  gate I2_ctr.ctr_reg[15] master Q_DFF end
  gate I2_ctr.ctr_reg[16] master Q_DFF end
  gate I2_ctr.O_data[16] master Q_DFF end
  gate I2_ctr.shft_reg[0] master Q_DFF end
  gate I2_ctr.shft_reg[1] master Q_DFF end
  gate I2_ctr.ctr_reg[0] master Q_DFF end
  gate I2_ctr.ctr_reg[1] master Q_DFF end
  gate I2_ctr.ctr_reg[2] master Q_DFF end
  gate I2_ctr.ctr_reg[3] master Q_DFF end
  gate I2_ctr.ctr_reg[4] master Q_DFF end
  gate I2_ctr.ctr_reg[5] master Q_DFF end
  gate I2_ctr.ctr_reg[6] master Q_DFF end
  gate I2_ctr.ctr_reg[7] master Q_DFF end
  gate I2_ctr.ctr_reg[8] master Q_DFF end
  gate I2_ctr.ctr_reg[9] master Q_DFF end
  gate I2_ctr.ctr_reg[10] master Q_DFF end
  gate I2_ctr.ctr_reg[11] master Q_DFF end
  gate I2_ctr.O_data[1] master Q_DFF end
  gate I2_ctr.O_data[2] master Q_DFF end
  gate I2_ctr.O_data[3] master Q_DFF end
  gate I2_ctr.O_data[4] master Q_DFF end
  gate I2_ctr.O_data[5] master Q_DFF end
  gate I2_ctr.O_data[6] master Q_DFF end
  gate I2_ctr.O_data[7] master Q_DFF end
  gate I2_ctr.O_data[8] master Q_DFF end
  gate I2_ctr.O_data[9] master Q_DFF end
  gate I2_ctr.O_data[10] master Q_DFF end
  gate I2_ctr.O_data[11] master Q_DFF end
  gate I2_ctr.O_data[12] master Q_DFF end
  gate I2_ctr.O_data[13] master Q_DFF end
  gate I2_ctr.O_data[14] master Q_DFF end
  gate I2_ctr.O_data[15] master Q_DFF end
  gate MAIN_ctr.ctr_reg[19] master Q_DFF end
  gate MAIN_ctr.ctr_reg[20] master Q_DFF end
  gate MAIN_ctr.ctr_reg[21] master Q_DFF end
  gate MAIN_ctr.ctr_reg[22] master Q_DFF end
  gate MAIN_ctr.ctr_reg[4] master Q_DFF end
  gate MAIN_ctr.ctr_reg[5] master Q_DFF end
  gate MAIN_ctr.ctr_reg[6] master Q_DFF end
  gate MAIN_ctr.ctr_reg[7] master Q_DFF end
  gate MAIN_ctr.ctr_reg[8] master Q_DFF end
  gate MAIN_ctr.ctr_reg[9] master Q_DFF end
  gate MAIN_ctr.ctr_reg[10] master Q_DFF end
  gate MAIN_ctr.ctr_reg[11] master Q_DFF end
  gate MAIN_ctr.ctr_reg[12] master Q_DFF end
  gate MAIN_ctr.ctr_reg[13] master Q_DFF end
  gate MAIN_ctr.ctr_reg[14] master Q_DFF end
  gate MAIN_ctr.ctr_reg[15] master Q_DFF end
  gate MAIN_ctr.ctr_reg[16] master Q_DFF end
  gate MAIN_ctr.ctr_reg[17] master Q_DFF end
  gate MAIN_ctr.ctr_reg[18] master Q_DFF end
  gate MAIN_ctr.O_data[14] master Q_DFF end
  gate MAIN_ctr.O_data[15] master Q_DFF end
  gate MAIN_ctr.O_data[16] master Q_DFF end
  gate MAIN_ctr.O_data[17] master Q_DFF end
  gate MAIN_ctr.O_data[18] master Q_DFF end
  gate MAIN_ctr.O_data[19] master Q_DFF end
  gate MAIN_ctr.O_data[20] master Q_DFF end
  gate MAIN_ctr.O_data[21] master Q_DFF end
  gate MAIN_ctr.O_data[22] master Q_DFF end
  gate MAIN_ctr.shft_reg[0] master Q_DFF end
  gate MAIN_ctr.shft_reg[1] master Q_DFF end
  gate MAIN_ctr.ctr_reg[0] master Q_DFF end
  gate MAIN_ctr.ctr_reg[1] master Q_DFF end
  gate MAIN_ctr.ctr_reg[2] master Q_DFF end
  gate MAIN_ctr.ctr_reg[3] master Q_DFF end
  gate MAIN_ctr.O_data[7] master Q_DFF end
  gate MAIN_ctr.O_data[8] master Q_DFF end
  gate MAIN_ctr.O_data[9] master Q_DFF end
  gate MAIN_ctr.O_data[10] master Q_DFF end
  gate MAIN_ctr.O_data[11] master Q_DFF end
  gate MAIN_ctr.O_data[12] master Q_DFF end
  gate MAIN_ctr.O_data[13] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[14] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[15] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[16] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[17] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[18] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[19] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[20] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[21] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[22] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[23] master Q_DFF end
  gate gen_freq_ctr.shft_reg[1] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[0] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[1] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[2] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[3] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[4] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[5] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[6] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[7] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[8] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[9] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[10] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[11] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[12] master Q_DFF end
  gate gen_freq_ctr.ctr_reg[13] master Q_DFF end
  gate gen_freq_ctr.O_data[10] master Q_DFF end
  gate gen_freq_ctr.O_data[11] master Q_DFF end
  gate gen_freq_ctr.O_data[12] master Q_DFF end
  gate gen_freq_ctr.O_data[13] master Q_DFF end
  gate gen_freq_ctr.O_data[14] master Q_DFF end
  gate gen_freq_ctr.O_data[15] master Q_DFF end
  gate gen_freq_ctr.O_data[16] master Q_DFF end
  gate gen_freq_ctr.O_data[17] master Q_DFF end
  gate gen_freq_ctr.O_data[18] master Q_DFF end
  gate gen_freq_ctr.O_data[19] master Q_DFF end
  gate gen_freq_ctr.O_data[20] master Q_DFF end
  gate gen_freq_ctr.O_data[21] master Q_DFF end
  gate gen_freq_ctr.O_data[22] master Q_DFF end
  gate gen_freq_ctr.O_data[23] master Q_DFF end
  gate gen_freq_ctr.shft_reg[0] master Q_DFF end
  gate maint_mon.O_rising_data master Q_DFF end
  gate maint_mon.O_falling_data master Q_DFF end
  gate maint_mon.shft_reg[0] master Q_DFF end
  gate maint_mon.shft_reg[1] master Q_DFF end
  gate gen_freq_ctr.O_data[0] master Q_DFF end
  gate gen_freq_ctr.O_data[1] master Q_DFF end
  gate gen_freq_ctr.O_data[2] master Q_DFF end
  gate gen_freq_ctr.O_data[3] master Q_DFF end
  gate gen_freq_ctr.O_data[4] master Q_DFF end
  gate gen_freq_ctr.O_data[5] master Q_DFF end
  gate gen_freq_ctr.O_data[6] master Q_DFF end
  gate gen_freq_ctr.O_data[7] master Q_DFF end
  gate gen_freq_ctr.O_data[8] master Q_DFF end
  gate gen_freq_ctr.O_data[9] master Q_DFF end
  gate freq_div_ctr[3] master Q_DFF end
  gate freq_div_ctr[4] master Q_DFF end
  gate freq_div_ctr[5] master Q_DFF end
  gate freq_div_ctr[6] master Q_DFF end
  gate freq_div_ctr[7] master Q_DFF end
  gate freq_div_ctr[8] master Q_DFF end
  gate addr[8] master Q_XLATR pack end
  gate addr[9] master Q_XLATR pack end
  gate addr[10] master Q_XLATR pack end
  gate addr[11] master Q_XLATR pack end
  gate addr[12] master Q_XLATR pack end
  gate addr[13] master Q_XLATR pack end
  gate addr[14] master Q_XLATR pack end
  gate addr[15] master Q_XLATR pack end
  gate r15khz_clk master Q_DFF end
  gate addr[0] master Q_XLATR pack end
  gate addr[1] master Q_XLATR pack end
  gate addr[2] master Q_XLATR pack end
  gate addr[3] master Q_XLATR pack end
  gate addr[4] master Q_XLATR pack end
  gate addr[5] master Q_XLATR pack end
  gate addr[6] master Q_XLATR pack end
  gate addr[7] master Q_XLATR pack end
  gate freq_div_ctr[0] master Q_DFF end
  gate freq_div_ctr[1] master Q_DFF end
  gate freq_div_ctr[2] master Q_DFF end
  gate K1_ON master Q_XLATR pack end
  gate B_SMC_CNTRL_BC_SWITCHED_AC master Q_XLATS pack end
  gate B_CNTRL_BC_48VDC_DC90 master Q_XLATR pack end
  gate B_CNTRL_BC_48VDC master Q_XLATS pack end
  gate V48_ON master Q_XLATR pack end
  gate OC_B_SMC_CNTRL_BC_SWITCHED_AC master Q_IOPAD cell io80 end
  gate OC_SMC_CNTRL_JAG_48VDC_ON master Q_IOPAD cell io50 end
  gate OC_SMC_CNTRL_JAG_SWITCHED_AC master Q_IOPAD cell io49 end
  gate OC_B_CNTRL_BC_48VDC master Q_IOPAD cell io31 end
  gate OC_B_CNTRL_BC_48VDC_DC90 master Q_IOPAD cell io5 end
  gate I_alez_p master Q_CKPAD cell io66 end
  gate I_clkz_p master Q_CKPAD cell io22 end
  gate I_reset_Nz_p master Q_HINPAD cell io64 end
  gate I_542 master Q_BUF1 pack end
  gate I_545 master Q_BUF1 pack end
  gate I_532_rep1 master Q_INV end
  gate I_532_rep2 master Q_INV end
  gate I_532_rep3 master Q_INV end
  gate I_532_rep4 master Q_INV end
  gate I_532_rep5 master Q_INV end
  gate I_532_rep6 master Q_INV end
  gate I_532_rep7 master Q_INV end
  gate I_532_rep8 master Q_INV end
  gate I_532_rep9 master Q_INV end
  gate I_532_rep11 master Q_INV end
  gate I_532_rep12 master Q_INV end
  gate I_532_rep13 master Q_INV end
  gate I_532_rep14 master Q_INV end
  gate I_532_rep15 master Q_INV end
  gate I_532_rep16 master Q_INV end
  gate I_546 master Q_BUF1 pack end
  gate I_549 master Q_BUF1 pack end
  gate I_550 master Q_BUF1 pack end
  gate I_553 master Q_BUF1 pack end
  gate I_554 master Q_BUF1 pack end
  gate I_557 master Q_BUF1 pack end
  gate I_558 master Q_BUF1 pack end
  gate I_561 master Q_BUF1 pack end
  gate I_562 master Q_BUF1 pack end
  gate I_565 master Q_BUF1 pack end
  gate I_566 master Q_BUF1 pack end
  gate I_569 master Q_BUF1 pack end
  gate idl_regs.O_CLR_REGS_rep2 master Q_XLATR pack end
  gate idl_regs.O_CLR_REGS_rep3 master Q_XLATR pack end
  gate idl_regs.O_CLR_REGS_rep4 master Q_XLATR pack end
  gate idl_regs.O_CLR_REGS_rep5 master Q_XLATR pack end
  gate idl_regs.O_CLR_REGS_rep6 master Q_XLATR pack end
  gate idl_regs.O_CLR_REGS_rep7 master Q_XLATR pack end
  gate idl_regs.O_CLR_REGS_rep1_rep2 master Q_XLATR pack end
  gate I_532_rep10_rep2 master Q_INV end
  gate I_570 master Q_BUF1 pack end
  gate I_573 master Q_BUF1 pack end
  gate idl_regs.O_CLR_REGS_rep1_rep1_rep1 master Q_XLATR pack end
  gate idl_regs.O_CLR_REGS_rep1_rep1_rep2 master Q_XLATR pack end
  gate I_532_rep10_rep1_rep1 master Q_INV end
  gate I_532_rep10_rep1_rep2 master Q_INV end
  # Port nets
  net I_ale direction input
    gate I_alez_p term P end
  end
  net IN_wr direction input
    gate IN_wr_p term P end
  end
  net IN_rd direction input
    gate IN_rd_p term P end
  end
  net IN_psen direction input
    gate IN_psen_p term P end
  end
  net BI_port0[0] direction bidir
    gate BI_port0_p[0] term P end
  end
  net BI_port0[1] direction bidir
    gate BI_port0_p[1] term P end
  end
  net BI_port0[2] direction bidir
    gate BI_port0_p[2] term P end
  end
  net BI_port0[3] direction bidir
    gate BI_port0_p[3] term P end
  end
  net BI_port0[4] direction bidir
    gate BI_port0_p[4] term P end
  end
  net BI_port0[5] direction bidir
    gate BI_port0_p[5] term P end
  end
  net BI_port0[6] direction bidir
    gate BI_port0_p[6] term P end
  end
  net BI_port0[7] direction bidir
    gate BI_port0_p[7] term P end
  end
  net I_port2[0] direction input
    gate I_port2_p[0] term P end
  end
  net I_port2[1] direction input
    gate I_port2_p[1] term P end
  end
  net I_port2[2] direction input
    gate I_port2_p[2] term P end
  end
  net I_port2[3] direction input
    gate I_port2_p[3] term P end
  end
  net I_port2[4] direction input
    gate I_port2_p[4] term P end
  end
  net I_port2[5] direction input
    gate I_port2_p[5] term P end
  end
  net I_port2[6] direction input
    gate I_port2_p[6] term P end
  end
  net I_port2[7] direction input
    gate I_port2_p[7] term P end
  end
  net I_clk direction input
    gate I_clkz_p term P end
  end
  net I_monitors[0] direction input
    gate I_monitors_p[0] term P end
  end
  net I_monitors[1] direction input
    gate I_monitors_p[1] term P end
  end
  net I_monitors[2] direction input
    gate I_monitors_p[2] term P end
  end
  net I_monitors[3] direction input
    gate I_monitors_p[3] term P end
  end
  net I_monitors[4] direction input
    gate I_monitors_p[4] term P end
  end
  net I_monitors[5] direction input
    gate I_monitors_p[5] term P end
  end
  net I_monitors[6] direction input
    gate I_monitors_p[6] term P end
  end
  net I_monitors[7] direction input
    gate I_monitors_p[7] term P end
  end
  net I_monitors[8] direction input
    gate I_monitors_p[8] term P end
  end
  net I_monitors[9] direction input
    gate I_monitors_p[9] term P end
  end
  net I_monitors[10] direction input
    gate I_monitors_p[10] term P end
  end
  net OC_48v_on direction output
    gate N_151_i_0_p term P end
  end
  net OC_k1_on direction output
    gate N_152_i_0_p term P end
  end
  net I_main_blower_mon direction input
    gate I_main_blower_mon_p term P end
  end
  net I_V0_mon direction input
    gate I_V0_mon_p term P end
  end
  net I_I1_mon direction input
    gate I_I1_mon_p term P end
  end
  net I_I2_mon direction input
    gate I_I2_mon_p term P end
  end
  net I_maint_mon direction input
    gate I_maint_mon_p term P end
  end
  net I_reset_N direction input
    gate I_reset_Nz_p term P end
  end
  net I_SMC_MON_DC90_OUTPUT_FAULT direction input
    gate I_SMC_MON_DC90_OUTPUT_FAULT_p term P end
  end
  net I_SMC_MON_DC90_AC_PWR_FAULT direction input
    gate I_SMC_MON_DC90_AC_PWR_FAULT_p term P end
  end
  net I_SMC_MON_DC90_OVR_TMP direction input
    gate I_SMC_MON_DC90_OVR_TMP_p term P end
  end
  net I_SMC_MON_DC90_48V_ON direction input
    gate I_SMC_MON_DC90_48V_ON_p term P end
  end
  net I_SMC_MON_BC_OUTPUT_FAULT direction input
    gate I_SMC_MON_BC_OUTPUT_FAULT_p term P end
  end
  net I_SMC_MON_BC_AC_PWR_FAULT direction input
    gate I_SMC_MON_BC_AC_PWR_FAULT_p term P end
  end
  net I_SMC_MON_BC_OVR_TMP direction input
    gate I_SMC_MON_BC_OVR_TMP_p term P end
  end
  net I_SMC_MON_BC_PHASE_LOSS direction input
    gate I_SMC_MON_BC_PHASE_LOSS_p term P end
  end
  net I_SMC_MON_BC_AC_ON direction input
    gate I_SMC_MON_BC_AC_ON_p term P end
  end
  net I_SMC_MON_PDU_JAG_THERMAL_FAULT direction input
    gate I_SMC_MON_PDU_JAG_THERMAL_FAULT_p term P end
  end
  net I_SMC_MON_BC_FAN0_STATE direction input
    gate I_SMC_MON_BC_FAN0_STATE_p term P end
  end
  net I_SMC_MON_PDU_JAG_48V_GOOD direction input
    gate I_SMC_MON_PDU_JAG_48V_GOOD_p term P end
  end
  net I_SMC_MON_BC_FAN1_STATE direction input
    gate I_SMC_MON_BC_FAN1_STATE_p term P end
  end
  net I_SMC_MON_BC_FAN0_TACH direction input
    gate I_SMC_MON_BC_FAN0_TACH_p term P end
  end
  net I_SMC_MON_BC_FAN1_TACH direction input
    gate I_SMC_MON_BC_FAN1_TACH_p term P end
  end
  net OC_B_CNTRL_BC_48VDC_DC90 direction output
    gate OC_B_CNTRL_BC_48VDC_DC90 term P end
  end
  net OC_B_CNTRL_BC_48VDC direction output
    gate OC_B_CNTRL_BC_48VDC term P end
  end
  net OC_SMC_CNTRL_JAG_SWITCHED_AC direction output
    gate OC_SMC_CNTRL_JAG_SWITCHED_AC term P end
  end
  net OC_SMC_CNTRL_JAG_48VDC_ON direction output
    gate OC_SMC_CNTRL_JAG_48VDC_ON term P end
  end
  net OC_B_SMC_CNTRL_BC_SWITCHED_AC direction output
    gate OC_B_SMC_CNTRL_BC_SWITCHED_AC term P end
  end
  # Internal nets
  net addr[0]
    gate addr[0] term QZ end
    gate addr[0] term FB end
    gate idl_regs.G_481 term A end
    gate idl_regs.G_480 term B end
    gate idl_regs.G_464 term B end
    gate idl_regs.G_477 term B end
    gate idl_regs.G_475 term A end
    gate idl_regs.G_467 term A end
  end
  net addr[1]
    gate addr[1] term QZ end
    gate addr[1] term FB end
    gate idl_regs.G_471 term B end
    gate idl_regs.G_466 term B end
    gate idl_regs.G_485 term A end
    gate idl_regs.N_658_i term B end
    gate idl_regs.G_476 term A end
    gate idl_regs.G_473 term A end
  end
  net addr[2]
    gate addr[2] term QZ end
    gate addr[2] term FB end
    gate idl_regs.G_466 term A end
    gate idl_regs.G_485 term B end
    gate idl_regs.N_658_i term A end
    gate idl_regs.G_465 term B end
    gate idl_regs.G_476 term B end
  end
  net addr[3]
    gate addr[3] term QZ end
    gate addr[3] term FB end
    gate idl_regs.G_463 term B end
    gate idl_regs.G_481 term B end
    gate idl_regs.G_480 term A end
    gate idl_regs.G_464 term A end
    gate idl_regs.G_475 term B end
  end
  net addr[4]
    gate addr[4] term QZ end
    gate addr[4] term FB end
    gate idl_regs.G_474 term A end
    gate idl_regs.G_460 term B end
  end
  net addr[5]
    gate addr[5] term QZ end
    gate addr[5] term FB end
    gate idl_regs.G_468 term A end
    gate idl_regs.G_462 term B end
    gate idl_regs.G_470 term B end
    gate idl_regs.O_GEN_FREQ_CTR_MUX_wstb_0_and2_0_and2 term A end
  end
  net addr[6]
    gate addr[6] term QZ end
    gate addr[6] term FB end
    gate idl_regs.G_459_268 term B end
  end
  net addr[7]
    gate addr[7] term QZ end
    gate addr[7] term FB end
    gate idl_regs.G_459_268 term A end
  end
  net addr[8]
    gate addr[8] term QZ end
    gate addr[8] term FB end
    gate idl_regs.G_461 term B end
    gate idl_regs.G_482 term B end
    gate idl_regs.SMC_MON_BC_FAN1_STATE_rstb_0_and2_0_and2_376 term A end
    gate idl_regs.G_469 term A end
    gate un180_noalloc_rdata_0_and2_0_344 term A end
  end
  net addr[9]
    gate addr[9] term QZ end
    gate addr[9] term FB end
    gate valid_read_0_and2_372 term A end
    gate idl_regs.G_459 term A end
  end
  net addr[10]
    gate addr[10] term QZ end
    gate addr[10] term FB end
    gate idl_regs.G_459_268 term C end
    gate valid_read_0_and2_370 term B end
  end
  net addr[11]
    gate addr[11] term QZ end
    gate addr[11] term FB end
    gate valid_read_0_and2_373 term A end
    gate idl_regs.G_459_263 term B end
  end
  net addr[12]
    gate addr[12] term QZ end
    gate addr[12] term FB end
    gate valid_read_0_and2_372 term C end
    gate idl_regs.G_459_266 term B end
  end
  net addr[13]
    gate addr[13] term QZ end
    gate addr[13] term FB end
    gate valid_read_0_and2_372 term B end
    gate idl_regs.G_459_266 term A end
  end
  net addr[14]
    gate addr[14] term QZ end
    gate addr[14] term FB end
    gate valid_read_0_and2_373 term B end
    gate idl_regs.G_459_263 term A end
  end
  net addr[15]
    gate addr[15] term QZ end
    gate addr[15] term FB end
    gate idl_regs.G_459_268 term D end
    gate valid_read_0_and2_370 term A end
  end
  net idl_rdata[0]
    gate idl_regs.r_data_0_0[0] term Q end
    gate BI_port0_p[0] term D end
  end
  net idl_rdata[1]
    gate idl_regs.r_data_0_0[1] term Q end
    gate BI_port0_p[1] term D end
  end
  net idl_rdata[2]
    gate idl_regs.r_data_0_0[2] term Q end
    gate BI_port0_p[2] term D end
  end
  net idl_rdata[3]
    gate idl_regs.r_data_0_0[3] term Q end
    gate BI_port0_p[3] term D end
  end
  net idl_rdata[4]
    gate idl_regs.r_data_0_0[4] term Q end
    gate BI_port0_p[4] term D end
  end
  net idl_rdata[5]
    gate noalloc_rdata[5] term Q end
    gate BI_port0_p[5] term D end
  end
  net idl_rdata[6]
    gate noalloc_rdata[6] term Q end
    gate BI_port0_p[6] term D end
  end
  net idl_rdata[7]
    gate noalloc_rdata[7] term Q end
    gate BI_port0_p[7] term D end
  end
  net V48_ENABLE
    gate idl_regs.O_V48_ENABLE term QZ end
    gate idl_regs.V48_ENABLE_ON term QD end
    gate idl_regs.O_V48_ENABLE term FB end
    gate N_241_i term B end
    gate idl_regs.r_data_0_0_and2_7[0] term B end
  end
  net K1_ENABLE
    gate idl_regs.O_K1_ENABLE term QZ end
    gate idl_regs.K1_ENABLE_ON term QD end
    gate idl_regs.O_K1_ENABLE term FB end
    gate N_242_i term B end
    gate idl_regs.r_data_0_0_and2_2[0] term B end
  end
  net B_DC90_48V_Enable
    gate idl_regs.O_B_DC90_48V_Enable term QZ end
    gate idl_regs.O_B_DC90_48V_Enable term FB end
    gate N_240_i term A end
    gate idl_regs.r_data_0_0_and2_5[0] term B end
  end
  net SMC_MON_DC90_48V_ON_rstb
    gate idl_regs.SMC_MON_DC90_48V_ON_rstb_0_and2_0_and2 term Q end
    gate un128_noalloc_rdata_0_and2[3] term B end
    gate un121_noalloc_rdata_0_and2[2] term B end
    gate N_263_i term B end
    gate un108_noalloc_rdata_0_and2[0] term B end
  end
  net MAINT_MON_rstb
    gate idl_regs.O_MAINT_MON_rstb_0_and2_0_and2 term Q end
    gate un45_noalloc_rdata[1] term B end
    gate un45_noalloc_rdata[0] term A end
  end
  net ID_REV_rstb
    gate idl_regs.O_ID_REV_rstb_0_and2_0_and2 term Q end
    gate noalloc_rdata_7_478 term C end
    gate noalloc_rdata_6_466 term C end
    gate idl_regs.r_data_0_0_4_505 term E end
    gate noalloc_rdata_7_i[1] term A end
  end
  net GEN_FREQ_CTR_HI_rstb
    gate idl_regs.O_GEN_FREQ_CTR_HI_rstb_0_and2_0_and2 term Q end
    gate gen_freq_sr.detedge term QC end
    gate un41_noalloc_rdata[7] term B end
    gate un41_noalloc_rdata[6] term B end
    gate un41_noalloc_rdata[5] term B end
    gate un41_noalloc_rdata[4] term B end
    gate un41_noalloc_rdata[3] term B end
    gate un41_noalloc_rdata[2] term B end
    gate un41_noalloc_rdata[1] term B end
    gate un41_noalloc_rdata[0] term B end
  end
  net GEN_FREQ_CTR_MID_rstb
    gate idl_regs.O_GEN_FREQ_CTR_MID_rstb_0_and2_0_and2 term Q end
    gate un37_noalloc_rdata[7] term B end
    gate un37_noalloc_rdata[6] term B end
    gate un37_noalloc_rdata[5] term B end
    gate un37_noalloc_rdata[4] term B end
    gate un37_noalloc_rdata[3] term B end
    gate un37_noalloc_rdata[2] term B end
    gate un37_noalloc_rdata[1] term B end
    gate un37_noalloc_rdata[0] term B end
  end
  net GEN_FREQ_CTR_LO_rstb
    gate I_530 term Q end
    gate gen_freq_sr.clkedge term QC end
  end
  net MAIN_BLOWER_HI_rstb
    gate idl_regs.O_MAIN_BLOWER_HI_rstb_0_and2_0_and2 term Q end
    gate main_sr.detedge term QC end
    gate un29_noalloc_rdata[7] term B end
    gate un29_noalloc_rdata[6] term B end
    gate un29_noalloc_rdata[5] term B end
    gate un29_noalloc_rdata[4] term B end
    gate un29_noalloc_rdata[3] term B end
    gate un29_noalloc_rdata[2] term B end
    gate un29_noalloc_rdata[1] term B end
    gate un29_noalloc_rdata[0] term B end
  end
  net MAIN_BLOWER_LO_rstb
    gate I_541 term Q end
    gate main_sr.clkedge term QC end
  end
  net I2_HI_rstb
    gate idl_regs.O_I2_HI_rstb_0_and2_0_and2 term Q end
    gate i2_sr.detedge term QC end
    gate un21_noalloc_rdata[7] term B end
    gate un21_noalloc_rdata[6] term B end
    gate un21_noalloc_rdata[5] term B end
    gate un21_noalloc_rdata[4] term B end
    gate un21_noalloc_rdata[3] term B end
    gate un21_noalloc_rdata[2] term B end
    gate un21_noalloc_rdata[1] term B end
    gate un21_noalloc_rdata[0] term B end
  end
  net I2_LO_rstb
    gate I_540 term Q end
    gate i2_sr.clkedge term QC end
  end
  net I1_HI_rstb
    gate idl_regs.O_I1_HI_rstb_0_and2_0_and2 term Q end
    gate i1_sr.detedge term QC end
    gate un13_noalloc_rdata[7] term B end
    gate un13_noalloc_rdata[6] term B end
    gate un13_noalloc_rdata[5] term B end
    gate un13_noalloc_rdata[4] term B end
    gate un13_noalloc_rdata[3] term B end
    gate un13_noalloc_rdata[2] term B end
    gate un13_noalloc_rdata[1] term B end
    gate un13_noalloc_rdata[0] term B end
  end
  net I1_LO_rstb
    gate I_539 term Q end
    gate i1_sr.clkedge term QC end
  end
  net V0_HI_rstb
    gate idl_regs.O_V0_HI_rstb_0_and2_0_and2 term Q end
    gate v0_sr.detedge term QC end
    gate un5_noalloc_rdata[7] term B end
    gate un5_noalloc_rdata[6] term B end
    gate un5_noalloc_rdata[5] term B end
    gate un5_noalloc_rdata[4] term B end
    gate un5_noalloc_rdata[3] term B end
    gate un5_noalloc_rdata[2] term B end
    gate un5_noalloc_rdata[1] term B end
    gate un5_noalloc_rdata[0] term B end
  end
  net V0_LO_rstb
    gate I_538 term Q end
    gate v0_sr.clkedge term QC end
  end
  net GEN_FREQ_CTR_MUX[0]
    gate idl_regs.O_GEN_FREQ_CTR_MUX[0] term QZ end
    gate idl_regs.O_GEN_FREQ_CTR_MUX[0] term FB end
    gate mon_freq_ctr_in_sn.G_9_0_and2_0_and2 term B end
    gate N_84_i term B end
    gate G_69 term S end
    gate mon_freq_ctr_in_3 term S end
    gate mon_freq_ctr_in_5 term S end
    gate mon_freq_ctr_in_2 term S end
    gate G_65 term S0 end
    gate idl_regs.r_data_0_0_and2[0] term A end
  end
  net GEN_FREQ_CTR_MUX[1]
    gate idl_regs.O_GEN_FREQ_CTR_MUX[1] term QZ end
    gate idl_regs.O_GEN_FREQ_CTR_MUX[1] term FB end
    gate G_68 term A end
    gate G_69 term B end
    gate mon_freq_ctr_in_1 term S end
    gate mon_freq_ctr_in_4 term S end
    gate G_65 term S1 end
    gate idl_regs.r_data_0_0_and2[1] term A end
  end
  net GEN_FREQ_CTR_MUX[2]
    gate idl_regs.O_GEN_FREQ_CTR_MUX[2] term QZ end
    gate idl_regs.O_GEN_FREQ_CTR_MUX[2] term FB end
    gate gen_freq_ctr_in_0_and2 term B end
    gate mon_freq_ctr_in_sn.G_19_0_and2_0_and2 term A end
    gate G_69 term A end
    gate mon_freq_ctr_in_0 term S end
    gate idl_regs.r_data_0_0_and2[2] term A end
  end
  net GEN_FREQ_CTR_MUX[3]
    gate idl_regs.O_GEN_FREQ_CTR_MUX[3] term QZ end
    gate idl_regs.O_GEN_FREQ_CTR_MUX[3] term FB end
    gate mon_freq_ctr_in_sn.G_9_0_and2_0_and2 term A end
    gate N_84_i term A end
    gate gen_freq_ctr_in_0_and2 term C end
    gate mon_freq_ctr_in_6 term S end
    gate idl_regs.r_data_0_0_and2[3] term A end
  end
  net GEN_FREQ_CTR_MUX[4]
    gate idl_regs.O_GEN_FREQ_CTR_MUX[4] term QZ end
    gate idl_regs.O_GEN_FREQ_CTR_MUX[4] term FB end
    gate gen_freq_ctr_in_0_and2 term A end
    gate gen_freq_ctr_in_0_and2_0 term A end
    gate idl_regs.r_data_0_0_and2[4] term A end
  end
  net GEN_FREQ_CTR_MUX_wstb
    gate idl_regs.O_GEN_FREQ_CTR_MUX_wstb_0_and2_0_and2 term Q end
    gate idl_regs.O_GEN_FREQ_CTR_MUX[1] term QC end
    gate idl_regs.O_GEN_FREQ_CTR_MUX[0] term QC end
    gate idl_regs.O_GEN_FREQ_CTR_MUX[4] term QC end
    gate idl_regs.O_GEN_FREQ_CTR_MUX[3] term QC end
    gate idl_regs.O_GEN_FREQ_CTR_MUX[2] term QC end
  end
  net CTR_CTL
    gate idl_regs.O_CTR_CTL term QZ end
    gate idl_regs.O_CTR_CTL term FB end
    gate gen_freq_ctr.G_52 term A end
    gate MAIN_ctr.G_50 term A end
    gate I2_ctr.G_38 term A end
    gate I1_ctr.G_38 term A end
    gate V0_ctr.G_38 term A end
    gate idl_regs.r_data_0_0_and2_4[0] term B end
  end
  net CLR_LOCK_OUT
    gate idl_regs.O_CLR_LOCK_OUT term QZ end
    gate idl_regs.O_CLR_LOCK_OUT term FB end
    gate N_239_i term A end
    gate idl_regs.r_data_0_0_and2_0[3] term A end
  end
  net CLR_CTRS
    gate idl_regs.O_CLR_CTRS term QZ end
    gate idl_regs.O_CLR_CTRS term FB end
    gate gen_freq_ctr.G_52 term B end
    gate MAIN_ctr.G_50 term B end
    gate I2_ctr.G_38 term B end
    gate I1_ctr.G_38 term B end
    gate V0_ctr.G_38 term B end
    gate idl_regs.r_data_0_0_and2_9[0] term A end
  end
  net CLR_MAINT_REG
    gate idl_regs.O_CLR_MAINT_REG term QZ end
    gate idl_regs.O_CLR_MAINT_REG term FB end
    gate maint_mon.O_rising_data_8_0_and2 term B end
    gate maint_mon.un1_O_rising_data_0_and2 term B end
    gate maint_mon.O_falling_data_8_0_and2 term B end
    gate maint_mon.un1_O_falling_data_0_and2 term B end
    gate idl_regs.r_data_0_0_and2_0[2] term A end
  end
  net AUX_3_CTL[0]
    gate idl_regs.O_AUX_3_CTL[0] term QZ end
    gate idl_regs.O_AUX_3_CTL[0] term FB end
    gate idl_regs.r_data_0_0_and2_0[0] term B end
  end
  net AUX_3_CTL[1]
    gate idl_regs.O_AUX_3_CTL[1] term QZ end
    gate idl_regs.O_AUX_3_CTL[1] term FB end
    gate idl_regs.r_data_0_0_and2_0[1] term B end
  end
  net AUX_2_CTL[0]
    gate idl_regs.O_AUX_2_CTL[0] term QZ end
    gate idl_regs.O_AUX_2_CTL[0] term FB end
    gate idl_regs.r_data_0_0_and2_6[0] term B end
  end
  net AUX_2_CTL[1]
    gate idl_regs.O_AUX_2_CTL[1] term QZ end
    gate idl_regs.O_AUX_2_CTL[1] term FB end
    gate idl_regs.r_data_0_0_and2_3[1] term B end
  end
  net AUX_1_CTL[0]
    gate idl_regs.O_AUX_1_CTL[0] term QZ end
    gate idl_regs.O_AUX_1_CTL[0] term FB end
    gate idl_regs.r_data_0_0_and2_3[0] term B end
  end
  net AUX_1_CTL[1]
    gate idl_regs.O_AUX_1_CTL[1] term QZ end
    gate idl_regs.O_AUX_1_CTL[1] term FB end
    gate idl_regs.r_data_0_0_and2_2[1] term B end
  end
  net AUX_0_CTL[0]
    gate idl_regs.O_AUX_0_CTL[0] term QZ end
    gate idl_regs.O_AUX_0_CTL[0] term FB end
    gate idl_regs.r_data_0_0_and2_8[0] term B end
  end
  net AUX_0_CTL[1]
    gate idl_regs.O_AUX_0_CTL[1] term QZ end
    gate idl_regs.O_AUX_0_CTL[1] term FB end
    gate idl_regs.r_data_0_0_and2_4[1] term B end
  end
  net AUX_FAN_CTL[0]
    gate idl_regs.O_AUX_FAN_CTL[0] term QZ end
    gate idl_regs.O_AUX_FAN_CTL[0] term FB end
    gate idl_regs.r_data_0_0_and2_1[0] term B end
  end
  net AUX_FAN_CTL[1]
    gate idl_regs.O_AUX_FAN_CTL[1] term QZ end
    gate idl_regs.O_AUX_FAN_CTL[1] term FB end
    gate idl_regs.r_data_0_0_and2_1[1] term B end
  end
  net K1_ON_wstb
    gate idl_regs.O_K1_ON_wstb_0_and2_0_and2 term Q end
    gate K1_ON term QC end
  end
  net V48_ON_wstb
    gate idl_regs.O_V48_ON_wstb_0_and2_0_and2 term Q end
    gate V48_ON term QC end
  end
  net v0_lock_out
    gate v0_sr.edgesrout term Q end
    gate V0_ctr.un1_I_clr_regs_0_and2_0 term D end
    gate V0_ctr.un1_I_clr_regs_0_and2 term B end
    gate un63_noalloc_rdata[0] term B end
  end
  net i1_lock_out
    gate i1_sr.edgesrout term Q end
    gate I1_ctr.un1_I_clr_regs_0_and2_0 term D end
    gate I1_ctr.un1_I_clr_regs_0_and2 term B end
    gate un69_noalloc_rdata[1] term B end
  end
  net i2_lock_out
    gate i2_sr.edgesrout term Q end
    gate I2_ctr.un1_I_clr_regs_0_and2_0 term D end
    gate I2_ctr.un1_I_clr_regs_0_and2 term B end
    gate un76_noalloc_rdata[2] term B end
  end
  net main_lock_out
    gate main_sr.edgesrout term Q end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0 term D end
    gate MAIN_ctr.un1_I_clr_regs_0_and2 term B end
    gate un83_noalloc_rdata[3] term B end
  end
  net gen_freq_lock_out
    gate gen_freq_sr.edgesrout term Q end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_366 term E end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2 term B end
    gate un90_noalloc_rdata[4] term B end
  end
  net gen_freq_ctr_in
    gate gen_freq_ctr_in_0 term Q end
    gate gen_freq_ctr.shft_reg[0] term QD end
  end
  net MAINT_RISING
    gate maint_mon.O_rising_data term QZ end
    gate maint_mon.un1_O_rising_data_0_and2 term A end
    gate maint_mon.O_rising_data_0 term B end
    gate un45_noalloc_rdata[0] term B end
  end
  net MAINT_FALLING
    gate maint_mon.O_falling_data term QZ end
    gate maint_mon.un1_O_falling_data_0_and2 term A end
    gate maint_mon.O_falling_data_0 term B end
    gate un45_noalloc_rdata[1] term A end
  end
  net r15khz_clk
    gate r15khz_clk term QZ end
    gate N_151_i term A end
    gate N_152_i term A end
    gate N_85_i term B end
  end
  net un63_noalloc_rdata[0]
    gate un63_noalloc_rdata[0] term Q end
    gate noalloc_rdata_i_and2_0_498 term E end
  end
  net un69_noalloc_rdata[1]
    gate un69_noalloc_rdata[1] term Q end
    gate noalloc_rdata_7_i[1] term B end
  end
  net un76_noalloc_rdata[2]
    gate un76_noalloc_rdata[2] term Q end
    gate noalloc_rdata_10_2_450 term B end
  end
  net un83_noalloc_rdata[3]
    gate un83_noalloc_rdata[3] term Q end
    gate noalloc_rdata_10_3_448 term B end
  end
  net un90_noalloc_rdata[4]
    gate un90_noalloc_rdata[4] term Q end
    gate idl_regs.r_data_0_0_4_510 term C end
  end
  net un102_noalloc_rdata[0]
    gate un102_noalloc_rdata[0] term Q end
    gate noalloc_rdata_i_and2_0_498 term D end
  end
  net un1_noalloc_rdata[0]
    gate un1_noalloc_rdata[0] term Q end
    gate noalloc_rdata_18[0] term C end
  end
  net un1_noalloc_rdata[1]
    gate un1_noalloc_rdata[1] term Q end
    gate noalloc_rdata_13[1] term C end
  end
  net un1_noalloc_rdata[2]
    gate un1_noalloc_rdata[2] term Q end
    gate noalloc_rdata_11_i[2] term C end
  end
  net un1_noalloc_rdata[3]
    gate un1_noalloc_rdata[3] term Q end
    gate noalloc_rdata_11_i[3] term C end
  end
  net un5_noalloc_rdata[0]
    gate un5_noalloc_rdata[0] term Q end
    gate noalloc_rdata_18[0] term B end
  end
  net un5_noalloc_rdata[1]
    gate un5_noalloc_rdata[1] term Q end
    gate noalloc_rdata_13[1] term B end
  end
  net un5_noalloc_rdata[2]
    gate un5_noalloc_rdata[2] term Q end
    gate noalloc_rdata_11_i[2] term B end
  end
  net un5_noalloc_rdata[3]
    gate un5_noalloc_rdata[3] term Q end
    gate noalloc_rdata_11_i[3] term B end
  end
  net un5_noalloc_rdata[4]
    gate un5_noalloc_rdata[4] term Q end
    gate idl_regs.r_data_0_0_4_507 term A end
  end
  net un5_noalloc_rdata[5]
    gate un5_noalloc_rdata[5] term Q end
    gate noalloc_rdata[5] term B end
  end
  net un5_noalloc_rdata[6]
    gate un5_noalloc_rdata[6] term Q end
    gate noalloc_rdata[6] term B end
  end
  net un5_noalloc_rdata[7]
    gate un5_noalloc_rdata[7] term Q end
    gate noalloc_rdata[7] term B end
  end
  net un9_noalloc_rdata[0]
    gate un9_noalloc_rdata[0] term Q end
    gate noalloc_rdata_18_0_435 term A end
  end
  net un9_noalloc_rdata[1]
    gate un9_noalloc_rdata[1] term Q end
    gate noalloc_rdata_13_1_441 term A end
  end
  net un9_noalloc_rdata[2]
    gate un9_noalloc_rdata[2] term Q end
    gate noalloc_rdata_11_2_423 term A end
  end
  net un9_noalloc_rdata[3]
    gate un9_noalloc_rdata[3] term Q end
    gate noalloc_rdata_11_3_429 term A end
  end
  net un9_noalloc_rdata[4]
    gate un9_noalloc_rdata[4] term Q end
    gate idl_regs.r_data_0_0_4_510 term B end
  end
  net un9_noalloc_rdata[5]
    gate un9_noalloc_rdata[5] term Q end
    gate noalloc_rdata_5_461 term B end
  end
  net un9_noalloc_rdata[6]
    gate un9_noalloc_rdata[6] term Q end
    gate noalloc_rdata_6_471 term B end
  end
  net un9_noalloc_rdata[7]
    gate un9_noalloc_rdata[7] term Q end
    gate noalloc_rdata_7_483 term B end
  end
  net un13_noalloc_rdata[0]
    gate un13_noalloc_rdata[0] term Q end
    gate noalloc_rdata_18_0_433 term A end
  end
  net un13_noalloc_rdata[1]
    gate un13_noalloc_rdata[1] term Q end
    gate noalloc_rdata_13_1_439 term A end
  end
  net un13_noalloc_rdata[2]
    gate un13_noalloc_rdata[2] term Q end
    gate noalloc_rdata_11_2_421 term A end
  end
  net un13_noalloc_rdata[3]
    gate un13_noalloc_rdata[3] term Q end
    gate noalloc_rdata_11_3_427 term A end
  end
  net un13_noalloc_rdata[4]
    gate un13_noalloc_rdata[4] term Q end
    gate idl_regs.r_data_0_0_4_505 term D end
  end
  net un13_noalloc_rdata[5]
    gate un13_noalloc_rdata[5] term Q end
    gate noalloc_rdata_5_456 term A end
  end
  net un13_noalloc_rdata[6]
    gate un13_noalloc_rdata[6] term Q end
    gate noalloc_rdata_6_466 term B end
  end
  net un13_noalloc_rdata[7]
    gate un13_noalloc_rdata[7] term Q end
    gate noalloc_rdata_7_478 term B end
  end
  net un17_noalloc_rdata[0]
    gate un17_noalloc_rdata[0] term Q end
    gate noalloc_rdata_18_0_435 term C end
  end
  net un17_noalloc_rdata[1]
    gate un17_noalloc_rdata[1] term Q end
    gate noalloc_rdata_13_1_441 term C end
  end
  net un17_noalloc_rdata[2]
    gate un17_noalloc_rdata[2] term Q end
    gate noalloc_rdata_11_2_423 term C end
  end
  net un17_noalloc_rdata[3]
    gate un17_noalloc_rdata[3] term Q end
    gate noalloc_rdata_11_3_429 term C end
  end
  net un17_noalloc_rdata[4]
    gate un17_noalloc_rdata[4] term Q end
    gate idl_regs.r_data_0_0_4_505 term B end
  end
  net un17_noalloc_rdata[5]
    gate un17_noalloc_rdata[5] term Q end
    gate noalloc_rdata_5_461 term D end
  end
  net un17_noalloc_rdata[6]
    gate un17_noalloc_rdata[6] term Q end
    gate noalloc_rdata_6_471 term D end
  end
  net un17_noalloc_rdata[7]
    gate un17_noalloc_rdata[7] term Q end
    gate noalloc_rdata_7_483 term D end
  end
  net un21_noalloc_rdata[0]
    gate un21_noalloc_rdata[0] term Q end
    gate noalloc_rdata_18_0_435 term B end
  end
  net un21_noalloc_rdata[1]
    gate un21_noalloc_rdata[1] term Q end
    gate noalloc_rdata_13_1_441 term B end
  end
  net un21_noalloc_rdata[2]
    gate un21_noalloc_rdata[2] term Q end
    gate noalloc_rdata_11_2_423 term B end
  end
  net un21_noalloc_rdata[3]
    gate un21_noalloc_rdata[3] term Q end
    gate noalloc_rdata_11_3_429 term B end
  end
  net un21_noalloc_rdata[4]
    gate un21_noalloc_rdata[4] term Q end
    gate idl_regs.r_data_0_0_4_505 term A end
  end
  net un21_noalloc_rdata[5]
    gate un21_noalloc_rdata[5] term Q end
    gate noalloc_rdata_5_461 term C end
  end
  net un21_noalloc_rdata[6]
    gate un21_noalloc_rdata[6] term Q end
    gate noalloc_rdata_6_471 term C end
  end
  net un21_noalloc_rdata[7]
    gate un21_noalloc_rdata[7] term Q end
    gate noalloc_rdata_7_483 term C end
  end
  net un25_noalloc_rdata[0]
    gate un25_noalloc_rdata[0] term Q end
    gate noalloc_rdata_18_0_433 term C end
  end
  net un25_noalloc_rdata[1]
    gate un25_noalloc_rdata[1] term Q end
    gate noalloc_rdata_13_1_439 term C end
  end
  net un25_noalloc_rdata[2]
    gate un25_noalloc_rdata[2] term Q end
    gate noalloc_rdata_11_2_421 term C end
  end
  net un25_noalloc_rdata[3]
    gate un25_noalloc_rdata[3] term Q end
    gate noalloc_rdata_11_3_427 term C end
  end
  net un25_noalloc_rdata[4]
    gate un25_noalloc_rdata[4] term Q end
    gate idl_regs.r_data_0_0_4_505 term C end
  end
  net un25_noalloc_rdata[5]
    gate un25_noalloc_rdata[5] term Q end
    gate noalloc_rdata_5_456 term C end
  end
  net un29_noalloc_rdata[0]
    gate un29_noalloc_rdata[0] term Q end
    gate noalloc_rdata_18_0_433 term B end
  end
  net un29_noalloc_rdata[1]
    gate un29_noalloc_rdata[1] term Q end
    gate noalloc_rdata_13_1_439 term B end
  end
  net un29_noalloc_rdata[2]
    gate un29_noalloc_rdata[2] term Q end
    gate noalloc_rdata_11_2_421 term B end
  end
  net un29_noalloc_rdata[3]
    gate un29_noalloc_rdata[3] term Q end
    gate noalloc_rdata_11_3_427 term B end
  end
  net un29_noalloc_rdata[4]
    gate un29_noalloc_rdata[4] term Q end
    gate idl_regs.r_data_0_0_4_505 term F end
  end
  net un29_noalloc_rdata[5]
    gate un29_noalloc_rdata[5] term Q end
    gate noalloc_rdata_5_456 term B end
  end
  net un29_noalloc_rdata[6]
    gate un29_noalloc_rdata[6] term Q end
    gate noalloc_rdata_6_466 term D end
  end
  net un29_noalloc_rdata[7]
    gate un29_noalloc_rdata[7] term Q end
    gate noalloc_rdata_7_478 term D end
  end
  net un33_noalloc_rdata[0]
    gate un33_noalloc_rdata[0] term Q end
    gate noalloc_rdata_14_0_452 term A end
  end
  net un33_noalloc_rdata[1]
    gate un33_noalloc_rdata[1] term Q end
    gate noalloc_rdata_11_1_446 term A end
  end
  net un33_noalloc_rdata[2]
    gate un33_noalloc_rdata[2] term Q end
    gate noalloc_rdata_10_2_450 term A end
  end
  net un33_noalloc_rdata[3]
    gate un33_noalloc_rdata[3] term Q end
    gate noalloc_rdata_10_3_448 term A end
  end
  net un33_noalloc_rdata[4]
    gate un33_noalloc_rdata[4] term Q end
    gate idl_regs.r_data_0_0_4_507 term B end
  end
  net un33_noalloc_rdata[5]
    gate un33_noalloc_rdata[5] term Q end
    gate noalloc_rdata[5] term C end
  end
  net un33_noalloc_rdata[6]
    gate un33_noalloc_rdata[6] term Q end
    gate noalloc_rdata[6] term C end
  end
  net un33_noalloc_rdata[7]
    gate un33_noalloc_rdata[7] term Q end
    gate noalloc_rdata[7] term C end
  end
  net un37_noalloc_rdata[0]
    gate un37_noalloc_rdata[0] term Q end
    gate idl_regs.r_data_0_0[0] term A end
  end
  net un37_noalloc_rdata[1]
    gate un37_noalloc_rdata[1] term Q end
    gate idl_regs.r_data_0_0[1] term A end
  end
  net un37_noalloc_rdata[2]
    gate un37_noalloc_rdata[2] term Q end
    gate idl_regs.r_data_0_0[2] term A end
  end
  net un37_noalloc_rdata[3]
    gate un37_noalloc_rdata[3] term Q end
    gate idl_regs.r_data_0_0[3] term A end
  end
  net un37_noalloc_rdata[4]
    gate un37_noalloc_rdata[4] term Q end
    gate idl_regs.r_data_0_0[4] term B end
  end
  net un41_noalloc_rdata[0]
    gate un41_noalloc_rdata[0] term Q end
    gate noalloc_rdata_14_0_452 term C end
  end
  net un41_noalloc_rdata[1]
    gate un41_noalloc_rdata[1] term Q end
    gate noalloc_rdata_11_1_446 term C end
  end
  net un41_noalloc_rdata[2]
    gate un41_noalloc_rdata[2] term Q end
    gate noalloc_rdata_10_2_450 term C end
  end
  net un41_noalloc_rdata[3]
    gate un41_noalloc_rdata[3] term Q end
    gate noalloc_rdata_10_3_448 term C end
  end
  net un41_noalloc_rdata[4]
    gate un41_noalloc_rdata[4] term Q end
    gate idl_regs.r_data_0_0_4_510 term A end
  end
  net un41_noalloc_rdata[5]
    gate un41_noalloc_rdata[5] term Q end
    gate noalloc_rdata[5] term A end
  end
  net un41_noalloc_rdata[6]
    gate un41_noalloc_rdata[6] term Q end
    gate noalloc_rdata[6] term A end
  end
  net un41_noalloc_rdata[7]
    gate un41_noalloc_rdata[7] term Q end
    gate noalloc_rdata[7] term A end
  end
  net un45_noalloc_rdata[0]
    gate un45_noalloc_rdata[0] term Q end
    gate noalloc_rdata_14_0_452 term B end
  end
  net un45_noalloc_rdata[1]
    gate un45_noalloc_rdata[1] term Q end
    gate noalloc_rdata_11_1_446 term B end
  end
  net B_CNTRL_BC_48VDC
    gate B_CNTRL_BC_48VDC term QZ end
    gate OC_B_CNTRL_BC_48VDC term E end
    gate OC_SMC_CNTRL_JAG_48VDC_ON term E end
    gate B_CNTRL_BC_48VDC term FB end
  end
  net B_CNTRL_BC_48VDC_DC90
    gate B_CNTRL_BC_48VDC_DC90 term QZ end
    gate OC_B_CNTRL_BC_48VDC_DC90 term E end
    gate B_CNTRL_BC_48VDC_DC90 term FB end
  end
  net freq_div_ctr14
    gate G_2 term Q end
    gate freq_div_ctr_6_0_and2[1] term B end
    gate freq_div_ctr_6_0_and2[4] term B end
    gate freq_div_ctr_6_0_and2[5] term B end
    gate freq_div_ctr_6_0_and2[6] term B end
    gate freq_div_ctr_6_0_and2[8] term B end
    gate N_85_i term A end
  end
  net freq_div_ctr[0]
    gate freq_div_ctr[0] term QZ end
    gate G_8 term D end
    gate un3_freq_div_ctr_1.CO1 term A end
    gate un3_freq_div_ctr_1.CO6 term CI end
    gate un3_freq_div_ctr_1.SUM0 term A end
    gate un3_freq_div_ctr_1.SUM1 term E1 end
  end
  net freq_div_ctr[3]
    gate freq_div_ctr[3] term QZ end
    gate G_8 term A end
    gate un3_freq_div_ctr_1.CO6 term A2 end
    gate un3_freq_div_ctr_1.SUM3 term A end
  end
  net freq_div_ctr[5]
    gate freq_div_ctr[5] term QZ end
    gate G_6 term D end
    gate un3_freq_div_ctr_1.CO5 term B end
    gate un3_freq_div_ctr_1.CO6 term A4 end
    gate un3_freq_div_ctr_1.SUM5 term A end
  end
  net freq_div_ctr[7]
    gate freq_div_ctr[7] term QZ end
    gate G_4 term A end
    gate un3_freq_div_ctr_1.CO7 term B end
    gate un3_freq_div_ctr_1.SUM7 term A end
  end
  net GEN_FREQ_CTR_HI[0]
    gate gen_freq_ctr.O_data[16] term QZ end
    gate gen_freq_ctr.O_data_0[16] term A end
    gate un41_noalloc_rdata[0] term A end
  end
  net GEN_FREQ_CTR_HI[1]
    gate gen_freq_ctr.O_data[17] term QZ end
    gate gen_freq_ctr.O_data_0[17] term A end
    gate un41_noalloc_rdata[1] term A end
  end
  net GEN_FREQ_CTR_HI[2]
    gate gen_freq_ctr.O_data[18] term QZ end
    gate gen_freq_ctr.O_data_0[18] term A end
    gate un41_noalloc_rdata[2] term A end
  end
  net GEN_FREQ_CTR_HI[3]
    gate gen_freq_ctr.O_data[19] term QZ end
    gate gen_freq_ctr.O_data_0[19] term A end
    gate un41_noalloc_rdata[3] term A end
  end
  net GEN_FREQ_CTR_HI[4]
    gate gen_freq_ctr.O_data[20] term QZ end
    gate gen_freq_ctr.O_data_0[20] term A end
    gate un41_noalloc_rdata[4] term A end
  end
  net GEN_FREQ_CTR_HI[5]
    gate gen_freq_ctr.O_data[21] term QZ end
    gate gen_freq_ctr.O_data_0[21] term A end
    gate un41_noalloc_rdata[5] term A end
  end
  net GEN_FREQ_CTR_HI[6]
    gate gen_freq_ctr.O_data[22] term QZ end
    gate gen_freq_ctr.O_data_0[22] term A end
    gate un41_noalloc_rdata[6] term A end
  end
  net GEN_FREQ_CTR_HI[7]
    gate gen_freq_ctr.O_data[23] term QZ end
    gate gen_freq_ctr.O_data_0[23] term A end
    gate un41_noalloc_rdata[7] term A end
  end
  net GEN_FREQ_CTR_MID[0]
    gate gen_freq_ctr.O_data[8] term QZ end
    gate gen_freq_ctr.O_data_0[8] term A end
    gate un37_noalloc_rdata[0] term A end
  end
  net GEN_FREQ_CTR_MID[1]
    gate gen_freq_ctr.O_data[9] term QZ end
    gate gen_freq_ctr.O_data_0[9] term A end
    gate un37_noalloc_rdata[1] term A end
  end
  net GEN_FREQ_CTR_MID[2]
    gate gen_freq_ctr.O_data[10] term QZ end
    gate gen_freq_ctr.O_data_0[10] term A end
    gate un37_noalloc_rdata[2] term A end
  end
  net GEN_FREQ_CTR_MID[3]
    gate gen_freq_ctr.O_data[11] term QZ end
    gate gen_freq_ctr.O_data_0[11] term A end
    gate un37_noalloc_rdata[3] term A end
  end
  net GEN_FREQ_CTR_MID[4]
    gate gen_freq_ctr.O_data[12] term QZ end
    gate gen_freq_ctr.O_data_0[12] term A end
    gate un37_noalloc_rdata[4] term A end
  end
  net GEN_FREQ_CTR_MID[5]
    gate gen_freq_ctr.O_data[13] term QZ end
    gate gen_freq_ctr.O_data_0[13] term A end
    gate un37_noalloc_rdata[5] term A end
  end
  net GEN_FREQ_CTR_MID[6]
    gate gen_freq_ctr.O_data[14] term QZ end
    gate gen_freq_ctr.O_data_0[14] term A end
    gate un37_noalloc_rdata[6] term A end
  end
  net GEN_FREQ_CTR_MID[7]
    gate gen_freq_ctr.O_data[15] term QZ end
    gate gen_freq_ctr.O_data_0[15] term A end
    gate un37_noalloc_rdata[7] term A end
  end
  net GEN_FREQ_CTR_LO[0]
    gate gen_freq_ctr.O_data[0] term QZ end
    gate gen_freq_ctr.O_data_0[0] term A end
    gate un33_noalloc_rdata[0] term A end
  end
  net GEN_FREQ_CTR_LO[1]
    gate gen_freq_ctr.O_data[1] term QZ end
    gate gen_freq_ctr.O_data_0[1] term A end
    gate un33_noalloc_rdata[1] term A end
  end
  net GEN_FREQ_CTR_LO[2]
    gate gen_freq_ctr.O_data[2] term QZ end
    gate gen_freq_ctr.O_data_0[2] term A end
    gate un33_noalloc_rdata[2] term A end
  end
  net GEN_FREQ_CTR_LO[3]
    gate gen_freq_ctr.O_data[3] term QZ end
    gate gen_freq_ctr.O_data_0[3] term A end
    gate un33_noalloc_rdata[3] term A end
  end
  net GEN_FREQ_CTR_LO[4]
    gate gen_freq_ctr.O_data[4] term QZ end
    gate gen_freq_ctr.O_data_0[4] term A end
    gate un33_noalloc_rdata[4] term A end
  end
  net GEN_FREQ_CTR_LO[5]
    gate gen_freq_ctr.O_data[5] term QZ end
    gate gen_freq_ctr.O_data_0[5] term A end
    gate un33_noalloc_rdata[5] term A end
  end
  net GEN_FREQ_CTR_LO[6]
    gate gen_freq_ctr.O_data[6] term QZ end
    gate gen_freq_ctr.O_data_0[6] term A end
    gate un33_noalloc_rdata[6] term A end
  end
  net GEN_FREQ_CTR_LO[7]
    gate gen_freq_ctr.O_data[7] term QZ end
    gate gen_freq_ctr.O_data_0[7] term A end
    gate un33_noalloc_rdata[7] term A end
  end
  net MAIN_BLOWER_HI[0]
    gate MAIN_ctr.O_data[15] term QZ end
    gate MAIN_ctr.O_data_0[15] term A end
    gate un29_noalloc_rdata[0] term A end
  end
  net MAIN_BLOWER_HI[1]
    gate MAIN_ctr.O_data[16] term QZ end
    gate MAIN_ctr.O_data_0[16] term A end
    gate un29_noalloc_rdata[1] term A end
  end
  net MAIN_BLOWER_HI[2]
    gate MAIN_ctr.O_data[17] term QZ end
    gate MAIN_ctr.O_data_0[17] term A end
    gate un29_noalloc_rdata[2] term A end
  end
  net MAIN_BLOWER_HI[3]
    gate MAIN_ctr.O_data[18] term QZ end
    gate MAIN_ctr.O_data_0[18] term A end
    gate un29_noalloc_rdata[3] term A end
  end
  net MAIN_BLOWER_HI[4]
    gate MAIN_ctr.O_data[19] term QZ end
    gate MAIN_ctr.O_data_0[19] term A end
    gate un29_noalloc_rdata[4] term A end
  end
  net MAIN_BLOWER_HI[5]
    gate MAIN_ctr.O_data[20] term QZ end
    gate MAIN_ctr.O_data_0[20] term A end
    gate un29_noalloc_rdata[5] term A end
  end
  net MAIN_BLOWER_HI[6]
    gate MAIN_ctr.O_data[21] term QZ end
    gate MAIN_ctr.O_data_0[21] term A end
    gate un29_noalloc_rdata[6] term A end
  end
  net MAIN_BLOWER_HI[7]
    gate MAIN_ctr.O_data[22] term QZ end
    gate MAIN_ctr.O_data_0[22] term A end
    gate un29_noalloc_rdata[7] term A end
  end
  net MAIN_BLOWER_LO[0]
    gate MAIN_ctr.O_data[7] term QZ end
    gate MAIN_ctr.O_data_0[7] term A end
    gate un25_noalloc_rdata[0] term A end
  end
  net MAIN_BLOWER_LO[1]
    gate MAIN_ctr.O_data[8] term QZ end
    gate MAIN_ctr.O_data_0[8] term A end
    gate un25_noalloc_rdata[1] term A end
  end
  net MAIN_BLOWER_LO[2]
    gate MAIN_ctr.O_data[9] term QZ end
    gate MAIN_ctr.O_data_0[9] term A end
    gate un25_noalloc_rdata[2] term A end
  end
  net MAIN_BLOWER_LO[3]
    gate MAIN_ctr.O_data[10] term QZ end
    gate MAIN_ctr.O_data_0[10] term A end
    gate un25_noalloc_rdata[3] term A end
  end
  net MAIN_BLOWER_LO[4]
    gate MAIN_ctr.O_data[11] term QZ end
    gate MAIN_ctr.O_data_0[11] term A end
    gate un25_noalloc_rdata[4] term A end
  end
  net MAIN_BLOWER_LO[5]
    gate MAIN_ctr.O_data[12] term QZ end
    gate MAIN_ctr.O_data_0[12] term A end
    gate un25_noalloc_rdata[5] term A end
  end
  net MAIN_BLOWER_LO[6]
    gate MAIN_ctr.O_data[13] term QZ end
    gate MAIN_ctr.O_data_0[13] term A end
    gate un25_noalloc_rdata[6] term A end
  end
  net MAIN_BLOWER_LO[7]
    gate MAIN_ctr.O_data[14] term QZ end
    gate MAIN_ctr.O_data_0[14] term A end
    gate un25_noalloc_rdata[7] term A end
  end
  net I2_HI[0]
    gate I2_ctr.O_data[9] term QZ end
    gate I2_ctr.O_data_0[9] term A end
    gate un21_noalloc_rdata[0] term A end
  end
  net I2_HI[1]
    gate I2_ctr.O_data[10] term QZ end
    gate I2_ctr.O_data_0[10] term A end
    gate un21_noalloc_rdata[1] term A end
  end
  net I2_HI[2]
    gate I2_ctr.O_data[11] term QZ end
    gate I2_ctr.O_data_0[11] term A end
    gate un21_noalloc_rdata[2] term A end
  end
  net I2_HI[3]
    gate I2_ctr.O_data[12] term QZ end
    gate I2_ctr.O_data_0[12] term A end
    gate un21_noalloc_rdata[3] term A end
  end
  net I2_HI[4]
    gate I2_ctr.O_data[13] term QZ end
    gate I2_ctr.O_data_0[13] term A end
    gate un21_noalloc_rdata[4] term A end
  end
  net I2_HI[5]
    gate I2_ctr.O_data[14] term QZ end
    gate I2_ctr.O_data_0[14] term A end
    gate un21_noalloc_rdata[5] term A end
  end
  net I2_HI[6]
    gate I2_ctr.O_data[15] term QZ end
    gate I2_ctr.O_data_0[15] term A end
    gate un21_noalloc_rdata[6] term A end
  end
  net I2_HI[7]
    gate I2_ctr.O_data[16] term QZ end
    gate I2_ctr.O_data_0[16] term A end
    gate un21_noalloc_rdata[7] term A end
  end
  net I2_LO[0]
    gate I2_ctr.O_data[1] term QZ end
    gate I2_ctr.O_data_0[1] term A end
    gate un17_noalloc_rdata[0] term A end
  end
  net I2_LO[1]
    gate I2_ctr.O_data[2] term QZ end
    gate I2_ctr.O_data_0[2] term A end
    gate un17_noalloc_rdata[1] term A end
  end
  net I2_LO[2]
    gate I2_ctr.O_data[3] term QZ end
    gate I2_ctr.O_data_0[3] term A end
    gate un17_noalloc_rdata[2] term A end
  end
  net I2_LO[3]
    gate I2_ctr.O_data[4] term QZ end
    gate I2_ctr.O_data_0[4] term A end
    gate un17_noalloc_rdata[3] term A end
  end
  net I2_LO[4]
    gate I2_ctr.O_data[5] term QZ end
    gate I2_ctr.O_data_0[5] term A end
    gate un17_noalloc_rdata[4] term A end
  end
  net I2_LO[5]
    gate I2_ctr.O_data[6] term QZ end
    gate I2_ctr.O_data_0[6] term A end
    gate un17_noalloc_rdata[5] term A end
  end
  net I2_LO[6]
    gate I2_ctr.O_data[7] term QZ end
    gate I2_ctr.O_data_0[7] term A end
    gate un17_noalloc_rdata[6] term A end
  end
  net I2_LO[7]
    gate I2_ctr.O_data[8] term QZ end
    gate I2_ctr.O_data_0[8] term A end
    gate un17_noalloc_rdata[7] term A end
  end
  net I1_HI[0]
    gate I1_ctr.O_data[9] term QZ end
    gate I1_ctr.O_data_0[9] term A end
    gate un13_noalloc_rdata[0] term A end
  end
  net I1_HI[1]
    gate I1_ctr.O_data[10] term QZ end
    gate I1_ctr.O_data_0[10] term A end
    gate un13_noalloc_rdata[1] term A end
  end
  net I1_HI[2]
    gate I1_ctr.O_data[11] term QZ end
    gate I1_ctr.O_data_0[11] term A end
    gate un13_noalloc_rdata[2] term A end
  end
  net I1_HI[3]
    gate I1_ctr.O_data[12] term QZ end
    gate I1_ctr.O_data_0[12] term A end
    gate un13_noalloc_rdata[3] term A end
  end
  net I1_HI[4]
    gate I1_ctr.O_data[13] term QZ end
    gate I1_ctr.O_data_0[13] term A end
    gate un13_noalloc_rdata[4] term A end
  end
  net I1_HI[5]
    gate I1_ctr.O_data[14] term QZ end
    gate I1_ctr.O_data_0[14] term A end
    gate un13_noalloc_rdata[5] term A end
  end
  net I1_HI[6]
    gate I1_ctr.O_data[15] term QZ end
    gate I1_ctr.O_data_0[15] term A end
    gate un13_noalloc_rdata[6] term A end
  end
  net I1_HI[7]
    gate I1_ctr.O_data[16] term QZ end
    gate I1_ctr.O_data_0[16] term A end
    gate un13_noalloc_rdata[7] term A end
  end
  net I1_LO[0]
    gate I1_ctr.O_data[1] term QZ end
    gate I1_ctr.O_data_0[1] term A end
    gate un9_noalloc_rdata[0] term A end
  end
  net I1_LO[1]
    gate I1_ctr.O_data[2] term QZ end
    gate I1_ctr.O_data_0[2] term A end
    gate un9_noalloc_rdata[1] term A end
  end
  net I1_LO[2]
    gate I1_ctr.O_data[3] term QZ end
    gate I1_ctr.O_data_0[3] term A end
    gate un9_noalloc_rdata[2] term A end
  end
  net I1_LO[3]
    gate I1_ctr.O_data[4] term QZ end
    gate I1_ctr.O_data_0[4] term A end
    gate un9_noalloc_rdata[3] term A end
  end
  net I1_LO[4]
    gate I1_ctr.O_data[5] term QZ end
    gate I1_ctr.O_data_0[5] term A end
    gate un9_noalloc_rdata[4] term A end
  end
  net I1_LO[5]
    gate I1_ctr.O_data[6] term QZ end
    gate I1_ctr.O_data_0[6] term A end
    gate un9_noalloc_rdata[5] term A end
  end
  net I1_LO[6]
    gate I1_ctr.O_data[7] term QZ end
    gate I1_ctr.O_data_0[7] term A end
    gate un9_noalloc_rdata[6] term A end
  end
  net I1_LO[7]
    gate I1_ctr.O_data[8] term QZ end
    gate I1_ctr.O_data_0[8] term A end
    gate un9_noalloc_rdata[7] term A end
  end
  net V0_HI[0]
    gate V0_ctr.O_data[9] term QZ end
    gate V0_ctr.O_data_0[9] term A end
    gate un5_noalloc_rdata[0] term A end
  end
  net V0_HI[1]
    gate V0_ctr.O_data[10] term QZ end
    gate V0_ctr.O_data_0[10] term A end
    gate un5_noalloc_rdata[1] term A end
  end
  net V0_HI[2]
    gate V0_ctr.O_data[11] term QZ end
    gate V0_ctr.O_data_0[11] term A end
    gate un5_noalloc_rdata[2] term A end
  end
  net V0_HI[3]
    gate V0_ctr.O_data[12] term QZ end
    gate V0_ctr.O_data_0[12] term A end
    gate un5_noalloc_rdata[3] term A end
  end
  net V0_HI[4]
    gate V0_ctr.O_data[13] term QZ end
    gate V0_ctr.O_data_0[13] term A end
    gate un5_noalloc_rdata[4] term A end
  end
  net V0_HI[5]
    gate V0_ctr.O_data[14] term QZ end
    gate V0_ctr.O_data_0[14] term A end
    gate un5_noalloc_rdata[5] term A end
  end
  net V0_HI[6]
    gate V0_ctr.O_data[15] term QZ end
    gate V0_ctr.O_data_0[15] term A end
    gate un5_noalloc_rdata[6] term A end
  end
  net V0_HI[7]
    gate V0_ctr.O_data[16] term QZ end
    gate V0_ctr.O_data_0[16] term A end
    gate un5_noalloc_rdata[7] term A end
  end
  net V0_LO[0]
    gate V0_ctr.O_data[1] term QZ end
    gate V0_ctr.O_data_0[1] term A end
    gate un1_noalloc_rdata[0] term A end
  end
  net V0_LO[1]
    gate V0_ctr.O_data[2] term QZ end
    gate V0_ctr.O_data_0[2] term A end
    gate un1_noalloc_rdata[1] term A end
  end
  net V0_LO[2]
    gate V0_ctr.O_data[3] term QZ end
    gate V0_ctr.O_data_0[3] term A end
    gate un1_noalloc_rdata[2] term A end
  end
  net V0_LO[3]
    gate V0_ctr.O_data[4] term QZ end
    gate V0_ctr.O_data_0[4] term A end
    gate un1_noalloc_rdata[3] term A end
  end
  net V0_LO[4]
    gate V0_ctr.O_data[5] term QZ end
    gate V0_ctr.O_data_0[5] term A end
    gate un1_noalloc_rdata[4] term A end
  end
  net V0_LO[5]
    gate V0_ctr.O_data[6] term QZ end
    gate V0_ctr.O_data_0[6] term A end
    gate un1_noalloc_rdata[5] term A end
  end
  net V0_LO[6]
    gate V0_ctr.O_data[7] term QZ end
    gate V0_ctr.O_data_0[7] term A end
    gate un1_noalloc_rdata[6] term A end
  end
  net V0_LO[7]
    gate V0_ctr.O_data[8] term QZ end
    gate V0_ctr.O_data_0[8] term A end
    gate un1_noalloc_rdata[7] term A end
  end
  net N_9
    gate G_6 term Q end
    gate G_4 term B end
  end
  net N_11
    gate G_8 term Q end
    gate G_6 term A end
  end
  net N_16
    gate un3_freq_div_ctr_1.SUM0 term S end
    gate freq_div_ctr[0] term QD end
  end
  net N_17
    gate un3_freq_div_ctr_1.SUM1 term S end
    gate freq_div_ctr_6_0_and2[1] term A end
  end
  net N_18
    gate un3_freq_div_ctr_1.SUM2 term S end
    gate freq_div_ctr[2] term QD end
  end
  net N_19
    gate un3_freq_div_ctr_1.SUM3 term S end
    gate freq_div_ctr[3] term QD end
  end
  net N_20
    gate un3_freq_div_ctr_1.SUM4 term S end
    gate freq_div_ctr_6_0_and2[4] term A end
  end
  net N_21
    gate un3_freq_div_ctr_1.SUM5 term S end
    gate freq_div_ctr_6_0_and2[5] term A end
  end
  net N_22
    gate un3_freq_div_ctr_1.SUM6 term S end
    gate freq_div_ctr_6_0_and2[6] term A end
  end
  net N_23
    gate un3_freq_div_ctr_1.SUM7 term S end
    gate freq_div_ctr[7] term QD end
  end
  net N_24
    gate un3_freq_div_ctr_1.SUM8 term S end
    gate freq_div_ctr_6_0_and2[8] term A end
  end
  net N_27
    gate mon_freq_ctr_in_0 term Q end
    gate mon_freq_ctr_in_5 term B end
  end
  net N_30
    gate mon_freq_ctr_in_1 term Q end
    gate mon_freq_ctr_in_5 term A end
  end
  net N_33
    gate mon_freq_ctr_in_2 term Q end
    gate mon_freq_ctr_in_6 term A end
  end
  net N_39
    gate mon_freq_ctr_in_6 term Q end
    gate mon_freq_ctr_in term B end
  end
  net N_42
    gate mon_freq_ctr_in_7 term Q end
    gate mon_freq_ctr_in_8 term A end
  end
  net N_45
    gate mon_freq_ctr_in_8 term Q end
    gate mon_freq_ctr_in term A end
  end
  net noalloc_rdata_13[1]
    gate noalloc_rdata_13[1] term Q end
    gate idl_regs.r_data_0_0[1] term C end
  end
  net noalloc_rdata_18[0]
    gate noalloc_rdata_18[0] term Q end
    gate idl_regs.r_data_0_0[0] term C end
  end
  net GND
    gate OC_B_CNTRL_BC_48VDC_DC90 term D end
    gate OC_B_CNTRL_BC_48VDC term D end
    gate OC_SMC_CNTRL_JAG_SWITCHED_AC term D end
    gate OC_SMC_CNTRL_JAG_48VDC_ON term D end
    gate OC_B_SMC_CNTRL_BC_SWITCHED_AC term D end
    gate B_CNTRL_BC_48VDC term QC end
    gate B_CNTRL_BC_48VDC_DC90 term QC end
    gate B_SMC_CNTRL_BC_SWITCHED_AC term QC end
    gate freq_div_ctr[2] term QS end
    gate freq_div_ctr[1] term QS end
    gate freq_div_ctr[0] term QS end
    gate r15khz_clk term QS end
    gate freq_div_ctr[8] term QS end
    gate freq_div_ctr[7] term QS end
    gate freq_div_ctr[6] term QS end
    gate freq_div_ctr[5] term QS end
    gate freq_div_ctr[4] term QS end
    gate freq_div_ctr[3] term QS end
    gate gen_freq_ctr.O_data[9] term QS end
    gate gen_freq_ctr.O_data[8] term QS end
    gate gen_freq_ctr.O_data[7] term QS end
    gate gen_freq_ctr.O_data[6] term QS end
    gate gen_freq_ctr.O_data[5] term QS end
    gate gen_freq_ctr.O_data[4] term QS end
    gate gen_freq_ctr.O_data[3] term QS end
    gate gen_freq_ctr.O_data[2] term QS end
    gate gen_freq_ctr.O_data[1] term QS end
    gate gen_freq_ctr.O_data[0] term QS end
    gate maint_mon.shft_reg[1] term QS end
    gate maint_mon.shft_reg[0] term QS end
    gate maint_mon.O_falling_data term QS end
    gate maint_mon.O_rising_data term QS end
    gate gen_freq_ctr.shft_reg[0] term QS end
    gate gen_freq_ctr.O_data[23] term QS end
    gate gen_freq_ctr.O_data[22] term QS end
    gate gen_freq_ctr.O_data[21] term QS end
    gate gen_freq_ctr.O_data[20] term QS end
    gate gen_freq_ctr.O_data[19] term QS end
    gate gen_freq_ctr.O_data[18] term QS end
    gate gen_freq_ctr.O_data[17] term QS end
    gate gen_freq_ctr.O_data[16] term QS end
    gate gen_freq_ctr.O_data[15] term QS end
    gate gen_freq_ctr.O_data[14] term QS end
    gate gen_freq_ctr.O_data[13] term QS end
    gate gen_freq_ctr.O_data[12] term QS end
    gate gen_freq_ctr.O_data[11] term QS end
    gate gen_freq_ctr.O_data[10] term QS end
    gate gen_freq_ctr.ctr_reg[13] term QS end
    gate gen_freq_ctr.ctr_reg[12] term QS end
    gate gen_freq_ctr.ctr_reg[11] term QS end
    gate gen_freq_ctr.ctr_reg[10] term QS end
    gate gen_freq_ctr.ctr_reg[9] term QS end
    gate gen_freq_ctr.ctr_reg[8] term QS end
    gate gen_freq_ctr.ctr_reg[7] term QS end
    gate gen_freq_ctr.ctr_reg[6] term QS end
    gate gen_freq_ctr.ctr_reg[5] term QS end
    gate gen_freq_ctr.ctr_reg[4] term QS end
    gate gen_freq_ctr.ctr_reg[3] term QS end
    gate gen_freq_ctr.ctr_reg[2] term QS end
    gate gen_freq_ctr.ctr_reg[1] term QS end
    gate gen_freq_ctr.ctr_reg[0] term QS end
    gate gen_freq_ctr.shft_reg[1] term QS end
    gate gen_freq_ctr.ctr_reg[23] term QS end
    gate gen_freq_ctr.ctr_reg[22] term QS end
    gate gen_freq_ctr.ctr_reg[21] term QS end
    gate gen_freq_ctr.ctr_reg[20] term QS end
    gate gen_freq_ctr.ctr_reg[19] term QS end
    gate gen_freq_ctr.ctr_reg[18] term QS end
    gate gen_freq_ctr.ctr_reg[17] term QS end
    gate gen_freq_ctr.ctr_reg[16] term QS end
    gate gen_freq_ctr.ctr_reg[15] term QS end
    gate gen_freq_ctr.ctr_reg[14] term QS end
    gate MAIN_ctr.O_data[13] term QS end
    gate MAIN_ctr.O_data[12] term QS end
    gate MAIN_ctr.O_data[11] term QS end
    gate MAIN_ctr.O_data[10] term QS end
    gate MAIN_ctr.O_data[9] term QS end
    gate MAIN_ctr.O_data[8] term QS end
    gate MAIN_ctr.O_data[7] term QS end
    gate MAIN_ctr.ctr_reg[3] term QS end
    gate MAIN_ctr.ctr_reg[2] term QS end
    gate MAIN_ctr.ctr_reg[1] term QS end
    gate MAIN_ctr.ctr_reg[0] term QS end
    gate MAIN_ctr.shft_reg[1] term QS end
    gate MAIN_ctr.shft_reg[0] term QS end
    gate MAIN_ctr.O_data[22] term QS end
    gate MAIN_ctr.O_data[21] term QS end
    gate MAIN_ctr.O_data[20] term QS end
    gate MAIN_ctr.O_data[19] term QS end
    gate MAIN_ctr.O_data[18] term QS end
    gate MAIN_ctr.O_data[17] term QS end
    gate MAIN_ctr.O_data[16] term QS end
    gate MAIN_ctr.O_data[15] term QS end
    gate MAIN_ctr.O_data[14] term QS end
    gate MAIN_ctr.ctr_reg[18] term QS end
    gate MAIN_ctr.ctr_reg[17] term QS end
    gate MAIN_ctr.ctr_reg[16] term QS end
    gate MAIN_ctr.ctr_reg[15] term QS end
    gate MAIN_ctr.ctr_reg[14] term QS end
    gate MAIN_ctr.ctr_reg[13] term QS end
    gate MAIN_ctr.ctr_reg[12] term QS end
    gate MAIN_ctr.ctr_reg[11] term QS end
    gate MAIN_ctr.ctr_reg[10] term QS end
    gate MAIN_ctr.ctr_reg[9] term QS end
    gate MAIN_ctr.ctr_reg[8] term QS end
    gate MAIN_ctr.ctr_reg[7] term QS end
    gate MAIN_ctr.ctr_reg[6] term QS end
    gate MAIN_ctr.ctr_reg[5] term QS end
    gate MAIN_ctr.ctr_reg[4] term QS end
    gate MAIN_ctr.ctr_reg[22] term QS end
    gate MAIN_ctr.ctr_reg[21] term QS end
    gate MAIN_ctr.ctr_reg[20] term QS end
    gate MAIN_ctr.ctr_reg[19] term QS end
    gate I2_ctr.O_data[15] term QS end
    gate I2_ctr.O_data[14] term QS end
    gate I2_ctr.O_data[13] term QS end
    gate I2_ctr.O_data[12] term QS end
    gate I2_ctr.O_data[11] term QS end
    gate I2_ctr.O_data[10] term QS end
    gate I2_ctr.O_data[9] term QS end
    gate I2_ctr.O_data[8] term QS end
    gate I2_ctr.O_data[7] term QS end
    gate I2_ctr.O_data[6] term QS end
    gate I2_ctr.O_data[5] term QS end
    gate I2_ctr.O_data[4] term QS end
    gate I2_ctr.O_data[3] term QS end
    gate I2_ctr.O_data[2] term QS end
    gate I2_ctr.O_data[1] term QS end
    gate I2_ctr.ctr_reg[11] term QS end
    gate I2_ctr.ctr_reg[10] term QS end
    gate I2_ctr.ctr_reg[9] term QS end
    gate I2_ctr.ctr_reg[8] term QS end
    gate I2_ctr.ctr_reg[7] term QS end
    gate I2_ctr.ctr_reg[6] term QS end
    gate I2_ctr.ctr_reg[5] term QS end
    gate I2_ctr.ctr_reg[4] term QS end
    gate I2_ctr.ctr_reg[3] term QS end
    gate I2_ctr.ctr_reg[2] term QS end
    gate I2_ctr.ctr_reg[1] term QS end
    gate I2_ctr.ctr_reg[0] term QS end
    gate I2_ctr.shft_reg[1] term QS end
    gate I2_ctr.shft_reg[0] term QS end
    gate I2_ctr.O_data[16] term QS end
    gate I2_ctr.ctr_reg[16] term QS end
    gate I2_ctr.ctr_reg[15] term QS end
    gate I2_ctr.ctr_reg[14] term QS end
    gate I2_ctr.ctr_reg[13] term QS end
    gate I2_ctr.ctr_reg[12] term QS end
    gate I1_ctr.O_data[10] term QS end
    gate I1_ctr.O_data[9] term QS end
    gate I1_ctr.O_data[8] term QS end
    gate I1_ctr.O_data[7] term QS end
    gate I1_ctr.O_data[6] term QS end
    gate I1_ctr.O_data[5] term QS end
    gate I1_ctr.O_data[4] term QS end
    gate I1_ctr.O_data[3] term QS end
    gate I1_ctr.O_data[2] term QS end
    gate I1_ctr.O_data[1] term QS end
    gate I1_ctr.ctr_reg[6] term QS end
    gate I1_ctr.ctr_reg[5] term QS end
    gate I1_ctr.ctr_reg[4] term QS end
    gate I1_ctr.ctr_reg[3] term QS end
    gate I1_ctr.ctr_reg[2] term QS end
    gate I1_ctr.ctr_reg[1] term QS end
    gate I1_ctr.ctr_reg[0] term QS end
    gate I1_ctr.shft_reg[1] term QS end
    gate I1_ctr.shft_reg[0] term QS end
    gate I1_ctr.O_data[16] term QS end
    gate I1_ctr.O_data[15] term QS end
    gate I1_ctr.O_data[14] term QS end
    gate I1_ctr.O_data[13] term QS end
    gate I1_ctr.O_data[12] term QS end
    gate I1_ctr.O_data[11] term QS end
    gate I1_ctr.ctr_reg[16] term QS end
    gate I1_ctr.ctr_reg[15] term QS end
    gate I1_ctr.ctr_reg[14] term QS end
    gate I1_ctr.ctr_reg[13] term QS end
    gate I1_ctr.ctr_reg[12] term QS end
    gate I1_ctr.ctr_reg[11] term QS end
    gate I1_ctr.ctr_reg[10] term QS end
    gate I1_ctr.ctr_reg[9] term QS end
    gate I1_ctr.ctr_reg[8] term QS end
    gate I1_ctr.ctr_reg[7] term QS end
    gate V0_ctr.O_data[5] term QS end
    gate V0_ctr.O_data[4] term QS end
    gate V0_ctr.O_data[3] term QS end
    gate V0_ctr.O_data[2] term QS end
    gate V0_ctr.O_data[1] term QS end
    gate V0_ctr.ctr_reg[1] term QS end
    gate V0_ctr.ctr_reg[0] term QS end
    gate V0_ctr.shft_reg[1] term QS end
    gate V0_ctr.shft_reg[0] term QS end
    gate V0_ctr.O_data[16] term QS end
    gate V0_ctr.O_data[15] term QS end
    gate V0_ctr.O_data[14] term QS end
    gate V0_ctr.O_data[13] term QS end
    gate V0_ctr.O_data[12] term QS end
    gate V0_ctr.O_data[11] term QS end
    gate V0_ctr.O_data[10] term QS end
    gate V0_ctr.O_data[9] term QS end
    gate V0_ctr.O_data[8] term QS end
    gate V0_ctr.O_data[7] term QS end
    gate V0_ctr.O_data[6] term QS end
    gate V0_ctr.ctr_reg[16] term QS end
    gate V0_ctr.ctr_reg[15] term QS end
    gate V0_ctr.ctr_reg[14] term QS end
    gate V0_ctr.ctr_reg[13] term QS end
    gate V0_ctr.ctr_reg[12] term QS end
    gate V0_ctr.ctr_reg[11] term QS end
    gate V0_ctr.ctr_reg[10] term QS end
    gate V0_ctr.ctr_reg[9] term QS end
    gate V0_ctr.ctr_reg[8] term QS end
    gate V0_ctr.ctr_reg[7] term QS end
    gate V0_ctr.ctr_reg[6] term QS end
    gate V0_ctr.ctr_reg[5] term QS end
    gate V0_ctr.ctr_reg[4] term QS end
    gate V0_ctr.ctr_reg[3] term QS end
    gate V0_ctr.ctr_reg[2] term QS end
    gate idl_regs.V48_ENABLE_ON term QS end
    gate idl_regs.V48_ENABLE_ON term QR end
    gate idl_regs.K1_ENABLE_ON term QS end
    gate idl_regs.K1_ENABLE_ON term QR end
    gate v0_sr.clkedge term QS end
    gate v0_sr.detedge term QS end
    gate i1_sr.clkedge term QS end
    gate i1_sr.detedge term QS end
    gate i2_sr.clkedge term QS end
    gate i2_sr.detedge term QS end
    gate main_sr.clkedge term QS end
    gate main_sr.detedge term QS end
    gate gen_freq_sr.clkedge term QS end
    gate gen_freq_sr.detedge term QS end
    gate I1_ctr.un6_ctr_reg_1.SUM0 term NE4 end
    gate I1_ctr.un6_ctr_reg_1.SUM0 term NE5 end
    gate I1_ctr.un6_ctr_reg_1.SUM1 term NE4 end
    gate I1_ctr.un6_ctr_reg_1.SUM1 term NE5 end
    gate I1_ctr.un6_ctr_reg_1.SUM2 term NE4 end
    gate I1_ctr.un6_ctr_reg_1.SUM2 term NE5 end
    gate I1_ctr.un6_ctr_reg_1.SUM3 term NE4 end
    gate I1_ctr.un6_ctr_reg_1.SUM3 term NE5 end
    gate I1_ctr.un6_ctr_reg_1.SUM4 term NE4 end
    gate I1_ctr.un6_ctr_reg_1.SUM4 term NE5 end
    gate I1_ctr.un6_ctr_reg_1.SUM5 term NE5 end
    gate I1_ctr.un6_ctr_reg_1.SUM5 term NE4 end
    gate I1_ctr.un6_ctr_reg_1.SUM6 term NE4 end
    gate I1_ctr.un6_ctr_reg_1.SUM6 term NE5 end
    gate I1_ctr.un6_ctr_reg_1.SUM7 term NE4 end
    gate I1_ctr.un6_ctr_reg_1.SUM7 term NE5 end
    gate I1_ctr.un6_ctr_reg_1.SUM8 term NE5 end
    gate I1_ctr.un6_ctr_reg_1.SUM8 term NE4 end
    gate I1_ctr.un6_ctr_reg_1.SUM9 term NE4 end
    gate I1_ctr.un6_ctr_reg_1.SUM9 term NE5 end
    gate I1_ctr.un6_ctr_reg_1.SUM10 term NE4 end
    gate I1_ctr.un6_ctr_reg_1.SUM10 term NE5 end
    gate I1_ctr.un6_ctr_reg_1.SUM11 term NE4 end
    gate I1_ctr.un6_ctr_reg_1.SUM11 term NE5 end
    gate I1_ctr.un6_ctr_reg_1.SUM12 term NE4 end
    gate I1_ctr.un6_ctr_reg_1.SUM12 term NE5 end
    gate I1_ctr.un6_ctr_reg_1.SUM13 term NE5 end
    gate I1_ctr.un6_ctr_reg_1.SUM13 term NE4 end
    gate I1_ctr.un6_ctr_reg_1.SUM14 term NE4 end
    gate I1_ctr.un6_ctr_reg_1.SUM14 term NE5 end
    gate I1_ctr.un6_ctr_reg_1.SUM15 term NE5 end
    gate I1_ctr.un6_ctr_reg_1.SUM15 term NE4 end
    gate I1_ctr.un6_ctr_reg_1.SUM16 term NE4 end
    gate I1_ctr.un6_ctr_reg_1.SUM16 term NE5 end
    gate I2_ctr.un6_ctr_reg_1.SUM0 term NE4 end
    gate I2_ctr.un6_ctr_reg_1.SUM0 term NE5 end
    gate I2_ctr.un6_ctr_reg_1.SUM1 term NE5 end
    gate I2_ctr.un6_ctr_reg_1.SUM1 term NE4 end
    gate I2_ctr.un6_ctr_reg_1.SUM2 term NE4 end
    gate I2_ctr.un6_ctr_reg_1.SUM2 term NE5 end
    gate I2_ctr.un6_ctr_reg_1.SUM3 term NE4 end
    gate I2_ctr.un6_ctr_reg_1.SUM3 term NE5 end
    gate I2_ctr.un6_ctr_reg_1.SUM4 term NE4 end
    gate I2_ctr.un6_ctr_reg_1.SUM4 term NE5 end
    gate I2_ctr.un6_ctr_reg_1.SUM5 term NE5 end
    gate I2_ctr.un6_ctr_reg_1.SUM5 term NE4 end
    gate I2_ctr.un6_ctr_reg_1.SUM6 term NE4 end
    gate I2_ctr.un6_ctr_reg_1.SUM6 term NE5 end
    gate I2_ctr.un6_ctr_reg_1.SUM7 term NE5 end
    gate I2_ctr.un6_ctr_reg_1.SUM7 term NE4 end
    gate I2_ctr.un6_ctr_reg_1.SUM8 term NE4 end
    gate I2_ctr.un6_ctr_reg_1.SUM8 term NE5 end
    gate I2_ctr.un6_ctr_reg_1.SUM9 term NE5 end
    gate I2_ctr.un6_ctr_reg_1.SUM9 term NE4 end
    gate I2_ctr.un6_ctr_reg_1.SUM10 term NE4 end
    gate I2_ctr.un6_ctr_reg_1.SUM10 term NE5 end
    gate I2_ctr.un6_ctr_reg_1.SUM11 term NE4 end
    gate I2_ctr.un6_ctr_reg_1.SUM11 term NE5 end
    gate I2_ctr.un6_ctr_reg_1.SUM12 term NE4 end
    gate I2_ctr.un6_ctr_reg_1.SUM12 term NE5 end
    gate I2_ctr.un6_ctr_reg_1.SUM13 term NE5 end
    gate I2_ctr.un6_ctr_reg_1.SUM13 term NE4 end
    gate I2_ctr.un6_ctr_reg_1.SUM14 term NE4 end
    gate I2_ctr.un6_ctr_reg_1.SUM14 term NE5 end
    gate I2_ctr.un6_ctr_reg_1.SUM15 term NE4 end
    gate I2_ctr.un6_ctr_reg_1.SUM15 term NE5 end
    gate I2_ctr.un6_ctr_reg_1.SUM16 term NE4 end
    gate I2_ctr.un6_ctr_reg_1.SUM16 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM0 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM0 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM1 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM1 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM2 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM2 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM3 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM3 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM4 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM4 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM5 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM5 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM6 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM6 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM7 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM7 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM8 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM8 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM9 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM9 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM10 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM10 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM11 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM11 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM12 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM12 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM13 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM13 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM14 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM14 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM15 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM15 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM16 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM16 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM17 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM17 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM18 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM18 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM19 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM19 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM20 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM20 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM21 term NE4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM21 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM22 term NE5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM22 term NE4 end
    gate V0_ctr.un6_ctr_reg_1.SUM0 term NE4 end
    gate V0_ctr.un6_ctr_reg_1.SUM0 term NE5 end
    gate V0_ctr.un6_ctr_reg_1.SUM1 term NE4 end
    gate V0_ctr.un6_ctr_reg_1.SUM1 term NE5 end
    gate V0_ctr.un6_ctr_reg_1.SUM2 term NE4 end
    gate V0_ctr.un6_ctr_reg_1.SUM2 term NE5 end
    gate V0_ctr.un6_ctr_reg_1.SUM3 term NE5 end
    gate V0_ctr.un6_ctr_reg_1.SUM3 term NE4 end
    gate V0_ctr.un6_ctr_reg_1.SUM4 term NE4 end
    gate V0_ctr.un6_ctr_reg_1.SUM4 term NE5 end
    gate V0_ctr.un6_ctr_reg_1.SUM5 term NE4 end
    gate V0_ctr.un6_ctr_reg_1.SUM5 term NE5 end
    gate V0_ctr.un6_ctr_reg_1.SUM6 term NE4 end
    gate V0_ctr.un6_ctr_reg_1.SUM6 term NE5 end
    gate V0_ctr.un6_ctr_reg_1.SUM7 term NE5 end
    gate V0_ctr.un6_ctr_reg_1.SUM7 term NE4 end
    gate V0_ctr.un6_ctr_reg_1.SUM8 term NE4 end
    gate V0_ctr.un6_ctr_reg_1.SUM8 term NE5 end
    gate V0_ctr.un6_ctr_reg_1.SUM9 term NE4 end
    gate V0_ctr.un6_ctr_reg_1.SUM9 term NE5 end
    gate V0_ctr.un6_ctr_reg_1.SUM10 term NE4 end
    gate V0_ctr.un6_ctr_reg_1.SUM10 term NE5 end
    gate V0_ctr.un6_ctr_reg_1.SUM11 term NE5 end
    gate V0_ctr.un6_ctr_reg_1.SUM11 term NE4 end
    gate V0_ctr.un6_ctr_reg_1.SUM12 term NE4 end
    gate V0_ctr.un6_ctr_reg_1.SUM12 term NE5 end
    gate V0_ctr.un6_ctr_reg_1.SUM13 term NE4 end
    gate V0_ctr.un6_ctr_reg_1.SUM13 term NE5 end
    gate V0_ctr.un6_ctr_reg_1.SUM14 term NE5 end
    gate V0_ctr.un6_ctr_reg_1.SUM14 term NE4 end
    gate V0_ctr.un6_ctr_reg_1.SUM15 term NE5 end
    gate V0_ctr.un6_ctr_reg_1.SUM15 term NE4 end
    gate V0_ctr.un6_ctr_reg_1.SUM16 term NE5 end
    gate V0_ctr.un6_ctr_reg_1.SUM16 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM0 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM0 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM1 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM1 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM2 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM2 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM3 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM3 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM4 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM4 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM5 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM5 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM6 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM6 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM7 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM7 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM8 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM8 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM9 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM9 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM10 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM10 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM11 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM11 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM12 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM12 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM13 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM13 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM14 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM14 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM15 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM15 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM16 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM16 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM17 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM17 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM18 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM18 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM19 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM19 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM20 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM20 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM21 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM21 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM22 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM22 term NE5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM23 term NE4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM23 term NE5 end
    gate un3_freq_div_ctr_1.SUM0 term NE4 end
    gate un3_freq_div_ctr_1.SUM0 term NE5 end
    gate un3_freq_div_ctr_1.SUM1 term NE4 end
    gate un3_freq_div_ctr_1.SUM1 term NE5 end
    gate un3_freq_div_ctr_1.SUM2 term NE5 end
    gate un3_freq_div_ctr_1.SUM2 term NE4 end
    gate un3_freq_div_ctr_1.SUM3 term NE4 end
    gate un3_freq_div_ctr_1.SUM3 term NE5 end
    gate un3_freq_div_ctr_1.SUM4 term NE4 end
    gate un3_freq_div_ctr_1.SUM4 term NE5 end
    gate un3_freq_div_ctr_1.SUM5 term NE4 end
    gate un3_freq_div_ctr_1.SUM5 term NE5 end
    gate un3_freq_div_ctr_1.SUM6 term NE4 end
    gate un3_freq_div_ctr_1.SUM6 term NE5 end
    gate un3_freq_div_ctr_1.SUM7 term NE4 end
    gate un3_freq_div_ctr_1.SUM7 term NE5 end
    gate un3_freq_div_ctr_1.SUM8 term NE5 end
    gate un3_freq_div_ctr_1.SUM8 term NE4 end
  end
  net SMC_CNTRL_JAG_SWITCHED_AC
    gate B_SMC_CNTRL_BC_SWITCHED_AC term QZ end
    gate OC_SMC_CNTRL_JAG_SWITCHED_AC term E end
    gate OC_B_SMC_CNTRL_BC_SWITCHED_AC term E end
    gate B_SMC_CNTRL_BC_SWITCHED_AC term FB end
  end
  net VCC
    gate I1_ctr.un6_ctr_reg_1.SUM0 term E3 end
    gate I1_ctr.un6_ctr_reg_1.SUM0 term E1 end
    gate I1_ctr.un6_ctr_reg_1.SUM0 term E2 end
    gate I1_ctr.un6_ctr_reg_1.SUM1 term E2 end
    gate I1_ctr.un6_ctr_reg_1.SUM1 term E3 end
    gate I1_ctr.un6_ctr_reg_1.SUM2 term E2 end
    gate I1_ctr.un6_ctr_reg_1.SUM2 term E3 end
    gate I1_ctr.un6_ctr_reg_1.SUM3 term E2 end
    gate I1_ctr.un6_ctr_reg_1.SUM3 term E3 end
    gate I1_ctr.un6_ctr_reg_1.SUM4 term E3 end
    gate I1_ctr.un6_ctr_reg_1.SUM4 term E2 end
    gate I1_ctr.un6_ctr_reg_1.SUM5 term E3 end
    gate I1_ctr.un6_ctr_reg_1.SUM5 term E2 end
    gate I1_ctr.un6_ctr_reg_1.SUM6 term E2 end
    gate I1_ctr.un6_ctr_reg_1.SUM6 term E3 end
    gate I1_ctr.un6_ctr_reg_1.SUM7 term E2 end
    gate I1_ctr.un6_ctr_reg_1.SUM7 term E3 end
    gate I1_ctr.un6_ctr_reg_1.SUM8 term E3 end
    gate I1_ctr.un6_ctr_reg_1.SUM8 term E2 end
    gate I1_ctr.un6_ctr_reg_1.SUM9 term E2 end
    gate I1_ctr.un6_ctr_reg_1.SUM9 term E3 end
    gate I1_ctr.un6_ctr_reg_1.SUM10 term E2 end
    gate I1_ctr.un6_ctr_reg_1.SUM10 term E3 end
    gate I1_ctr.un6_ctr_reg_1.SUM11 term E3 end
    gate I1_ctr.un6_ctr_reg_1.SUM11 term E2 end
    gate I1_ctr.un6_ctr_reg_1.SUM12 term E3 end
    gate I1_ctr.un6_ctr_reg_1.SUM12 term E2 end
    gate I1_ctr.un6_ctr_reg_1.SUM13 term E3 end
    gate I1_ctr.un6_ctr_reg_1.SUM13 term E2 end
    gate I1_ctr.un6_ctr_reg_1.SUM14 term E2 end
    gate I1_ctr.un6_ctr_reg_1.SUM14 term E3 end
    gate I1_ctr.un6_ctr_reg_1.SUM15 term E2 end
    gate I1_ctr.un6_ctr_reg_1.SUM15 term E3 end
    gate I1_ctr.un6_ctr_reg_1.SUM16 term E2 end
    gate I1_ctr.un6_ctr_reg_1.SUM16 term E3 end
    gate I2_ctr.un6_ctr_reg_1.SUM0 term E2 end
    gate I2_ctr.un6_ctr_reg_1.SUM0 term E3 end
    gate I2_ctr.un6_ctr_reg_1.SUM0 term E1 end
    gate I2_ctr.un6_ctr_reg_1.SUM1 term E2 end
    gate I2_ctr.un6_ctr_reg_1.SUM1 term E3 end
    gate I2_ctr.un6_ctr_reg_1.SUM2 term E2 end
    gate I2_ctr.un6_ctr_reg_1.SUM2 term E3 end
    gate I2_ctr.un6_ctr_reg_1.SUM3 term E3 end
    gate I2_ctr.un6_ctr_reg_1.SUM3 term E2 end
    gate I2_ctr.un6_ctr_reg_1.SUM4 term E3 end
    gate I2_ctr.un6_ctr_reg_1.SUM4 term E2 end
    gate I2_ctr.un6_ctr_reg_1.SUM5 term E2 end
    gate I2_ctr.un6_ctr_reg_1.SUM5 term E3 end
    gate I2_ctr.un6_ctr_reg_1.SUM6 term E2 end
    gate I2_ctr.un6_ctr_reg_1.SUM6 term E3 end
    gate I2_ctr.un6_ctr_reg_1.SUM7 term E3 end
    gate I2_ctr.un6_ctr_reg_1.SUM7 term E2 end
    gate I2_ctr.un6_ctr_reg_1.SUM8 term E2 end
    gate I2_ctr.un6_ctr_reg_1.SUM8 term E3 end
    gate I2_ctr.un6_ctr_reg_1.SUM9 term E2 end
    gate I2_ctr.un6_ctr_reg_1.SUM9 term E3 end
    gate I2_ctr.un6_ctr_reg_1.SUM10 term E2 end
    gate I2_ctr.un6_ctr_reg_1.SUM10 term E3 end
    gate I2_ctr.un6_ctr_reg_1.SUM11 term E2 end
    gate I2_ctr.un6_ctr_reg_1.SUM11 term E3 end
    gate I2_ctr.un6_ctr_reg_1.SUM12 term E2 end
    gate I2_ctr.un6_ctr_reg_1.SUM12 term E3 end
    gate I2_ctr.un6_ctr_reg_1.SUM13 term E2 end
    gate I2_ctr.un6_ctr_reg_1.SUM13 term E3 end
    gate I2_ctr.un6_ctr_reg_1.SUM14 term E3 end
    gate I2_ctr.un6_ctr_reg_1.SUM14 term E2 end
    gate I2_ctr.un6_ctr_reg_1.SUM15 term E2 end
    gate I2_ctr.un6_ctr_reg_1.SUM15 term E3 end
    gate I2_ctr.un6_ctr_reg_1.SUM16 term E2 end
    gate I2_ctr.un6_ctr_reg_1.SUM16 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM0 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM0 term E1 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM0 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM1 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM1 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM2 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM2 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM3 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM3 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM4 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM4 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM5 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM5 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM6 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM6 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM7 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM7 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM8 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM8 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM9 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM9 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM10 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM10 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM11 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM11 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM12 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM12 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM13 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM13 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM14 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM14 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM15 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM15 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM16 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM16 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM17 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM17 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM18 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM18 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM19 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM19 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM20 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM20 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM21 term E2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM21 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM22 term E3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM22 term E2 end
    gate V0_ctr.un6_ctr_reg_1.SUM0 term E2 end
    gate V0_ctr.un6_ctr_reg_1.SUM0 term E1 end
    gate V0_ctr.un6_ctr_reg_1.SUM0 term E3 end
    gate V0_ctr.un6_ctr_reg_1.SUM1 term E2 end
    gate V0_ctr.un6_ctr_reg_1.SUM1 term E3 end
    gate V0_ctr.un6_ctr_reg_1.SUM2 term E3 end
    gate V0_ctr.un6_ctr_reg_1.SUM2 term E2 end
    gate V0_ctr.un6_ctr_reg_1.SUM3 term E3 end
    gate V0_ctr.un6_ctr_reg_1.SUM3 term E2 end
    gate V0_ctr.un6_ctr_reg_1.SUM4 term E2 end
    gate V0_ctr.un6_ctr_reg_1.SUM4 term E3 end
    gate V0_ctr.un6_ctr_reg_1.SUM5 term E2 end
    gate V0_ctr.un6_ctr_reg_1.SUM5 term E3 end
    gate V0_ctr.un6_ctr_reg_1.SUM6 term E3 end
    gate V0_ctr.un6_ctr_reg_1.SUM6 term E2 end
    gate V0_ctr.un6_ctr_reg_1.SUM7 term E3 end
    gate V0_ctr.un6_ctr_reg_1.SUM7 term E2 end
    gate V0_ctr.un6_ctr_reg_1.SUM8 term E2 end
    gate V0_ctr.un6_ctr_reg_1.SUM8 term E3 end
    gate V0_ctr.un6_ctr_reg_1.SUM9 term E2 end
    gate V0_ctr.un6_ctr_reg_1.SUM9 term E3 end
    gate V0_ctr.un6_ctr_reg_1.SUM10 term E2 end
    gate V0_ctr.un6_ctr_reg_1.SUM10 term E3 end
    gate V0_ctr.un6_ctr_reg_1.SUM11 term E3 end
    gate V0_ctr.un6_ctr_reg_1.SUM11 term E2 end
    gate V0_ctr.un6_ctr_reg_1.SUM12 term E2 end
    gate V0_ctr.un6_ctr_reg_1.SUM12 term E3 end
    gate V0_ctr.un6_ctr_reg_1.SUM13 term E3 end
    gate V0_ctr.un6_ctr_reg_1.SUM13 term E2 end
    gate V0_ctr.un6_ctr_reg_1.SUM14 term E3 end
    gate V0_ctr.un6_ctr_reg_1.SUM14 term E2 end
    gate V0_ctr.un6_ctr_reg_1.SUM15 term E2 end
    gate V0_ctr.un6_ctr_reg_1.SUM15 term E3 end
    gate V0_ctr.un6_ctr_reg_1.SUM16 term E2 end
    gate V0_ctr.un6_ctr_reg_1.SUM16 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM0 term E1 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM0 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM0 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM1 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM1 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM2 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM2 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM3 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM3 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM4 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM4 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM5 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM5 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM6 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM6 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM7 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM7 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM8 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM8 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM9 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM9 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM10 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM10 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM11 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM11 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM12 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM12 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM13 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM13 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM14 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM14 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM15 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM15 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM16 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM16 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM17 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM17 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM18 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM18 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM19 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM19 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM20 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM20 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM21 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM21 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM22 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM22 term E3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM23 term E2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM23 term E3 end
    gate un3_freq_div_ctr_1.SUM0 term E1 end
    gate un3_freq_div_ctr_1.SUM0 term E2 end
    gate un3_freq_div_ctr_1.SUM0 term E3 end
    gate un3_freq_div_ctr_1.SUM1 term E2 end
    gate un3_freq_div_ctr_1.SUM1 term E3 end
    gate un3_freq_div_ctr_1.SUM2 term E2 end
    gate un3_freq_div_ctr_1.SUM2 term E3 end
    gate un3_freq_div_ctr_1.SUM3 term E2 end
    gate un3_freq_div_ctr_1.SUM3 term E3 end
    gate un3_freq_div_ctr_1.SUM4 term E2 end
    gate un3_freq_div_ctr_1.SUM4 term E3 end
    gate un3_freq_div_ctr_1.SUM5 term E2 end
    gate un3_freq_div_ctr_1.SUM5 term E3 end
    gate un3_freq_div_ctr_1.SUM6 term E2 end
    gate un3_freq_div_ctr_1.SUM6 term E3 end
    gate un3_freq_div_ctr_1.SUM7 term E2 end
    gate un3_freq_div_ctr_1.SUM7 term E3 end
    gate un3_freq_div_ctr_1.SUM8 term E2 end
    gate un3_freq_div_ctr_1.SUM8 term E3 end
  end
  net N_83
    gate G_65 term Q end
    gate gen_freq_ctr_in_0_and2 term D end
  end
  net N_85
    gate N_85_i term Q end
    gate r15khz_clk term QD end
  end
  net N_86
    gate G_68 term Q end
    gate mon_freq_ctr_in_sn.G_19_0_and2_0_and2 term B end
  end
  net N_87
    gate G_69 term Q end
    gate mon_freq_ctr_in_8 term S end
  end
  net N_89
    gate gen_freq_ctr_in_0_and2_0 term Q end
    gate gen_freq_ctr_in_0 term A end
  end
  net N_95
    gate mon_freq_ctr_in_sn.G_9_0_and2_0_and2 term Q end
    gate mon_freq_ctr_in_7 term S end
  end
  net N_96
    gate mon_freq_ctr_in_sn.G_19_0_and2_0_and2 term Q end
    gate mon_freq_ctr_in term S end
  end
  net freq_div_ctr_6[8]
    gate freq_div_ctr_6_0_and2[8] term Q end
    gate freq_div_ctr[8] term QD end
  end
  net freq_div_ctr_6[6]
    gate freq_div_ctr_6_0_and2[6] term Q end
    gate freq_div_ctr[6] term QD end
  end
  net freq_div_ctr_6[5]
    gate freq_div_ctr_6_0_and2[5] term Q end
    gate freq_div_ctr[5] term QD end
  end
  net freq_div_ctr_6[4]
    gate freq_div_ctr_6_0_and2[4] term Q end
    gate freq_div_ctr[4] term QD end
  end
  net freq_div_ctr_6[1]
    gate freq_div_ctr_6_0_and2[1] term Q end
    gate freq_div_ctr[1] term QD end
  end
  net valid_read
    gate valid_read_0_and2 term Q end
    gate BI_port0_p[0] term E end
    gate BI_port0_p[1] term E end
    gate BI_port0_p[2] term E end
    gate BI_port0_p[3] term E end
    gate BI_port0_p[4] term E end
    gate BI_port0_p[5] term E end
    gate BI_port0_p[6] term E end
    gate BI_port0_p[7] term E end
  end
  net wstb
    gate wstb_0_and2 term Q end
    gate idl_regs.G_470 term A end
    gate idl_regs.O_GEN_FREQ_CTR_MUX_wstb_0_and2_0_and2 term B end
  end
  net N_149
    gate G_99 term Q end
    gate noalloc_rdata_i_and2_0_498 term A end
  end
  net N_150
    gate G_100 term Q end
    gate noalloc_rdata_i_and2_0_498 term C end
  end
  net N_151
    gate N_151_i term Q end
    gate G_65 term A end
    gate N_151_i_0_p term A end
  end
  net N_152
    gate N_152_i term Q end
    gate G_65 term B end
    gate N_152_i_0_p term A end
  end
  net N_239
    gate N_239_i term Q end
    gate v0_sr.clkedge term QR end
    gate v0_sr.detedge term QR end
    gate i1_sr.clkedge term QR end
    gate i1_sr.detedge term QR end
    gate i2_sr.clkedge term QR end
    gate i2_sr.detedge term QR end
    gate main_sr.clkedge term QR end
    gate main_sr.detedge term QR end
    gate gen_freq_sr.clkedge term QR end
    gate gen_freq_sr.detedge term QR end
  end
  net N_240
    gate N_240_i term Q end
    gate B_CNTRL_BC_48VDC_DC90 term QR end
  end
  net N_241
    gate N_241_i term Q end
    gate V48_ON term QR end
    gate B_CNTRL_BC_48VDC term QS end
  end
  net N_242
    gate N_242_i term Q end
    gate B_SMC_CNTRL_BC_SWITCHED_AC term QS end
    gate K1_ON term QR end
  end
  net N_264
    gate un141_noalloc_rdata_0_and2[1] term Q end
    gate noalloc_rdata_i_and2_1_488 term D end
  end
  net N_267
    gate un121_noalloc_rdata_0_and2[2] term Q end
    gate idl_regs.r_data_0_0[2] term C end
  end
  net N_270
    gate un128_noalloc_rdata_0_and2[3] term Q end
    gate idl_regs.r_data_0_0[3] term C end
  end
  net N_273
    gate un108_noalloc_rdata_0_and2[0] term Q end
    gate noalloc_rdata_i_and2_0_498 term F end
  end
  net N_274
    gate un135_noalloc_rdata_0_and2[0] term Q end
    gate noalloc_rdata_i_and2_0_494 term E end
  end
  net N_276
    gate un174_noalloc_rdata_0_and2[0] term Q end
    gate noalloc_rdata_i_and2_0_494 term D end
  end
  net N_278
    gate un186_noalloc_rdata_0_and2[0] term Q end
    gate noalloc_rdata_i_and2_0_494 term F end
  end
  net un3_freq_div_ctr_1.CO1
    gate un3_freq_div_ctr_1.CO1 term Q end
    gate un3_freq_div_ctr_1.CO2 term A end
    gate un3_freq_div_ctr_1.SUM2 term E1 end
  end
  net un3_freq_div_ctr_1.CO2
    gate un3_freq_div_ctr_1.CO2 term Q end
    gate un3_freq_div_ctr_1.SUM3 term E1 end
  end
  net un3_freq_div_ctr_1.CO3
    gate un3_freq_div_ctr_1.CO6 term CO3 end
    gate un3_freq_div_ctr_1.CO4 term A end
    gate un3_freq_div_ctr_1.SUM4 term E1 end
  end
  net un3_freq_div_ctr_1.CO4
    gate un3_freq_div_ctr_1.CO4 term Q end
    gate un3_freq_div_ctr_1.CO5 term A end
    gate un3_freq_div_ctr_1.SUM5 term E1 end
  end
  net un3_freq_div_ctr_1.CO5
    gate un3_freq_div_ctr_1.CO5 term Q end
    gate un3_freq_div_ctr_1.SUM6 term E1 end
  end
  net un3_freq_div_ctr_1.CO6
    gate un3_freq_div_ctr_1.CO6 term CO6 end
    gate un3_freq_div_ctr_1.CO7 term A end
    gate un3_freq_div_ctr_1.SUM7 term E1 end
  end
  net un3_freq_div_ctr_1.CO7
    gate un3_freq_div_ctr_1.CO7 term Q end
    gate un3_freq_div_ctr_1.SUM8 term E1 end
  end
  net maint_mon.shft_reg[0]
    gate maint_mon.shft_reg[0] term QZ end
    gate maint_mon.shft_reg[1] term QD end
    gate maint_mon.O_rising_data_8_0_and2 term C end
    gate maint_mon.O_falling_data_8_0_and2 term A end
  end
  net maint_mon.shft_reg[1]
    gate maint_mon.shft_reg[1] term QZ end
    gate maint_mon.O_rising_data_8_0_and2 term A end
    gate maint_mon.O_falling_data_8_0_and2 term C end
  end
  net maint_mon.N_1
    gate maint_mon.O_rising_data_0 term Q end
    gate maint_mon.O_rising_data term QD end
  end
  net maint_mon.N_2
    gate maint_mon.O_falling_data_0 term Q end
    gate maint_mon.O_falling_data term QD end
  end
  net maint_mon.N_7
    gate maint_mon.un1_O_falling_data_0_and2 term Q end
    gate maint_mon.O_falling_data_0 term S end
  end
  net maint_mon.N_8
    gate maint_mon.un1_O_rising_data_0_and2 term Q end
    gate maint_mon.O_rising_data_0 term S end
  end
  net gen_freq_ctr.shft_reg[0]
    gate gen_freq_ctr.shft_reg[0] term QZ end
    gate gen_freq_ctr.shft_reg[1] term QD end
    gate gen_freq_ctr.start_ctr term B end
  end
  net gen_freq_ctr.shft_reg[1]
    gate gen_freq_ctr.shft_reg[1] term QZ end
    gate gen_freq_ctr.start_ctr term A end
  end
  net gen_freq_ctr.start_ctr
    gate gen_freq_ctr.start_ctr term Q end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2 term A end
    gate gen_freq_ctr.G_52 term C end
  end
  net gen_freq_ctr.ctr_reg[0]
    gate gen_freq_ctr.ctr_reg[0] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[0] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_359 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.CO1 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.CO6 term CI end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM0 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM1 term E1 end
  end
  net gen_freq_ctr.ctr_reg[1]
    gate gen_freq_ctr.ctr_reg[1] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[1] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_357 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.CO1 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO6 term A0 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM1 term A end
  end
  net gen_freq_ctr.ctr_reg[2]
    gate gen_freq_ctr.ctr_reg[2] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[2] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_366 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO2 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO6 term A1 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM2 term A end
  end
  net gen_freq_ctr.ctr_reg[3]
    gate gen_freq_ctr.ctr_reg[3] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[3] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_363 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO6 term A2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM3 term A end
  end
  net gen_freq_ctr.ctr_reg[4]
    gate gen_freq_ctr.ctr_reg[4] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[4] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_366 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.CO4 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO6 term A3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM4 term A end
  end
  net gen_freq_ctr.ctr_reg[5]
    gate gen_freq_ctr.ctr_reg[5] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[5] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_366 term D end
    gate gen_freq_ctr.un50_ctr_reg_1.CO5 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO6 term A4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM5 term A end
  end
  net gen_freq_ctr.ctr_reg[6]
    gate gen_freq_ctr.ctr_reg[6] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[6] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_357 term C end
    gate gen_freq_ctr.un50_ctr_reg_1.CO6 term A5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM6 term A end
  end
  net gen_freq_ctr.ctr_reg[7]
    gate gen_freq_ctr.ctr_reg[7] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[7] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_366 term C end
    gate gen_freq_ctr.un50_ctr_reg_1.CO7 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO12 term A0 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM7 term A end
  end
  net gen_freq_ctr.ctr_reg[8]
    gate gen_freq_ctr.ctr_reg[8] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[8] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_354 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO8 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO12 term A1 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM8 term A end
  end
  net gen_freq_ctr.ctr_reg[9]
    gate gen_freq_ctr.ctr_reg[9] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[9] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_357 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO12 term A2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM9 term A end
  end
  net gen_freq_ctr.ctr_reg[10]
    gate gen_freq_ctr.ctr_reg[10] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[10] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_354 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.CO10 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO12 term A3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM10 term A end
  end
  net gen_freq_ctr.ctr_reg[11]
    gate gen_freq_ctr.ctr_reg[11] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[11] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_361 term C end
    gate gen_freq_ctr.un50_ctr_reg_1.CO11 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO12 term A4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM11 term A end
  end
  net gen_freq_ctr.ctr_reg[12]
    gate gen_freq_ctr.ctr_reg[12] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[12] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_348 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO12 term A5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM12 term A end
  end
  net gen_freq_ctr.ctr_reg[13]
    gate gen_freq_ctr.ctr_reg[13] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[13] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_361 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO13 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO18 term A0 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM13 term A end
  end
  net gen_freq_ctr.ctr_reg[14]
    gate gen_freq_ctr.ctr_reg[14] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[14] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_352 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO14 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO18 term A1 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM14 term A end
  end
  net gen_freq_ctr.ctr_reg[15]
    gate gen_freq_ctr.ctr_reg[15] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[15] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_348 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.CO18 term A2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM15 term A end
  end
  net gen_freq_ctr.ctr_reg[16]
    gate gen_freq_ctr.ctr_reg[16] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[16] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_352 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.CO16 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO18 term A3 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM16 term A end
  end
  net gen_freq_ctr.ctr_reg[17]
    gate gen_freq_ctr.ctr_reg[17] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[17] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_362 term C end
    gate gen_freq_ctr.un50_ctr_reg_1.CO17 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO18 term A4 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM17 term A end
  end
  net gen_freq_ctr.ctr_reg[18]
    gate gen_freq_ctr.ctr_reg[18] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[18] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_358 term C end
    gate gen_freq_ctr.un50_ctr_reg_1.CO18 term A5 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM18 term A end
  end
  net gen_freq_ctr.ctr_reg[19]
    gate gen_freq_ctr.ctr_reg[19] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[19] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_362 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO19 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO21 term A0 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM19 term A end
  end
  net gen_freq_ctr.ctr_reg[20]
    gate gen_freq_ctr.ctr_reg[20] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[20] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_363 term C end
    gate gen_freq_ctr.un50_ctr_reg_1.CO20 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO21 term A1 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM20 term A end
  end
  net gen_freq_ctr.ctr_reg[21]
    gate gen_freq_ctr.ctr_reg[21] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[21] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_358 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.CO21 term A2 end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM21 term A end
  end
  net gen_freq_ctr.ctr_reg[22]
    gate gen_freq_ctr.ctr_reg[22] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[22] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_359 term C end
    gate gen_freq_ctr.un50_ctr_reg_1.CO22 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM22 term A end
  end
  net gen_freq_ctr.ctr_reg[23]
    gate gen_freq_ctr.ctr_reg[23] term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[23] term A end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_359 term B end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM23 term A end
  end
  net gen_freq_ctr.un1_I_clr_regs
    gate gen_freq_ctr.un1_I_clr_regs_0 term Q end
    gate I_569 term A end
    gate I_566 term A end
  end
  net gen_freq_ctr.N_1
    gate gen_freq_ctr.O_data_0[0] term Q end
    gate gen_freq_ctr.O_data[0] term QD end
  end
  net gen_freq_ctr.N_2
    gate gen_freq_ctr.O_data_0[1] term Q end
    gate gen_freq_ctr.O_data[1] term QD end
  end
  net gen_freq_ctr.N_3
    gate gen_freq_ctr.O_data_0[2] term Q end
    gate gen_freq_ctr.O_data[2] term QD end
  end
  net gen_freq_ctr.N_4
    gate gen_freq_ctr.O_data_0[3] term Q end
    gate gen_freq_ctr.O_data[3] term QD end
  end
  net gen_freq_ctr.N_5
    gate gen_freq_ctr.O_data_0[4] term Q end
    gate gen_freq_ctr.O_data[4] term QD end
  end
  net gen_freq_ctr.N_6
    gate gen_freq_ctr.O_data_0[5] term Q end
    gate gen_freq_ctr.O_data[5] term QD end
  end
  net gen_freq_ctr.N_7
    gate gen_freq_ctr.O_data_0[6] term Q end
    gate gen_freq_ctr.O_data[6] term QD end
  end
  net gen_freq_ctr.N_8
    gate gen_freq_ctr.O_data_0[7] term Q end
    gate gen_freq_ctr.O_data[7] term QD end
  end
  net gen_freq_ctr.N_9
    gate gen_freq_ctr.O_data_0[8] term Q end
    gate gen_freq_ctr.O_data[8] term QD end
  end
  net gen_freq_ctr.N_10
    gate gen_freq_ctr.O_data_0[9] term Q end
    gate gen_freq_ctr.O_data[9] term QD end
  end
  net gen_freq_ctr.N_11
    gate gen_freq_ctr.O_data_0[10] term Q end
    gate gen_freq_ctr.O_data[10] term QD end
  end
  net gen_freq_ctr.N_12
    gate gen_freq_ctr.O_data_0[11] term Q end
    gate gen_freq_ctr.O_data[11] term QD end
  end
  net gen_freq_ctr.N_13
    gate gen_freq_ctr.O_data_0[12] term Q end
    gate gen_freq_ctr.O_data[12] term QD end
  end
  net gen_freq_ctr.N_14
    gate gen_freq_ctr.O_data_0[13] term Q end
    gate gen_freq_ctr.O_data[13] term QD end
  end
  net gen_freq_ctr.N_15
    gate gen_freq_ctr.O_data_0[14] term Q end
    gate gen_freq_ctr.O_data[14] term QD end
  end
  net gen_freq_ctr.N_16
    gate gen_freq_ctr.O_data_0[15] term Q end
    gate gen_freq_ctr.O_data[15] term QD end
  end
  net gen_freq_ctr.N_17
    gate gen_freq_ctr.O_data_0[16] term Q end
    gate gen_freq_ctr.O_data[16] term QD end
  end
  net gen_freq_ctr.N_18
    gate gen_freq_ctr.O_data_0[17] term Q end
    gate gen_freq_ctr.O_data[17] term QD end
  end
  net gen_freq_ctr.N_19
    gate gen_freq_ctr.O_data_0[18] term Q end
    gate gen_freq_ctr.O_data[18] term QD end
  end
  net gen_freq_ctr.N_20
    gate gen_freq_ctr.O_data_0[19] term Q end
    gate gen_freq_ctr.O_data[19] term QD end
  end
  net gen_freq_ctr.N_21
    gate gen_freq_ctr.O_data_0[20] term Q end
    gate gen_freq_ctr.O_data[20] term QD end
  end
  net gen_freq_ctr.N_22
    gate gen_freq_ctr.O_data_0[21] term Q end
    gate gen_freq_ctr.O_data[21] term QD end
  end
  net gen_freq_ctr.N_23
    gate gen_freq_ctr.O_data_0[22] term Q end
    gate gen_freq_ctr.O_data[22] term QD end
  end
  net gen_freq_ctr.N_24
    gate gen_freq_ctr.O_data_0[23] term Q end
    gate gen_freq_ctr.O_data[23] term QD end
  end
  net gen_freq_ctr.N_25
    gate gen_freq_ctr.un50_ctr_reg_1.SUM0 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[0] term A end
  end
  net gen_freq_ctr.N_26
    gate gen_freq_ctr.un50_ctr_reg_1.SUM1 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[1] term A end
  end
  net gen_freq_ctr.N_27
    gate gen_freq_ctr.un50_ctr_reg_1.SUM2 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[2] term A end
  end
  net gen_freq_ctr.N_28
    gate gen_freq_ctr.un50_ctr_reg_1.SUM3 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[3] term A end
  end
  net gen_freq_ctr.N_29
    gate gen_freq_ctr.un50_ctr_reg_1.SUM4 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[4] term A end
  end
  net gen_freq_ctr.N_30
    gate gen_freq_ctr.un50_ctr_reg_1.SUM5 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[5] term A end
  end
  net gen_freq_ctr.N_31
    gate gen_freq_ctr.un50_ctr_reg_1.SUM6 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[6] term A end
  end
  net gen_freq_ctr.N_32
    gate gen_freq_ctr.un50_ctr_reg_1.SUM7 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[7] term A end
  end
  net gen_freq_ctr.N_33
    gate gen_freq_ctr.un50_ctr_reg_1.SUM8 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[8] term A end
  end
  net gen_freq_ctr.N_34
    gate gen_freq_ctr.un50_ctr_reg_1.SUM9 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[9] term A end
  end
  net gen_freq_ctr.N_35
    gate gen_freq_ctr.un50_ctr_reg_1.SUM10 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[10] term A end
  end
  net gen_freq_ctr.N_36
    gate gen_freq_ctr.un50_ctr_reg_1.SUM11 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[11] term A end
  end
  net gen_freq_ctr.N_37
    gate gen_freq_ctr.un50_ctr_reg_1.SUM12 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[12] term A end
  end
  net gen_freq_ctr.N_38
    gate gen_freq_ctr.un50_ctr_reg_1.SUM13 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[13] term A end
  end
  net gen_freq_ctr.N_39
    gate gen_freq_ctr.un50_ctr_reg_1.SUM14 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[14] term A end
  end
  net gen_freq_ctr.N_40
    gate gen_freq_ctr.un50_ctr_reg_1.SUM15 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[15] term A end
  end
  net gen_freq_ctr.N_41
    gate gen_freq_ctr.un50_ctr_reg_1.SUM16 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[16] term A end
  end
  net gen_freq_ctr.N_42
    gate gen_freq_ctr.un50_ctr_reg_1.SUM17 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[17] term A end
  end
  net gen_freq_ctr.N_43
    gate gen_freq_ctr.un50_ctr_reg_1.SUM18 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[18] term A end
  end
  net gen_freq_ctr.N_44
    gate gen_freq_ctr.un50_ctr_reg_1.SUM19 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[19] term A end
  end
  net gen_freq_ctr.N_45
    gate gen_freq_ctr.un50_ctr_reg_1.SUM20 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[20] term A end
  end
  net gen_freq_ctr.N_46
    gate gen_freq_ctr.un50_ctr_reg_1.SUM21 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[21] term A end
  end
  net gen_freq_ctr.N_47
    gate gen_freq_ctr.un50_ctr_reg_1.SUM22 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[22] term A end
  end
  net gen_freq_ctr.N_48
    gate gen_freq_ctr.un50_ctr_reg_1.SUM23 term S end
    gate gen_freq_ctr.ctr_reg_24_0_and2[23] term A end
  end
  net gen_freq_ctr.N_124
    gate gen_freq_ctr.un1_I_clr_regs_0_and2 term Q end
    gate gen_freq_ctr.un1_I_clr_regs_0 term B end
  end
  net gen_freq_ctr.N_151
    gate gen_freq_ctr.G_52 term Q end
    gate I_565 term A end
    gate I_562 term A end
  end
  net gen_freq_ctr.ctr_reg_24[23]
    gate gen_freq_ctr.ctr_reg_24_0_and2[23] term Q end
    gate gen_freq_ctr.ctr_reg[23] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[22]
    gate gen_freq_ctr.ctr_reg_24_0_and2[22] term Q end
    gate gen_freq_ctr.ctr_reg[22] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[21]
    gate gen_freq_ctr.ctr_reg_24_0_and2[21] term Q end
    gate gen_freq_ctr.ctr_reg[21] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[20]
    gate gen_freq_ctr.ctr_reg_24_0_and2[20] term Q end
    gate gen_freq_ctr.ctr_reg[20] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[19]
    gate gen_freq_ctr.ctr_reg_24_0_and2[19] term Q end
    gate gen_freq_ctr.ctr_reg[19] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[18]
    gate gen_freq_ctr.ctr_reg_24_0_and2[18] term Q end
    gate gen_freq_ctr.ctr_reg[18] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[17]
    gate gen_freq_ctr.ctr_reg_24_0_and2[17] term Q end
    gate gen_freq_ctr.ctr_reg[17] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[16]
    gate gen_freq_ctr.ctr_reg_24_0_and2[16] term Q end
    gate gen_freq_ctr.ctr_reg[16] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[15]
    gate gen_freq_ctr.ctr_reg_24_0_and2[15] term Q end
    gate gen_freq_ctr.ctr_reg[15] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[14]
    gate gen_freq_ctr.ctr_reg_24_0_and2[14] term Q end
    gate gen_freq_ctr.ctr_reg[14] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[13]
    gate gen_freq_ctr.ctr_reg_24_0_and2[13] term Q end
    gate gen_freq_ctr.ctr_reg[13] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[12]
    gate gen_freq_ctr.ctr_reg_24_0_and2[12] term Q end
    gate gen_freq_ctr.ctr_reg[12] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[11]
    gate gen_freq_ctr.ctr_reg_24_0_and2[11] term Q end
    gate gen_freq_ctr.ctr_reg[11] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[10]
    gate gen_freq_ctr.ctr_reg_24_0_and2[10] term Q end
    gate gen_freq_ctr.ctr_reg[10] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[9]
    gate gen_freq_ctr.ctr_reg_24_0_and2[9] term Q end
    gate gen_freq_ctr.ctr_reg[9] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[8]
    gate gen_freq_ctr.ctr_reg_24_0_and2[8] term Q end
    gate gen_freq_ctr.ctr_reg[8] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[7]
    gate gen_freq_ctr.ctr_reg_24_0_and2[7] term Q end
    gate gen_freq_ctr.ctr_reg[7] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[6]
    gate gen_freq_ctr.ctr_reg_24_0_and2[6] term Q end
    gate gen_freq_ctr.ctr_reg[6] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[5]
    gate gen_freq_ctr.ctr_reg_24_0_and2[5] term Q end
    gate gen_freq_ctr.ctr_reg[5] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[4]
    gate gen_freq_ctr.ctr_reg_24_0_and2[4] term Q end
    gate gen_freq_ctr.ctr_reg[4] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[3]
    gate gen_freq_ctr.ctr_reg_24_0_and2[3] term Q end
    gate gen_freq_ctr.ctr_reg[3] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[2]
    gate gen_freq_ctr.ctr_reg_24_0_and2[2] term Q end
    gate gen_freq_ctr.ctr_reg[2] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[1]
    gate gen_freq_ctr.ctr_reg_24_0_and2[1] term Q end
    gate gen_freq_ctr.ctr_reg[1] term QD end
  end
  net gen_freq_ctr.ctr_reg_24[0]
    gate gen_freq_ctr.ctr_reg_24_0_and2[0] term Q end
    gate gen_freq_ctr.ctr_reg[0] term QD end
  end
  net gen_freq_ctr.holding_reg_24[23]
    gate gen_freq_ctr.holding_reg_24_0_and2[23] term Q end
    gate gen_freq_ctr.O_data_0[23] term B end
  end
  net gen_freq_ctr.holding_reg_24[22]
    gate gen_freq_ctr.holding_reg_24_0_and2[22] term Q end
    gate gen_freq_ctr.O_data_0[22] term B end
  end
  net gen_freq_ctr.holding_reg_24[21]
    gate gen_freq_ctr.holding_reg_24_0_and2[21] term Q end
    gate gen_freq_ctr.O_data_0[21] term B end
  end
  net gen_freq_ctr.holding_reg_24[20]
    gate gen_freq_ctr.holding_reg_24_0_and2[20] term Q end
    gate gen_freq_ctr.O_data_0[20] term B end
  end
  net gen_freq_ctr.holding_reg_24[19]
    gate gen_freq_ctr.holding_reg_24_0_and2[19] term Q end
    gate gen_freq_ctr.O_data_0[19] term B end
  end
  net gen_freq_ctr.holding_reg_24[18]
    gate gen_freq_ctr.holding_reg_24_0_and2[18] term Q end
    gate gen_freq_ctr.O_data_0[18] term B end
  end
  net gen_freq_ctr.holding_reg_24[17]
    gate gen_freq_ctr.holding_reg_24_0_and2[17] term Q end
    gate gen_freq_ctr.O_data_0[17] term B end
  end
  net gen_freq_ctr.holding_reg_24[16]
    gate gen_freq_ctr.holding_reg_24_0_and2[16] term Q end
    gate gen_freq_ctr.O_data_0[16] term B end
  end
  net gen_freq_ctr.holding_reg_24[15]
    gate gen_freq_ctr.holding_reg_24_0_and2[15] term Q end
    gate gen_freq_ctr.O_data_0[15] term B end
  end
  net gen_freq_ctr.holding_reg_24[14]
    gate gen_freq_ctr.holding_reg_24_0_and2[14] term Q end
    gate gen_freq_ctr.O_data_0[14] term B end
  end
  net gen_freq_ctr.holding_reg_24[13]
    gate gen_freq_ctr.holding_reg_24_0_and2[13] term Q end
    gate gen_freq_ctr.O_data_0[13] term B end
  end
  net gen_freq_ctr.holding_reg_24[12]
    gate gen_freq_ctr.holding_reg_24_0_and2[12] term Q end
    gate gen_freq_ctr.O_data_0[12] term B end
  end
  net gen_freq_ctr.holding_reg_24[11]
    gate gen_freq_ctr.holding_reg_24_0_and2[11] term Q end
    gate gen_freq_ctr.O_data_0[11] term B end
  end
  net gen_freq_ctr.holding_reg_24[10]
    gate gen_freq_ctr.holding_reg_24_0_and2[10] term Q end
    gate gen_freq_ctr.O_data_0[10] term B end
  end
  net gen_freq_ctr.holding_reg_24[9]
    gate gen_freq_ctr.holding_reg_24_0_and2[9] term Q end
    gate gen_freq_ctr.O_data_0[9] term B end
  end
  net gen_freq_ctr.holding_reg_24[8]
    gate gen_freq_ctr.holding_reg_24_0_and2[8] term Q end
    gate gen_freq_ctr.O_data_0[8] term B end
  end
  net gen_freq_ctr.holding_reg_24[7]
    gate gen_freq_ctr.holding_reg_24_0_and2[7] term Q end
    gate gen_freq_ctr.O_data_0[7] term B end
  end
  net gen_freq_ctr.holding_reg_24[6]
    gate gen_freq_ctr.holding_reg_24_0_and2[6] term Q end
    gate gen_freq_ctr.O_data_0[6] term B end
  end
  net gen_freq_ctr.holding_reg_24[5]
    gate gen_freq_ctr.holding_reg_24_0_and2[5] term Q end
    gate gen_freq_ctr.O_data_0[5] term B end
  end
  net gen_freq_ctr.holding_reg_24[4]
    gate gen_freq_ctr.holding_reg_24_0_and2[4] term Q end
    gate gen_freq_ctr.O_data_0[4] term B end
  end
  net gen_freq_ctr.holding_reg_24[3]
    gate gen_freq_ctr.holding_reg_24_0_and2[3] term Q end
    gate gen_freq_ctr.O_data_0[3] term B end
  end
  net gen_freq_ctr.holding_reg_24[2]
    gate gen_freq_ctr.holding_reg_24_0_and2[2] term Q end
    gate gen_freq_ctr.O_data_0[2] term B end
  end
  net gen_freq_ctr.holding_reg_24[1]
    gate gen_freq_ctr.holding_reg_24_0_and2[1] term Q end
    gate gen_freq_ctr.O_data_0[1] term B end
  end
  net gen_freq_ctr.holding_reg_24[0]
    gate gen_freq_ctr.holding_reg_24_0_and2[0] term Q end
    gate gen_freq_ctr.O_data_0[0] term B end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO1
    gate gen_freq_ctr.un50_ctr_reg_1.CO1 term Q end
    gate gen_freq_ctr.un50_ctr_reg_1.CO2 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM2 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO2
    gate gen_freq_ctr.un50_ctr_reg_1.CO2 term Q end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM3 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO3
    gate gen_freq_ctr.un50_ctr_reg_1.CO6 term CO3 end
    gate gen_freq_ctr.un50_ctr_reg_1.CO4 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM4 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO4
    gate gen_freq_ctr.un50_ctr_reg_1.CO4 term Q end
    gate gen_freq_ctr.un50_ctr_reg_1.CO5 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM5 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO5
    gate gen_freq_ctr.un50_ctr_reg_1.CO5 term Q end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM6 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO6
    gate gen_freq_ctr.un50_ctr_reg_1.CO6 term CO6 end
    gate gen_freq_ctr.un50_ctr_reg_1.CO7 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.CO12 term CI end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM7 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO7
    gate gen_freq_ctr.un50_ctr_reg_1.CO7 term Q end
    gate gen_freq_ctr.un50_ctr_reg_1.CO8 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM8 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO8
    gate gen_freq_ctr.un50_ctr_reg_1.CO8 term Q end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM9 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO9
    gate gen_freq_ctr.un50_ctr_reg_1.CO12 term CO3 end
    gate gen_freq_ctr.un50_ctr_reg_1.CO10 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM10 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO10
    gate gen_freq_ctr.un50_ctr_reg_1.CO10 term Q end
    gate gen_freq_ctr.un50_ctr_reg_1.CO11 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM11 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO11
    gate gen_freq_ctr.un50_ctr_reg_1.CO11 term Q end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM12 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO12
    gate gen_freq_ctr.un50_ctr_reg_1.CO12 term CO6 end
    gate gen_freq_ctr.un50_ctr_reg_1.CO13 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.CO18 term CI end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM13 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO13
    gate gen_freq_ctr.un50_ctr_reg_1.CO13 term Q end
    gate gen_freq_ctr.un50_ctr_reg_1.CO14 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM14 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO14
    gate gen_freq_ctr.un50_ctr_reg_1.CO14 term Q end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM15 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO15
    gate gen_freq_ctr.un50_ctr_reg_1.CO18 term CO3 end
    gate gen_freq_ctr.un50_ctr_reg_1.CO16 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM16 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO16
    gate gen_freq_ctr.un50_ctr_reg_1.CO16 term Q end
    gate gen_freq_ctr.un50_ctr_reg_1.CO17 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM17 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO17
    gate gen_freq_ctr.un50_ctr_reg_1.CO17 term Q end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM18 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO18
    gate gen_freq_ctr.un50_ctr_reg_1.CO18 term CO6 end
    gate gen_freq_ctr.un50_ctr_reg_1.CO19 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.CO21 term CI end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM19 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO19
    gate gen_freq_ctr.un50_ctr_reg_1.CO19 term Q end
    gate gen_freq_ctr.un50_ctr_reg_1.CO20 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM20 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO20
    gate gen_freq_ctr.un50_ctr_reg_1.CO20 term Q end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM21 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO21
    gate gen_freq_ctr.un50_ctr_reg_1.CO21 term CO end
    gate gen_freq_ctr.un50_ctr_reg_1.CO22 term A end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM22 term E1 end
  end
  net gen_freq_ctr.un50_ctr_reg_1.CO22
    gate gen_freq_ctr.un50_ctr_reg_1.CO22 term Q end
    gate gen_freq_ctr.un50_ctr_reg_1.SUM23 term E1 end
  end
  net MAIN_ctr.shft_reg[0]
    gate MAIN_ctr.shft_reg[0] term QZ end
    gate MAIN_ctr.shft_reg[1] term QD end
    gate MAIN_ctr.start_ctr term B end
  end
  net MAIN_ctr.shft_reg[1]
    gate MAIN_ctr.shft_reg[1] term QZ end
    gate MAIN_ctr.start_ctr term A end
  end
  net MAIN_ctr.start_ctr
    gate MAIN_ctr.start_ctr term Q end
    gate MAIN_ctr.G_50 term C end
    gate MAIN_ctr.un1_I_clr_regs_0_and2 term A end
  end
  net MAIN_ctr.ctr_reg[0]
    gate MAIN_ctr.ctr_reg[0] term QZ end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_336 term C end
    gate MAIN_ctr.un28_ctr_reg_1.CO1 term A end
    gate MAIN_ctr.un28_ctr_reg_1.CO6 term CI end
    gate MAIN_ctr.un28_ctr_reg_1.SUM0 term A end
    gate MAIN_ctr.un28_ctr_reg_1.SUM1 term E1 end
  end
  net MAIN_ctr.ctr_reg[1]
    gate MAIN_ctr.ctr_reg[1] term QZ end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_327 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO1 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO6 term A0 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM1 term A end
  end
  net MAIN_ctr.ctr_reg[2]
    gate MAIN_ctr.ctr_reg[2] term QZ end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_327 term A end
    gate MAIN_ctr.un28_ctr_reg_1.CO2 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO6 term A1 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM2 term A end
  end
  net MAIN_ctr.ctr_reg[3]
    gate MAIN_ctr.ctr_reg[3] term QZ end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_323 term A end
    gate MAIN_ctr.un28_ctr_reg_1.CO6 term A2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM3 term A end
  end
  net MAIN_ctr.ctr_reg[4]
    gate MAIN_ctr.ctr_reg[4] term QZ end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_334 term C end
    gate MAIN_ctr.un28_ctr_reg_1.CO4 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO6 term A3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM4 term A end
  end
  net MAIN_ctr.ctr_reg[5]
    gate MAIN_ctr.ctr_reg[5] term QZ end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_334 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO5 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO6 term A4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM5 term A end
  end
  net MAIN_ctr.ctr_reg[6]
    gate MAIN_ctr.ctr_reg[6] term QZ end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_328 term C end
    gate MAIN_ctr.un28_ctr_reg_1.CO6 term A5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM6 term A end
  end
  net MAIN_ctr.ctr_reg[7]
    gate MAIN_ctr.ctr_reg[7] term QZ end
    gate MAIN_ctr.holding_reg_15_0_and2[7] term A end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_336 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO7 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO12 term A0 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM7 term A end
  end
  net MAIN_ctr.ctr_reg[8]
    gate MAIN_ctr.ctr_reg[8] term QZ end
    gate MAIN_ctr.holding_reg_15_0_and2[8] term A end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_332 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO8 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO12 term A1 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM8 term A end
  end
  net MAIN_ctr.ctr_reg[9]
    gate MAIN_ctr.ctr_reg[9] term QZ end
    gate MAIN_ctr.holding_reg_15_0_and2[9] term A end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_339 term C end
    gate MAIN_ctr.un28_ctr_reg_1.CO12 term A2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM9 term A end
  end
  net MAIN_ctr.ctr_reg[10]
    gate MAIN_ctr.ctr_reg[10] term QZ end
    gate MAIN_ctr.holding_reg_15_0_and2[10] term A end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_332 term A end
    gate MAIN_ctr.un28_ctr_reg_1.CO10 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO12 term A3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM10 term A end
  end
  net MAIN_ctr.ctr_reg[11]
    gate MAIN_ctr.ctr_reg[11] term QZ end
    gate MAIN_ctr.holding_reg_15_0_and2[11] term A end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_337 term C end
    gate MAIN_ctr.un28_ctr_reg_1.CO11 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO12 term A4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM11 term A end
  end
  net MAIN_ctr.ctr_reg[12]
    gate MAIN_ctr.ctr_reg[12] term QZ end
    gate MAIN_ctr.holding_reg_15_0_and2[12] term A end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_339 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO12 term A5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM12 term A end
  end
  net MAIN_ctr.ctr_reg[13]
    gate MAIN_ctr.ctr_reg[13] term QZ end
    gate MAIN_ctr.holding_reg_15_0_and2[13] term A end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_337 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO13 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO18 term A0 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM13 term A end
  end
  net MAIN_ctr.ctr_reg[14]
    gate MAIN_ctr.ctr_reg[14] term QZ end
    gate MAIN_ctr.holding_reg_15_0_and2[14] term A end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_330 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO14 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO18 term A1 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM14 term A end
  end
  net MAIN_ctr.ctr_reg[15]
    gate MAIN_ctr.ctr_reg[15] term QZ end
    gate MAIN_ctr.holding_reg_15_0_and2[15] term A end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_339 term E end
    gate MAIN_ctr.un28_ctr_reg_1.CO18 term A2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM15 term A end
  end
  net MAIN_ctr.ctr_reg[16]
    gate MAIN_ctr.ctr_reg[16] term QZ end
    gate MAIN_ctr.holding_reg_15_0_and2[16] term A end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_330 term A end
    gate MAIN_ctr.un28_ctr_reg_1.CO16 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO18 term A3 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM16 term A end
  end
  net MAIN_ctr.ctr_reg[17]
    gate MAIN_ctr.ctr_reg[17] term QZ end
    gate MAIN_ctr.holding_reg_15_0_and2[17] term A end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_338 term C end
    gate MAIN_ctr.un28_ctr_reg_1.CO17 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO18 term A4 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM17 term A end
  end
  net MAIN_ctr.ctr_reg[18]
    gate MAIN_ctr.ctr_reg[18] term QZ end
    gate MAIN_ctr.holding_reg_15_0_and2[18] term A end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_339 term D end
    gate MAIN_ctr.un28_ctr_reg_1.CO18 term A5 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM18 term A end
  end
  net MAIN_ctr.ctr_reg[19]
    gate MAIN_ctr.ctr_reg[19] term QZ end
    gate MAIN_ctr.holding_reg_15_0_and2[19] term A end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_338 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO19 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO21 term A0 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM19 term A end
  end
  net MAIN_ctr.ctr_reg[20]
    gate MAIN_ctr.ctr_reg[20] term QZ end
    gate MAIN_ctr.holding_reg_15_0_and2[20] term A end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_328 term A end
    gate MAIN_ctr.un28_ctr_reg_1.CO20 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO21 term A1 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM20 term A end
  end
  net MAIN_ctr.ctr_reg[21]
    gate MAIN_ctr.ctr_reg[21] term QZ end
    gate MAIN_ctr.holding_reg_15_0_and2[21] term A end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_323 term B end
    gate MAIN_ctr.un28_ctr_reg_1.CO21 term A2 end
    gate MAIN_ctr.un28_ctr_reg_1.SUM21 term A end
  end
  net MAIN_ctr.ctr_reg[22]
    gate MAIN_ctr.ctr_reg[22] term QZ end
    gate MAIN_ctr.holding_reg_15_0_and2[22] term A end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_328 term B end
    gate MAIN_ctr.un28_ctr_reg_1.SUM22 term A end
  end
  net MAIN_ctr.un1_I_clr_regs
    gate MAIN_ctr.un1_I_clr_regs_0 term Q end
    gate MAIN_ctr.O_data_0[22] term S end
    gate MAIN_ctr.O_data_0[21] term S end
    gate MAIN_ctr.O_data_0[20] term S end
    gate MAIN_ctr.O_data_0[19] term S end
    gate MAIN_ctr.O_data_0[18] term S end
    gate MAIN_ctr.O_data_0[17] term S end
    gate MAIN_ctr.O_data_0[16] term S end
    gate MAIN_ctr.O_data_0[15] term S end
    gate MAIN_ctr.O_data_0[14] term S end
    gate MAIN_ctr.O_data_0[13] term S end
    gate MAIN_ctr.O_data_0[12] term S end
    gate MAIN_ctr.O_data_0[11] term S end
    gate MAIN_ctr.O_data_0[10] term S end
    gate MAIN_ctr.O_data_0[9] term S end
    gate MAIN_ctr.O_data_0[8] term S end
    gate MAIN_ctr.O_data_0[7] term S end
  end
  net MAIN_ctr.N_8
    gate MAIN_ctr.O_data_0[7] term Q end
    gate MAIN_ctr.O_data[7] term QD end
  end
  net MAIN_ctr.N_9
    gate MAIN_ctr.O_data_0[8] term Q end
    gate MAIN_ctr.O_data[8] term QD end
  end
  net MAIN_ctr.N_10
    gate MAIN_ctr.O_data_0[9] term Q end
    gate MAIN_ctr.O_data[9] term QD end
  end
  net MAIN_ctr.N_11
    gate MAIN_ctr.O_data_0[10] term Q end
    gate MAIN_ctr.O_data[10] term QD end
  end
  net MAIN_ctr.N_12
    gate MAIN_ctr.O_data_0[11] term Q end
    gate MAIN_ctr.O_data[11] term QD end
  end
  net MAIN_ctr.N_13
    gate MAIN_ctr.O_data_0[12] term Q end
    gate MAIN_ctr.O_data[12] term QD end
  end
  net MAIN_ctr.N_14
    gate MAIN_ctr.O_data_0[13] term Q end
    gate MAIN_ctr.O_data[13] term QD end
  end
  net MAIN_ctr.N_15
    gate MAIN_ctr.O_data_0[14] term Q end
    gate MAIN_ctr.O_data[14] term QD end
  end
  net MAIN_ctr.N_16
    gate MAIN_ctr.O_data_0[15] term Q end
    gate MAIN_ctr.O_data[15] term QD end
  end
  net MAIN_ctr.N_17
    gate MAIN_ctr.O_data_0[16] term Q end
    gate MAIN_ctr.O_data[16] term QD end
  end
  net MAIN_ctr.N_18
    gate MAIN_ctr.O_data_0[17] term Q end
    gate MAIN_ctr.O_data[17] term QD end
  end
  net MAIN_ctr.N_19
    gate MAIN_ctr.O_data_0[18] term Q end
    gate MAIN_ctr.O_data[18] term QD end
  end
  net MAIN_ctr.N_20
    gate MAIN_ctr.O_data_0[19] term Q end
    gate MAIN_ctr.O_data[19] term QD end
  end
  net MAIN_ctr.N_21
    gate MAIN_ctr.O_data_0[20] term Q end
    gate MAIN_ctr.O_data[20] term QD end
  end
  net MAIN_ctr.N_22
    gate MAIN_ctr.O_data_0[21] term Q end
    gate MAIN_ctr.O_data[21] term QD end
  end
  net MAIN_ctr.N_23
    gate MAIN_ctr.O_data_0[22] term Q end
    gate MAIN_ctr.O_data[22] term QD end
  end
  net MAIN_ctr.N_24
    gate MAIN_ctr.un28_ctr_reg_1.SUM0 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[0] term A end
  end
  net MAIN_ctr.N_25
    gate MAIN_ctr.un28_ctr_reg_1.SUM1 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[1] term A end
  end
  net MAIN_ctr.N_26
    gate MAIN_ctr.un28_ctr_reg_1.SUM2 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[2] term A end
  end
  net MAIN_ctr.N_27
    gate MAIN_ctr.un28_ctr_reg_1.SUM3 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[3] term A end
  end
  net MAIN_ctr.N_28
    gate MAIN_ctr.un28_ctr_reg_1.SUM4 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[4] term A end
  end
  net MAIN_ctr.N_29
    gate MAIN_ctr.un28_ctr_reg_1.SUM5 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[5] term A end
  end
  net MAIN_ctr.N_30
    gate MAIN_ctr.un28_ctr_reg_1.SUM6 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[6] term A end
  end
  net MAIN_ctr.N_31
    gate MAIN_ctr.un28_ctr_reg_1.SUM7 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[7] term A end
  end
  net MAIN_ctr.N_32
    gate MAIN_ctr.un28_ctr_reg_1.SUM8 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[8] term A end
  end
  net MAIN_ctr.N_33
    gate MAIN_ctr.un28_ctr_reg_1.SUM9 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[9] term A end
  end
  net MAIN_ctr.N_34
    gate MAIN_ctr.un28_ctr_reg_1.SUM10 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[10] term A end
  end
  net MAIN_ctr.N_35
    gate MAIN_ctr.un28_ctr_reg_1.SUM11 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[11] term A end
  end
  net MAIN_ctr.N_36
    gate MAIN_ctr.un28_ctr_reg_1.SUM12 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[12] term A end
  end
  net MAIN_ctr.N_37
    gate MAIN_ctr.un28_ctr_reg_1.SUM13 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[13] term A end
  end
  net MAIN_ctr.N_38
    gate MAIN_ctr.un28_ctr_reg_1.SUM14 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[14] term A end
  end
  net MAIN_ctr.N_39
    gate MAIN_ctr.un28_ctr_reg_1.SUM15 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[15] term A end
  end
  net MAIN_ctr.N_40
    gate MAIN_ctr.un28_ctr_reg_1.SUM16 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[16] term A end
  end
  net MAIN_ctr.N_41
    gate MAIN_ctr.un28_ctr_reg_1.SUM17 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[17] term A end
  end
  net MAIN_ctr.N_42
    gate MAIN_ctr.un28_ctr_reg_1.SUM18 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[18] term A end
  end
  net MAIN_ctr.N_43
    gate MAIN_ctr.un28_ctr_reg_1.SUM19 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[19] term A end
  end
  net MAIN_ctr.N_44
    gate MAIN_ctr.un28_ctr_reg_1.SUM20 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[20] term A end
  end
  net MAIN_ctr.N_45
    gate MAIN_ctr.un28_ctr_reg_1.SUM21 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[21] term A end
  end
  net MAIN_ctr.N_46
    gate MAIN_ctr.un28_ctr_reg_1.SUM22 term S end
    gate MAIN_ctr.ctr_reg_15_0_and2[22] term A end
  end
  net MAIN_ctr.N_119
    gate MAIN_ctr.un1_I_clr_regs_0_and2 term Q end
    gate MAIN_ctr.un1_I_clr_regs_0 term B end
  end
  net MAIN_ctr.N_145
    gate MAIN_ctr.G_50 term Q end
    gate I_561 term A end
    gate I_558 term A end
  end
  net MAIN_ctr.ctr_reg_15[22]
    gate MAIN_ctr.ctr_reg_15_0_and2[22] term Q end
    gate MAIN_ctr.ctr_reg[22] term QD end
  end
  net MAIN_ctr.ctr_reg_15[21]
    gate MAIN_ctr.ctr_reg_15_0_and2[21] term Q end
    gate MAIN_ctr.ctr_reg[21] term QD end
  end
  net MAIN_ctr.ctr_reg_15[20]
    gate MAIN_ctr.ctr_reg_15_0_and2[20] term Q end
    gate MAIN_ctr.ctr_reg[20] term QD end
  end
  net MAIN_ctr.ctr_reg_15[19]
    gate MAIN_ctr.ctr_reg_15_0_and2[19] term Q end
    gate MAIN_ctr.ctr_reg[19] term QD end
  end
  net MAIN_ctr.ctr_reg_15[18]
    gate MAIN_ctr.ctr_reg_15_0_and2[18] term Q end
    gate MAIN_ctr.ctr_reg[18] term QD end
  end
  net MAIN_ctr.ctr_reg_15[17]
    gate MAIN_ctr.ctr_reg_15_0_and2[17] term Q end
    gate MAIN_ctr.ctr_reg[17] term QD end
  end
  net MAIN_ctr.ctr_reg_15[16]
    gate MAIN_ctr.ctr_reg_15_0_and2[16] term Q end
    gate MAIN_ctr.ctr_reg[16] term QD end
  end
  net MAIN_ctr.ctr_reg_15[15]
    gate MAIN_ctr.ctr_reg_15_0_and2[15] term Q end
    gate MAIN_ctr.ctr_reg[15] term QD end
  end
  net MAIN_ctr.ctr_reg_15[14]
    gate MAIN_ctr.ctr_reg_15_0_and2[14] term Q end
    gate MAIN_ctr.ctr_reg[14] term QD end
  end
  net MAIN_ctr.ctr_reg_15[13]
    gate MAIN_ctr.ctr_reg_15_0_and2[13] term Q end
    gate MAIN_ctr.ctr_reg[13] term QD end
  end
  net MAIN_ctr.ctr_reg_15[12]
    gate MAIN_ctr.ctr_reg_15_0_and2[12] term Q end
    gate MAIN_ctr.ctr_reg[12] term QD end
  end
  net MAIN_ctr.ctr_reg_15[11]
    gate MAIN_ctr.ctr_reg_15_0_and2[11] term Q end
    gate MAIN_ctr.ctr_reg[11] term QD end
  end
  net MAIN_ctr.ctr_reg_15[10]
    gate MAIN_ctr.ctr_reg_15_0_and2[10] term Q end
    gate MAIN_ctr.ctr_reg[10] term QD end
  end
  net MAIN_ctr.ctr_reg_15[9]
    gate MAIN_ctr.ctr_reg_15_0_and2[9] term Q end
    gate MAIN_ctr.ctr_reg[9] term QD end
  end
  net MAIN_ctr.ctr_reg_15[8]
    gate MAIN_ctr.ctr_reg_15_0_and2[8] term Q end
    gate MAIN_ctr.ctr_reg[8] term QD end
  end
  net MAIN_ctr.ctr_reg_15[7]
    gate MAIN_ctr.ctr_reg_15_0_and2[7] term Q end
    gate MAIN_ctr.ctr_reg[7] term QD end
  end
  net MAIN_ctr.ctr_reg_15[6]
    gate MAIN_ctr.ctr_reg_15_0_and2[6] term Q end
    gate MAIN_ctr.ctr_reg[6] term QD end
  end
  net MAIN_ctr.ctr_reg_15[5]
    gate MAIN_ctr.ctr_reg_15_0_and2[5] term Q end
    gate MAIN_ctr.ctr_reg[5] term QD end
  end
  net MAIN_ctr.ctr_reg_15[4]
    gate MAIN_ctr.ctr_reg_15_0_and2[4] term Q end
    gate MAIN_ctr.ctr_reg[4] term QD end
  end
  net MAIN_ctr.ctr_reg_15[3]
    gate MAIN_ctr.ctr_reg_15_0_and2[3] term Q end
    gate MAIN_ctr.ctr_reg[3] term QD end
  end
  net MAIN_ctr.ctr_reg_15[2]
    gate MAIN_ctr.ctr_reg_15_0_and2[2] term Q end
    gate MAIN_ctr.ctr_reg[2] term QD end
  end
  net MAIN_ctr.ctr_reg_15[1]
    gate MAIN_ctr.ctr_reg_15_0_and2[1] term Q end
    gate MAIN_ctr.ctr_reg[1] term QD end
  end
  net MAIN_ctr.ctr_reg_15[0]
    gate MAIN_ctr.ctr_reg_15_0_and2[0] term Q end
    gate MAIN_ctr.ctr_reg[0] term QD end
  end
  net MAIN_ctr.holding_reg_15[22]
    gate MAIN_ctr.holding_reg_15_0_and2[22] term Q end
    gate MAIN_ctr.O_data_0[22] term B end
  end
  net MAIN_ctr.holding_reg_15[21]
    gate MAIN_ctr.holding_reg_15_0_and2[21] term Q end
    gate MAIN_ctr.O_data_0[21] term B end
  end
  net MAIN_ctr.holding_reg_15[20]
    gate MAIN_ctr.holding_reg_15_0_and2[20] term Q end
    gate MAIN_ctr.O_data_0[20] term B end
  end
  net MAIN_ctr.holding_reg_15[19]
    gate MAIN_ctr.holding_reg_15_0_and2[19] term Q end
    gate MAIN_ctr.O_data_0[19] term B end
  end
  net MAIN_ctr.holding_reg_15[18]
    gate MAIN_ctr.holding_reg_15_0_and2[18] term Q end
    gate MAIN_ctr.O_data_0[18] term B end
  end
  net MAIN_ctr.holding_reg_15[17]
    gate MAIN_ctr.holding_reg_15_0_and2[17] term Q end
    gate MAIN_ctr.O_data_0[17] term B end
  end
  net MAIN_ctr.holding_reg_15[16]
    gate MAIN_ctr.holding_reg_15_0_and2[16] term Q end
    gate MAIN_ctr.O_data_0[16] term B end
  end
  net MAIN_ctr.holding_reg_15[15]
    gate MAIN_ctr.holding_reg_15_0_and2[15] term Q end
    gate MAIN_ctr.O_data_0[15] term B end
  end
  net MAIN_ctr.holding_reg_15[14]
    gate MAIN_ctr.holding_reg_15_0_and2[14] term Q end
    gate MAIN_ctr.O_data_0[14] term B end
  end
  net MAIN_ctr.holding_reg_15[13]
    gate MAIN_ctr.holding_reg_15_0_and2[13] term Q end
    gate MAIN_ctr.O_data_0[13] term B end
  end
  net MAIN_ctr.holding_reg_15[12]
    gate MAIN_ctr.holding_reg_15_0_and2[12] term Q end
    gate MAIN_ctr.O_data_0[12] term B end
  end
  net MAIN_ctr.holding_reg_15[11]
    gate MAIN_ctr.holding_reg_15_0_and2[11] term Q end
    gate MAIN_ctr.O_data_0[11] term B end
  end
  net MAIN_ctr.holding_reg_15[10]
    gate MAIN_ctr.holding_reg_15_0_and2[10] term Q end
    gate MAIN_ctr.O_data_0[10] term B end
  end
  net MAIN_ctr.holding_reg_15[9]
    gate MAIN_ctr.holding_reg_15_0_and2[9] term Q end
    gate MAIN_ctr.O_data_0[9] term B end
  end
  net MAIN_ctr.holding_reg_15[8]
    gate MAIN_ctr.holding_reg_15_0_and2[8] term Q end
    gate MAIN_ctr.O_data_0[8] term B end
  end
  net MAIN_ctr.holding_reg_15[7]
    gate MAIN_ctr.holding_reg_15_0_and2[7] term Q end
    gate MAIN_ctr.O_data_0[7] term B end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO1
    gate MAIN_ctr.un28_ctr_reg_1.CO1 term Q end
    gate MAIN_ctr.un28_ctr_reg_1.CO2 term A end
    gate MAIN_ctr.un28_ctr_reg_1.SUM2 term E1 end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO2
    gate MAIN_ctr.un28_ctr_reg_1.CO2 term Q end
    gate MAIN_ctr.un28_ctr_reg_1.SUM3 term E1 end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO3
    gate MAIN_ctr.un28_ctr_reg_1.CO6 term CO3 end
    gate MAIN_ctr.un28_ctr_reg_1.CO4 term A end
    gate MAIN_ctr.un28_ctr_reg_1.SUM4 term E1 end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO4
    gate MAIN_ctr.un28_ctr_reg_1.CO4 term Q end
    gate MAIN_ctr.un28_ctr_reg_1.CO5 term A end
    gate MAIN_ctr.un28_ctr_reg_1.SUM5 term E1 end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO5
    gate MAIN_ctr.un28_ctr_reg_1.CO5 term Q end
    gate MAIN_ctr.un28_ctr_reg_1.SUM6 term E1 end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO6
    gate MAIN_ctr.un28_ctr_reg_1.CO6 term CO6 end
    gate MAIN_ctr.un28_ctr_reg_1.CO7 term A end
    gate MAIN_ctr.un28_ctr_reg_1.CO12 term CI end
    gate MAIN_ctr.un28_ctr_reg_1.SUM7 term E1 end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO7
    gate MAIN_ctr.un28_ctr_reg_1.CO7 term Q end
    gate MAIN_ctr.un28_ctr_reg_1.CO8 term A end
    gate MAIN_ctr.un28_ctr_reg_1.SUM8 term E1 end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO8
    gate MAIN_ctr.un28_ctr_reg_1.CO8 term Q end
    gate MAIN_ctr.un28_ctr_reg_1.SUM9 term E1 end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO9
    gate MAIN_ctr.un28_ctr_reg_1.CO12 term CO3 end
    gate MAIN_ctr.un28_ctr_reg_1.CO10 term A end
    gate MAIN_ctr.un28_ctr_reg_1.SUM10 term E1 end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO10
    gate MAIN_ctr.un28_ctr_reg_1.CO10 term Q end
    gate MAIN_ctr.un28_ctr_reg_1.CO11 term A end
    gate MAIN_ctr.un28_ctr_reg_1.SUM11 term E1 end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO11
    gate MAIN_ctr.un28_ctr_reg_1.CO11 term Q end
    gate MAIN_ctr.un28_ctr_reg_1.SUM12 term E1 end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO12
    gate MAIN_ctr.un28_ctr_reg_1.CO12 term CO6 end
    gate MAIN_ctr.un28_ctr_reg_1.CO13 term A end
    gate MAIN_ctr.un28_ctr_reg_1.CO18 term CI end
    gate MAIN_ctr.un28_ctr_reg_1.SUM13 term E1 end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO13
    gate MAIN_ctr.un28_ctr_reg_1.CO13 term Q end
    gate MAIN_ctr.un28_ctr_reg_1.CO14 term A end
    gate MAIN_ctr.un28_ctr_reg_1.SUM14 term E1 end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO14
    gate MAIN_ctr.un28_ctr_reg_1.CO14 term Q end
    gate MAIN_ctr.un28_ctr_reg_1.SUM15 term E1 end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO15
    gate MAIN_ctr.un28_ctr_reg_1.CO18 term CO3 end
    gate MAIN_ctr.un28_ctr_reg_1.CO16 term A end
    gate MAIN_ctr.un28_ctr_reg_1.SUM16 term E1 end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO16
    gate MAIN_ctr.un28_ctr_reg_1.CO16 term Q end
    gate MAIN_ctr.un28_ctr_reg_1.CO17 term A end
    gate MAIN_ctr.un28_ctr_reg_1.SUM17 term E1 end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO17
    gate MAIN_ctr.un28_ctr_reg_1.CO17 term Q end
    gate MAIN_ctr.un28_ctr_reg_1.SUM18 term E1 end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO18
    gate MAIN_ctr.un28_ctr_reg_1.CO18 term CO6 end
    gate MAIN_ctr.un28_ctr_reg_1.CO19 term A end
    gate MAIN_ctr.un28_ctr_reg_1.CO21 term CI end
    gate MAIN_ctr.un28_ctr_reg_1.SUM19 term E1 end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO19
    gate MAIN_ctr.un28_ctr_reg_1.CO19 term Q end
    gate MAIN_ctr.un28_ctr_reg_1.CO20 term A end
    gate MAIN_ctr.un28_ctr_reg_1.SUM20 term E1 end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO20
    gate MAIN_ctr.un28_ctr_reg_1.CO20 term Q end
    gate MAIN_ctr.un28_ctr_reg_1.SUM21 term E1 end
  end
  net MAIN_ctr.un28_ctr_reg_1.CO21
    gate MAIN_ctr.un28_ctr_reg_1.CO21 term CO end
    gate MAIN_ctr.un28_ctr_reg_1.SUM22 term E1 end
  end
  net I2_ctr.shft_reg[0]
    gate I2_ctr.shft_reg[0] term QZ end
    gate I2_ctr.shft_reg[1] term QD end
    gate I2_ctr.start_ctr term B end
  end
  net I2_ctr.shft_reg[1]
    gate I2_ctr.shft_reg[1] term QZ end
    gate I2_ctr.start_ctr term A end
  end
  net I2_ctr.start_ctr
    gate I2_ctr.start_ctr term Q end
    gate I2_ctr.G_38 term C end
    gate I2_ctr.un1_I_clr_regs_0_and2 term A end
  end
  net I2_ctr.ctr_reg[0]
    gate I2_ctr.ctr_reg[0] term QZ end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_298 term A end
    gate I2_ctr.un6_ctr_reg_1.CO1 term A end
    gate I2_ctr.un6_ctr_reg_1.CO6 term CI end
    gate I2_ctr.un6_ctr_reg_1.SUM0 term A end
    gate I2_ctr.un6_ctr_reg_1.SUM1 term E1 end
  end
  net I2_ctr.ctr_reg[1]
    gate I2_ctr.ctr_reg[1] term QZ end
    gate I2_ctr.holding_reg_6_0_and2[1] term A end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_297 term B end
    gate I2_ctr.un6_ctr_reg_1.CO1 term B end
    gate I2_ctr.un6_ctr_reg_1.CO6 term A0 end
    gate I2_ctr.un6_ctr_reg_1.SUM1 term A end
  end
  net I2_ctr.ctr_reg[2]
    gate I2_ctr.ctr_reg[2] term QZ end
    gate I2_ctr.holding_reg_6_0_and2[2] term A end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_297 term A end
    gate I2_ctr.un6_ctr_reg_1.CO2 term B end
    gate I2_ctr.un6_ctr_reg_1.CO6 term A1 end
    gate I2_ctr.un6_ctr_reg_1.SUM2 term A end
  end
  net I2_ctr.ctr_reg[3]
    gate I2_ctr.ctr_reg[3] term QZ end
    gate I2_ctr.holding_reg_6_0_and2[3] term A end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_298 term C end
    gate I2_ctr.un6_ctr_reg_1.CO6 term A2 end
    gate I2_ctr.un6_ctr_reg_1.SUM3 term A end
  end
  net I2_ctr.ctr_reg[4]
    gate I2_ctr.ctr_reg[4] term QZ end
    gate I2_ctr.holding_reg_6_0_and2[4] term A end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_300 term C end
    gate I2_ctr.un6_ctr_reg_1.CO4 term B end
    gate I2_ctr.un6_ctr_reg_1.CO6 term A3 end
    gate I2_ctr.un6_ctr_reg_1.SUM4 term A end
  end
  net I2_ctr.ctr_reg[5]
    gate I2_ctr.ctr_reg[5] term QZ end
    gate I2_ctr.holding_reg_6_0_and2[5] term A end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_300 term B end
    gate I2_ctr.un6_ctr_reg_1.CO5 term B end
    gate I2_ctr.un6_ctr_reg_1.CO6 term A4 end
    gate I2_ctr.un6_ctr_reg_1.SUM5 term A end
  end
  net I2_ctr.ctr_reg[6]
    gate I2_ctr.ctr_reg[6] term QZ end
    gate I2_ctr.holding_reg_6_0_and2[6] term A end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_298 term B end
    gate I2_ctr.un6_ctr_reg_1.CO6 term A5 end
    gate I2_ctr.un6_ctr_reg_1.SUM6 term A end
  end
  net I2_ctr.ctr_reg[7]
    gate I2_ctr.ctr_reg[7] term QZ end
    gate I2_ctr.holding_reg_6_0_and2[7] term A end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_295 term B end
    gate I2_ctr.un6_ctr_reg_1.CO7 term B end
    gate I2_ctr.un6_ctr_reg_1.CO12 term A0 end
    gate I2_ctr.un6_ctr_reg_1.SUM7 term A end
  end
  net I2_ctr.ctr_reg[8]
    gate I2_ctr.ctr_reg[8] term QZ end
    gate I2_ctr.holding_reg_6_0_and2[8] term A end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_295 term A end
    gate I2_ctr.un6_ctr_reg_1.CO8 term B end
    gate I2_ctr.un6_ctr_reg_1.CO12 term A1 end
    gate I2_ctr.un6_ctr_reg_1.SUM8 term A end
  end
  net I2_ctr.ctr_reg[9]
    gate I2_ctr.ctr_reg[9] term QZ end
    gate I2_ctr.holding_reg_6_0_and2[9] term A end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_291 term B end
    gate I2_ctr.un6_ctr_reg_1.CO12 term A2 end
    gate I2_ctr.un6_ctr_reg_1.SUM9 term A end
  end
  net I2_ctr.ctr_reg[10]
    gate I2_ctr.ctr_reg[10] term QZ end
    gate I2_ctr.holding_reg_6_0_and2[10] term A end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_301 term C end
    gate I2_ctr.un6_ctr_reg_1.CO10 term B end
    gate I2_ctr.un6_ctr_reg_1.CO12 term A3 end
    gate I2_ctr.un6_ctr_reg_1.SUM10 term A end
  end
  net I2_ctr.ctr_reg[11]
    gate I2_ctr.ctr_reg[11] term QZ end
    gate I2_ctr.holding_reg_6_0_and2[11] term A end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_301 term B end
    gate I2_ctr.un6_ctr_reg_1.CO11 term B end
    gate I2_ctr.un6_ctr_reg_1.CO12 term A4 end
    gate I2_ctr.un6_ctr_reg_1.SUM11 term A end
  end
  net I2_ctr.ctr_reg[12]
    gate I2_ctr.ctr_reg[12] term QZ end
    gate I2_ctr.holding_reg_6_0_and2[12] term A end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_291 term A end
    gate I2_ctr.un6_ctr_reg_1.CO12 term A5 end
    gate I2_ctr.un6_ctr_reg_1.SUM12 term A end
  end
  net I2_ctr.ctr_reg[13]
    gate I2_ctr.ctr_reg[13] term QZ end
    gate I2_ctr.holding_reg_6_0_and2[13] term A end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_293 term B end
    gate I2_ctr.un6_ctr_reg_1.CO13 term B end
    gate I2_ctr.un6_ctr_reg_1.CO15 term A0 end
    gate I2_ctr.un6_ctr_reg_1.SUM13 term A end
  end
  net I2_ctr.ctr_reg[14]
    gate I2_ctr.ctr_reg[14] term QZ end
    gate I2_ctr.holding_reg_6_0_and2[14] term A end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_293 term A end
    gate I2_ctr.un6_ctr_reg_1.CO14 term B end
    gate I2_ctr.un6_ctr_reg_1.CO15 term A1 end
    gate I2_ctr.un6_ctr_reg_1.SUM14 term A end
  end
  net I2_ctr.ctr_reg[15]
    gate I2_ctr.ctr_reg[15] term QZ end
    gate I2_ctr.holding_reg_6_0_and2[15] term A end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_299 term C end
    gate I2_ctr.un6_ctr_reg_1.CO15 term A2 end
    gate I2_ctr.un6_ctr_reg_1.SUM15 term A end
  end
  net I2_ctr.ctr_reg[16]
    gate I2_ctr.ctr_reg[16] term QZ end
    gate I2_ctr.holding_reg_6_0_and2[16] term A end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_299 term B end
    gate I2_ctr.un6_ctr_reg_1.SUM16 term A end
  end
  net I2_ctr.un1_I_clr_regs
    gate I2_ctr.un1_I_clr_regs_0 term Q end
    gate I2_ctr.O_data_0[16] term S end
    gate I2_ctr.O_data_0[15] term S end
    gate I2_ctr.O_data_0[14] term S end
    gate I2_ctr.O_data_0[13] term S end
    gate I2_ctr.O_data_0[12] term S end
    gate I2_ctr.O_data_0[11] term S end
    gate I2_ctr.O_data_0[10] term S end
    gate I2_ctr.O_data_0[9] term S end
    gate I2_ctr.O_data_0[8] term S end
    gate I2_ctr.O_data_0[7] term S end
    gate I2_ctr.O_data_0[6] term S end
    gate I2_ctr.O_data_0[5] term S end
    gate I2_ctr.O_data_0[4] term S end
    gate I2_ctr.O_data_0[3] term S end
    gate I2_ctr.O_data_0[2] term S end
    gate I2_ctr.O_data_0[1] term S end
  end
  net I2_ctr.N_2
    gate I2_ctr.O_data_0[1] term Q end
    gate I2_ctr.O_data[1] term QD end
  end
  net I2_ctr.N_3
    gate I2_ctr.O_data_0[2] term Q end
    gate I2_ctr.O_data[2] term QD end
  end
  net I2_ctr.N_4
    gate I2_ctr.O_data_0[3] term Q end
    gate I2_ctr.O_data[3] term QD end
  end
  net I2_ctr.N_5
    gate I2_ctr.O_data_0[4] term Q end
    gate I2_ctr.O_data[4] term QD end
  end
  net I2_ctr.N_6
    gate I2_ctr.O_data_0[5] term Q end
    gate I2_ctr.O_data[5] term QD end
  end
  net I2_ctr.N_7
    gate I2_ctr.O_data_0[6] term Q end
    gate I2_ctr.O_data[6] term QD end
  end
  net I2_ctr.N_8
    gate I2_ctr.O_data_0[7] term Q end
    gate I2_ctr.O_data[7] term QD end
  end
  net I2_ctr.N_9
    gate I2_ctr.O_data_0[8] term Q end
    gate I2_ctr.O_data[8] term QD end
  end
  net I2_ctr.N_10
    gate I2_ctr.O_data_0[9] term Q end
    gate I2_ctr.O_data[9] term QD end
  end
  net I2_ctr.N_11
    gate I2_ctr.O_data_0[10] term Q end
    gate I2_ctr.O_data[10] term QD end
  end
  net I2_ctr.N_12
    gate I2_ctr.O_data_0[11] term Q end
    gate I2_ctr.O_data[11] term QD end
  end
  net I2_ctr.N_13
    gate I2_ctr.O_data_0[12] term Q end
    gate I2_ctr.O_data[12] term QD end
  end
  net I2_ctr.N_14
    gate I2_ctr.O_data_0[13] term Q end
    gate I2_ctr.O_data[13] term QD end
  end
  net I2_ctr.N_15
    gate I2_ctr.O_data_0[14] term Q end
    gate I2_ctr.O_data[14] term QD end
  end
  net I2_ctr.N_16
    gate I2_ctr.O_data_0[15] term Q end
    gate I2_ctr.O_data[15] term QD end
  end
  net I2_ctr.N_17
    gate I2_ctr.O_data_0[16] term Q end
    gate I2_ctr.O_data[16] term QD end
  end
  net I2_ctr.N_18
    gate I2_ctr.un6_ctr_reg_1.SUM0 term S end
    gate I2_ctr.ctr_reg_6_0_and2[0] term A end
  end
  net I2_ctr.N_19
    gate I2_ctr.un6_ctr_reg_1.SUM1 term S end
    gate I2_ctr.ctr_reg_6_0_and2[1] term A end
  end
  net I2_ctr.N_20
    gate I2_ctr.un6_ctr_reg_1.SUM2 term S end
    gate I2_ctr.ctr_reg_6_0_and2[2] term A end
  end
  net I2_ctr.N_21
    gate I2_ctr.un6_ctr_reg_1.SUM3 term S end
    gate I2_ctr.ctr_reg_6_0_and2[3] term A end
  end
  net I2_ctr.N_22
    gate I2_ctr.un6_ctr_reg_1.SUM4 term S end
    gate I2_ctr.ctr_reg_6_0_and2[4] term A end
  end
  net I2_ctr.N_23
    gate I2_ctr.un6_ctr_reg_1.SUM5 term S end
    gate I2_ctr.ctr_reg_6_0_and2[5] term A end
  end
  net I2_ctr.N_24
    gate I2_ctr.un6_ctr_reg_1.SUM6 term S end
    gate I2_ctr.ctr_reg_6_0_and2[6] term A end
  end
  net I2_ctr.N_25
    gate I2_ctr.un6_ctr_reg_1.SUM7 term S end
    gate I2_ctr.ctr_reg_6_0_and2[7] term A end
  end
  net I2_ctr.N_26
    gate I2_ctr.un6_ctr_reg_1.SUM8 term S end
    gate I2_ctr.ctr_reg_6_0_and2[8] term A end
  end
  net I2_ctr.N_27
    gate I2_ctr.un6_ctr_reg_1.SUM9 term S end
    gate I2_ctr.ctr_reg_6_0_and2[9] term A end
  end
  net I2_ctr.N_28
    gate I2_ctr.un6_ctr_reg_1.SUM10 term S end
    gate I2_ctr.ctr_reg_6_0_and2[10] term A end
  end
  net I2_ctr.N_29
    gate I2_ctr.un6_ctr_reg_1.SUM11 term S end
    gate I2_ctr.ctr_reg_6_0_and2[11] term A end
  end
  net I2_ctr.N_30
    gate I2_ctr.un6_ctr_reg_1.SUM12 term S end
    gate I2_ctr.ctr_reg_6_0_and2[12] term A end
  end
  net I2_ctr.N_31
    gate I2_ctr.un6_ctr_reg_1.SUM13 term S end
    gate I2_ctr.ctr_reg_6_0_and2[13] term A end
  end
  net I2_ctr.N_32
    gate I2_ctr.un6_ctr_reg_1.SUM14 term S end
    gate I2_ctr.ctr_reg_6_0_and2[14] term A end
  end
  net I2_ctr.N_33
    gate I2_ctr.un6_ctr_reg_1.SUM15 term S end
    gate I2_ctr.ctr_reg_6_0_and2[15] term A end
  end
  net I2_ctr.N_34
    gate I2_ctr.un6_ctr_reg_1.SUM16 term S end
    gate I2_ctr.ctr_reg_6_0_and2[16] term A end
  end
  net I2_ctr.N_89
    gate I2_ctr.un1_I_clr_regs_0_and2 term Q end
    gate I2_ctr.un1_I_clr_regs_0 term B end
  end
  net I2_ctr.N_109
    gate I2_ctr.G_38 term Q end
    gate I_557 term A end
    gate I_554 term A end
  end
  net I2_ctr.ctr_reg_6[16]
    gate I2_ctr.ctr_reg_6_0_and2[16] term Q end
    gate I2_ctr.ctr_reg[16] term QD end
  end
  net I2_ctr.ctr_reg_6[15]
    gate I2_ctr.ctr_reg_6_0_and2[15] term Q end
    gate I2_ctr.ctr_reg[15] term QD end
  end
  net I2_ctr.ctr_reg_6[14]
    gate I2_ctr.ctr_reg_6_0_and2[14] term Q end
    gate I2_ctr.ctr_reg[14] term QD end
  end
  net I2_ctr.ctr_reg_6[13]
    gate I2_ctr.ctr_reg_6_0_and2[13] term Q end
    gate I2_ctr.ctr_reg[13] term QD end
  end
  net I2_ctr.ctr_reg_6[12]
    gate I2_ctr.ctr_reg_6_0_and2[12] term Q end
    gate I2_ctr.ctr_reg[12] term QD end
  end
  net I2_ctr.ctr_reg_6[11]
    gate I2_ctr.ctr_reg_6_0_and2[11] term Q end
    gate I2_ctr.ctr_reg[11] term QD end
  end
  net I2_ctr.ctr_reg_6[10]
    gate I2_ctr.ctr_reg_6_0_and2[10] term Q end
    gate I2_ctr.ctr_reg[10] term QD end
  end
  net I2_ctr.ctr_reg_6[9]
    gate I2_ctr.ctr_reg_6_0_and2[9] term Q end
    gate I2_ctr.ctr_reg[9] term QD end
  end
  net I2_ctr.ctr_reg_6[8]
    gate I2_ctr.ctr_reg_6_0_and2[8] term Q end
    gate I2_ctr.ctr_reg[8] term QD end
  end
  net I2_ctr.ctr_reg_6[7]
    gate I2_ctr.ctr_reg_6_0_and2[7] term Q end
    gate I2_ctr.ctr_reg[7] term QD end
  end
  net I2_ctr.ctr_reg_6[6]
    gate I2_ctr.ctr_reg_6_0_and2[6] term Q end
    gate I2_ctr.ctr_reg[6] term QD end
  end
  net I2_ctr.ctr_reg_6[5]
    gate I2_ctr.ctr_reg_6_0_and2[5] term Q end
    gate I2_ctr.ctr_reg[5] term QD end
  end
  net I2_ctr.ctr_reg_6[4]
    gate I2_ctr.ctr_reg_6_0_and2[4] term Q end
    gate I2_ctr.ctr_reg[4] term QD end
  end
  net I2_ctr.ctr_reg_6[3]
    gate I2_ctr.ctr_reg_6_0_and2[3] term Q end
    gate I2_ctr.ctr_reg[3] term QD end
  end
  net I2_ctr.ctr_reg_6[2]
    gate I2_ctr.ctr_reg_6_0_and2[2] term Q end
    gate I2_ctr.ctr_reg[2] term QD end
  end
  net I2_ctr.ctr_reg_6[1]
    gate I2_ctr.ctr_reg_6_0_and2[1] term Q end
    gate I2_ctr.ctr_reg[1] term QD end
  end
  net I2_ctr.ctr_reg_6[0]
    gate I2_ctr.ctr_reg_6_0_and2[0] term Q end
    gate I2_ctr.ctr_reg[0] term QD end
  end
  net I2_ctr.holding_reg_6[16]
    gate I2_ctr.holding_reg_6_0_and2[16] term Q end
    gate I2_ctr.O_data_0[16] term B end
  end
  net I2_ctr.holding_reg_6[15]
    gate I2_ctr.holding_reg_6_0_and2[15] term Q end
    gate I2_ctr.O_data_0[15] term B end
  end
  net I2_ctr.holding_reg_6[14]
    gate I2_ctr.holding_reg_6_0_and2[14] term Q end
    gate I2_ctr.O_data_0[14] term B end
  end
  net I2_ctr.holding_reg_6[13]
    gate I2_ctr.holding_reg_6_0_and2[13] term Q end
    gate I2_ctr.O_data_0[13] term B end
  end
  net I2_ctr.holding_reg_6[12]
    gate I2_ctr.holding_reg_6_0_and2[12] term Q end
    gate I2_ctr.O_data_0[12] term B end
  end
  net I2_ctr.holding_reg_6[11]
    gate I2_ctr.holding_reg_6_0_and2[11] term Q end
    gate I2_ctr.O_data_0[11] term B end
  end
  net I2_ctr.holding_reg_6[10]
    gate I2_ctr.holding_reg_6_0_and2[10] term Q end
    gate I2_ctr.O_data_0[10] term B end
  end
  net I2_ctr.holding_reg_6[9]
    gate I2_ctr.holding_reg_6_0_and2[9] term Q end
    gate I2_ctr.O_data_0[9] term B end
  end
  net I2_ctr.holding_reg_6[8]
    gate I2_ctr.holding_reg_6_0_and2[8] term Q end
    gate I2_ctr.O_data_0[8] term B end
  end
  net I2_ctr.holding_reg_6[7]
    gate I2_ctr.holding_reg_6_0_and2[7] term Q end
    gate I2_ctr.O_data_0[7] term B end
  end
  net I2_ctr.holding_reg_6[6]
    gate I2_ctr.holding_reg_6_0_and2[6] term Q end
    gate I2_ctr.O_data_0[6] term B end
  end
  net I2_ctr.holding_reg_6[5]
    gate I2_ctr.holding_reg_6_0_and2[5] term Q end
    gate I2_ctr.O_data_0[5] term B end
  end
  net I2_ctr.holding_reg_6[4]
    gate I2_ctr.holding_reg_6_0_and2[4] term Q end
    gate I2_ctr.O_data_0[4] term B end
  end
  net I2_ctr.holding_reg_6[3]
    gate I2_ctr.holding_reg_6_0_and2[3] term Q end
    gate I2_ctr.O_data_0[3] term B end
  end
  net I2_ctr.holding_reg_6[2]
    gate I2_ctr.holding_reg_6_0_and2[2] term Q end
    gate I2_ctr.O_data_0[2] term B end
  end
  net I2_ctr.holding_reg_6[1]
    gate I2_ctr.holding_reg_6_0_and2[1] term Q end
    gate I2_ctr.O_data_0[1] term B end
  end
  net I2_ctr.un6_ctr_reg_1.CO1
    gate I2_ctr.un6_ctr_reg_1.CO1 term Q end
    gate I2_ctr.un6_ctr_reg_1.CO2 term A end
    gate I2_ctr.un6_ctr_reg_1.SUM2 term E1 end
  end
  net I2_ctr.un6_ctr_reg_1.CO2
    gate I2_ctr.un6_ctr_reg_1.CO2 term Q end
    gate I2_ctr.un6_ctr_reg_1.SUM3 term E1 end
  end
  net I2_ctr.un6_ctr_reg_1.CO3
    gate I2_ctr.un6_ctr_reg_1.CO6 term CO3 end
    gate I2_ctr.un6_ctr_reg_1.CO4 term A end
    gate I2_ctr.un6_ctr_reg_1.SUM4 term E1 end
  end
  net I2_ctr.un6_ctr_reg_1.CO4
    gate I2_ctr.un6_ctr_reg_1.CO4 term Q end
    gate I2_ctr.un6_ctr_reg_1.CO5 term A end
    gate I2_ctr.un6_ctr_reg_1.SUM5 term E1 end
  end
  net I2_ctr.un6_ctr_reg_1.CO5
    gate I2_ctr.un6_ctr_reg_1.CO5 term Q end
    gate I2_ctr.un6_ctr_reg_1.SUM6 term E1 end
  end
  net I2_ctr.un6_ctr_reg_1.CO6
    gate I2_ctr.un6_ctr_reg_1.CO6 term CO6 end
    gate I2_ctr.un6_ctr_reg_1.CO7 term A end
    gate I2_ctr.un6_ctr_reg_1.CO12 term CI end
    gate I2_ctr.un6_ctr_reg_1.SUM7 term E1 end
  end
  net I2_ctr.un6_ctr_reg_1.CO7
    gate I2_ctr.un6_ctr_reg_1.CO7 term Q end
    gate I2_ctr.un6_ctr_reg_1.CO8 term A end
    gate I2_ctr.un6_ctr_reg_1.SUM8 term E1 end
  end
  net I2_ctr.un6_ctr_reg_1.CO8
    gate I2_ctr.un6_ctr_reg_1.CO8 term Q end
    gate I2_ctr.un6_ctr_reg_1.SUM9 term E1 end
  end
  net I2_ctr.un6_ctr_reg_1.CO9
    gate I2_ctr.un6_ctr_reg_1.CO12 term CO3 end
    gate I2_ctr.un6_ctr_reg_1.CO10 term A end
    gate I2_ctr.un6_ctr_reg_1.SUM10 term E1 end
  end
  net I2_ctr.un6_ctr_reg_1.CO10
    gate I2_ctr.un6_ctr_reg_1.CO10 term Q end
    gate I2_ctr.un6_ctr_reg_1.CO11 term A end
    gate I2_ctr.un6_ctr_reg_1.SUM11 term E1 end
  end
  net I2_ctr.un6_ctr_reg_1.CO11
    gate I2_ctr.un6_ctr_reg_1.CO11 term Q end
    gate I2_ctr.un6_ctr_reg_1.SUM12 term E1 end
  end
  net I2_ctr.un6_ctr_reg_1.CO12
    gate I2_ctr.un6_ctr_reg_1.CO12 term CO6 end
    gate I2_ctr.un6_ctr_reg_1.CO13 term A end
    gate I2_ctr.un6_ctr_reg_1.CO15 term CI end
    gate I2_ctr.un6_ctr_reg_1.SUM13 term E1 end
  end
  net I2_ctr.un6_ctr_reg_1.CO13
    gate I2_ctr.un6_ctr_reg_1.CO13 term Q end
    gate I2_ctr.un6_ctr_reg_1.CO14 term A end
    gate I2_ctr.un6_ctr_reg_1.SUM14 term E1 end
  end
  net I2_ctr.un6_ctr_reg_1.CO14
    gate I2_ctr.un6_ctr_reg_1.CO14 term Q end
    gate I2_ctr.un6_ctr_reg_1.SUM15 term E1 end
  end
  net I2_ctr.un6_ctr_reg_1.CO15
    gate I2_ctr.un6_ctr_reg_1.CO15 term CO end
    gate I2_ctr.un6_ctr_reg_1.SUM16 term E1 end
  end
  net I1_ctr.shft_reg[0]
    gate I1_ctr.shft_reg[0] term QZ end
    gate I1_ctr.shft_reg[1] term QD end
    gate I1_ctr.start_ctr term B end
  end
  net I1_ctr.shft_reg[1]
    gate I1_ctr.shft_reg[1] term QZ end
    gate I1_ctr.start_ctr term A end
  end
  net I1_ctr.start_ctr
    gate I1_ctr.start_ctr term Q end
    gate I1_ctr.G_38 term C end
    gate I1_ctr.un1_I_clr_regs_0_and2 term A end
  end
  net I1_ctr.ctr_reg[0]
    gate I1_ctr.ctr_reg[0] term QZ end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_282 term A end
    gate I1_ctr.un6_ctr_reg_1.CO1 term A end
    gate I1_ctr.un6_ctr_reg_1.CO6 term CI end
    gate I1_ctr.un6_ctr_reg_1.SUM0 term A end
    gate I1_ctr.un6_ctr_reg_1.SUM1 term E1 end
  end
  net I1_ctr.ctr_reg[1]
    gate I1_ctr.ctr_reg[1] term QZ end
    gate I1_ctr.holding_reg_6_0_and2[1] term A end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_281 term B end
    gate I1_ctr.un6_ctr_reg_1.CO1 term B end
    gate I1_ctr.un6_ctr_reg_1.CO6 term A0 end
    gate I1_ctr.un6_ctr_reg_1.SUM1 term A end
  end
  net I1_ctr.ctr_reg[2]
    gate I1_ctr.ctr_reg[2] term QZ end
    gate I1_ctr.holding_reg_6_0_and2[2] term A end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_281 term A end
    gate I1_ctr.un6_ctr_reg_1.CO2 term B end
    gate I1_ctr.un6_ctr_reg_1.CO6 term A1 end
    gate I1_ctr.un6_ctr_reg_1.SUM2 term A end
  end
  net I1_ctr.ctr_reg[3]
    gate I1_ctr.ctr_reg[3] term QZ end
    gate I1_ctr.holding_reg_6_0_and2[3] term A end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_282 term C end
    gate I1_ctr.un6_ctr_reg_1.CO6 term A2 end
    gate I1_ctr.un6_ctr_reg_1.SUM3 term A end
  end
  net I1_ctr.ctr_reg[4]
    gate I1_ctr.ctr_reg[4] term QZ end
    gate I1_ctr.holding_reg_6_0_and2[4] term A end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_284 term C end
    gate I1_ctr.un6_ctr_reg_1.CO4 term B end
    gate I1_ctr.un6_ctr_reg_1.CO6 term A3 end
    gate I1_ctr.un6_ctr_reg_1.SUM4 term A end
  end
  net I1_ctr.ctr_reg[5]
    gate I1_ctr.ctr_reg[5] term QZ end
    gate I1_ctr.holding_reg_6_0_and2[5] term A end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_284 term B end
    gate I1_ctr.un6_ctr_reg_1.CO5 term B end
    gate I1_ctr.un6_ctr_reg_1.CO6 term A4 end
    gate I1_ctr.un6_ctr_reg_1.SUM5 term A end
  end
  net I1_ctr.ctr_reg[6]
    gate I1_ctr.ctr_reg[6] term QZ end
    gate I1_ctr.holding_reg_6_0_and2[6] term A end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_282 term B end
    gate I1_ctr.un6_ctr_reg_1.CO6 term A5 end
    gate I1_ctr.un6_ctr_reg_1.SUM6 term A end
  end
  net I1_ctr.ctr_reg[7]
    gate I1_ctr.ctr_reg[7] term QZ end
    gate I1_ctr.holding_reg_6_0_and2[7] term A end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_279 term B end
    gate I1_ctr.un6_ctr_reg_1.CO7 term B end
    gate I1_ctr.un6_ctr_reg_1.CO12 term A0 end
    gate I1_ctr.un6_ctr_reg_1.SUM7 term A end
  end
  net I1_ctr.ctr_reg[8]
    gate I1_ctr.ctr_reg[8] term QZ end
    gate I1_ctr.holding_reg_6_0_and2[8] term A end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_279 term A end
    gate I1_ctr.un6_ctr_reg_1.CO8 term B end
    gate I1_ctr.un6_ctr_reg_1.CO12 term A1 end
    gate I1_ctr.un6_ctr_reg_1.SUM8 term A end
  end
  net I1_ctr.ctr_reg[9]
    gate I1_ctr.ctr_reg[9] term QZ end
    gate I1_ctr.holding_reg_6_0_and2[9] term A end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_275 term B end
    gate I1_ctr.un6_ctr_reg_1.CO12 term A2 end
    gate I1_ctr.un6_ctr_reg_1.SUM9 term A end
  end
  net I1_ctr.ctr_reg[10]
    gate I1_ctr.ctr_reg[10] term QZ end
    gate I1_ctr.holding_reg_6_0_and2[10] term A end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_285 term C end
    gate I1_ctr.un6_ctr_reg_1.CO10 term B end
    gate I1_ctr.un6_ctr_reg_1.CO12 term A3 end
    gate I1_ctr.un6_ctr_reg_1.SUM10 term A end
  end
  net I1_ctr.ctr_reg[11]
    gate I1_ctr.ctr_reg[11] term QZ end
    gate I1_ctr.holding_reg_6_0_and2[11] term A end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_285 term B end
    gate I1_ctr.un6_ctr_reg_1.CO11 term B end
    gate I1_ctr.un6_ctr_reg_1.CO12 term A4 end
    gate I1_ctr.un6_ctr_reg_1.SUM11 term A end
  end
  net I1_ctr.ctr_reg[12]
    gate I1_ctr.ctr_reg[12] term QZ end
    gate I1_ctr.holding_reg_6_0_and2[12] term A end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_275 term A end
    gate I1_ctr.un6_ctr_reg_1.CO12 term A5 end
    gate I1_ctr.un6_ctr_reg_1.SUM12 term A end
  end
  net I1_ctr.ctr_reg[13]
    gate I1_ctr.ctr_reg[13] term QZ end
    gate I1_ctr.holding_reg_6_0_and2[13] term A end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_277 term B end
    gate I1_ctr.un6_ctr_reg_1.CO13 term B end
    gate I1_ctr.un6_ctr_reg_1.CO15 term A0 end
    gate I1_ctr.un6_ctr_reg_1.SUM13 term A end
  end
  net I1_ctr.ctr_reg[14]
    gate I1_ctr.ctr_reg[14] term QZ end
    gate I1_ctr.holding_reg_6_0_and2[14] term A end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_277 term A end
    gate I1_ctr.un6_ctr_reg_1.CO14 term B end
    gate I1_ctr.un6_ctr_reg_1.CO15 term A1 end
    gate I1_ctr.un6_ctr_reg_1.SUM14 term A end
  end
  net I1_ctr.ctr_reg[15]
    gate I1_ctr.ctr_reg[15] term QZ end
    gate I1_ctr.holding_reg_6_0_and2[15] term A end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_283 term C end
    gate I1_ctr.un6_ctr_reg_1.CO15 term A2 end
    gate I1_ctr.un6_ctr_reg_1.SUM15 term A end
  end
  net I1_ctr.ctr_reg[16]
    gate I1_ctr.ctr_reg[16] term QZ end
    gate I1_ctr.holding_reg_6_0_and2[16] term A end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_283 term B end
    gate I1_ctr.un6_ctr_reg_1.SUM16 term A end
  end
  net I1_ctr.un1_I_clr_regs
    gate I1_ctr.un1_I_clr_regs_0 term Q end
    gate I1_ctr.O_data_0[16] term S end
    gate I1_ctr.O_data_0[15] term S end
    gate I1_ctr.O_data_0[14] term S end
    gate I1_ctr.O_data_0[13] term S end
    gate I1_ctr.O_data_0[12] term S end
    gate I1_ctr.O_data_0[11] term S end
    gate I1_ctr.O_data_0[10] term S end
    gate I1_ctr.O_data_0[9] term S end
    gate I1_ctr.O_data_0[8] term S end
    gate I1_ctr.O_data_0[7] term S end
    gate I1_ctr.O_data_0[6] term S end
    gate I1_ctr.O_data_0[5] term S end
    gate I1_ctr.O_data_0[4] term S end
    gate I1_ctr.O_data_0[3] term S end
    gate I1_ctr.O_data_0[2] term S end
    gate I1_ctr.O_data_0[1] term S end
  end
  net I1_ctr.N_2
    gate I1_ctr.O_data_0[1] term Q end
    gate I1_ctr.O_data[1] term QD end
  end
  net I1_ctr.N_3
    gate I1_ctr.O_data_0[2] term Q end
    gate I1_ctr.O_data[2] term QD end
  end
  net I1_ctr.N_4
    gate I1_ctr.O_data_0[3] term Q end
    gate I1_ctr.O_data[3] term QD end
  end
  net I1_ctr.N_5
    gate I1_ctr.O_data_0[4] term Q end
    gate I1_ctr.O_data[4] term QD end
  end
  net I1_ctr.N_6
    gate I1_ctr.O_data_0[5] term Q end
    gate I1_ctr.O_data[5] term QD end
  end
  net I1_ctr.N_7
    gate I1_ctr.O_data_0[6] term Q end
    gate I1_ctr.O_data[6] term QD end
  end
  net I1_ctr.N_8
    gate I1_ctr.O_data_0[7] term Q end
    gate I1_ctr.O_data[7] term QD end
  end
  net I1_ctr.N_9
    gate I1_ctr.O_data_0[8] term Q end
    gate I1_ctr.O_data[8] term QD end
  end
  net I1_ctr.N_10
    gate I1_ctr.O_data_0[9] term Q end
    gate I1_ctr.O_data[9] term QD end
  end
  net I1_ctr.N_11
    gate I1_ctr.O_data_0[10] term Q end
    gate I1_ctr.O_data[10] term QD end
  end
  net I1_ctr.N_12
    gate I1_ctr.O_data_0[11] term Q end
    gate I1_ctr.O_data[11] term QD end
  end
  net I1_ctr.N_13
    gate I1_ctr.O_data_0[12] term Q end
    gate I1_ctr.O_data[12] term QD end
  end
  net I1_ctr.N_14
    gate I1_ctr.O_data_0[13] term Q end
    gate I1_ctr.O_data[13] term QD end
  end
  net I1_ctr.N_15
    gate I1_ctr.O_data_0[14] term Q end
    gate I1_ctr.O_data[14] term QD end
  end
  net I1_ctr.N_16
    gate I1_ctr.O_data_0[15] term Q end
    gate I1_ctr.O_data[15] term QD end
  end
  net I1_ctr.N_17
    gate I1_ctr.O_data_0[16] term Q end
    gate I1_ctr.O_data[16] term QD end
  end
  net I1_ctr.N_18
    gate I1_ctr.un6_ctr_reg_1.SUM0 term S end
    gate I1_ctr.ctr_reg_6_0_and2[0] term A end
  end
  net I1_ctr.N_19
    gate I1_ctr.un6_ctr_reg_1.SUM1 term S end
    gate I1_ctr.ctr_reg_6_0_and2[1] term A end
  end
  net I1_ctr.N_20
    gate I1_ctr.un6_ctr_reg_1.SUM2 term S end
    gate I1_ctr.ctr_reg_6_0_and2[2] term A end
  end
  net I1_ctr.N_21
    gate I1_ctr.un6_ctr_reg_1.SUM3 term S end
    gate I1_ctr.ctr_reg_6_0_and2[3] term A end
  end
  net I1_ctr.N_22
    gate I1_ctr.un6_ctr_reg_1.SUM4 term S end
    gate I1_ctr.ctr_reg_6_0_and2[4] term A end
  end
  net I1_ctr.N_23
    gate I1_ctr.un6_ctr_reg_1.SUM5 term S end
    gate I1_ctr.ctr_reg_6_0_and2[5] term A end
  end
  net I1_ctr.N_24
    gate I1_ctr.un6_ctr_reg_1.SUM6 term S end
    gate I1_ctr.ctr_reg_6_0_and2[6] term A end
  end
  net I1_ctr.N_25
    gate I1_ctr.un6_ctr_reg_1.SUM7 term S end
    gate I1_ctr.ctr_reg_6_0_and2[7] term A end
  end
  net I1_ctr.N_26
    gate I1_ctr.un6_ctr_reg_1.SUM8 term S end
    gate I1_ctr.ctr_reg_6_0_and2[8] term A end
  end
  net I1_ctr.N_27
    gate I1_ctr.un6_ctr_reg_1.SUM9 term S end
    gate I1_ctr.ctr_reg_6_0_and2[9] term A end
  end
  net I1_ctr.N_28
    gate I1_ctr.un6_ctr_reg_1.SUM10 term S end
    gate I1_ctr.ctr_reg_6_0_and2[10] term A end
  end
  net I1_ctr.N_29
    gate I1_ctr.un6_ctr_reg_1.SUM11 term S end
    gate I1_ctr.ctr_reg_6_0_and2[11] term A end
  end
  net I1_ctr.N_30
    gate I1_ctr.un6_ctr_reg_1.SUM12 term S end
    gate I1_ctr.ctr_reg_6_0_and2[12] term A end
  end
  net I1_ctr.N_31
    gate I1_ctr.un6_ctr_reg_1.SUM13 term S end
    gate I1_ctr.ctr_reg_6_0_and2[13] term A end
  end
  net I1_ctr.N_32
    gate I1_ctr.un6_ctr_reg_1.SUM14 term S end
    gate I1_ctr.ctr_reg_6_0_and2[14] term A end
  end
  net I1_ctr.N_33
    gate I1_ctr.un6_ctr_reg_1.SUM15 term S end
    gate I1_ctr.ctr_reg_6_0_and2[15] term A end
  end
  net I1_ctr.N_34
    gate I1_ctr.un6_ctr_reg_1.SUM16 term S end
    gate I1_ctr.ctr_reg_6_0_and2[16] term A end
  end
  net I1_ctr.N_89
    gate I1_ctr.un1_I_clr_regs_0_and2 term Q end
    gate I1_ctr.un1_I_clr_regs_0 term B end
  end
  net I1_ctr.N_109
    gate I1_ctr.G_38 term Q end
    gate I_553 term A end
    gate I_550 term A end
  end
  net I1_ctr.ctr_reg_6[16]
    gate I1_ctr.ctr_reg_6_0_and2[16] term Q end
    gate I1_ctr.ctr_reg[16] term QD end
  end
  net I1_ctr.ctr_reg_6[15]
    gate I1_ctr.ctr_reg_6_0_and2[15] term Q end
    gate I1_ctr.ctr_reg[15] term QD end
  end
  net I1_ctr.ctr_reg_6[14]
    gate I1_ctr.ctr_reg_6_0_and2[14] term Q end
    gate I1_ctr.ctr_reg[14] term QD end
  end
  net I1_ctr.ctr_reg_6[13]
    gate I1_ctr.ctr_reg_6_0_and2[13] term Q end
    gate I1_ctr.ctr_reg[13] term QD end
  end
  net I1_ctr.ctr_reg_6[12]
    gate I1_ctr.ctr_reg_6_0_and2[12] term Q end
    gate I1_ctr.ctr_reg[12] term QD end
  end
  net I1_ctr.ctr_reg_6[11]
    gate I1_ctr.ctr_reg_6_0_and2[11] term Q end
    gate I1_ctr.ctr_reg[11] term QD end
  end
  net I1_ctr.ctr_reg_6[10]
    gate I1_ctr.ctr_reg_6_0_and2[10] term Q end
    gate I1_ctr.ctr_reg[10] term QD end
  end
  net I1_ctr.ctr_reg_6[9]
    gate I1_ctr.ctr_reg_6_0_and2[9] term Q end
    gate I1_ctr.ctr_reg[9] term QD end
  end
  net I1_ctr.ctr_reg_6[8]
    gate I1_ctr.ctr_reg_6_0_and2[8] term Q end
    gate I1_ctr.ctr_reg[8] term QD end
  end
  net I1_ctr.ctr_reg_6[7]
    gate I1_ctr.ctr_reg_6_0_and2[7] term Q end
    gate I1_ctr.ctr_reg[7] term QD end
  end
  net I1_ctr.ctr_reg_6[6]
    gate I1_ctr.ctr_reg_6_0_and2[6] term Q end
    gate I1_ctr.ctr_reg[6] term QD end
  end
  net I1_ctr.ctr_reg_6[5]
    gate I1_ctr.ctr_reg_6_0_and2[5] term Q end
    gate I1_ctr.ctr_reg[5] term QD end
  end
  net I1_ctr.ctr_reg_6[4]
    gate I1_ctr.ctr_reg_6_0_and2[4] term Q end
    gate I1_ctr.ctr_reg[4] term QD end
  end
  net I1_ctr.ctr_reg_6[3]
    gate I1_ctr.ctr_reg_6_0_and2[3] term Q end
    gate I1_ctr.ctr_reg[3] term QD end
  end
  net I1_ctr.ctr_reg_6[2]
    gate I1_ctr.ctr_reg_6_0_and2[2] term Q end
    gate I1_ctr.ctr_reg[2] term QD end
  end
  net I1_ctr.ctr_reg_6[1]
    gate I1_ctr.ctr_reg_6_0_and2[1] term Q end
    gate I1_ctr.ctr_reg[1] term QD end
  end
  net I1_ctr.ctr_reg_6[0]
    gate I1_ctr.ctr_reg_6_0_and2[0] term Q end
    gate I1_ctr.ctr_reg[0] term QD end
  end
  net I1_ctr.holding_reg_6[16]
    gate I1_ctr.holding_reg_6_0_and2[16] term Q end
    gate I1_ctr.O_data_0[16] term B end
  end
  net I1_ctr.holding_reg_6[15]
    gate I1_ctr.holding_reg_6_0_and2[15] term Q end
    gate I1_ctr.O_data_0[15] term B end
  end
  net I1_ctr.holding_reg_6[14]
    gate I1_ctr.holding_reg_6_0_and2[14] term Q end
    gate I1_ctr.O_data_0[14] term B end
  end
  net I1_ctr.holding_reg_6[13]
    gate I1_ctr.holding_reg_6_0_and2[13] term Q end
    gate I1_ctr.O_data_0[13] term B end
  end
  net I1_ctr.holding_reg_6[12]
    gate I1_ctr.holding_reg_6_0_and2[12] term Q end
    gate I1_ctr.O_data_0[12] term B end
  end
  net I1_ctr.holding_reg_6[11]
    gate I1_ctr.holding_reg_6_0_and2[11] term Q end
    gate I1_ctr.O_data_0[11] term B end
  end
  net I1_ctr.holding_reg_6[10]
    gate I1_ctr.holding_reg_6_0_and2[10] term Q end
    gate I1_ctr.O_data_0[10] term B end
  end
  net I1_ctr.holding_reg_6[9]
    gate I1_ctr.holding_reg_6_0_and2[9] term Q end
    gate I1_ctr.O_data_0[9] term B end
  end
  net I1_ctr.holding_reg_6[8]
    gate I1_ctr.holding_reg_6_0_and2[8] term Q end
    gate I1_ctr.O_data_0[8] term B end
  end
  net I1_ctr.holding_reg_6[7]
    gate I1_ctr.holding_reg_6_0_and2[7] term Q end
    gate I1_ctr.O_data_0[7] term B end
  end
  net I1_ctr.holding_reg_6[6]
    gate I1_ctr.holding_reg_6_0_and2[6] term Q end
    gate I1_ctr.O_data_0[6] term B end
  end
  net I1_ctr.holding_reg_6[5]
    gate I1_ctr.holding_reg_6_0_and2[5] term Q end
    gate I1_ctr.O_data_0[5] term B end
  end
  net I1_ctr.holding_reg_6[4]
    gate I1_ctr.holding_reg_6_0_and2[4] term Q end
    gate I1_ctr.O_data_0[4] term B end
  end
  net I1_ctr.holding_reg_6[3]
    gate I1_ctr.holding_reg_6_0_and2[3] term Q end
    gate I1_ctr.O_data_0[3] term B end
  end
  net I1_ctr.holding_reg_6[2]
    gate I1_ctr.holding_reg_6_0_and2[2] term Q end
    gate I1_ctr.O_data_0[2] term B end
  end
  net I1_ctr.holding_reg_6[1]
    gate I1_ctr.holding_reg_6_0_and2[1] term Q end
    gate I1_ctr.O_data_0[1] term B end
  end
  net I1_ctr.un6_ctr_reg_1.CO1
    gate I1_ctr.un6_ctr_reg_1.CO1 term Q end
    gate I1_ctr.un6_ctr_reg_1.CO2 term A end
    gate I1_ctr.un6_ctr_reg_1.SUM2 term E1 end
  end
  net I1_ctr.un6_ctr_reg_1.CO2
    gate I1_ctr.un6_ctr_reg_1.CO2 term Q end
    gate I1_ctr.un6_ctr_reg_1.SUM3 term E1 end
  end
  net I1_ctr.un6_ctr_reg_1.CO3
    gate I1_ctr.un6_ctr_reg_1.CO6 term CO3 end
    gate I1_ctr.un6_ctr_reg_1.CO4 term A end
    gate I1_ctr.un6_ctr_reg_1.SUM4 term E1 end
  end
  net I1_ctr.un6_ctr_reg_1.CO4
    gate I1_ctr.un6_ctr_reg_1.CO4 term Q end
    gate I1_ctr.un6_ctr_reg_1.CO5 term A end
    gate I1_ctr.un6_ctr_reg_1.SUM5 term E1 end
  end
  net I1_ctr.un6_ctr_reg_1.CO5
    gate I1_ctr.un6_ctr_reg_1.CO5 term Q end
    gate I1_ctr.un6_ctr_reg_1.SUM6 term E1 end
  end
  net I1_ctr.un6_ctr_reg_1.CO6
    gate I1_ctr.un6_ctr_reg_1.CO6 term CO6 end
    gate I1_ctr.un6_ctr_reg_1.CO7 term A end
    gate I1_ctr.un6_ctr_reg_1.CO12 term CI end
    gate I1_ctr.un6_ctr_reg_1.SUM7 term E1 end
  end
  net I1_ctr.un6_ctr_reg_1.CO7
    gate I1_ctr.un6_ctr_reg_1.CO7 term Q end
    gate I1_ctr.un6_ctr_reg_1.CO8 term A end
    gate I1_ctr.un6_ctr_reg_1.SUM8 term E1 end
  end
  net I1_ctr.un6_ctr_reg_1.CO8
    gate I1_ctr.un6_ctr_reg_1.CO8 term Q end
    gate I1_ctr.un6_ctr_reg_1.SUM9 term E1 end
  end
  net I1_ctr.un6_ctr_reg_1.CO9
    gate I1_ctr.un6_ctr_reg_1.CO12 term CO3 end
    gate I1_ctr.un6_ctr_reg_1.CO10 term A end
    gate I1_ctr.un6_ctr_reg_1.SUM10 term E1 end
  end
  net I1_ctr.un6_ctr_reg_1.CO10
    gate I1_ctr.un6_ctr_reg_1.CO10 term Q end
    gate I1_ctr.un6_ctr_reg_1.CO11 term A end
    gate I1_ctr.un6_ctr_reg_1.SUM11 term E1 end
  end
  net I1_ctr.un6_ctr_reg_1.CO11
    gate I1_ctr.un6_ctr_reg_1.CO11 term Q end
    gate I1_ctr.un6_ctr_reg_1.SUM12 term E1 end
  end
  net I1_ctr.un6_ctr_reg_1.CO12
    gate I1_ctr.un6_ctr_reg_1.CO12 term CO6 end
    gate I1_ctr.un6_ctr_reg_1.CO13 term A end
    gate I1_ctr.un6_ctr_reg_1.CO15 term CI end
    gate I1_ctr.un6_ctr_reg_1.SUM13 term E1 end
  end
  net I1_ctr.un6_ctr_reg_1.CO13
    gate I1_ctr.un6_ctr_reg_1.CO13 term Q end
    gate I1_ctr.un6_ctr_reg_1.CO14 term A end
    gate I1_ctr.un6_ctr_reg_1.SUM14 term E1 end
  end
  net I1_ctr.un6_ctr_reg_1.CO14
    gate I1_ctr.un6_ctr_reg_1.CO14 term Q end
    gate I1_ctr.un6_ctr_reg_1.SUM15 term E1 end
  end
  net I1_ctr.un6_ctr_reg_1.CO15
    gate I1_ctr.un6_ctr_reg_1.CO15 term CO end
    gate I1_ctr.un6_ctr_reg_1.SUM16 term E1 end
  end
  net V0_ctr.shft_reg[0]
    gate V0_ctr.shft_reg[0] term QZ end
    gate V0_ctr.shft_reg[1] term QD end
    gate V0_ctr.start_ctr term B end
  end
  net V0_ctr.shft_reg[1]
    gate V0_ctr.shft_reg[1] term QZ end
    gate V0_ctr.start_ctr term A end
  end
  net V0_ctr.start_ctr
    gate V0_ctr.start_ctr term Q end
    gate V0_ctr.G_38 term C end
    gate V0_ctr.un1_I_clr_regs_0_and2 term A end
  end
  net V0_ctr.ctr_reg[0]
    gate V0_ctr.ctr_reg[0] term QZ end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_314 term A end
    gate V0_ctr.un6_ctr_reg_1.CO1 term A end
    gate V0_ctr.un6_ctr_reg_1.CO6 term CI end
    gate V0_ctr.un6_ctr_reg_1.SUM0 term A end
    gate V0_ctr.un6_ctr_reg_1.SUM1 term E1 end
  end
  net V0_ctr.ctr_reg[1]
    gate V0_ctr.ctr_reg[1] term QZ end
    gate V0_ctr.holding_reg_6_0_and2[1] term A end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_313 term B end
    gate V0_ctr.un6_ctr_reg_1.CO1 term B end
    gate V0_ctr.un6_ctr_reg_1.CO6 term A0 end
    gate V0_ctr.un6_ctr_reg_1.SUM1 term A end
  end
  net V0_ctr.ctr_reg[2]
    gate V0_ctr.ctr_reg[2] term QZ end
    gate V0_ctr.holding_reg_6_0_and2[2] term A end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_313 term A end
    gate V0_ctr.un6_ctr_reg_1.CO2 term B end
    gate V0_ctr.un6_ctr_reg_1.CO6 term A1 end
    gate V0_ctr.un6_ctr_reg_1.SUM2 term A end
  end
  net V0_ctr.ctr_reg[3]
    gate V0_ctr.ctr_reg[3] term QZ end
    gate V0_ctr.holding_reg_6_0_and2[3] term A end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_314 term C end
    gate V0_ctr.un6_ctr_reg_1.CO6 term A2 end
    gate V0_ctr.un6_ctr_reg_1.SUM3 term A end
  end
  net V0_ctr.ctr_reg[4]
    gate V0_ctr.ctr_reg[4] term QZ end
    gate V0_ctr.holding_reg_6_0_and2[4] term A end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_316 term C end
    gate V0_ctr.un6_ctr_reg_1.CO4 term B end
    gate V0_ctr.un6_ctr_reg_1.CO6 term A3 end
    gate V0_ctr.un6_ctr_reg_1.SUM4 term A end
  end
  net V0_ctr.ctr_reg[5]
    gate V0_ctr.ctr_reg[5] term QZ end
    gate V0_ctr.holding_reg_6_0_and2[5] term A end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_316 term B end
    gate V0_ctr.un6_ctr_reg_1.CO5 term B end
    gate V0_ctr.un6_ctr_reg_1.CO6 term A4 end
    gate V0_ctr.un6_ctr_reg_1.SUM5 term A end
  end
  net V0_ctr.ctr_reg[6]
    gate V0_ctr.ctr_reg[6] term QZ end
    gate V0_ctr.holding_reg_6_0_and2[6] term A end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_314 term B end
    gate V0_ctr.un6_ctr_reg_1.CO6 term A5 end
    gate V0_ctr.un6_ctr_reg_1.SUM6 term A end
  end
  net V0_ctr.ctr_reg[7]
    gate V0_ctr.ctr_reg[7] term QZ end
    gate V0_ctr.holding_reg_6_0_and2[7] term A end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_311 term B end
    gate V0_ctr.un6_ctr_reg_1.CO7 term B end
    gate V0_ctr.un6_ctr_reg_1.CO12 term A0 end
    gate V0_ctr.un6_ctr_reg_1.SUM7 term A end
  end
  net V0_ctr.ctr_reg[8]
    gate V0_ctr.ctr_reg[8] term QZ end
    gate V0_ctr.holding_reg_6_0_and2[8] term A end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_311 term A end
    gate V0_ctr.un6_ctr_reg_1.CO8 term B end
    gate V0_ctr.un6_ctr_reg_1.CO12 term A1 end
    gate V0_ctr.un6_ctr_reg_1.SUM8 term A end
  end
  net V0_ctr.ctr_reg[9]
    gate V0_ctr.ctr_reg[9] term QZ end
    gate V0_ctr.holding_reg_6_0_and2[9] term A end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_307 term B end
    gate V0_ctr.un6_ctr_reg_1.CO12 term A2 end
    gate V0_ctr.un6_ctr_reg_1.SUM9 term A end
  end
  net V0_ctr.ctr_reg[10]
    gate V0_ctr.ctr_reg[10] term QZ end
    gate V0_ctr.holding_reg_6_0_and2[10] term A end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_317 term C end
    gate V0_ctr.un6_ctr_reg_1.CO10 term B end
    gate V0_ctr.un6_ctr_reg_1.CO12 term A3 end
    gate V0_ctr.un6_ctr_reg_1.SUM10 term A end
  end
  net V0_ctr.ctr_reg[11]
    gate V0_ctr.ctr_reg[11] term QZ end
    gate V0_ctr.holding_reg_6_0_and2[11] term A end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_317 term B end
    gate V0_ctr.un6_ctr_reg_1.CO11 term B end
    gate V0_ctr.un6_ctr_reg_1.CO12 term A4 end
    gate V0_ctr.un6_ctr_reg_1.SUM11 term A end
  end
  net V0_ctr.ctr_reg[12]
    gate V0_ctr.ctr_reg[12] term QZ end
    gate V0_ctr.holding_reg_6_0_and2[12] term A end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_307 term A end
    gate V0_ctr.un6_ctr_reg_1.CO12 term A5 end
    gate V0_ctr.un6_ctr_reg_1.SUM12 term A end
  end
  net V0_ctr.ctr_reg[13]
    gate V0_ctr.ctr_reg[13] term QZ end
    gate V0_ctr.holding_reg_6_0_and2[13] term A end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_309 term B end
    gate V0_ctr.un6_ctr_reg_1.CO13 term B end
    gate V0_ctr.un6_ctr_reg_1.CO15 term A0 end
    gate V0_ctr.un6_ctr_reg_1.SUM13 term A end
  end
  net V0_ctr.ctr_reg[14]
    gate V0_ctr.ctr_reg[14] term QZ end
    gate V0_ctr.holding_reg_6_0_and2[14] term A end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_309 term A end
    gate V0_ctr.un6_ctr_reg_1.CO14 term B end
    gate V0_ctr.un6_ctr_reg_1.CO15 term A1 end
    gate V0_ctr.un6_ctr_reg_1.SUM14 term A end
  end
  net V0_ctr.ctr_reg[15]
    gate V0_ctr.ctr_reg[15] term QZ end
    gate V0_ctr.holding_reg_6_0_and2[15] term A end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_315 term C end
    gate V0_ctr.un6_ctr_reg_1.CO15 term A2 end
    gate V0_ctr.un6_ctr_reg_1.SUM15 term A end
  end
  net V0_ctr.ctr_reg[16]
    gate V0_ctr.ctr_reg[16] term QZ end
    gate V0_ctr.holding_reg_6_0_and2[16] term A end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_315 term B end
    gate V0_ctr.un6_ctr_reg_1.SUM16 term A end
  end
  net V0_ctr.un1_I_clr_regs
    gate V0_ctr.un1_I_clr_regs_0 term Q end
    gate V0_ctr.O_data_0[16] term S end
    gate V0_ctr.O_data_0[15] term S end
    gate V0_ctr.O_data_0[14] term S end
    gate V0_ctr.O_data_0[13] term S end
    gate V0_ctr.O_data_0[12] term S end
    gate V0_ctr.O_data_0[11] term S end
    gate V0_ctr.O_data_0[10] term S end
    gate V0_ctr.O_data_0[9] term S end
    gate V0_ctr.O_data_0[8] term S end
    gate V0_ctr.O_data_0[7] term S end
    gate V0_ctr.O_data_0[6] term S end
    gate V0_ctr.O_data_0[5] term S end
    gate V0_ctr.O_data_0[4] term S end
    gate V0_ctr.O_data_0[3] term S end
    gate V0_ctr.O_data_0[2] term S end
    gate V0_ctr.O_data_0[1] term S end
  end
  net V0_ctr.N_2
    gate V0_ctr.O_data_0[1] term Q end
    gate V0_ctr.O_data[1] term QD end
  end
  net V0_ctr.N_3
    gate V0_ctr.O_data_0[2] term Q end
    gate V0_ctr.O_data[2] term QD end
  end
  net V0_ctr.N_4
    gate V0_ctr.O_data_0[3] term Q end
    gate V0_ctr.O_data[3] term QD end
  end
  net V0_ctr.N_5
    gate V0_ctr.O_data_0[4] term Q end
    gate V0_ctr.O_data[4] term QD end
  end
  net V0_ctr.N_6
    gate V0_ctr.O_data_0[5] term Q end
    gate V0_ctr.O_data[5] term QD end
  end
  net V0_ctr.N_7
    gate V0_ctr.O_data_0[6] term Q end
    gate V0_ctr.O_data[6] term QD end
  end
  net V0_ctr.N_8
    gate V0_ctr.O_data_0[7] term Q end
    gate V0_ctr.O_data[7] term QD end
  end
  net V0_ctr.N_9
    gate V0_ctr.O_data_0[8] term Q end
    gate V0_ctr.O_data[8] term QD end
  end
  net V0_ctr.N_10
    gate V0_ctr.O_data_0[9] term Q end
    gate V0_ctr.O_data[9] term QD end
  end
  net V0_ctr.N_11
    gate V0_ctr.O_data_0[10] term Q end
    gate V0_ctr.O_data[10] term QD end
  end
  net V0_ctr.N_12
    gate V0_ctr.O_data_0[11] term Q end
    gate V0_ctr.O_data[11] term QD end
  end
  net V0_ctr.N_13
    gate V0_ctr.O_data_0[12] term Q end
    gate V0_ctr.O_data[12] term QD end
  end
  net V0_ctr.N_14
    gate V0_ctr.O_data_0[13] term Q end
    gate V0_ctr.O_data[13] term QD end
  end
  net V0_ctr.N_15
    gate V0_ctr.O_data_0[14] term Q end
    gate V0_ctr.O_data[14] term QD end
  end
  net V0_ctr.N_16
    gate V0_ctr.O_data_0[15] term Q end
    gate V0_ctr.O_data[15] term QD end
  end
  net V0_ctr.N_17
    gate V0_ctr.O_data_0[16] term Q end
    gate V0_ctr.O_data[16] term QD end
  end
  net V0_ctr.N_18
    gate V0_ctr.un6_ctr_reg_1.SUM0 term S end
    gate V0_ctr.ctr_reg_6_0_and2[0] term A end
  end
  net V0_ctr.N_19
    gate V0_ctr.un6_ctr_reg_1.SUM1 term S end
    gate V0_ctr.ctr_reg_6_0_and2[1] term A end
  end
  net V0_ctr.N_20
    gate V0_ctr.un6_ctr_reg_1.SUM2 term S end
    gate V0_ctr.ctr_reg_6_0_and2[2] term A end
  end
  net V0_ctr.N_21
    gate V0_ctr.un6_ctr_reg_1.SUM3 term S end
    gate V0_ctr.ctr_reg_6_0_and2[3] term A end
  end
  net V0_ctr.N_22
    gate V0_ctr.un6_ctr_reg_1.SUM4 term S end
    gate V0_ctr.ctr_reg_6_0_and2[4] term A end
  end
  net V0_ctr.N_23
    gate V0_ctr.un6_ctr_reg_1.SUM5 term S end
    gate V0_ctr.ctr_reg_6_0_and2[5] term A end
  end
  net V0_ctr.N_24
    gate V0_ctr.un6_ctr_reg_1.SUM6 term S end
    gate V0_ctr.ctr_reg_6_0_and2[6] term A end
  end
  net V0_ctr.N_25
    gate V0_ctr.un6_ctr_reg_1.SUM7 term S end
    gate V0_ctr.ctr_reg_6_0_and2[7] term A end
  end
  net V0_ctr.N_26
    gate V0_ctr.un6_ctr_reg_1.SUM8 term S end
    gate V0_ctr.ctr_reg_6_0_and2[8] term A end
  end
  net V0_ctr.N_27
    gate V0_ctr.un6_ctr_reg_1.SUM9 term S end
    gate V0_ctr.ctr_reg_6_0_and2[9] term A end
  end
  net V0_ctr.N_28
    gate V0_ctr.un6_ctr_reg_1.SUM10 term S end
    gate V0_ctr.ctr_reg_6_0_and2[10] term A end
  end
  net V0_ctr.N_29
    gate V0_ctr.un6_ctr_reg_1.SUM11 term S end
    gate V0_ctr.ctr_reg_6_0_and2[11] term A end
  end
  net V0_ctr.N_30
    gate V0_ctr.un6_ctr_reg_1.SUM12 term S end
    gate V0_ctr.ctr_reg_6_0_and2[12] term A end
  end
  net V0_ctr.N_31
    gate V0_ctr.un6_ctr_reg_1.SUM13 term S end
    gate V0_ctr.ctr_reg_6_0_and2[13] term A end
  end
  net V0_ctr.N_32
    gate V0_ctr.un6_ctr_reg_1.SUM14 term S end
    gate V0_ctr.ctr_reg_6_0_and2[14] term A end
  end
  net V0_ctr.N_33
    gate V0_ctr.un6_ctr_reg_1.SUM15 term S end
    gate V0_ctr.ctr_reg_6_0_and2[15] term A end
  end
  net V0_ctr.N_34
    gate V0_ctr.un6_ctr_reg_1.SUM16 term S end
    gate V0_ctr.ctr_reg_6_0_and2[16] term A end
  end
  net V0_ctr.N_89
    gate V0_ctr.un1_I_clr_regs_0_and2 term Q end
    gate V0_ctr.un1_I_clr_regs_0 term B end
  end
  net V0_ctr.N_109
    gate V0_ctr.G_38 term Q end
    gate I_549 term A end
    gate I_546 term A end
  end
  net V0_ctr.ctr_reg_6[16]
    gate V0_ctr.ctr_reg_6_0_and2[16] term Q end
    gate V0_ctr.ctr_reg[16] term QD end
  end
  net V0_ctr.ctr_reg_6[15]
    gate V0_ctr.ctr_reg_6_0_and2[15] term Q end
    gate V0_ctr.ctr_reg[15] term QD end
  end
  net V0_ctr.ctr_reg_6[14]
    gate V0_ctr.ctr_reg_6_0_and2[14] term Q end
    gate V0_ctr.ctr_reg[14] term QD end
  end
  net V0_ctr.ctr_reg_6[13]
    gate V0_ctr.ctr_reg_6_0_and2[13] term Q end
    gate V0_ctr.ctr_reg[13] term QD end
  end
  net V0_ctr.ctr_reg_6[12]
    gate V0_ctr.ctr_reg_6_0_and2[12] term Q end
    gate V0_ctr.ctr_reg[12] term QD end
  end
  net V0_ctr.ctr_reg_6[11]
    gate V0_ctr.ctr_reg_6_0_and2[11] term Q end
    gate V0_ctr.ctr_reg[11] term QD end
  end
  net V0_ctr.ctr_reg_6[10]
    gate V0_ctr.ctr_reg_6_0_and2[10] term Q end
    gate V0_ctr.ctr_reg[10] term QD end
  end
  net V0_ctr.ctr_reg_6[9]
    gate V0_ctr.ctr_reg_6_0_and2[9] term Q end
    gate V0_ctr.ctr_reg[9] term QD end
  end
  net V0_ctr.ctr_reg_6[8]
    gate V0_ctr.ctr_reg_6_0_and2[8] term Q end
    gate V0_ctr.ctr_reg[8] term QD end
  end
  net V0_ctr.ctr_reg_6[7]
    gate V0_ctr.ctr_reg_6_0_and2[7] term Q end
    gate V0_ctr.ctr_reg[7] term QD end
  end
  net V0_ctr.ctr_reg_6[6]
    gate V0_ctr.ctr_reg_6_0_and2[6] term Q end
    gate V0_ctr.ctr_reg[6] term QD end
  end
  net V0_ctr.ctr_reg_6[5]
    gate V0_ctr.ctr_reg_6_0_and2[5] term Q end
    gate V0_ctr.ctr_reg[5] term QD end
  end
  net V0_ctr.ctr_reg_6[4]
    gate V0_ctr.ctr_reg_6_0_and2[4] term Q end
    gate V0_ctr.ctr_reg[4] term QD end
  end
  net V0_ctr.ctr_reg_6[3]
    gate V0_ctr.ctr_reg_6_0_and2[3] term Q end
    gate V0_ctr.ctr_reg[3] term QD end
  end
  net V0_ctr.ctr_reg_6[2]
    gate V0_ctr.ctr_reg_6_0_and2[2] term Q end
    gate V0_ctr.ctr_reg[2] term QD end
  end
  net V0_ctr.ctr_reg_6[1]
    gate V0_ctr.ctr_reg_6_0_and2[1] term Q end
    gate V0_ctr.ctr_reg[1] term QD end
  end
  net V0_ctr.ctr_reg_6[0]
    gate V0_ctr.ctr_reg_6_0_and2[0] term Q end
    gate V0_ctr.ctr_reg[0] term QD end
  end
  net V0_ctr.holding_reg_6[16]
    gate V0_ctr.holding_reg_6_0_and2[16] term Q end
    gate V0_ctr.O_data_0[16] term B end
  end
  net V0_ctr.holding_reg_6[15]
    gate V0_ctr.holding_reg_6_0_and2[15] term Q end
    gate V0_ctr.O_data_0[15] term B end
  end
  net V0_ctr.holding_reg_6[14]
    gate V0_ctr.holding_reg_6_0_and2[14] term Q end
    gate V0_ctr.O_data_0[14] term B end
  end
  net V0_ctr.holding_reg_6[13]
    gate V0_ctr.holding_reg_6_0_and2[13] term Q end
    gate V0_ctr.O_data_0[13] term B end
  end
  net V0_ctr.holding_reg_6[12]
    gate V0_ctr.holding_reg_6_0_and2[12] term Q end
    gate V0_ctr.O_data_0[12] term B end
  end
  net V0_ctr.holding_reg_6[11]
    gate V0_ctr.holding_reg_6_0_and2[11] term Q end
    gate V0_ctr.O_data_0[11] term B end
  end
  net V0_ctr.holding_reg_6[10]
    gate V0_ctr.holding_reg_6_0_and2[10] term Q end
    gate V0_ctr.O_data_0[10] term B end
  end
  net V0_ctr.holding_reg_6[9]
    gate V0_ctr.holding_reg_6_0_and2[9] term Q end
    gate V0_ctr.O_data_0[9] term B end
  end
  net V0_ctr.holding_reg_6[8]
    gate V0_ctr.holding_reg_6_0_and2[8] term Q end
    gate V0_ctr.O_data_0[8] term B end
  end
  net V0_ctr.holding_reg_6[7]
    gate V0_ctr.holding_reg_6_0_and2[7] term Q end
    gate V0_ctr.O_data_0[7] term B end
  end
  net V0_ctr.holding_reg_6[6]
    gate V0_ctr.holding_reg_6_0_and2[6] term Q end
    gate V0_ctr.O_data_0[6] term B end
  end
  net V0_ctr.holding_reg_6[5]
    gate V0_ctr.holding_reg_6_0_and2[5] term Q end
    gate V0_ctr.O_data_0[5] term B end
  end
  net V0_ctr.holding_reg_6[4]
    gate V0_ctr.holding_reg_6_0_and2[4] term Q end
    gate V0_ctr.O_data_0[4] term B end
  end
  net V0_ctr.holding_reg_6[3]
    gate V0_ctr.holding_reg_6_0_and2[3] term Q end
    gate V0_ctr.O_data_0[3] term B end
  end
  net V0_ctr.holding_reg_6[2]
    gate V0_ctr.holding_reg_6_0_and2[2] term Q end
    gate V0_ctr.O_data_0[2] term B end
  end
  net V0_ctr.holding_reg_6[1]
    gate V0_ctr.holding_reg_6_0_and2[1] term Q end
    gate V0_ctr.O_data_0[1] term B end
  end
  net V0_ctr.un6_ctr_reg_1.CO1
    gate V0_ctr.un6_ctr_reg_1.CO1 term Q end
    gate V0_ctr.un6_ctr_reg_1.CO2 term A end
    gate V0_ctr.un6_ctr_reg_1.SUM2 term E1 end
  end
  net V0_ctr.un6_ctr_reg_1.CO2
    gate V0_ctr.un6_ctr_reg_1.CO2 term Q end
    gate V0_ctr.un6_ctr_reg_1.SUM3 term E1 end
  end
  net V0_ctr.un6_ctr_reg_1.CO3
    gate V0_ctr.un6_ctr_reg_1.CO6 term CO3 end
    gate V0_ctr.un6_ctr_reg_1.CO4 term A end
    gate V0_ctr.un6_ctr_reg_1.SUM4 term E1 end
  end
  net V0_ctr.un6_ctr_reg_1.CO4
    gate V0_ctr.un6_ctr_reg_1.CO4 term Q end
    gate V0_ctr.un6_ctr_reg_1.CO5 term A end
    gate V0_ctr.un6_ctr_reg_1.SUM5 term E1 end
  end
  net V0_ctr.un6_ctr_reg_1.CO5
    gate V0_ctr.un6_ctr_reg_1.CO5 term Q end
    gate V0_ctr.un6_ctr_reg_1.SUM6 term E1 end
  end
  net V0_ctr.un6_ctr_reg_1.CO6
    gate V0_ctr.un6_ctr_reg_1.CO6 term CO6 end
    gate V0_ctr.un6_ctr_reg_1.CO7 term A end
    gate V0_ctr.un6_ctr_reg_1.CO12 term CI end
    gate V0_ctr.un6_ctr_reg_1.SUM7 term E1 end
  end
  net V0_ctr.un6_ctr_reg_1.CO7
    gate V0_ctr.un6_ctr_reg_1.CO7 term Q end
    gate V0_ctr.un6_ctr_reg_1.CO8 term A end
    gate V0_ctr.un6_ctr_reg_1.SUM8 term E1 end
  end
  net V0_ctr.un6_ctr_reg_1.CO8
    gate V0_ctr.un6_ctr_reg_1.CO8 term Q end
    gate V0_ctr.un6_ctr_reg_1.SUM9 term E1 end
  end
  net V0_ctr.un6_ctr_reg_1.CO9
    gate V0_ctr.un6_ctr_reg_1.CO12 term CO3 end
    gate V0_ctr.un6_ctr_reg_1.CO10 term A end
    gate V0_ctr.un6_ctr_reg_1.SUM10 term E1 end
  end
  net V0_ctr.un6_ctr_reg_1.CO10
    gate V0_ctr.un6_ctr_reg_1.CO10 term Q end
    gate V0_ctr.un6_ctr_reg_1.CO11 term A end
    gate V0_ctr.un6_ctr_reg_1.SUM11 term E1 end
  end
  net V0_ctr.un6_ctr_reg_1.CO11
    gate V0_ctr.un6_ctr_reg_1.CO11 term Q end
    gate V0_ctr.un6_ctr_reg_1.SUM12 term E1 end
  end
  net V0_ctr.un6_ctr_reg_1.CO12
    gate V0_ctr.un6_ctr_reg_1.CO12 term CO6 end
    gate V0_ctr.un6_ctr_reg_1.CO13 term A end
    gate V0_ctr.un6_ctr_reg_1.CO15 term CI end
    gate V0_ctr.un6_ctr_reg_1.SUM13 term E1 end
  end
  net V0_ctr.un6_ctr_reg_1.CO13
    gate V0_ctr.un6_ctr_reg_1.CO13 term Q end
    gate V0_ctr.un6_ctr_reg_1.CO14 term A end
    gate V0_ctr.un6_ctr_reg_1.SUM14 term E1 end
  end
  net V0_ctr.un6_ctr_reg_1.CO14
    gate V0_ctr.un6_ctr_reg_1.CO14 term Q end
    gate V0_ctr.un6_ctr_reg_1.SUM15 term E1 end
  end
  net V0_ctr.un6_ctr_reg_1.CO15
    gate V0_ctr.un6_ctr_reg_1.CO15 term CO end
    gate V0_ctr.un6_ctr_reg_1.SUM16 term E1 end
  end
  net gen_freq_sr.clkedge
    gate gen_freq_sr.clkedge term QZ end
    gate I_533 term A end
    gate gen_freq_sr.edgesrout term A end
  end
  net gen_freq_sr.detedge
    gate gen_freq_sr.detedge term QZ end
    gate gen_freq_sr.clkedge term QD end
    gate gen_freq_sr.edgesrout term B end
  end
  net main_sr.clkedge
    gate main_sr.clkedge term QZ end
    gate I_534 term A end
    gate main_sr.edgesrout term A end
  end
  net main_sr.detedge
    gate main_sr.detedge term QZ end
    gate main_sr.clkedge term QD end
    gate main_sr.edgesrout term B end
  end
  net i2_sr.clkedge
    gate i2_sr.clkedge term QZ end
    gate I_535 term A end
    gate i2_sr.edgesrout term A end
  end
  net i2_sr.detedge
    gate i2_sr.detedge term QZ end
    gate i2_sr.clkedge term QD end
    gate i2_sr.edgesrout term B end
  end
  net i1_sr.clkedge
    gate i1_sr.clkedge term QZ end
    gate I_536 term A end
    gate i1_sr.edgesrout term A end
  end
  net i1_sr.detedge
    gate i1_sr.detedge term QZ end
    gate i1_sr.clkedge term QD end
    gate i1_sr.edgesrout term B end
  end
  net v0_sr.clkedge
    gate v0_sr.clkedge term QZ end
    gate I_537 term A end
    gate v0_sr.edgesrout term A end
  end
  net v0_sr.detedge
    gate v0_sr.detedge term QZ end
    gate v0_sr.clkedge term QD end
    gate v0_sr.edgesrout term B end
  end
  net idl_regs.K1_ENABLE_ON
    gate idl_regs.K1_ENABLE_ON term QZ end
    gate idl_regs.O_K1_ON_wstb_0_and2_0_and2 term A end
  end
  net idl_regs.V48_ENABLE_ON
    gate idl_regs.V48_ENABLE_ON term QZ end
    gate idl_regs.O_V48_ON_wstb_0_and2_0_and2 term B end
  end
  net idl_regs.N_695
    gate idl_regs.r_data_0_0_and2_1[0] term Q end
    gate idl_regs.r_data_0_0_0_522 term D end
  end
  net idl_regs.N_696
    gate idl_regs.r_data_0_0_and2_2[0] term Q end
    gate idl_regs.r_data_0_0_0_519 term E end
  end
  net idl_regs.N_699
    gate idl_regs.r_data_0_0_and2_5[0] term Q end
    gate idl_regs.r_data_0_0_0_519 term D end
  end
  net idl_regs.N_700
    gate idl_regs.r_data_0_0_and2_6[0] term Q end
    gate idl_regs.r_data_0_0_0_522 term F end
  end
  net idl_regs.N_701
    gate idl_regs.r_data_0_0_and2_7[0] term Q end
    gate idl_regs.r_data_0_0_0_519 term C end
  end
  net idl_regs.N_702
    gate idl_regs.r_data_0_0_and2_8[0] term Q end
    gate idl_regs.r_data_0_0_0_522 term E end
  end
  net idl_regs.N_706
    gate idl_regs.r_data_0_0_and2_1[1] term Q end
    gate idl_regs.r_data_0_0_1_528 term F end
  end
  net idl_regs.N_707
    gate idl_regs.r_data_0_0_and2_2[1] term Q end
    gate idl_regs.r_data_0_0_1_528 term E end
  end
  net idl_regs.N_710
    gate idl_regs.r_data_0_0_and2_5[1] term Q end
    gate idl_regs.r_data_0_0_1_528 term D end
  end
  net idl_regs.N_711
    gate idl_regs.r_data_0_0_and2[2] term Q end
    gate idl_regs.r_data_0_0_2_513 term B end
  end
  net idl_regs.N_712
    gate idl_regs.r_data_0_0_and2_0[2] term Q end
    gate idl_regs.r_data_0_0_2_513 term A end
  end
  net idl_regs.N_713
    gate idl_regs.r_data_0_0_and2[3] term Q end
    gate idl_regs.r_data_0_0_3_512 term B end
  end
  net idl_regs.N_714
    gate idl_regs.r_data_0_0_and2_0[3] term Q end
    gate idl_regs.r_data_0_0_3_512 term A end
  end
  net idl_regs.N_715
    gate idl_regs.r_data_0_0_and2[4] term Q end
    gate idl_regs.r_data_0_0[4] term A end
  end
  net idl_regs.N_770
    gate idl_regs.G_460 term Q end
    gate idl_regs.G_461 term A end
    gate idl_regs.G_469 term B end
  end
  net idl_regs.N_771
    gate idl_regs.G_461 term Q end
    gate idl_regs.G_463 term A end
    gate idl_regs.G_483 term A end
    gate idl_regs.G_472 term A end
  end
  net idl_regs.N_772
    gate idl_regs.G_462 term Q end
    gate idl_regs.G_465 term A end
    gate idl_regs.r_data_0_0_and2_0[1] term C end
    gate idl_regs.G_487 term B end
    gate idl_regs.G_478 term A end
    gate idl_regs.r_data_0_0_and2_0[0] term C end
  end
  net idl_regs.N_773
    gate idl_regs.G_463 term Q end
    gate idl_regs.G_477 term A end
    gate idl_regs.G_467 term B end
  end
  net idl_regs.N_774
    gate idl_regs.G_464 term Q end
    gate idl_regs.O_MAIN_BLOWER_LO_rstb_0_and2_0_and2 term B end
    gate idl_regs.G_472 term B end
    gate idl_regs.G_484 term A end
  end
  net idl_regs.N_775
    gate idl_regs.G_465 term Q end
    gate idl_regs.G_471 term A end
    gate idl_regs.G_473 term B end
  end
  net idl_regs.N_776
    gate idl_regs.G_466 term Q end
    gate idl_regs.G_486 term A end
    gate idl_regs.G_478 term B end
    gate idl_regs.GEN_FREQ_LOCK_OUT_rstb_0_and2_0_and2 term B end
    gate un168_noalloc_rdata_0_383 term A end
  end
  net idl_regs.N_777
    gate idl_regs.G_467 term Q end
    gate idl_regs.AUX_FAN_CTL_wstb_0_and2_0_and2 term A end
    gate idl_regs.AUX_1_CTL_wstb_0_and2_0_and2 term A end
    gate idl_regs.O_V48_ON_wstb_0_and2_0_and2 term A end
    gate idl_regs.r_data_0_0_and2_1[1] term A end
    gate idl_regs.r_data_0_0_and2_2[1] term A end
    gate idl_regs.r_data_0_0_and2_1[0] term A end
    gate idl_regs.r_data_0_0_and2_3[0] term A end
    gate idl_regs.G_479 term B end
    gate G_99 term A end
  end
  net idl_regs.N_778
    gate idl_regs.G_468 term Q end
    gate idl_regs.O_GEN_FREQ_CTR_HI_rstb_0_and2_0_and2 term C end
    gate idl_regs.O_GEN_FREQ_CTR_LO_rstb_0_and2_0_and2 term C end
    gate idl_regs.O_GEN_FREQ_CTR_MID_rstb_0_and2_0_and2 term C end
    gate idl_regs.G_488 term A end
    gate idl_regs.SMC_MON_DC90_48V_ON_rstb_0_and2_0_and2 term C end
    gate idl_regs.GEN_FREQ_LOCK_OUT_rstb_0_and2_0_and2 term C end
    gate idl_regs.G_489 term A end
    gate un168_noalloc_rdata_i[0] term C end
  end
  net idl_regs.N_779
    gate idl_regs.G_469 term Q end
    gate un102_noalloc_rdata[0] term C end
    gate idl_regs.SMC_MON_BC_PHASE_LOSS_rstb_0_and2_0_and2 term C end
    gate idl_regs.G_484 term B end
  end
  net idl_regs.N_780
    gate idl_regs.G_470 term Q end
    gate idl_regs.AUX_2_CTL_wstb_0_and2_0_and2 term C end
    gate idl_regs.AUX_FAN_CTL_wstb_0_and2_0_and2 term C end
    gate idl_regs.G_486 term B end
    gate idl_regs.AUX_3_CTL_wstb_0_and2_0_and2 term A end
    gate idl_regs.G_496 term A end
    gate idl_regs.O_K1_ON_wstb_0_and2_0_and2 term C end
  end
  net idl_regs.N_781
    gate idl_regs.G_471 term Q end
    gate idl_regs.O_I1_LO_rstb_0_and2_0_and2 term A end
    gate idl_regs.r_data_0_0_and2_4[0] term A end
    gate idl_regs.G_492 term A end
    gate idl_regs.SMC_MON_BC_FAN1_STATE_rstb_0_and2_0_and2 term A end
    gate idl_regs.G_497 term A end
    gate G_99 term B end
  end
  net idl_regs.N_782
    gate idl_regs.G_472 term Q end
    gate idl_regs.V48_ENABLE_wstb_0_and2_0_and2 term A end
    gate idl_regs.CLR_LOCK_OUT_wstb_0_and2_0_and2 term A end
    gate idl_regs.O_ID_REV_rstb_0_and2_0_and2 term A end
    gate idl_regs.O_V0_LO_rstb_0_and2_0_and2 term A end
    gate idl_regs.O_GEN_FREQ_CTR_LO_rstb_0_and2_0_and2 term A end
    gate idl_regs.r_data_0_0_and2_7[0] term A end
    gate idl_regs.G_492 term B end
    gate idl_regs.GEN_FREQ_LOCK_OUT_rstb_0_and2_0_and2 term A end
  end
  net idl_regs.N_783
    gate idl_regs.G_473 term Q end
    gate idl_regs.O_V0_HI_rstb_0_and2_0_and2 term A end
    gate idl_regs.O_I2_HI_rstb_0_and2_0_and2 term A end
    gate idl_regs.r_data_0_0_and2_1[1] term C end
    gate idl_regs.O_I2_LO_rstb_0_and2_0_and2 term A end
    gate idl_regs.O_V0_LO_rstb_0_and2_0_and2 term B end
    gate idl_regs.r_data_0_0_and2_1[0] term C end
    gate un102_noalloc_rdata[0] term A end
    gate G_100 term A end
    gate un174_noalloc_rdata_0_and2[0] term A end
  end
  net idl_regs.N_784
    gate idl_regs.G_474 term Q end
    gate idl_regs.G_482 term A end
    gate idl_regs.SMC_MON_BC_FAN1_STATE_rstb_0_and2_0_and2 term C end
    gate N_277_i term C end
  end
  net idl_regs.N_785
    gate idl_regs.G_475 term Q end
    gate idl_regs.O_MAIN_BLOWER_HI_rstb_0_and2_0_and2 term B end
    gate idl_regs.G_483 term B end
    gate idl_regs.SMC_MON_BC_PHASE_LOSS_rstb_0_and2_0_and2 term B end
  end
  net idl_regs.N_786
    gate idl_regs.G_476 term Q end
    gate idl_regs.AUX_FAN_CTL_wstb_0_and2_0_and2 term B end
    gate idl_regs.O_K1_ON_wstb_0_and2_0_and2_255 term B end
    gate idl_regs.G_489 term B end
  end
  net idl_regs.N_787
    gate idl_regs.G_477 term Q end
    gate idl_regs.AUX_2_CTL_wstb_0_and2_0_and2 term B end
    gate idl_regs.AUX_0_CTL_wstb_0_and2_0_and2 term A end
    gate idl_regs.O_K1_ON_wstb_0_and2_0_and2_255 term A end
    gate idl_regs.r_data_0_0_and2_3[1] term A end
    gate idl_regs.r_data_0_0_and2_4[1] term A end
    gate idl_regs.O_GEN_FREQ_CTR_MID_rstb_0_and2_0_and2 term A end
    gate idl_regs.r_data_0_0_and2_6[0] term A end
    gate idl_regs.r_data_0_0_and2_8[0] term A end
    gate G_100 term B end
  end
  net idl_regs.N_788
    gate idl_regs.G_478 term Q end
    gate idl_regs.r_data_0_0_and2_2[1] term C end
    gate idl_regs.r_data_0_0_and2_4[1] term C end
    gate idl_regs.r_data_0_0_and2_8[0] term C end
    gate idl_regs.r_data_0_0_and2_3[0] term C end
    gate idl_regs.r_data_0_0_and2_2[0] term C end
    gate idl_regs.r_data_0_0_and2_5[0] term C end
    gate idl_regs.r_data_0_0_and2_7[0] term C end
  end
  net idl_regs.N_789
    gate idl_regs.G_479 term Q end
    gate idl_regs.AUX_3_CTL_wstb_0_and2_0_and2 term B end
    gate idl_regs.O_GEN_FREQ_CTR_MUX_wstb_0_and2_0_and2 term C end
    gate idl_regs.r_data_0_0_and2_0[1] term A end
    gate idl_regs.G_488 term B end
    gate idl_regs.r_data_0_0_and2_0[0] term A end
  end
  net idl_regs.N_790
    gate idl_regs.G_480 term Q end
    gate idl_regs.O_I2_LO_rstb_0_and2_0_and2 term B end
    gate idl_regs.O_I1_LO_rstb_0_and2_0_and2 term B end
    gate idl_regs.SMC_MON_BC_FAN1_STATE_rstb_0_and2_0_and2_376 term B end
  end
  net idl_regs.N_791
    gate idl_regs.G_481 term Q end
    gate idl_regs.O_I2_HI_rstb_0_and2_0_and2 term B end
    gate un102_noalloc_rdata_0_380 term A end
    gate idl_regs.G_497 term B end
  end
  net idl_regs.N_792
    gate idl_regs.G_482 term Q end
    gate idl_regs.O_I1_HI_rstb_0_and2_0_and2 term A end
    gate idl_regs.O_I2_HI_rstb_0_and2_0_and2 term C end
    gate idl_regs.O_MAIN_BLOWER_HI_rstb_0_and2_0_and2 term A end
    gate idl_regs.O_I2_LO_rstb_0_and2_0_and2 term C end
    gate idl_regs.O_I1_LO_rstb_0_and2_0_and2 term C end
    gate idl_regs.O_MAIN_BLOWER_LO_rstb_0_and2_0_and2 term A end
  end
  net idl_regs.N_793
    gate idl_regs.G_483 term Q end
    gate idl_regs.K1_ENABLE_wstb_0_and2_0_and2 term A end
    gate idl_regs.CTR_CTL_wstb_0_and2_0_and2 term A end
    gate idl_regs.O_V0_HI_rstb_0_and2_0_and2 term B end
    gate idl_regs.O_GEN_FREQ_CTR_HI_rstb_0_and2_0_and2 term A end
    gate idl_regs.O_MAINT_MON_rstb_0_and2_0_and2 term A end
    gate idl_regs.r_data_0_0_and2_2[0] term A end
    gate idl_regs.r_data_0_0_and2_4[0] term C end
  end
  net idl_regs.N_794
    gate idl_regs.G_484 term Q end
    gate idl_regs.B_DC90_48V_Enable_wstb_0_and2_0_and2 term A end
    gate idl_regs.r_data_0_0_and2_5[0] term A end
    gate idl_regs.SMC_MON_DC90_48V_ON_rstb_0_and2_0_and2 term A end
    gate un174_noalloc_rdata_0_and2[0] term C end
    gate N_275_i term A end
    gate un168_noalloc_rdata_i[0] term A end
  end
  net idl_regs.N_795
    gate idl_regs.G_485 term Q end
    gate idl_regs.G_496 term B end
    gate idl_regs.O_GEN_FREQ_CTR_HI_rstb_0_and2_0_and2 term B end
    gate idl_regs.O_GEN_FREQ_CTR_LO_rstb_0_and2_0_and2 term B end
  end
  net idl_regs.N_796
    gate idl_regs.G_486 term Q end
    gate idl_regs.V48_ENABLE_wstb_0_and2_0_and2 term B end
    gate idl_regs.K1_ENABLE_wstb_0_and2_0_and2 term B end
    gate idl_regs.B_DC90_48V_Enable_wstb_0_and2_0_and2 term B end
    gate idl_regs.AUX_0_CTL_wstb_0_and2_0_and2 term B end
    gate idl_regs.AUX_1_CTL_wstb_0_and2_0_and2 term B end
  end
  net idl_regs.N_797
    gate idl_regs.G_487 term Q end
    gate idl_regs.O_MAIN_BLOWER_HI_rstb_0_and2_0_and2 term C end
    gate idl_regs.r_data_0_0_and2_3[1] term C end
    gate idl_regs.O_MAIN_BLOWER_LO_rstb_0_and2_0_and2 term C end
    gate idl_regs.r_data_0_0_and2_6[0] term C end
  end
  net idl_regs.N_798
    gate idl_regs.G_488 term Q end
    gate idl_regs.r_data_0_0_and2[4] term B end
    gate idl_regs.r_data_0_0_and2[3] term B end
    gate idl_regs.r_data_0_0_and2[2] term B end
    gate idl_regs.r_data_0_0_and2[1] term B end
    gate idl_regs.r_data_0_0_and2[0] term B end
  end
  net idl_regs.N_799
    gate idl_regs.G_489 term Q end
    gate idl_regs.O_ID_REV_rstb_0_and2_0_and2 term B end
    gate idl_regs.O_MAINT_MON_rstb_0_and2_0_and2 term B end
    gate idl_regs.SMC_MON_BC_PHASE_LOSS_rstb_0_and2_0_and2 term A end
    gate N_275_i term C end
  end
  net idl_regs.N_802
    gate idl_regs.G_492 term Q end
    gate idl_regs.r_data_0_0_and2_0[3] term B end
    gate idl_regs.r_data_0_0_and2_0[2] term B end
    gate idl_regs.r_data_0_0_and2_5[1] term B end
    gate idl_regs.r_data_0_0_and2_9[0] term B end
  end
  net idl_regs.N_806
    gate idl_regs.G_496 term Q end
    gate idl_regs.CLR_LOCK_OUT_wstb_0_and2_0_and2 term B end
    gate idl_regs.CTR_CTL_wstb_0_and2_0_and2 term B end
    gate idl_regs.O_V48_ON_wstb_0_and2_0_and2 term C end
  end
  net idl_regs.N_807
    gate idl_regs.G_497 term Q end
    gate idl_regs.O_I1_HI_rstb_0_and2_0_and2 term B end
    gate N_277_i term A end
  end
  net idl_regs.CTR_CTL_wstb
    gate idl_regs.CTR_CTL_wstb_0_and2_0_and2 term Q end
    gate idl_regs.O_CTR_CTL term QC end
  end
  net idl_regs.CLR_LOCK_OUT_wstb
    gate idl_regs.CLR_LOCK_OUT_wstb_0_and2_0_and2 term Q end
    gate idl_regs.O_CLR_REGS_rep1_rep1_rep2 term QC end
    gate idl_regs.O_CLR_REGS_rep1_rep1_rep1 term QC end
    gate idl_regs.O_CLR_REGS_rep1_rep2 term QC end
    gate idl_regs.O_CLR_REGS_rep7 term QC end
    gate idl_regs.O_CLR_REGS_rep6 term QC end
    gate idl_regs.O_CLR_REGS_rep5 term QC end
    gate idl_regs.O_CLR_REGS_rep4 term QC end
    gate idl_regs.O_CLR_REGS_rep3 term QC end
    gate idl_regs.O_CLR_REGS_rep2 term QC end
    gate idl_regs.O_CLR_LOCK_OUT term QC end
    gate idl_regs.O_CLR_MAINT_REG term QC end
    gate idl_regs.O_CLR_CTRS term QC end
  end
  net idl_regs.AUX_3_CTL_wstb
    gate idl_regs.AUX_3_CTL_wstb_0_and2_0_and2 term Q end
    gate idl_regs.O_AUX_3_CTL[1] term QC end
    gate idl_regs.O_AUX_3_CTL[0] term QC end
  end
  net idl_regs.AUX_1_CTL_wstb
    gate idl_regs.AUX_1_CTL_wstb_0_and2_0_and2 term Q end
    gate idl_regs.O_AUX_1_CTL[1] term QC end
    gate idl_regs.O_AUX_1_CTL[0] term QC end
  end
  net idl_regs.AUX_0_CTL_wstb
    gate idl_regs.AUX_0_CTL_wstb_0_and2_0_and2 term Q end
    gate idl_regs.O_AUX_0_CTL[1] term QC end
    gate idl_regs.O_AUX_0_CTL[0] term QC end
  end
  net idl_regs.AUX_FAN_CTL_wstb
    gate idl_regs.AUX_FAN_CTL_wstb_0_and2_0_and2 term Q end
    gate idl_regs.O_AUX_FAN_CTL[1] term QC end
    gate idl_regs.O_AUX_FAN_CTL[0] term QC end
  end
  net idl_regs.AUX_2_CTL_wstb
    gate idl_regs.AUX_2_CTL_wstb_0_and2_0_and2 term Q end
    gate idl_regs.O_AUX_2_CTL[1] term QC end
    gate idl_regs.O_AUX_2_CTL[0] term QC end
  end
  net idl_regs.B_DC90_48V_Enable_wstb
    gate idl_regs.B_DC90_48V_Enable_wstb_0_and2_0_and2 term Q end
    gate idl_regs.O_B_DC90_48V_Enable term QC end
  end
  net idl_regs.K1_ENABLE_wstb
    gate idl_regs.K1_ENABLE_wstb_0_and2_0_and2 term Q end
    gate idl_regs.O_K1_ENABLE term QC end
  end
  net idl_regs.V48_ENABLE_wstb
    gate idl_regs.V48_ENABLE_wstb_0_and2_0_and2 term Q end
    gate idl_regs.O_V48_ENABLE term QC end
  end
  net idl_regs.N_808
    gate idl_regs.G_459 term Q end
    gate idl_regs.G_474 term B end
    gate idl_regs.G_460 term A end
  end
  net I2_LOCK_OUT_rstb
    gate idl_regs.GEN_FREQ_LOCK_OUT_rstb_0_and2_0_and2 term Q end
    gate un90_noalloc_rdata[4] term A end
    gate un83_noalloc_rdata[3] term A end
    gate un76_noalloc_rdata[2] term A end
    gate un69_noalloc_rdata[1] term A end
    gate un63_noalloc_rdata[0] term A end
  end
  net SMC_MON_BC_OVR_TMP_rstb
    gate idl_regs.SMC_MON_BC_PHASE_LOSS_rstb_0_and2_0_and2 term Q end
    gate N_271_i term B end
    gate N_268_i term B end
    gate un141_noalloc_rdata_0_and2[1] term B end
    gate un135_noalloc_rdata_0_and2[0] term B end
  end
  net SMC_MON_BC_FAN0_STATE_rstb
    gate idl_regs.SMC_MON_BC_FAN1_STATE_rstb_0_and2_0_and2 term Q end
    gate N_265_i term B end
    gate un186_noalloc_rdata_0_and2[0] term B end
  end
  net N_283
    gate idl_regs.O_K1_ON_wstb_0_and2_0_and2_255 term Q end
    gate idl_regs.O_K1_ON_wstb_0_and2_0_and2 term B end
  end
  net N_291
    gate idl_regs.G_459_263 term Q end
    gate idl_regs.G_459 term C end
  end
  net N_294
    gate idl_regs.G_459_266 term Q end
    gate idl_regs.G_459 term B end
  end
  net N_303
    gate I1_ctr.un1_I_clr_regs_0_and2_0_275 term Q end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_283 term A end
  end
  net N_305
    gate I1_ctr.un1_I_clr_regs_0_and2_0_277 term Q end
    gate I1_ctr.un1_I_clr_regs_0_and2_0 term F end
  end
  net N_307
    gate I1_ctr.un1_I_clr_regs_0_and2_0_279 term Q end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_285 term A end
  end
  net N_309
    gate I1_ctr.un1_I_clr_regs_0_and2_0_281 term Q end
    gate I1_ctr.un1_I_clr_regs_0_and2_0_284 term A end
  end
  net N_312
    gate I1_ctr.un1_I_clr_regs_0_and2_0_284 term Q end
    gate I1_ctr.un1_I_clr_regs_0_and2_0 term E end
  end
  net N_319
    gate I2_ctr.un1_I_clr_regs_0_and2_0_291 term Q end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_299 term A end
  end
  net N_321
    gate I2_ctr.un1_I_clr_regs_0_and2_0_293 term Q end
    gate I2_ctr.un1_I_clr_regs_0_and2_0 term F end
  end
  net N_323
    gate I2_ctr.un1_I_clr_regs_0_and2_0_295 term Q end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_301 term A end
  end
  net N_325
    gate I2_ctr.un1_I_clr_regs_0_and2_0_297 term Q end
    gate I2_ctr.un1_I_clr_regs_0_and2_0_300 term A end
  end
  net N_328
    gate I2_ctr.un1_I_clr_regs_0_and2_0_300 term Q end
    gate I2_ctr.un1_I_clr_regs_0_and2_0 term E end
  end
  net N_335
    gate V0_ctr.un1_I_clr_regs_0_and2_0_307 term Q end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_315 term A end
  end
  net N_337
    gate V0_ctr.un1_I_clr_regs_0_and2_0_309 term Q end
    gate V0_ctr.un1_I_clr_regs_0_and2_0 term F end
  end
  net N_339
    gate V0_ctr.un1_I_clr_regs_0_and2_0_311 term Q end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_317 term A end
  end
  net N_341
    gate V0_ctr.un1_I_clr_regs_0_and2_0_313 term Q end
    gate V0_ctr.un1_I_clr_regs_0_and2_0_316 term A end
  end
  net N_344
    gate V0_ctr.un1_I_clr_regs_0_and2_0_316 term Q end
    gate V0_ctr.un1_I_clr_regs_0_and2_0 term E end
  end
  net N_351
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_323 term Q end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_336 term A end
  end
  net N_355
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_327 term Q end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_334 term A end
  end
  net N_356
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_328 term Q end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_339 term A end
  end
  net N_358
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_330 term Q end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_338 term A end
  end
  net N_360
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_332 term Q end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_337 term A end
  end
  net N_365
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_337 term Q end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0 term F end
  end
  net N_367
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_339 term Q end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0 term E end
  end
  net N_372
    gate un180_noalloc_rdata_0_and2_0_344 term Q end
    gate N_277_i term B end
  end
  net N_376
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_348 term Q end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_358 term A end
  end
  net N_380
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_352 term Q end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_362 term A end
  end
  net N_382
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_354 term Q end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_361 term A end
  end
  net N_385
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_357 term Q end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0 term F end
  end
  net N_386
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_358 term Q end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_363 term A end
  end
  net N_391
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_363 term Q end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0 term D end
  end
  net N_394
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_366 term Q end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0 term E end
  end
  net N_398
    gate valid_read_0_and2_370 term Q end
    gate valid_read_0_and2_373 term C end
  end
  net N_404
    gate idl_regs.SMC_MON_BC_FAN1_STATE_rstb_0_and2_0_and2_376 term Q end
    gate idl_regs.SMC_MON_BC_FAN1_STATE_rstb_0_and2_0_and2 term B end
  end
  net N_408
    gate un102_noalloc_rdata_0_380 term Q end
    gate un102_noalloc_rdata[0] term B end
  end
  net N_411
    gate un168_noalloc_rdata_0_383 term Q end
    gate un168_noalloc_rdata_i[0] term B end
  end
  net N_451
    gate noalloc_rdata_11_2_423 term Q end
    gate noalloc_rdata_11_i[2] term D end
  end
  net N_457
    gate noalloc_rdata_11_3_429 term Q end
    gate noalloc_rdata_11_i[3] term D end
  end
  net N_463
    gate noalloc_rdata_18_0_435 term Q end
    gate noalloc_rdata_18[0] term A end
  end
  net N_469
    gate noalloc_rdata_13_1_441 term Q end
    gate noalloc_rdata_13[1] term A end
  end
  net N_474
    gate noalloc_rdata_11_1_446 term Q end
    gate idl_regs.r_data_0_0[1] term B end
  end
  net N_476
    gate noalloc_rdata_10_3_448 term Q end
    gate idl_regs.r_data_0_0[3] term B end
  end
  net N_478
    gate noalloc_rdata_10_2_450 term Q end
    gate idl_regs.r_data_0_0[2] term B end
  end
  net N_480
    gate noalloc_rdata_14_0_452 term Q end
    gate idl_regs.r_data_0_0[0] term B end
  end
  net N_516
    gate noalloc_rdata_i_and2_1_488 term Q end
    gate idl_regs.r_data_0_0[1] term D end
  end
  net N_522
    gate noalloc_rdata_i_and2_0_494 term Q end
    gate noalloc_rdata_i_and2_0_498 term B end
  end
  net N_526
    gate noalloc_rdata_i_and2_0_498 term Q end
    gate idl_regs.r_data_0_0[0] term D end
  end
  net N_538
    gate idl_regs.r_data_0_0_4_510 term Q end
    gate idl_regs.r_data_0_0[4] term C end
  end
  net v0_sr.clkedge_i
    gate I_537 term Q end
    gate v0_sr.detedge term QD end
  end
  net i1_sr.clkedge_i
    gate I_536 term Q end
    gate i1_sr.detedge term QD end
  end
  net i2_sr.clkedge_i
    gate I_535 term Q end
    gate i2_sr.detedge term QD end
  end
  net main_sr.clkedge_i
    gate I_534 term Q end
    gate main_sr.detedge term QD end
  end
  net gen_freq_sr.clkedge_i
    gate I_533 term Q end
    gate gen_freq_sr.detedge term QD end
  end
  net I_ale_i
    gate I_531 term Q end
    gate addr[15] term QC end
    gate addr[14] term QC end
    gate addr[13] term QC end
    gate addr[12] term QC end
    gate addr[11] term QC end
    gate addr[10] term QC end
    gate addr[9] term QC end
    gate addr[8] term QC end
  end
  net un168_noalloc_rdata_i[0]
    gate un168_noalloc_rdata_i[0] term Q end
    gate noalloc_rdata_i_and2_0_494 term B end
  end
  net N_275_i
    gate N_275_i term Q end
    gate noalloc_rdata_i_and2_0_494 term C end
  end
  net N_277_i
    gate N_277_i term Q end
    gate noalloc_rdata_i_and2_0_494 term A end
  end
  net noalloc_rdata_7_i[1]
    gate noalloc_rdata_7_i[1] term Q end
    gate noalloc_rdata_i_and2_1_488 term A end
  end
  net noalloc_rdata_11_i[3]
    gate noalloc_rdata_11_i[3] term Q end
    gate idl_regs.r_data_0_0[3] term D end
  end
  net N_271_i
    gate N_271_i term Q end
    gate idl_regs.r_data_0_0[3] term E end
  end
  net noalloc_rdata_11_i[2]
    gate noalloc_rdata_11_i[2] term Q end
    gate idl_regs.r_data_0_0[2] term D end
  end
  net N_268_i
    gate N_268_i term Q end
    gate idl_regs.r_data_0_0[2] term E end
  end
  net idl_regs.N_658_i
    gate idl_regs.N_658_i term Q end
    gate idl_regs.AUX_2_CTL_wstb_0_and2_0_and2 term A end
    gate idl_regs.O_GEN_FREQ_CTR_MID_rstb_0_and2_0_and2 term B end
    gate idl_regs.G_487 term A end
    gate idl_regs.G_479 term A end
    gate idl_regs.SMC_MON_DC90_48V_ON_rstb_0_and2_0_and2 term B end
  end
  net GEN_FREQ_CTR_LO_rstb_i
    gate idl_regs.O_GEN_FREQ_CTR_LO_rstb_0_and2_0_and2 term Q end
    gate I_530 term A end
    gate un33_noalloc_rdata[7] term B end
    gate un33_noalloc_rdata[6] term B end
    gate un33_noalloc_rdata[5] term B end
    gate un33_noalloc_rdata[4] term B end
    gate un33_noalloc_rdata[3] term B end
    gate un33_noalloc_rdata[2] term B end
    gate un33_noalloc_rdata[1] term B end
    gate un33_noalloc_rdata[0] term B end
  end
  net MAIN_BLOWER_LO_rstb_i
    gate idl_regs.O_MAIN_BLOWER_LO_rstb_0_and2_0_and2 term Q end
    gate I_541 term A end
    gate un25_noalloc_rdata[7] term B end
    gate un25_noalloc_rdata[6] term B end
    gate un25_noalloc_rdata[5] term B end
    gate un25_noalloc_rdata[4] term B end
    gate un25_noalloc_rdata[3] term B end
    gate un25_noalloc_rdata[2] term B end
    gate un25_noalloc_rdata[1] term B end
    gate un25_noalloc_rdata[0] term B end
  end
  net I2_LO_rstb_i
    gate idl_regs.O_I2_LO_rstb_0_and2_0_and2 term Q end
    gate I_540 term A end
    gate un17_noalloc_rdata[7] term B end
    gate un17_noalloc_rdata[6] term B end
    gate un17_noalloc_rdata[5] term B end
    gate un17_noalloc_rdata[4] term B end
    gate un17_noalloc_rdata[3] term B end
    gate un17_noalloc_rdata[2] term B end
    gate un17_noalloc_rdata[1] term B end
    gate un17_noalloc_rdata[0] term B end
  end
  net V0_LO_rstb_i
    gate idl_regs.O_V0_LO_rstb_0_and2_0_and2 term Q end
    gate I_538 term A end
    gate un1_noalloc_rdata[7] term B end
    gate un1_noalloc_rdata[6] term B end
    gate un1_noalloc_rdata[5] term B end
    gate un1_noalloc_rdata[4] term B end
    gate un1_noalloc_rdata[3] term B end
    gate un1_noalloc_rdata[2] term B end
    gate un1_noalloc_rdata[1] term B end
    gate un1_noalloc_rdata[0] term B end
  end
  net I1_LO_rstb_i
    gate idl_regs.O_I1_LO_rstb_0_and2_0_and2 term Q end
    gate I_539 term A end
    gate un9_noalloc_rdata[7] term B end
    gate un9_noalloc_rdata[6] term B end
    gate un9_noalloc_rdata[5] term B end
    gate un9_noalloc_rdata[4] term B end
    gate un9_noalloc_rdata[3] term B end
    gate un9_noalloc_rdata[2] term B end
    gate un9_noalloc_rdata[1] term B end
    gate un9_noalloc_rdata[0] term B end
  end
  net N_84_i
    gate N_84_i term Q end
    gate G_68 term B end
  end
  net N_296_i
    gate idl_regs.G_459_268 term Q end
    gate idl_regs.G_459 term D end
  end
  net idl_regs.N_694_i
    gate idl_regs.r_data_0_0_and2_0[0] term Q end
    gate idl_regs.r_data_0_0_0_522 term A end
  end
  net idl_regs.N_703_i
    gate idl_regs.r_data_0_0_and2_9[0] term Q end
    gate idl_regs.r_data_0_0_0_519 term A end
  end
  net idl_regs.N_698_i
    gate idl_regs.r_data_0_0_and2_4[0] term Q end
    gate idl_regs.r_data_0_0_0_519 term B end
  end
  net N_547_i
    gate idl_regs.r_data_0_0_0_519 term Q end
    gate idl_regs.r_data_0_0_0_522 term B end
  end
  net idl_regs.N_697_i
    gate idl_regs.r_data_0_0_and2_3[0] term Q end
    gate idl_regs.r_data_0_0_0_522 term C end
  end
  net N_550_i
    gate idl_regs.r_data_0_0_0_522 term Q end
    gate idl_regs.r_data_0_0[0] term E end
  end
  net idl_regs.N_693_i
    gate idl_regs.r_data_0_0_and2[0] term Q end
    gate idl_regs.r_data_0_0[0] term F end
  end
  net N_461_i
    gate noalloc_rdata_18_0_433 term Q end
    gate noalloc_rdata_18[0] term D end
  end
  net N_263_i_i
    gate N_263_i term Q end
    gate noalloc_rdata_i_and2_1_488 term B end
  end
  net N_265_i_i
    gate N_265_i term Q end
    gate noalloc_rdata_i_and2_1_488 term C end
  end
  net idl_regs.N_705_i
    gate idl_regs.r_data_0_0_and2_0[1] term Q end
    gate idl_regs.r_data_0_0_1_528 term A end
  end
  net idl_regs.N_709_i
    gate idl_regs.r_data_0_0_and2_4[1] term Q end
    gate idl_regs.r_data_0_0_1_528 term B end
  end
  net idl_regs.N_708_i
    gate idl_regs.r_data_0_0_and2_3[1] term Q end
    gate idl_regs.r_data_0_0_1_528 term C end
  end
  net N_556_i
    gate idl_regs.r_data_0_0_1_528 term Q end
    gate idl_regs.r_data_0_0[1] term E end
  end
  net idl_regs.N_704_i
    gate idl_regs.r_data_0_0_and2[1] term Q end
    gate idl_regs.r_data_0_0[1] term F end
  end
  net N_467_i
    gate noalloc_rdata_13_1_439 term Q end
    gate noalloc_rdata_13[1] term D end
  end
  net N_449_i
    gate noalloc_rdata_11_2_421 term Q end
    gate noalloc_rdata_11_i[2] term A end
  end
  net N_541_i
    gate idl_regs.r_data_0_0_2_513 term Q end
    gate idl_regs.r_data_0_0[2] term F end
  end
  net N_455_i
    gate noalloc_rdata_11_3_427 term Q end
    gate noalloc_rdata_11_i[3] term A end
  end
  net N_540_i
    gate idl_regs.r_data_0_0_3_512 term Q end
    gate idl_regs.r_data_0_0[3] term F end
  end
  net un1_noalloc_rdata_i[4]
    gate un1_noalloc_rdata[4] term Q end
    gate idl_regs.r_data_0_0_4_510 term D end
  end
  net N_533_i
    gate idl_regs.r_data_0_0_4_505 term Q end
    gate idl_regs.r_data_0_0_4_510 term E end
  end
  net N_535_i
    gate idl_regs.r_data_0_0_4_507 term Q end
    gate idl_regs.r_data_0_0_4_510 term F end
  end
  net un37_noalloc_rdata_i[5]
    gate un37_noalloc_rdata[5] term Q end
    gate noalloc_rdata[5] term D end
  end
  net un1_noalloc_rdata_i[5]
    gate un1_noalloc_rdata[5] term Q end
    gate noalloc_rdata_5_461 term A end
  end
  net N_489_i
    gate noalloc_rdata_5_461 term Q end
    gate noalloc_rdata[5] term E end
  end
  net N_484_i
    gate noalloc_rdata_5_456 term Q end
    gate noalloc_rdata[5] term F end
  end
  net un37_noalloc_rdata_i[6]
    gate un37_noalloc_rdata[6] term Q end
    gate noalloc_rdata[6] term D end
  end
  net un1_noalloc_rdata_i[6]
    gate un1_noalloc_rdata[6] term Q end
    gate noalloc_rdata_6_471 term A end
  end
  net N_499_i
    gate noalloc_rdata_6_471 term Q end
    gate noalloc_rdata[6] term E end
  end
  net un25_noalloc_rdata_i[6]
    gate un25_noalloc_rdata[6] term Q end
    gate noalloc_rdata_6_466 term A end
  end
  net N_494_i
    gate noalloc_rdata_6_466 term Q end
    gate noalloc_rdata[6] term F end
  end
  net un37_noalloc_rdata_i[7]
    gate un37_noalloc_rdata[7] term Q end
    gate noalloc_rdata[7] term D end
  end
  net un1_noalloc_rdata_i[7]
    gate un1_noalloc_rdata[7] term Q end
    gate noalloc_rdata_7_483 term A end
  end
  net N_511_i
    gate noalloc_rdata_7_483 term Q end
    gate noalloc_rdata[7] term E end
  end
  net un25_noalloc_rdata_i[7]
    gate un25_noalloc_rdata[7] term Q end
    gate noalloc_rdata_7_478 term A end
  end
  net N_506_i
    gate noalloc_rdata_7_478 term Q end
    gate noalloc_rdata[7] term F end
  end
  net N_88_i
    gate gen_freq_ctr_in_0_and2 term Q end
    gate gen_freq_ctr_in_0 term B end
  end
  net N_35_i
    gate mon_freq_ctr_in_4 term Q end
    gate mon_freq_ctr_in_6 term B end
  end
  net N_36_i
    gate mon_freq_ctr_in_5 term Q end
    gate mon_freq_ctr_in_8 term B end
  end
  net N_34_i
    gate mon_freq_ctr_in_3 term Q end
    gate mon_freq_ctr_in_7 term A end
  end
  net mon_freq_ctr_in_i
    gate mon_freq_ctr_in term Q end
    gate gen_freq_ctr_in_0_and2_0 term B end
  end
  net N_7_i
    gate G_4 term Q end
    gate G_2 term A end
  end
  net N_401_i
    gate valid_read_0_and2_373 term Q end
    gate valid_read_0_and2 term C end
  end
  net N_400_i
    gate valid_read_0_and2_372 term Q end
    gate valid_read_0_and2 term D end
  end
  net maint_mon.O_rising_data_8_i
    gate maint_mon.O_rising_data_8_0_and2 term Q end
    gate maint_mon.O_rising_data_0 term A end
  end
  net maint_mon.O_falling_data_8_i
    gate maint_mon.O_falling_data_8_0_and2 term Q end
    gate maint_mon.O_falling_data_0 term A end
  end
  net N_387_i
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_359 term Q end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0 term A end
  end
  net N_390_i
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_362 term Q end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0 term B end
  end
  net N_389_i
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0_361 term Q end
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0 term C end
  end
  net gen_freq_ctr.N_125_i
    gate gen_freq_ctr.un1_I_clr_regs_0_and2_0 term Q end
    gate gen_freq_ctr.un1_I_clr_regs_0 term C end
  end
  net N_364_i
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_336 term Q end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0 term A end
  end
  net N_362_i
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_334 term Q end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0 term B end
  end
  net N_366_i
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0_338 term Q end
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0 term C end
  end
  net MAIN_ctr.N_120_i
    gate MAIN_ctr.un1_I_clr_regs_0_and2_0 term Q end
    gate MAIN_ctr.un1_I_clr_regs_0 term C end
  end
  net N_327_i
    gate I2_ctr.un1_I_clr_regs_0_and2_0_299 term Q end
    gate I2_ctr.un1_I_clr_regs_0_and2_0 term A end
  end
  net N_326_i
    gate I2_ctr.un1_I_clr_regs_0_and2_0_298 term Q end
    gate I2_ctr.un1_I_clr_regs_0_and2_0 term B end
  end
  net N_329_i
    gate I2_ctr.un1_I_clr_regs_0_and2_0_301 term Q end
    gate I2_ctr.un1_I_clr_regs_0_and2_0 term C end
  end
  net I2_ctr.N_90_i
    gate I2_ctr.un1_I_clr_regs_0_and2_0 term Q end
    gate I2_ctr.un1_I_clr_regs_0 term C end
  end
  net N_311_i
    gate I1_ctr.un1_I_clr_regs_0_and2_0_283 term Q end
    gate I1_ctr.un1_I_clr_regs_0_and2_0 term A end
  end
  net N_310_i
    gate I1_ctr.un1_I_clr_regs_0_and2_0_282 term Q end
    gate I1_ctr.un1_I_clr_regs_0_and2_0 term B end
  end
  net N_313_i
    gate I1_ctr.un1_I_clr_regs_0_and2_0_285 term Q end
    gate I1_ctr.un1_I_clr_regs_0_and2_0 term C end
  end
  net I1_ctr.N_90_i
    gate I1_ctr.un1_I_clr_regs_0_and2_0 term Q end
    gate I1_ctr.un1_I_clr_regs_0 term C end
  end
  net N_343_i
    gate V0_ctr.un1_I_clr_regs_0_and2_0_315 term Q end
    gate V0_ctr.un1_I_clr_regs_0_and2_0 term A end
  end
  net N_342_i
    gate V0_ctr.un1_I_clr_regs_0_and2_0_314 term Q end
    gate V0_ctr.un1_I_clr_regs_0_and2_0 term B end
  end
  net N_345_i
    gate V0_ctr.un1_I_clr_regs_0_and2_0_317 term Q end
    gate V0_ctr.un1_I_clr_regs_0_and2_0 term C end
  end
  net V0_ctr.N_90_i
    gate V0_ctr.un1_I_clr_regs_0_and2_0 term Q end
    gate V0_ctr.un1_I_clr_regs_0 term C end
  end
  net V48_ON_i_i
    gate V48_ON term QZ end
    gate V48_ON term FB end
    gate N_151_i term B end
    gate G_99 term C end
  end
  net K1_ON_i_i
    gate K1_ON term QZ end
    gate K1_ON term FB end
    gate N_152_i term B end
    gate G_100 term C end
  end
  net freq_div_ctr_i_i[4]
    gate freq_div_ctr[4] term QZ end
    gate un3_freq_div_ctr_1.SUM4 term A end
    gate un3_freq_div_ctr_1.CO6 term A3 end
    gate un3_freq_div_ctr_1.CO4 term B end
    gate G_6 term B end
  end
  net freq_div_ctr_i_i[6]
    gate freq_div_ctr[6] term QZ end
    gate un3_freq_div_ctr_1.SUM6 term A end
    gate un3_freq_div_ctr_1.CO6 term A5 end
    gate G_6 term C end
  end
  net freq_div_ctr_i_i[2]
    gate freq_div_ctr[2] term QZ end
    gate G_8 term B end
    gate un3_freq_div_ctr_1.SUM2 term A end
    gate un3_freq_div_ctr_1.CO6 term A1 end
    gate un3_freq_div_ctr_1.CO2 term B end
  end
  net freq_div_ctr_i_i[1]
    gate freq_div_ctr[1] term QZ end
    gate G_8 term C end
    gate un3_freq_div_ctr_1.SUM1 term A end
    gate un3_freq_div_ctr_1.CO6 term A0 end
    gate un3_freq_div_ctr_1.CO1 term B end
  end
  net freq_div_ctr_i_i[8]
    gate freq_div_ctr[8] term QZ end
    gate un3_freq_div_ctr_1.SUM8 term A end
    gate G_2 term B end
  end
  net IN_wrz
    gate IN_wr_p term Q end
    gate wstb_0_and2 term B end
  end
  net IN_rdz
    gate IN_rd_p term Q end
    gate idl_regs.G_468 term B end
    gate valid_read_0_and2 term B end
    gate idl_regs.G_462 term A end
  end
  net IN_psenz
    gate IN_psen_p term Q end
    gate valid_read_0_and2 term A end
    gate wstb_0_and2 term A end
  end
  net I_port2z[0]
    gate I_port2_p[0] term Q end
    gate addr[8] term QD end
  end
  net I_port2z[1]
    gate I_port2_p[1] term Q end
    gate addr[9] term QD end
  end
  net I_port2z[2]
    gate I_port2_p[2] term Q end
    gate addr[10] term QD end
  end
  net I_port2z[3]
    gate I_port2_p[3] term Q end
    gate addr[11] term QD end
  end
  net I_port2z[4]
    gate I_port2_p[4] term Q end
    gate addr[12] term QD end
  end
  net I_port2z[5]
    gate I_port2_p[5] term Q end
    gate addr[13] term QD end
  end
  net I_port2z[6]
    gate I_port2_p[6] term Q end
    gate addr[14] term QD end
  end
  net I_port2z[7]
    gate I_port2_p[7] term Q end
    gate addr[15] term QD end
  end
  net I_clkz
    gate I_clkz_p term CK end
    gate freq_div_ctr[2] term QC end
    gate freq_div_ctr[1] term QC end
    gate freq_div_ctr[0] term QC end
    gate r15khz_clk term QC end
    gate freq_div_ctr[8] term QC end
    gate freq_div_ctr[7] term QC end
    gate freq_div_ctr[6] term QC end
    gate freq_div_ctr[5] term QC end
    gate freq_div_ctr[4] term QC end
    gate freq_div_ctr[3] term QC end
    gate gen_freq_ctr.O_data[9] term QC end
    gate gen_freq_ctr.O_data[8] term QC end
    gate gen_freq_ctr.O_data[7] term QC end
    gate gen_freq_ctr.O_data[6] term QC end
    gate gen_freq_ctr.O_data[5] term QC end
    gate gen_freq_ctr.O_data[4] term QC end
    gate gen_freq_ctr.O_data[3] term QC end
    gate gen_freq_ctr.O_data[2] term QC end
    gate gen_freq_ctr.O_data[1] term QC end
    gate gen_freq_ctr.O_data[0] term QC end
    gate maint_mon.shft_reg[1] term QC end
    gate maint_mon.shft_reg[0] term QC end
    gate maint_mon.O_falling_data term QC end
    gate maint_mon.O_rising_data term QC end
    gate gen_freq_ctr.shft_reg[0] term QC end
    gate gen_freq_ctr.O_data[23] term QC end
    gate gen_freq_ctr.O_data[22] term QC end
    gate gen_freq_ctr.O_data[21] term QC end
    gate gen_freq_ctr.O_data[20] term QC end
    gate gen_freq_ctr.O_data[19] term QC end
    gate gen_freq_ctr.O_data[18] term QC end
    gate gen_freq_ctr.O_data[17] term QC end
    gate gen_freq_ctr.O_data[16] term QC end
    gate gen_freq_ctr.O_data[15] term QC end
    gate gen_freq_ctr.O_data[14] term QC end
    gate gen_freq_ctr.O_data[13] term QC end
    gate gen_freq_ctr.O_data[12] term QC end
    gate gen_freq_ctr.O_data[11] term QC end
    gate gen_freq_ctr.O_data[10] term QC end
    gate gen_freq_ctr.ctr_reg[13] term QC end
    gate gen_freq_ctr.ctr_reg[12] term QC end
    gate gen_freq_ctr.ctr_reg[11] term QC end
    gate gen_freq_ctr.ctr_reg[10] term QC end
    gate gen_freq_ctr.ctr_reg[9] term QC end
    gate gen_freq_ctr.ctr_reg[8] term QC end
    gate gen_freq_ctr.ctr_reg[7] term QC end
    gate gen_freq_ctr.ctr_reg[6] term QC end
    gate gen_freq_ctr.ctr_reg[5] term QC end
    gate gen_freq_ctr.ctr_reg[4] term QC end
    gate gen_freq_ctr.ctr_reg[3] term QC end
    gate gen_freq_ctr.ctr_reg[2] term QC end
    gate gen_freq_ctr.ctr_reg[1] term QC end
    gate gen_freq_ctr.ctr_reg[0] term QC end
    gate gen_freq_ctr.shft_reg[1] term QC end
    gate gen_freq_ctr.ctr_reg[23] term QC end
    gate gen_freq_ctr.ctr_reg[22] term QC end
    gate gen_freq_ctr.ctr_reg[21] term QC end
    gate gen_freq_ctr.ctr_reg[20] term QC end
    gate gen_freq_ctr.ctr_reg[19] term QC end
    gate gen_freq_ctr.ctr_reg[18] term QC end
    gate gen_freq_ctr.ctr_reg[17] term QC end
    gate gen_freq_ctr.ctr_reg[16] term QC end
    gate gen_freq_ctr.ctr_reg[15] term QC end
    gate gen_freq_ctr.ctr_reg[14] term QC end
    gate MAIN_ctr.O_data[13] term QC end
    gate MAIN_ctr.O_data[12] term QC end
    gate MAIN_ctr.O_data[11] term QC end
    gate MAIN_ctr.O_data[10] term QC end
    gate MAIN_ctr.O_data[9] term QC end
    gate MAIN_ctr.O_data[8] term QC end
    gate MAIN_ctr.O_data[7] term QC end
    gate MAIN_ctr.ctr_reg[3] term QC end
    gate MAIN_ctr.ctr_reg[2] term QC end
    gate MAIN_ctr.ctr_reg[1] term QC end
    gate MAIN_ctr.ctr_reg[0] term QC end
    gate MAIN_ctr.shft_reg[1] term QC end
    gate MAIN_ctr.shft_reg[0] term QC end
    gate MAIN_ctr.O_data[22] term QC end
    gate MAIN_ctr.O_data[21] term QC end
    gate MAIN_ctr.O_data[20] term QC end
    gate MAIN_ctr.O_data[19] term QC end
    gate MAIN_ctr.O_data[18] term QC end
    gate MAIN_ctr.O_data[17] term QC end
    gate MAIN_ctr.O_data[16] term QC end
    gate MAIN_ctr.O_data[15] term QC end
    gate MAIN_ctr.O_data[14] term QC end
    gate MAIN_ctr.ctr_reg[18] term QC end
    gate MAIN_ctr.ctr_reg[17] term QC end
    gate MAIN_ctr.ctr_reg[16] term QC end
    gate MAIN_ctr.ctr_reg[15] term QC end
    gate MAIN_ctr.ctr_reg[14] term QC end
    gate MAIN_ctr.ctr_reg[13] term QC end
    gate MAIN_ctr.ctr_reg[12] term QC end
    gate MAIN_ctr.ctr_reg[11] term QC end
    gate MAIN_ctr.ctr_reg[10] term QC end
    gate MAIN_ctr.ctr_reg[9] term QC end
    gate MAIN_ctr.ctr_reg[8] term QC end
    gate MAIN_ctr.ctr_reg[7] term QC end
    gate MAIN_ctr.ctr_reg[6] term QC end
    gate MAIN_ctr.ctr_reg[5] term QC end
    gate MAIN_ctr.ctr_reg[4] term QC end
    gate MAIN_ctr.ctr_reg[22] term QC end
    gate MAIN_ctr.ctr_reg[21] term QC end
    gate MAIN_ctr.ctr_reg[20] term QC end
    gate MAIN_ctr.ctr_reg[19] term QC end
    gate I2_ctr.O_data[15] term QC end
    gate I2_ctr.O_data[14] term QC end
    gate I2_ctr.O_data[13] term QC end
    gate I2_ctr.O_data[12] term QC end
    gate I2_ctr.O_data[11] term QC end
    gate I2_ctr.O_data[10] term QC end
    gate I2_ctr.O_data[9] term QC end
    gate I2_ctr.O_data[8] term QC end
    gate I2_ctr.O_data[7] term QC end
    gate I2_ctr.O_data[6] term QC end
    gate I2_ctr.O_data[5] term QC end
    gate I2_ctr.O_data[4] term QC end
    gate I2_ctr.O_data[3] term QC end
    gate I2_ctr.O_data[2] term QC end
    gate I2_ctr.O_data[1] term QC end
    gate I2_ctr.ctr_reg[11] term QC end
    gate I2_ctr.ctr_reg[10] term QC end
    gate I2_ctr.ctr_reg[9] term QC end
    gate I2_ctr.ctr_reg[8] term QC end
    gate I2_ctr.ctr_reg[7] term QC end
    gate I2_ctr.ctr_reg[6] term QC end
    gate I2_ctr.ctr_reg[5] term QC end
    gate I2_ctr.ctr_reg[4] term QC end
    gate I2_ctr.ctr_reg[3] term QC end
    gate I2_ctr.ctr_reg[2] term QC end
    gate I2_ctr.ctr_reg[1] term QC end
    gate I2_ctr.ctr_reg[0] term QC end
    gate I2_ctr.shft_reg[1] term QC end
    gate I2_ctr.shft_reg[0] term QC end
    gate I2_ctr.O_data[16] term QC end
    gate I2_ctr.ctr_reg[16] term QC end
    gate I2_ctr.ctr_reg[15] term QC end
    gate I2_ctr.ctr_reg[14] term QC end
    gate I2_ctr.ctr_reg[13] term QC end
    gate I2_ctr.ctr_reg[12] term QC end
    gate I1_ctr.O_data[10] term QC end
    gate I1_ctr.O_data[9] term QC end
    gate I1_ctr.O_data[8] term QC end
    gate I1_ctr.O_data[7] term QC end
    gate I1_ctr.O_data[6] term QC end
    gate I1_ctr.O_data[5] term QC end
    gate I1_ctr.O_data[4] term QC end
    gate I1_ctr.O_data[3] term QC end
    gate I1_ctr.O_data[2] term QC end
    gate I1_ctr.O_data[1] term QC end
    gate I1_ctr.ctr_reg[6] term QC end
    gate I1_ctr.ctr_reg[5] term QC end
    gate I1_ctr.ctr_reg[4] term QC end
    gate I1_ctr.ctr_reg[3] term QC end
    gate I1_ctr.ctr_reg[2] term QC end
    gate I1_ctr.ctr_reg[1] term QC end
    gate I1_ctr.ctr_reg[0] term QC end
    gate I1_ctr.shft_reg[1] term QC end
    gate I1_ctr.shft_reg[0] term QC end
    gate I1_ctr.O_data[16] term QC end
    gate I1_ctr.O_data[15] term QC end
    gate I1_ctr.O_data[14] term QC end
    gate I1_ctr.O_data[13] term QC end
    gate I1_ctr.O_data[12] term QC end
    gate I1_ctr.O_data[11] term QC end
    gate I1_ctr.ctr_reg[16] term QC end
    gate I1_ctr.ctr_reg[15] term QC end
    gate I1_ctr.ctr_reg[14] term QC end
    gate I1_ctr.ctr_reg[13] term QC end
    gate I1_ctr.ctr_reg[12] term QC end
    gate I1_ctr.ctr_reg[11] term QC end
    gate I1_ctr.ctr_reg[10] term QC end
    gate I1_ctr.ctr_reg[9] term QC end
    gate I1_ctr.ctr_reg[8] term QC end
    gate I1_ctr.ctr_reg[7] term QC end
    gate V0_ctr.O_data[5] term QC end
    gate V0_ctr.O_data[4] term QC end
    gate V0_ctr.O_data[3] term QC end
    gate V0_ctr.O_data[2] term QC end
    gate V0_ctr.O_data[1] term QC end
    gate V0_ctr.ctr_reg[1] term QC end
    gate V0_ctr.ctr_reg[0] term QC end
    gate V0_ctr.shft_reg[1] term QC end
    gate V0_ctr.shft_reg[0] term QC end
    gate V0_ctr.O_data[16] term QC end
    gate V0_ctr.O_data[15] term QC end
    gate V0_ctr.O_data[14] term QC end
    gate V0_ctr.O_data[13] term QC end
    gate V0_ctr.O_data[12] term QC end
    gate V0_ctr.O_data[11] term QC end
    gate V0_ctr.O_data[10] term QC end
    gate V0_ctr.O_data[9] term QC end
    gate V0_ctr.O_data[8] term QC end
    gate V0_ctr.O_data[7] term QC end
    gate V0_ctr.O_data[6] term QC end
    gate V0_ctr.ctr_reg[16] term QC end
    gate V0_ctr.ctr_reg[15] term QC end
    gate V0_ctr.ctr_reg[14] term QC end
    gate V0_ctr.ctr_reg[13] term QC end
    gate V0_ctr.ctr_reg[12] term QC end
    gate V0_ctr.ctr_reg[11] term QC end
    gate V0_ctr.ctr_reg[10] term QC end
    gate V0_ctr.ctr_reg[9] term QC end
    gate V0_ctr.ctr_reg[8] term QC end
    gate V0_ctr.ctr_reg[7] term QC end
    gate V0_ctr.ctr_reg[6] term QC end
    gate V0_ctr.ctr_reg[5] term QC end
    gate V0_ctr.ctr_reg[4] term QC end
    gate V0_ctr.ctr_reg[3] term QC end
    gate V0_ctr.ctr_reg[2] term QC end
    gate idl_regs.V48_ENABLE_ON term QC end
    gate idl_regs.K1_ENABLE_ON term QC end
  end
  net I_monitorsz[0]
    gate I_monitors_p[0] term Q end
    gate mon_freq_ctr_in_2 term A end
  end
  net I_monitorsz[1]
    gate I_monitors_p[1] term Q end
    gate mon_freq_ctr_in_2 term B end
  end
  net I_monitorsz[2]
    gate I_monitors_p[2] term Q end
    gate mon_freq_ctr_in_7 term B end
  end
  net I_monitorsz[3]
    gate I_monitors_p[3] term Q end
    gate mon_freq_ctr_in_0 term A end
    gate un102_noalloc_rdata_0_380 term B end
  end
  net I_monitorsz[4]
    gate I_monitors_p[4] term Q end
    gate mon_freq_ctr_in_1 term A end
  end
  net I_monitorsz[5]
    gate I_monitors_p[5] term Q end
    gate mon_freq_ctr_in_3 term B end
  end
  net I_monitorsz[6]
    gate I_monitors_p[6] term Q end
    gate mon_freq_ctr_in_1 term B end
  end
  net I_monitorsz[7]
    gate I_monitors_p[7] term Q end
    gate mon_freq_ctr_in_0 term B end
  end
  net I_monitorsz[8]
    gate I_monitors_p[8] term Q end
    gate mon_freq_ctr_in_3 term A end
  end
  net I_monitorsz[9]
    gate I_monitors_p[9] term Q end
    gate mon_freq_ctr_in_4 term A end
    gate un168_noalloc_rdata_0_383 term B end
  end
  net I_monitorsz[10]
    gate I_monitors_p[10] term Q end
    gate mon_freq_ctr_in_4 term B end
  end
  net I_main_blower_monz
    gate I_main_blower_mon_p term Q end
    gate MAIN_ctr.shft_reg[0] term QD end
  end
  net I_V0_monz
    gate I_V0_mon_p term Q end
    gate V0_ctr.shft_reg[0] term QD end
  end
  net I_I1_monz
    gate I_I1_mon_p term Q end
    gate I1_ctr.shft_reg[0] term QD end
  end
  net I_I2_monz
    gate I_I2_mon_p term Q end
    gate I2_ctr.shft_reg[0] term QD end
  end
  net I_maint_monz
    gate I_maint_mon_p term Q end
    gate maint_mon.shft_reg[0] term QD end
  end
  net I_reset_Nz
    gate I_reset_Nz_p term Q end
    gate I_532_rep10_rep1_rep2 term A end
    gate I_532_rep10_rep1_rep1 term A end
    gate I_532_rep10_rep2 term A end
    gate I_532_rep16 term A end
    gate I_532_rep15 term A end
    gate I_532_rep14 term A end
    gate I_532_rep13 term A end
    gate I_532_rep12 term A end
    gate I_532_rep11 term A end
    gate I_532_rep9 term A end
    gate I_532_rep8 term A end
    gate I_532_rep7 term A end
    gate I_532_rep6 term A end
    gate I_532_rep5 term A end
    gate I_532_rep4 term A end
    gate I_532_rep3 term A end
    gate I_532_rep2 term A end
    gate I_532_rep1 term A end
    gate N_242_i term A end
    gate N_241_i term A end
    gate N_240_i term B end
    gate N_239_i term B end
  end
  net I_SMC_MON_DC90_OUTPUT_FAULTz
    gate I_SMC_MON_DC90_OUTPUT_FAULT_p term Q end
    gate un108_noalloc_rdata_0_and2[0] term A end
  end
  net I_SMC_MON_DC90_AC_PWR_FAULTz
    gate I_SMC_MON_DC90_AC_PWR_FAULT_p term Q end
    gate N_263_i term A end
  end
  net I_SMC_MON_DC90_OVR_TMPz
    gate I_SMC_MON_DC90_OVR_TMP_p term Q end
    gate un121_noalloc_rdata_0_and2[2] term A end
  end
  net I_SMC_MON_DC90_48V_ONz
    gate I_SMC_MON_DC90_48V_ON_p term Q end
    gate un128_noalloc_rdata_0_and2[3] term A end
  end
  net I_SMC_MON_BC_OUTPUT_FAULTz
    gate I_SMC_MON_BC_OUTPUT_FAULT_p term Q end
    gate un135_noalloc_rdata_0_and2[0] term A end
  end
  net I_SMC_MON_BC_AC_PWR_FAULTz
    gate I_SMC_MON_BC_AC_PWR_FAULT_p term Q end
    gate un141_noalloc_rdata_0_and2[1] term A end
  end
  net I_SMC_MON_BC_OVR_TMPz
    gate I_SMC_MON_BC_OVR_TMP_p term Q end
    gate N_268_i term A end
  end
  net I_SMC_MON_BC_PHASE_LOSSz
    gate I_SMC_MON_BC_PHASE_LOSS_p term Q end
    gate N_271_i term A end
  end
  net I_SMC_MON_BC_AC_ONz
    gate I_SMC_MON_BC_AC_ON_p term Q end
    gate N_275_i term B end
  end
  net I_SMC_MON_PDU_JAG_THERMAL_FAULTz
    gate I_SMC_MON_PDU_JAG_THERMAL_FAULT_p term Q end
    gate un174_noalloc_rdata_0_and2[0] term B end
  end
  net I_SMC_MON_BC_FAN0_STATEz
    gate I_SMC_MON_BC_FAN0_STATE_p term Q end
    gate un186_noalloc_rdata_0_and2[0] term A end
  end
  net I_SMC_MON_PDU_JAG_48V_GOODz
    gate I_SMC_MON_PDU_JAG_48V_GOOD_p term Q end
    gate un180_noalloc_rdata_0_and2_0_344 term B end
  end
  net I_SMC_MON_BC_FAN1_STATEz
    gate I_SMC_MON_BC_FAN1_STATE_p term Q end
    gate N_265_i term A end
  end
  net I_SMC_MON_BC_FAN0_TACHz
    gate I_SMC_MON_BC_FAN0_TACH_p term Q end
    gate G_65 term C end
  end
  net I_SMC_MON_BC_FAN1_TACHz
    gate I_SMC_MON_BC_FAN1_TACH_p term Q end
    gate G_65 term D end
  end
  net N_558
    gate BI_port0_p[7] term Q end
    gate addr[7] term QD end
  end
  net N_559
    gate BI_port0_p[6] term Q end
    gate addr[6] term QD end
  end
  net N_560
    gate BI_port0_p[5] term Q end
    gate addr[5] term QD end
  end
  net N_561
    gate BI_port0_p[4] term Q end
    gate idl_regs.O_GEN_FREQ_CTR_MUX[4] term QD end
    gate addr[4] term QD end
  end
  net N_562
    gate BI_port0_p[3] term Q end
    gate idl_regs.O_GEN_FREQ_CTR_MUX[3] term QD end
    gate idl_regs.O_CLR_LOCK_OUT term QD end
    gate addr[3] term QD end
  end
  net N_563
    gate BI_port0_p[2] term Q end
    gate idl_regs.O_GEN_FREQ_CTR_MUX[2] term QD end
    gate idl_regs.O_CLR_MAINT_REG term QD end
    gate addr[2] term QD end
  end
  net N_564
    gate BI_port0_p[1] term Q end
    gate I_573 term A end
    gate I_570 term A end
  end
  net N_565
    gate BI_port0_p[0] term Q end
    gate I_545 term A end
    gate I_542 term A end
  end
  net N_571
    gate I_alez_p term Q end
    gate I_531 term A end
    gate addr[0] term QC end
    gate addr[1] term QC end
    gate addr[2] term QC end
    gate addr[3] term QC end
    gate addr[4] term QC end
    gate addr[5] term QC end
    gate addr[6] term QC end
    gate addr[7] term QC end
  end
  net N_565_buf1
    gate I_542 term Z end
    gate B_SMC_CNTRL_BC_SWITCHED_AC term QD end
    gate K1_ON term QD end
    gate addr[0] term QD end
    gate idl_regs.O_CTR_CTL term QD end
    gate idl_regs.O_GEN_FREQ_CTR_MUX[0] term QD end
    gate idl_regs.O_AUX_FAN_CTL[0] term QD end
    gate idl_regs.O_AUX_0_CTL[0] term QD end
    gate idl_regs.O_AUX_1_CTL[0] term QD end
    gate idl_regs.O_AUX_2_CTL[0] term QD end
    gate idl_regs.O_V48_ENABLE term QD end
    gate idl_regs.O_K1_ENABLE term QD end
    gate idl_regs.O_B_DC90_48V_Enable term QD end
    gate idl_regs.O_CLR_CTRS term QD end
    gate idl_regs.O_AUX_3_CTL[0] term QD end
  end
  net N_565_buf2
    gate I_545 term Z end
    gate V48_ON term QD end
    gate B_CNTRL_BC_48VDC term QD end
    gate B_CNTRL_BC_48VDC_DC90 term QD end
  end
  net I_reset_N_i_rep1
    gate I_532_rep1 term Q end
    gate freq_div_ctr[3] term QR end
    gate freq_div_ctr[4] term QR end
    gate freq_div_ctr[5] term QR end
    gate freq_div_ctr[6] term QR end
    gate freq_div_ctr[7] term QR end
    gate freq_div_ctr[8] term QR end
    gate r15khz_clk term QR end
    gate addr[2] term QR end
    gate addr[3] term QR end
    gate addr[4] term QR end
    gate addr[5] term QR end
    gate addr[6] term QR end
    gate addr[7] term QR end
    gate freq_div_ctr[0] term QR end
    gate freq_div_ctr[1] term QR end
    gate freq_div_ctr[2] term QR end
  end
  net I_reset_N_i_rep2
    gate I_532_rep2 term Q end
    gate idl_regs.O_AUX_1_CTL[1] term QR end
    gate idl_regs.O_AUX_0_CTL[0] term QR end
    gate idl_regs.O_AUX_0_CTL[1] term QR end
    gate idl_regs.O_AUX_FAN_CTL[0] term QR end
    gate idl_regs.O_AUX_FAN_CTL[1] term QR end
    gate idl_regs.O_GEN_FREQ_CTR_MUX[0] term QR end
    gate idl_regs.O_GEN_FREQ_CTR_MUX[1] term QR end
    gate idl_regs.O_CTR_CTL term QR end
    gate gen_freq_ctr.O_data[17] term QR end
    gate gen_freq_ctr.O_data[22] term QR end
    gate maint_mon.O_falling_data term QR end
    gate maint_mon.shft_reg[0] term QR end
    gate maint_mon.shft_reg[1] term QR end
    gate gen_freq_ctr.O_data[1] term QR end
    gate addr[0] term QR end
    gate addr[1] term QR end
  end
  net I_reset_N_i_rep3
    gate I_532_rep3 term Q end
    gate MAIN_ctr.O_data[19] term QR end
    gate MAIN_ctr.O_data[22] term QR end
    gate gen_freq_ctr.O_data[10] term QR end
    gate gen_freq_ctr.O_data[11] term QR end
    gate gen_freq_ctr.O_data[12] term QR end
    gate gen_freq_ctr.O_data[14] term QR end
    gate gen_freq_ctr.O_data[20] term QR end
    gate gen_freq_ctr.O_data[9] term QR end
    gate addr[8] term QR end
    gate addr[9] term QR end
    gate addr[10] term QR end
    gate addr[11] term QR end
    gate addr[12] term QR end
    gate addr[13] term QR end
    gate addr[14] term QR end
    gate addr[15] term QR end
  end
  net I_reset_N_i_rep4
    gate I_532_rep4 term Q end
    gate idl_regs.O_AUX_3_CTL[0] term QR end
    gate idl_regs.O_AUX_2_CTL[0] term QR end
    gate idl_regs.O_AUX_1_CTL[0] term QR end
    gate V0_ctr.O_data[9] term QR end
    gate V0_ctr.O_data[1] term QR end
    gate gen_freq_ctr.O_data[16] term QR end
    gate gen_freq_ctr.O_data[18] term QR end
    gate gen_freq_ctr.O_data[19] term QR end
    gate maint_mon.O_rising_data term QR end
    gate gen_freq_ctr.O_data[0] term QR end
    gate gen_freq_ctr.O_data[2] term QR end
    gate gen_freq_ctr.O_data[3] term QR end
    gate gen_freq_ctr.O_data[6] term QR end
    gate gen_freq_ctr.O_data[8] term QR end
  end
  net I_reset_N_i_rep5
    gate I_532_rep5 term Q end
    gate I2_ctr.O_data[10] term QR end
    gate I2_ctr.O_data[12] term QR end
    gate MAIN_ctr.O_data[15] term QR end
    gate MAIN_ctr.O_data[16] term QR end
    gate MAIN_ctr.O_data[17] term QR end
    gate MAIN_ctr.O_data[18] term QR end
    gate MAIN_ctr.O_data[21] term QR end
    gate MAIN_ctr.O_data[7] term QR end
    gate MAIN_ctr.O_data[8] term QR end
    gate MAIN_ctr.O_data[9] term QR end
    gate MAIN_ctr.O_data[10] term QR end
    gate MAIN_ctr.O_data[11] term QR end
    gate MAIN_ctr.O_data[13] term QR end
    gate gen_freq_ctr.O_data[21] term QR end
    gate gen_freq_ctr.O_data[4] term QR end
    gate gen_freq_ctr.O_data[7] term QR end
  end
  net I_reset_N_i_rep6
    gate I_532_rep6 term Q end
    gate V0_ctr.O_data[6] term QR end
    gate V0_ctr.O_data[13] term QR end
    gate V0_ctr.O_data[14] term QR end
    gate V0_ctr.O_data[15] term QR end
    gate I1_ctr.O_data[14] term QR end
    gate I2_ctr.O_data[6] term QR end
    gate I2_ctr.O_data[14] term QR end
    gate MAIN_ctr.O_data[20] term QR end
    gate MAIN_ctr.O_data[12] term QR end
    gate gen_freq_ctr.ctr_reg[10] term QR end
    gate gen_freq_ctr.ctr_reg[11] term QR end
    gate gen_freq_ctr.ctr_reg[12] term QR end
    gate gen_freq_ctr.ctr_reg[13] term QR end
    gate gen_freq_ctr.O_data[13] term QR end
    gate gen_freq_ctr.shft_reg[0] term QR end
    gate gen_freq_ctr.O_data[5] term QR end
  end
  net I_reset_N_i_rep7
    gate I_532_rep7 term Q end
    gate I2_ctr.ctr_reg[14] term QR end
    gate I2_ctr.ctr_reg[15] term QR end
    gate I2_ctr.ctr_reg[16] term QR end
    gate I2_ctr.O_data[16] term QR end
    gate I2_ctr.shft_reg[0] term QR end
    gate I2_ctr.shft_reg[1] term QR end
    gate I2_ctr.ctr_reg[7] term QR end
    gate I2_ctr.ctr_reg[8] term QR end
    gate I2_ctr.ctr_reg[9] term QR end
    gate I2_ctr.ctr_reg[10] term QR end
    gate I2_ctr.ctr_reg[11] term QR end
    gate I2_ctr.O_data[5] term QR end
    gate I2_ctr.O_data[8] term QR end
    gate I2_ctr.O_data[13] term QR end
    gate gen_freq_ctr.O_data[15] term QR end
    gate gen_freq_ctr.O_data[23] term QR end
  end
  net I_reset_N_i_rep8
    gate I_532_rep8 term Q end
    gate gen_freq_ctr.ctr_reg[17] term QR end
    gate gen_freq_ctr.ctr_reg[18] term QR end
    gate gen_freq_ctr.ctr_reg[19] term QR end
    gate gen_freq_ctr.ctr_reg[20] term QR end
    gate gen_freq_ctr.ctr_reg[21] term QR end
    gate gen_freq_ctr.shft_reg[1] term QR end
    gate gen_freq_ctr.ctr_reg[0] term QR end
    gate gen_freq_ctr.ctr_reg[1] term QR end
    gate gen_freq_ctr.ctr_reg[2] term QR end
    gate gen_freq_ctr.ctr_reg[3] term QR end
    gate gen_freq_ctr.ctr_reg[4] term QR end
    gate gen_freq_ctr.ctr_reg[5] term QR end
    gate gen_freq_ctr.ctr_reg[6] term QR end
    gate gen_freq_ctr.ctr_reg[7] term QR end
    gate gen_freq_ctr.ctr_reg[8] term QR end
    gate gen_freq_ctr.ctr_reg[9] term QR end
  end
  net I_reset_N_i_rep9
    gate I_532_rep9 term Q end
    gate V0_ctr.shft_reg[0] term QR end
    gate V0_ctr.shft_reg[1] term QR end
    gate MAIN_ctr.ctr_reg[16] term QR end
    gate MAIN_ctr.ctr_reg[17] term QR end
    gate MAIN_ctr.ctr_reg[18] term QR end
    gate MAIN_ctr.shft_reg[0] term QR end
    gate MAIN_ctr.shft_reg[1] term QR end
    gate MAIN_ctr.ctr_reg[0] term QR end
    gate MAIN_ctr.ctr_reg[1] term QR end
    gate MAIN_ctr.ctr_reg[2] term QR end
    gate MAIN_ctr.ctr_reg[3] term QR end
    gate gen_freq_ctr.ctr_reg[14] term QR end
    gate gen_freq_ctr.ctr_reg[15] term QR end
    gate gen_freq_ctr.ctr_reg[16] term QR end
    gate gen_freq_ctr.ctr_reg[22] term QR end
    gate gen_freq_ctr.ctr_reg[23] term QR end
  end
  net I_reset_N_i_rep11
    gate I_532_rep11 term Q end
    gate I2_ctr.O_data[1] term QR end
    gate I2_ctr.O_data[7] term QR end
    gate I2_ctr.O_data[9] term QR end
    gate I2_ctr.O_data[11] term QR end
    gate I2_ctr.O_data[15] term QR end
    gate MAIN_ctr.ctr_reg[19] term QR end
    gate MAIN_ctr.ctr_reg[20] term QR end
    gate MAIN_ctr.ctr_reg[21] term QR end
    gate MAIN_ctr.ctr_reg[22] term QR end
    gate MAIN_ctr.ctr_reg[4] term QR end
    gate MAIN_ctr.ctr_reg[5] term QR end
    gate MAIN_ctr.ctr_reg[6] term QR end
    gate MAIN_ctr.ctr_reg[7] term QR end
    gate MAIN_ctr.ctr_reg[8] term QR end
    gate MAIN_ctr.ctr_reg[9] term QR end
    gate MAIN_ctr.ctr_reg[10] term QR end
  end
  net I_reset_N_i_rep12
    gate I_532_rep12 term Q end
    gate V0_ctr.O_data[10] term QR end
    gate V0_ctr.O_data[11] term QR end
    gate V0_ctr.O_data[12] term QR end
    gate V0_ctr.O_data[2] term QR end
    gate V0_ctr.O_data[3] term QR end
    gate V0_ctr.O_data[4] term QR end
    gate I1_ctr.O_data[11] term QR end
    gate I1_ctr.O_data[2] term QR end
    gate I1_ctr.O_data[4] term QR end
    gate I1_ctr.O_data[6] term QR end
    gate I1_ctr.O_data[9] term QR end
    gate I1_ctr.O_data[10] term QR end
    gate I2_ctr.O_data[2] term QR end
    gate I2_ctr.O_data[3] term QR end
    gate I2_ctr.O_data[4] term QR end
  end
  net I_reset_N_i_rep13
    gate I_532_rep13 term Q end
    gate V0_ctr.O_data[8] term QR end
    gate V0_ctr.O_data[16] term QR end
    gate I1_ctr.O_data[13] term QR end
    gate I1_ctr.O_data[15] term QR end
    gate I1_ctr.O_data[8] term QR end
    gate I2_ctr.ctr_reg[12] term QR end
    gate I2_ctr.ctr_reg[13] term QR end
    gate I2_ctr.ctr_reg[0] term QR end
    gate I2_ctr.ctr_reg[1] term QR end
    gate I2_ctr.ctr_reg[2] term QR end
    gate I2_ctr.ctr_reg[3] term QR end
    gate I2_ctr.ctr_reg[4] term QR end
    gate I2_ctr.ctr_reg[5] term QR end
    gate I2_ctr.ctr_reg[6] term QR end
  end
  net I_reset_N_i_rep14
    gate I_532_rep14 term Q end
    gate V0_ctr.O_data[7] term QR end
    gate I1_ctr.ctr_reg[12] term QR end
    gate I1_ctr.ctr_reg[13] term QR end
    gate I1_ctr.ctr_reg[14] term QR end
    gate I1_ctr.ctr_reg[15] term QR end
    gate I1_ctr.ctr_reg[16] term QR end
    gate I1_ctr.ctr_reg[0] term QR end
    gate I1_ctr.ctr_reg[1] term QR end
    gate I1_ctr.ctr_reg[2] term QR end
    gate I1_ctr.ctr_reg[3] term QR end
    gate I1_ctr.ctr_reg[4] term QR end
    gate I1_ctr.ctr_reg[5] term QR end
    gate I1_ctr.ctr_reg[6] term QR end
    gate I1_ctr.O_data[1] term QR end
    gate I1_ctr.O_data[3] term QR end
    gate I1_ctr.O_data[7] term QR end
  end
  net I_reset_N_i_rep15
    gate I_532_rep15 term Q end
    gate V0_ctr.ctr_reg[10] term QR end
    gate V0_ctr.ctr_reg[11] term QR end
    gate V0_ctr.ctr_reg[12] term QR end
    gate V0_ctr.ctr_reg[13] term QR end
    gate V0_ctr.ctr_reg[14] term QR end
    gate V0_ctr.ctr_reg[15] term QR end
    gate V0_ctr.ctr_reg[16] term QR end
    gate V0_ctr.ctr_reg[0] term QR end
    gate V0_ctr.ctr_reg[1] term QR end
    gate I1_ctr.ctr_reg[7] term QR end
    gate I1_ctr.ctr_reg[8] term QR end
    gate I1_ctr.ctr_reg[9] term QR end
    gate I1_ctr.ctr_reg[10] term QR end
    gate I1_ctr.ctr_reg[11] term QR end
    gate I1_ctr.shft_reg[0] term QR end
    gate I1_ctr.shft_reg[1] term QR end
  end
  net I_reset_N_i_rep16
    gate I_532_rep16 term Q end
    gate idl_regs.O_AUX_3_CTL[1] term QR end
    gate idl_regs.O_CLR_CTRS term QR end
    gate idl_regs.O_B_DC90_48V_Enable term QR end
    gate idl_regs.O_K1_ENABLE term QR end
    gate idl_regs.O_V48_ENABLE term QR end
    gate idl_regs.O_AUX_2_CTL[1] term QR end
    gate V0_ctr.ctr_reg[2] term QR end
    gate V0_ctr.ctr_reg[3] term QR end
    gate V0_ctr.ctr_reg[4] term QR end
    gate V0_ctr.ctr_reg[5] term QR end
    gate V0_ctr.ctr_reg[6] term QR end
    gate V0_ctr.ctr_reg[7] term QR end
    gate V0_ctr.ctr_reg[8] term QR end
    gate V0_ctr.ctr_reg[9] term QR end
  end
  net V0_ctr.N_109_buf1
    gate I_546 term Z end
    gate V0_ctr.ctr_reg_6_0_and2[13] term B end
    gate V0_ctr.ctr_reg_6_0_and2[12] term B end
    gate V0_ctr.ctr_reg_6_0_and2[11] term B end
    gate V0_ctr.ctr_reg_6_0_and2[10] term B end
    gate V0_ctr.ctr_reg_6_0_and2[9] term B end
    gate V0_ctr.ctr_reg_6_0_and2[8] term B end
    gate V0_ctr.ctr_reg_6_0_and2[7] term B end
    gate V0_ctr.ctr_reg_6_0_and2[6] term B end
    gate V0_ctr.ctr_reg_6_0_and2[5] term B end
    gate V0_ctr.ctr_reg_6_0_and2[4] term B end
    gate V0_ctr.ctr_reg_6_0_and2[3] term B end
    gate V0_ctr.ctr_reg_6_0_and2[2] term B end
    gate V0_ctr.ctr_reg_6_0_and2[1] term B end
    gate V0_ctr.ctr_reg_6_0_and2[0] term B end
  end
  net V0_ctr.N_109_buf2
    gate I_549 term Z end
    gate V0_ctr.ctr_reg_6_0_and2[16] term B end
    gate V0_ctr.ctr_reg_6_0_and2[15] term B end
    gate V0_ctr.ctr_reg_6_0_and2[14] term B end
  end
  net I1_ctr.N_109_buf1
    gate I_550 term Z end
    gate I1_ctr.ctr_reg_6_0_and2[13] term B end
    gate I1_ctr.ctr_reg_6_0_and2[12] term B end
    gate I1_ctr.ctr_reg_6_0_and2[11] term B end
    gate I1_ctr.ctr_reg_6_0_and2[10] term B end
    gate I1_ctr.ctr_reg_6_0_and2[9] term B end
    gate I1_ctr.ctr_reg_6_0_and2[8] term B end
    gate I1_ctr.ctr_reg_6_0_and2[7] term B end
    gate I1_ctr.ctr_reg_6_0_and2[6] term B end
    gate I1_ctr.ctr_reg_6_0_and2[5] term B end
    gate I1_ctr.ctr_reg_6_0_and2[4] term B end
    gate I1_ctr.ctr_reg_6_0_and2[3] term B end
    gate I1_ctr.ctr_reg_6_0_and2[2] term B end
    gate I1_ctr.ctr_reg_6_0_and2[1] term B end
    gate I1_ctr.ctr_reg_6_0_and2[0] term B end
  end
  net I1_ctr.N_109_buf2
    gate I_553 term Z end
    gate I1_ctr.ctr_reg_6_0_and2[16] term B end
    gate I1_ctr.ctr_reg_6_0_and2[15] term B end
    gate I1_ctr.ctr_reg_6_0_and2[14] term B end
  end
  net I2_ctr.N_109_buf1
    gate I_554 term Z end
    gate I2_ctr.ctr_reg_6_0_and2[13] term B end
    gate I2_ctr.ctr_reg_6_0_and2[12] term B end
    gate I2_ctr.ctr_reg_6_0_and2[11] term B end
    gate I2_ctr.ctr_reg_6_0_and2[10] term B end
    gate I2_ctr.ctr_reg_6_0_and2[9] term B end
    gate I2_ctr.ctr_reg_6_0_and2[8] term B end
    gate I2_ctr.ctr_reg_6_0_and2[7] term B end
    gate I2_ctr.ctr_reg_6_0_and2[6] term B end
    gate I2_ctr.ctr_reg_6_0_and2[5] term B end
    gate I2_ctr.ctr_reg_6_0_and2[4] term B end
    gate I2_ctr.ctr_reg_6_0_and2[3] term B end
    gate I2_ctr.ctr_reg_6_0_and2[2] term B end
    gate I2_ctr.ctr_reg_6_0_and2[1] term B end
    gate I2_ctr.ctr_reg_6_0_and2[0] term B end
  end
  net I2_ctr.N_109_buf2
    gate I_557 term Z end
    gate I2_ctr.ctr_reg_6_0_and2[16] term B end
    gate I2_ctr.ctr_reg_6_0_and2[15] term B end
    gate I2_ctr.ctr_reg_6_0_and2[14] term B end
  end
  net MAIN_ctr.N_145_buf1
    gate I_558 term Z end
    gate MAIN_ctr.ctr_reg_15_0_and2[13] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[12] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[11] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[10] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[9] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[8] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[7] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[6] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[5] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[4] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[3] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[2] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[1] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[0] term B end
  end
  net MAIN_ctr.N_145_buf2
    gate I_561 term Z end
    gate MAIN_ctr.ctr_reg_15_0_and2[22] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[21] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[20] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[19] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[18] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[17] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[16] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[15] term B end
    gate MAIN_ctr.ctr_reg_15_0_and2[14] term B end
  end
  net gen_freq_ctr.N_151_buf1
    gate I_562 term Z end
    gate gen_freq_ctr.ctr_reg_24_0_and2[23] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[22] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[11] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[10] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[9] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[8] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[7] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[6] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[5] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[4] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[3] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[2] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[1] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[0] term B end
  end
  net gen_freq_ctr.N_151_buf2
    gate I_565 term Z end
    gate gen_freq_ctr.ctr_reg_24_0_and2[21] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[20] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[19] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[18] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[17] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[16] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[15] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[14] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[13] term B end
    gate gen_freq_ctr.ctr_reg_24_0_and2[12] term B end
  end
  net gen_freq_ctr.un1_I_clr_regs_buf1
    gate I_566 term Z end
    gate gen_freq_ctr.O_data_0[1] term S end
    gate gen_freq_ctr.O_data_0[4] term S end
    gate gen_freq_ctr.O_data_0[7] term S end
    gate gen_freq_ctr.O_data_0[9] term S end
    gate gen_freq_ctr.O_data_0[10] term S end
    gate gen_freq_ctr.O_data_0[12] term S end
    gate gen_freq_ctr.O_data_0[15] term S end
    gate gen_freq_ctr.O_data_0[17] term S end
    gate gen_freq_ctr.O_data_0[21] term S end
    gate gen_freq_ctr.O_data_0[22] term S end
    gate gen_freq_ctr.O_data_0[23] term S end
  end
  net gen_freq_ctr.un1_I_clr_regs_buf2
    gate I_569 term Z end
    gate gen_freq_ctr.O_data_0[0] term S end
    gate gen_freq_ctr.O_data_0[2] term S end
    gate gen_freq_ctr.O_data_0[3] term S end
    gate gen_freq_ctr.O_data_0[5] term S end
    gate gen_freq_ctr.O_data_0[6] term S end
    gate gen_freq_ctr.O_data_0[8] term S end
    gate gen_freq_ctr.O_data_0[11] term S end
    gate gen_freq_ctr.O_data_0[13] term S end
    gate gen_freq_ctr.O_data_0[14] term S end
    gate gen_freq_ctr.O_data_0[16] term S end
    gate gen_freq_ctr.O_data_0[18] term S end
    gate gen_freq_ctr.O_data_0[19] term S end
    gate gen_freq_ctr.O_data_0[20] term S end
  end
  net CLR_REGS_rep2
    gate idl_regs.O_CLR_REGS_rep2 term QZ end
    gate MAIN_ctr.holding_reg_15_0_and2[17] term B end
    gate MAIN_ctr.holding_reg_15_0_and2[16] term B end
    gate MAIN_ctr.holding_reg_15_0_and2[15] term B end
    gate MAIN_ctr.holding_reg_15_0_and2[13] term B end
    gate MAIN_ctr.holding_reg_15_0_and2[11] term B end
    gate MAIN_ctr.holding_reg_15_0_and2[10] term B end
    gate MAIN_ctr.holding_reg_15_0_and2[9] term B end
    gate MAIN_ctr.holding_reg_15_0_and2[8] term B end
    gate MAIN_ctr.holding_reg_15_0_and2[7] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[22] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[21] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[17] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[12] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[7] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[4] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[1] term B end
  end
  net CLR_REGS_rep3
    gate idl_regs.O_CLR_REGS_rep3 term QZ end
    gate V0_ctr.holding_reg_6_0_and2[15] term B end
    gate V0_ctr.holding_reg_6_0_and2[14] term B end
    gate V0_ctr.holding_reg_6_0_and2[13] term B end
    gate V0_ctr.holding_reg_6_0_and2[6] term B end
    gate V0_ctr.holding_reg_6_0_and2[5] term B end
    gate I1_ctr.holding_reg_6_0_and2[14] term B end
    gate I2_ctr.holding_reg_6_0_and2[14] term B end
    gate I2_ctr.holding_reg_6_0_and2[6] term B end
    gate MAIN_ctr.holding_reg_15_0_and2[20] term B end
    gate MAIN_ctr.holding_reg_15_0_and2[12] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[13] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[11] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[5] term B end
  end
  net CLR_REGS_rep4
    gate idl_regs.O_CLR_REGS_rep4 term QZ end
    gate V0_ctr.holding_reg_6_0_and2[16] term B end
    gate V0_ctr.holding_reg_6_0_and2[8] term B end
    gate I1_ctr.holding_reg_6_0_and2[15] term B end
    gate I1_ctr.holding_reg_6_0_and2[13] term B end
    gate I1_ctr.holding_reg_6_0_and2[8] term B end
    gate I2_ctr.holding_reg_6_0_and2[16] term B end
    gate I2_ctr.holding_reg_6_0_and2[13] term B end
    gate I2_ctr.holding_reg_6_0_and2[8] term B end
    gate I2_ctr.holding_reg_6_0_and2[5] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[23] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[15] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[10] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[9] term B end
  end
  net CLR_REGS_rep5
    gate idl_regs.O_CLR_REGS_rep5 term QZ end
    gate I1_ctr.holding_reg_6_0_and2[11] term B end
    gate I1_ctr.holding_reg_6_0_and2[10] term B end
    gate I1_ctr.holding_reg_6_0_and2[9] term B end
    gate I1_ctr.holding_reg_6_0_and2[6] term B end
    gate I1_ctr.holding_reg_6_0_and2[4] term B end
    gate I1_ctr.holding_reg_6_0_and2[2] term B end
    gate I2_ctr.holding_reg_6_0_and2[12] term B end
    gate I2_ctr.holding_reg_6_0_and2[10] term B end
    gate I2_ctr.holding_reg_6_0_and2[4] term B end
    gate I2_ctr.holding_reg_6_0_and2[2] term B end
    gate MAIN_ctr.holding_reg_15_0_and2[22] term B end
    gate MAIN_ctr.holding_reg_15_0_and2[21] term B end
    gate MAIN_ctr.holding_reg_15_0_and2[19] term B end
    gate MAIN_ctr.holding_reg_15_0_and2[18] term B end
    gate MAIN_ctr.holding_reg_15_0_and2[14] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[14] term B end
  end
  net CLR_REGS_rep6
    gate idl_regs.O_CLR_REGS_rep6 term QZ end
    gate V0_ctr.holding_reg_6_0_and2[10] term B end
    gate V0_ctr.holding_reg_6_0_and2[7] term B end
    gate V0_ctr.holding_reg_6_0_and2[4] term B end
    gate V0_ctr.holding_reg_6_0_and2[3] term B end
    gate V0_ctr.holding_reg_6_0_and2[2] term B end
    gate I1_ctr.holding_reg_6_0_and2[12] term B end
    gate I1_ctr.holding_reg_6_0_and2[7] term B end
    gate I1_ctr.holding_reg_6_0_and2[5] term B end
    gate I1_ctr.holding_reg_6_0_and2[3] term B end
    gate I1_ctr.holding_reg_6_0_and2[1] term B end
    gate I2_ctr.holding_reg_6_0_and2[15] term B end
    gate I2_ctr.holding_reg_6_0_and2[11] term B end
    gate I2_ctr.holding_reg_6_0_and2[9] term B end
    gate I2_ctr.holding_reg_6_0_and2[7] term B end
    gate I2_ctr.holding_reg_6_0_and2[3] term B end
    gate I2_ctr.holding_reg_6_0_and2[1] term B end
  end
  net CLR_REGS_rep7
    gate idl_regs.O_CLR_REGS_rep7 term QZ end
    gate gen_freq_ctr.un1_I_clr_regs_0 term A end
    gate MAIN_ctr.un1_I_clr_regs_0 term A end
    gate I2_ctr.un1_I_clr_regs_0 term A end
    gate V0_ctr.un1_I_clr_regs_0 term A end
    gate V0_ctr.holding_reg_6_0_and2[12] term B end
    gate V0_ctr.holding_reg_6_0_and2[11] term B end
  end
  net CLR_REGS_rep1_rep2
    gate idl_regs.O_CLR_REGS_rep1_rep2 term QZ end
    gate gen_freq_ctr.holding_reg_24_0_and2[0] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[2] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[3] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[6] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[8] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[16] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[18] term B end
  end
  net I_reset_N_i_rep10_rep2
    gate I_532_rep10_rep2 term Q end
    gate MAIN_ctr.O_data[14] term QR end
    gate MAIN_ctr.ctr_reg[15] term QR end
    gate MAIN_ctr.ctr_reg[14] term QR end
    gate MAIN_ctr.ctr_reg[13] term QR end
    gate MAIN_ctr.ctr_reg[12] term QR end
    gate MAIN_ctr.ctr_reg[11] term QR end
    gate I1_ctr.O_data[5] term QR end
    gate I1_ctr.O_data[16] term QR end
    gate I1_ctr.O_data[12] term QR end
  end
  net N_564_buf1
    gate I_570 term Z end
    gate idl_regs.O_CLR_REGS_rep1_rep1_rep2 term QD end
    gate idl_regs.O_CLR_REGS_rep1_rep1_rep1 term QD end
    gate idl_regs.O_AUX_0_CTL[1] term QD end
    gate idl_regs.O_AUX_1_CTL[1] term QD end
    gate idl_regs.O_AUX_2_CTL[1] term QD end
    gate idl_regs.O_AUX_3_CTL[1] term QD end
    gate idl_regs.O_CLR_REGS_rep2 term QD end
    gate idl_regs.O_CLR_REGS_rep3 term QD end
    gate idl_regs.O_CLR_REGS_rep4 term QD end
    gate idl_regs.O_CLR_REGS_rep5 term QD end
    gate idl_regs.O_CLR_REGS_rep6 term QD end
    gate idl_regs.O_CLR_REGS_rep7 term QD end
    gate idl_regs.O_CLR_REGS_rep1_rep2 term QD end
  end
  net N_564_buf2
    gate I_573 term Z end
    gate addr[1] term QD end
    gate idl_regs.O_GEN_FREQ_CTR_MUX[1] term QD end
    gate idl_regs.O_AUX_FAN_CTL[1] term QD end
  end
  net CLR_REGS_rep1_rep1_rep1
    gate idl_regs.O_CLR_REGS_rep1_rep1_rep1 term QZ end
    gate idl_regs.O_CLR_REGS_rep1_rep1_rep2 term FB end
    gate idl_regs.O_CLR_REGS_rep1_rep1_rep1 term FB end
    gate idl_regs.O_CLR_REGS_rep7 term FB end
    gate idl_regs.O_CLR_REGS_rep6 term FB end
    gate idl_regs.O_CLR_REGS_rep5 term FB end
    gate idl_regs.O_CLR_REGS_rep4 term FB end
    gate idl_regs.O_CLR_REGS_rep3 term FB end
    gate idl_regs.O_CLR_REGS_rep2 term FB end
    gate idl_regs.r_data_0_0_and2_5[1] term A end
    gate I1_ctr.holding_reg_6_0_and2[16] term B end
    gate idl_regs.O_CLR_REGS_rep1_rep2 term FB end
  end
  net CLR_REGS_rep1_rep1_rep2
    gate idl_regs.O_CLR_REGS_rep1_rep1_rep2 term QZ end
    gate I1_ctr.un1_I_clr_regs_0 term A end
    gate V0_ctr.holding_reg_6_0_and2[9] term B end
    gate V0_ctr.holding_reg_6_0_and2[1] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[20] term B end
    gate gen_freq_ctr.holding_reg_24_0_and2[19] term B end
  end
  net I_reset_N_i_rep10_rep1_rep1
    gate I_532_rep10_rep1_rep1 term Q end
    gate idl_regs.O_CLR_REGS_rep7 term QR end
    gate idl_regs.O_CLR_REGS_rep6 term QR end
    gate idl_regs.O_CLR_REGS_rep5 term QR end
    gate idl_regs.O_CLR_REGS_rep4 term QR end
    gate idl_regs.O_CLR_REGS_rep3 term QR end
    gate idl_regs.O_CLR_REGS_rep2 term QR end
    gate idl_regs.O_GEN_FREQ_CTR_MUX[2] term QR end
    gate idl_regs.O_GEN_FREQ_CTR_MUX[3] term QR end
    gate idl_regs.O_GEN_FREQ_CTR_MUX[4] term QR end
    gate idl_regs.O_CLR_MAINT_REG term QR end
    gate idl_regs.O_CLR_LOCK_OUT term QR end
    gate V0_ctr.O_data[5] term QR end
    gate idl_regs.O_CLR_REGS_rep1_rep1_rep1 term QR end
    gate idl_regs.O_CLR_REGS_rep1_rep1_rep2 term QR end
  end
  net I_reset_N_i_rep10_rep1_rep2
    gate I_532_rep10_rep1_rep2 term Q end
    gate idl_regs.O_CLR_REGS_rep1_rep2 term QR end
  end
end
