// Seed: 3692250822
module module_0 ();
  id_1 :
  assert property (@(posedge id_1.id_1) 1)
    casez (id_1)
      default: id_1 <= id_1;
      1: id_1 = id_1;
    endcase
  reg id_2;
  always id_1 <= 1;
  assign id_2 = id_1;
  wire id_3 = ~id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_12;
  module_0();
endmodule
