# VerilogHDL-SI
All the Assignments done in Summer Internship Course of Silicon University named- Digital VLSI Design From Verilog RTL And Verification To Synthesis.
All the codes are given below. Click on the link followed by the title, you will be redirected to EDAPlayground repository of mine. 

1. **SR Latch (If Else)**  
3. **JK Latch (Gate Level)**  
4. **JK Latch (If Else)**  
5. **D FlipFlop**  
6. **SR FlipFlop**  
7. **T Latch**  
8. **T FlipFlop**  
9. **JK FlipFlop (posedge clk)**  
10. **JK FlipFlop (negedge clk)**  
11. **JK FlipFlop (posedge clk posedge rstn)**  
12. **JK FlipFlop (negedge clk posedge rstn)**  
13. **JK FlipFlop (posedge clk negedge rstn)**  
14. **JK FlipFlop (negedge clk negedge rstn)**  
15. **JK FlipFlop (posedge clk, rstn)**  
16. **JK FlipFlop (negedge clk, rstn)**  
17. **JK FlipFlop Using D FlipFlop**  
18. **JK FlipFlop using SR FlipFlop**  
19. **SR FlipFlop using JK FlipFlop**  
20. **2-Bit Asynchronous Up Counter**  
21. **2-Bit Asynchronous Down Counter**  
22. **2-bit Up Down Counter**  
23. **Shift Register (Blocking)**  
24. **Ring Counter (Blocking)**  
25. **Counter (Synch, Clr)**  
26. **Ring Counter (Non-Blocking)**  
27. **D Latch using MUX (Negative)**  
28. **D Latch using MUX (Positive)**  
29. **D FlipFlop (MUX), +ve Edge trigger only +ve latch**  
30. **D FlipFlop (MUX), -ve Edge trigger only +ve latch**  
31. **D FlipFlop (MUX), +ve Edge trigger only -ve latch**  
32. **D FlipFlop (MUX), -ve Edge trigger only -ve latch**  
33. **Boolean Function using MUX (F(x,y,z) = m1+m2+m6+m7)**  
34. **Full Adder using MUX**  
35. **OR gate using MUX**  
36. **Mealy Machine example**  
37. **Mealy Machine Example-2**  
38. **Moore Machine Example (Binary Counter)**  
39. **Moore Machine Example (5.49)**  
40. **Mealy Machine Example (5.48)**  
41. **Moore Machine Example**  
42. **Skip Counter Using FSM (0,1,3,6,7)**  
43. **Skip Counter Using FSM (0,1,3,6,7)**  
44. **Sequence detector: Non overlapping (1011) (Moore)**  
45. **Sequence detector: Overlapping (1011) (Moore)**  
46. **Question: Sequence detector: Non overlap (1101)**  
47. **Question: Sequence detector: Overlapping (1101)**  
48. **Sequence detector: Non Overlapping (1011)**  
49. **Vending Machine Project**  
50. **Electronic Lock**  



