// Seed: 1821665011
module module_0 (
    output logic id_0,
    output id_1,
    input logic id_2,
    output id_3,
    output logic id_4,
    input id_5
);
  logic id_6;
  logic id_7;
  assign id_4 = id_7;
  type_15(
      1, 1, id_4 && id_6
  );
  assign id_4 = id_2 - 1;
  logic id_8;
  logic id_9;
  assign id_7 = id_9 ? 1 : 1;
endmodule
