icc_shell> source ./000_setup.tcl
.
icc_shell> source ./01_design_setup.tcl
Info: Using Synopsys EDK Gate Libraries (6M, 32nm)
Loading db file '/cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16vn40c.db'
Loading db file '/cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db'
Loading db file '/cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff1p16vn40c.db'
Loading db file '/cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'
Loading db file '/cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.db'
Loading db file '/cad/synopsys_EDK3/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db'
Loading db file '/cad/synopsys_EDK3/SAED32_EDK/lib/sram/db_nldm/saed32sram_ff1p16vn40c.db'
Loading db file '/cad/synopsys_EDK3/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/cad/synopsys_EDK3/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ff1p16vn40c_2p75v.db'
Start to load technology file /cad/synopsys/SAED_PDK32nm/techfiles/saed32nm_1p9m_mw.tf.
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'NWELL' and 'DIFF'. (line 3022). (TFCHK-082)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3051) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncWidthThreshold'. (line 3051) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3066) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3082) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3091) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3106) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3115) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3124) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3139) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3154) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3163) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3172) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3187) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3196) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3211) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3220) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3235) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3244) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3259) (TFCHK-012)
Warning: Layer 'M3' has a pitch 0.164 that does not match the doubled pitch 0.26 or tripled pitch 0.39. (TFCHK-050)
Warning: Layer 'M4' has a pitch 0.164 that does not match the doubled pitch 0.328 or tripled pitch 0.492. (TFCHK-050)
Warning: Layer 'M5' has a pitch 0.164 that does not match the doubled pitch 0.328 or tripled pitch 0.492. (TFCHK-050)
Warning: Layer 'M6' has a pitch 0.164 that does not match the doubled pitch 0.328 or tripled pitch 0.492. (TFCHK-050)
Warning: Layer 'M7' has a pitch 0.164 that does not match the doubled pitch 0.328 or tripled pitch 0.492. (TFCHK-050)
Warning: Layer 'M8' has a pitch 0.164 that does not match the doubled pitch 0.328 or tripled pitch 0.492. (TFCHK-050)
Warning: Layer 'M9' has a pitch 1.74 that does not match the doubled pitch 0.328 or tripled pitch 0.492. (TFCHK-050)
Warning: Layer 'MRDL' has a pitch 4.5 that does not match the doubled pitch 0.328 or tripled pitch 0.492. (TFCHK-050)
Warning: Tile 'unit' has a width 0.32 that is not a multiple of the metal layer pitch 0.13 or 0.164. (TFCHK-066)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file /cad/synopsys/SAED_PDK32nm/techfiles/saed32nm_1p9m_mw.tf has been loaded successfully.
Warning: Reference Library Inconsistent With Main Library
Reference Library: /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/milkyway/saed32_io_wb (MWLIBP-300)
Warning: Inconsistent Resistance Precision:
        10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Precision:
        10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Unit Name: 
        pf (Main Library) <==> ff (Reference Library). (MWLIBP-302)
Warning: Inconsistent Data for Layer 43
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     MRPIN        |   MRDL9PIN         (MWLIBP-319)
Warning: Inconsistent Data for Layer 26
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     VIA6         |   VIA8
        Mask Name      via6         |   via8     (MWLIBP-319)
Warning: Inconsistent Data for Layer 27
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     VIA7         |   M9
        Mask Name      via7         |   metal9   (MWLIBP-319)
Warning: Inconsistent Data for Layer 28
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     VIA8         |   CO
        Mask Name      via8         |   polyCont         (MWLIBP-319)
Warning: Inconsistent Data for Layer 22
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     VIA2         |   VIA6
        Mask Name      via2         |   via6     (MWLIBP-319)
Warning: Inconsistent Data for Layer 23
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     VIA3         |   M7
        Mask Name      via3         |   metal7   (MWLIBP-319)
Warning: Inconsistent Data for Layer 24
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     VIA4         |   VIA7
        Mask Name      via4         |   via7     (MWLIBP-319)
Warning: Inconsistent Data for Layer 25
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     VIA5         |   M8
        Mask Name      via5         |   metal8   (MWLIBP-319)
Warning: Inconsistent Data for Layer 19
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     M9           |   M5
        Mask Name      metal9       |   metal5   (MWLIBP-319)
Warning: Inconsistent Data for Layer 20
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     CO           |   VIA5
        Mask Name      polyCont     |   via5     (MWLIBP-319)
Warning: Inconsistent Data for Layer 21
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     VIA1         |   M6
        Mask Name      via1         |   metal6   (MWLIBP-319)
Warning: Inconsistent Data for Layer 15
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     M5           |   M3
        Mask Name      metal5       |   metal3   (MWLIBP-319)
Warning: Inconsistent Data for Layer 16
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     M6           |   VIA3
        Mask Name      metal6       |   via3     (MWLIBP-319)
Warning: Inconsistent Data for Layer 17
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     M7           |   M4
        Mask Name      metal7       |   metal4   (MWLIBP-319)
Warning: Inconsistent Data for Layer 18
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     M8           |   VIA4
        Mask Name      metal8       |   via4     (MWLIBP-319)
Warning: Inconsistent Data for Layer 12
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     M2           |   VIA1
        Mask Name      metal2       |   via1     (MWLIBP-319)
Warning: Inconsistent Data for Layer 13
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     M3           |   M2
        Mask Name      metal3       |   metal2   (MWLIBP-319)
Warning: Inconsistent Data for Layer 14
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     M4           |   VIA2
        Mask Name      metal4       |   via2     (MWLIBP-319)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /cad/synopsys_EDK3/SAED32_EDK/lib/sram/milkyway/SRAM32NM (MWLIBP-300)
Warning: Inconsistent Resistance Precision:
        10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Precision:
        10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Unit Name: 
        pf (Main Library) <==> ff (Reference Library). (MWLIBP-302)
Warning: Inconsistent Data for Layer 43
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     MRPIN        |   MRDL9PIN         (MWLIBP-319)
Warning: Inconsistent Data for Layer 26
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     VIA6         |   VIA8
        Mask Name      via6         |   via8     (MWLIBP-319)
Warning: Inconsistent Data for Layer 27
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     VIA7         |   M9
        Mask Name      via7         |   metal9   (MWLIBP-319)
Warning: Inconsistent Data for Layer 28
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     VIA8         |   CO
        Mask Name      via8         |   polyCont         (MWLIBP-319)
Warning: Inconsistent Data for Layer 22
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     VIA2         |   VIA6
        Mask Name      via2         |   via6     (MWLIBP-319)
Warning: Inconsistent Data for Layer 23
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     VIA3         |   M7
        Mask Name      via3         |   metal7   (MWLIBP-319)
Warning: Inconsistent Data for Layer 24
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     VIA4         |   VIA7
        Mask Name      via4         |   via7     (MWLIBP-319)
Warning: Inconsistent Data for Layer 25
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     VIA5         |   M8
        Mask Name      via5         |   metal8   (MWLIBP-319)
Warning: Inconsistent Data for Layer 19
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     M9           |   M5
        Mask Name      metal9       |   metal5   (MWLIBP-319)
Warning: Inconsistent Data for Layer 20
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     CO           |   VIA5
        Mask Name      polyCont     |   via5     (MWLIBP-319)
Warning: Inconsistent Data for Layer 21
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     VIA1         |   M6
        Mask Name      via1         |   metal6   (MWLIBP-319)
Warning: Inconsistent Data for Layer 15
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     M5           |   M3
        Mask Name      metal5       |   metal3   (MWLIBP-319)
Warning: Inconsistent Data for Layer 16
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     M6           |   VIA3
        Mask Name      metal6       |   via3     (MWLIBP-319)
Warning: Inconsistent Data for Layer 17
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     M7           |   M4
        Mask Name      metal7       |   metal4   (MWLIBP-319)
Warning: Inconsistent Data for Layer 18
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     M8           |   VIA4
        Mask Name      metal8       |   via4     (MWLIBP-319)
Warning: Inconsistent Data for Layer 12
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     M2           |   VIA1
        Mask Name      metal2       |   via1     (MWLIBP-319)
Warning: Inconsistent Data for Layer 13
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     M3           |   M2
        Mask Name      metal3       |   metal2   (MWLIBP-319)
Warning: Inconsistent Data for Layer 14
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     M4           |   VIA2
        Mask Name      metal4       |   via2     (MWLIBP-319)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /cad/synopsys_EDK3/SAED32_EDK/lib/sram_lp/milkyway/saed32sram_lp (MWLIBP-300)
Warning: Inconsistent Resistance Precision:
        10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Precision:
        10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Unit Name: 
        pf (Main Library) <==> ff (Reference Library). (MWLIBP-302)
Warning: Inconsistent Data for Layer 43
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     MRPIN        |   MRDL9PIN         (MWLIBP-319)
Warning: Inconsistent Data for Layer 26
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     VIA6         |   VIA8
        Mask Name      via6         |   via8     (MWLIBP-319)
Warning: Inconsistent Data for Layer 27
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     VIA7         |   M9
        Mask Name      via7         |   metal9   (MWLIBP-319)
Warning: Inconsistent Data for Layer 28
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     VIA8         |   CO
        Mask Name      via8         |   polyCont         (MWLIBP-319)
Warning: Inconsistent Data for Layer 22
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     VIA2         |   VIA6
        Mask Name      via2         |   via6     (MWLIBP-319)
Warning: Inconsistent Data for Layer 23
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     VIA3         |   M7
        Mask Name      via3         |   metal7   (MWLIBP-319)
Warning: Inconsistent Data for Layer 24
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     VIA4         |   VIA7
        Mask Name      via4         |   via7     (MWLIBP-319)
Warning: Inconsistent Data for Layer 25
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     VIA5         |   M8
        Mask Name      via5         |   metal8   (MWLIBP-319)
Warning: Inconsistent Data for Layer 19
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     M9           |   M5
        Mask Name      metal9       |   metal5   (MWLIBP-319)
Warning: Inconsistent Data for Layer 20
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     CO           |   VIA5
        Mask Name      polyCont     |   via5     (MWLIBP-319)
Warning: Inconsistent Data for Layer 21
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     VIA1         |   M6
        Mask Name      via1         |   metal6   (MWLIBP-319)
Warning: Inconsistent Data for Layer 15
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     M5           |   M3
        Mask Name      metal5       |   metal3   (MWLIBP-319)
Warning: Inconsistent Data for Layer 16
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     M6           |   VIA3
        Mask Name      metal6       |   via3     (MWLIBP-319)
Warning: Inconsistent Data for Layer 17
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     M7           |   M4
        Mask Name      metal7       |   metal4   (MWLIBP-319)
Warning: Inconsistent Data for Layer 18
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     M8           |   VIA4
        Mask Name      metal8       |   via4     (MWLIBP-319)
Warning: Inconsistent Data for Layer 12
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     M2           |   VIA1
        Mask Name      metal2       |   via1     (MWLIBP-319)
Warning: Inconsistent Data for Layer 13
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     M3           |   M2
        Mask Name      metal3       |   metal2   (MWLIBP-319)
Warning: Inconsistent Data for Layer 14
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     M4           |   VIA2
        Mask Name      metal4       |   via2     (MWLIBP-319)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m (MWLIBP-300)
Warning: Inconsistent Resistance Precision:
        10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Precision:
        10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Unit Name: 
        pf (Main Library) <==> ff (Reference Library). (MWLIBP-302)
Warning: Inconsistent Data for Layer 43
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     MRPIN        |   MRDL9PIN         (MWLIBP-319)
Warning: Inconsistent Data for Layer 26
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     VIA6         |   VIA8
        Mask Name      via6         |   via8     (MWLIBP-319)
Warning: Inconsistent Data for Layer 27
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     VIA7         |   M9
        Mask Name      via7         |   metal9   (MWLIBP-319)
Warning: Inconsistent Data for Layer 28
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     VIA8         |   CO
        Mask Name      via8         |   polyCont         (MWLIBP-319)
Warning: Inconsistent Data for Layer 22
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     VIA2         |   VIA6
        Mask Name      via2         |   via6     (MWLIBP-319)
Warning: Inconsistent Data for Layer 23
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     VIA3         |   M7
        Mask Name      via3         |   metal7   (MWLIBP-319)
Warning: Inconsistent Data for Layer 24
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     VIA4         |   VIA7
        Mask Name      via4         |   via7     (MWLIBP-319)
Warning: Inconsistent Data for Layer 25
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     VIA5         |   M8
        Mask Name      via5         |   metal8   (MWLIBP-319)
Warning: Inconsistent Data for Layer 19
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     M9           |   M5
        Mask Name      metal9       |   metal5   (MWLIBP-319)
Warning: Inconsistent Data for Layer 20
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     CO           |   VIA5
        Mask Name      polyCont     |   via5     (MWLIBP-319)
Warning: Inconsistent Data for Layer 21
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     VIA1         |   M6
        Mask Name      via1         |   metal6   (MWLIBP-319)
Warning: Inconsistent Data for Layer 15
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     M5           |   M3
        Mask Name      metal5       |   metal3   (MWLIBP-319)
Warning: Inconsistent Data for Layer 16
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     M6           |   VIA3
        Mask Name      metal6       |   via3     (MWLIBP-319)
Warning: Inconsistent Data for Layer 17
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     M7           |   M4
        Mask Name      metal7       |   metal4   (MWLIBP-319)
Warning: Inconsistent Data for Layer 18
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     M8           |   VIA4
        Mask Name      metal8       |   via4     (MWLIBP-319)
Warning: Inconsistent Data for Layer 12
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     M2           |   VIA1
        Mask Name      metal2       |   via1     (MWLIBP-319)
Warning: Inconsistent Data for Layer 13
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     M3           |   M2
        Mask Name      metal3       |   metal2   (MWLIBP-319)
Warning: Inconsistent Data for Layer 14
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     M4           |   VIA2
        Mask Name      metal4       |   via2     (MWLIBP-319)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m (MWLIBP-300)
Warning: Inconsistent Resistance Precision:
        10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Precision:
        10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Unit Name: 
        pf (Main Library) <==> ff (Reference Library). (MWLIBP-302)
Warning: Inconsistent Data for Layer 43
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     MRPIN        |   MRDL9PIN         (MWLIBP-319)
Warning: Inconsistent Data for Layer 26
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     VIA6         |   VIA8
        Mask Name      via6         |   via8     (MWLIBP-319)
Warning: Inconsistent Data for Layer 27
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     VIA7         |   M9
        Mask Name      via7         |   metal9   (MWLIBP-319)
Warning: Inconsistent Data for Layer 28
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     VIA8         |   CO
        Mask Name      via8         |   polyCont         (MWLIBP-319)
Warning: Inconsistent Data for Layer 22
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     VIA2         |   VIA6
        Mask Name      via2         |   via6     (MWLIBP-319)
Warning: Inconsistent Data for Layer 23
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     VIA3         |   M7
        Mask Name      via3         |   metal7   (MWLIBP-319)
Warning: Inconsistent Data for Layer 24
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     VIA4         |   VIA7
        Mask Name      via4         |   via7     (MWLIBP-319)
Warning: Inconsistent Data for Layer 25
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     VIA5         |   M8
        Mask Name      via5         |   metal8   (MWLIBP-319)
Warning: Inconsistent Data for Layer 19
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     M9           |   M5
        Mask Name      metal9       |   metal5   (MWLIBP-319)
Warning: Inconsistent Data for Layer 20
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     CO           |   VIA5
        Mask Name      polyCont     |   via5     (MWLIBP-319)
Warning: Inconsistent Data for Layer 21
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     VIA1         |   M6
        Mask Name      via1         |   metal6   (MWLIBP-319)
Warning: Inconsistent Data for Layer 15
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     M5           |   M3
        Mask Name      metal5       |   metal3   (MWLIBP-319)
Warning: Inconsistent Data for Layer 16
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     M6           |   VIA3
        Mask Name      metal6       |   via3     (MWLIBP-319)
Warning: Inconsistent Data for Layer 17
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     M7           |   M4
        Mask Name      metal7       |   metal4   (MWLIBP-319)
Warning: Inconsistent Data for Layer 18
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     M8           |   VIA4
        Mask Name      metal8       |   via4     (MWLIBP-319)
Warning: Inconsistent Data for Layer 12
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     M2           |   VIA1
        Mask Name      metal2       |   via1     (MWLIBP-319)
Warning: Inconsistent Data for Layer 13
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     M3           |   M2
        Mask Name      metal3       |   metal2   (MWLIBP-319)
Warning: Inconsistent Data for Layer 14
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     M4           |   VIA2
        Mask Name      metal4       |   via2     (MWLIBP-319)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m (MWLIBP-300)
Warning: Inconsistent Resistance Precision:
        10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Precision:
        10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Unit Name: 
        pf (Main Library) <==> ff (Reference Library). (MWLIBP-302)
Warning: Inconsistent Data for Layer 43
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     MRPIN        |   MRDL9PIN         (MWLIBP-319)
Warning: Inconsistent Data for Layer 26
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     VIA6         |   VIA8
        Mask Name      via6         |   via8     (MWLIBP-319)
Warning: Inconsistent Data for Layer 27
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     VIA7         |   M9
        Mask Name      via7         |   metal9   (MWLIBP-319)
Warning: Inconsistent Data for Layer 28
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     VIA8         |   CO
        Mask Name      via8         |   polyCont         (MWLIBP-319)
Warning: Inconsistent Data for Layer 22
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     VIA2         |   VIA6
        Mask Name      via2         |   via6     (MWLIBP-319)
Warning: Inconsistent Data for Layer 23
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     VIA3         |   M7
        Mask Name      via3         |   metal7   (MWLIBP-319)
Warning: Inconsistent Data for Layer 24
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     VIA4         |   VIA7
        Mask Name      via4         |   via7     (MWLIBP-319)
Warning: Inconsistent Data for Layer 25
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     VIA5         |   M8
        Mask Name      via5         |   metal8   (MWLIBP-319)
Warning: Inconsistent Data for Layer 19
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     M9           |   M5
        Mask Name      metal9       |   metal5   (MWLIBP-319)
Warning: Inconsistent Data for Layer 20
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     CO           |   VIA5
        Mask Name      polyCont     |   via5     (MWLIBP-319)
Warning: Inconsistent Data for Layer 21
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     VIA1         |   M6
        Mask Name      via1         |   metal6   (MWLIBP-319)
Warning: Inconsistent Data for Layer 15
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     M5           |   M3
        Mask Name      metal5       |   metal3   (MWLIBP-319)
Warning: Inconsistent Data for Layer 16
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     M6           |   VIA3
        Mask Name      metal6       |   via3     (MWLIBP-319)
Warning: Inconsistent Data for Layer 17
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     M7           |   M4
        Mask Name      metal7       |   metal4   (MWLIBP-319)
Warning: Inconsistent Data for Layer 18
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     M8           |   VIA4
        Mask Name      metal8       |   via4     (MWLIBP-319)
Warning: Inconsistent Data for Layer 12
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     M2           |   VIA1
        Mask Name      metal2       |   via1     (MWLIBP-319)
Warning: Inconsistent Data for Layer 13
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     M3           |   M2
        Mask Name      metal3       |   metal2   (MWLIBP-319)
Warning: Inconsistent Data for Layer 14
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     M4           |   VIA2
        Mask Name      metal4       |   via2     (MWLIBP-319)
Warning: Unit conflict found: Milkyway technology file capacitance unit is pF; main library capacitance unit is fF. (IFS-007)
Warning: Unit conflict found: Milkyway technology file resistance unit is kOhm; main library resistance unit is MOhm. (IFS-007)
Warning: Unit conflict found: Milkyway technology file current unit is mA; main library current unit is uA. (IFS-007)
Warning: Unit conflict found: Milkyway technology file power unit is mW; main library power unit is uW. (IFS-007)
Type of creating bus for undefined cells : 0
Warning: /cad/synopsys_EDK3/SAED32_EDK/lib/sram_lp/milkyway/saed32sram_lp: bus naming style _<%d> is not consistent with main lib. (MWNL-111)

*****  Verilog HDL translation! *****

*****    Start Pass 1 *****
Loading db file '/cad/synopsys/icc/M-2016.12-SP2/libraries/syn/dw_foundation.sldb'

*****  Pass 1 Complete *****
Elapsed =    0:00:01, CPU =    0:00:00

*****  Verilog HDL translation! *****

*****    Start Pass 2 *****

*****  Pass 2 Complete *****

*****   Verilog HDL translation completed! *****
Elapsed =    0:00:00, CPU =    0:00:00
Hierarchy Preservation is turned ON
The quick-attach skip-search mode has been turned on.
  Start axu naming escaping style change ...
  End axu naming escaping style change, status is 1
Checking single pin net for cell 'test_pe.CEL' now...
Total number of cell instances: 1682
Total number of nets: 1963
Total number of ports: 145 (include 0 PG ports)
Total number of hierarchical cell instances: 22

The quick-attach skip-search mode has been turned off.
INFO:  total find 0 pg nets connected with tie net.
Elapsed =    0:00:01, CPU =    0:00:00
Information: Read verilog completed successfully.
Loading db file '/cad/synopsys/icc/M-2016.12-SP2/libraries/syn/gtech.db'
Loading db file '/cad/synopsys/icc/M-2016.12-SP2/libraries/syn/standard.sldb'
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/milkyway/saed32_io_wb. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/sram/milkyway/SRAM32NM. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/sram_lp/milkyway/saed32sram_lp. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)

  Linking design 'test_pe'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (22 designs)              test_pe.CEL, etc
  saed32hvt_ss0p95v125c (library) /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db
  saed32rvt_ss0p95v125c (library) /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db
  saed32lvt_ss0p95v125c (library) /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db
  saed32sram_ss0p95v125c (library) /cad/synopsys_EDK3/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db
  saed32io_wb_ss0p95v125c_2p25v (library) /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db
  dw_foundation.sldb (library) /cad/synopsys/icc/M-2016.12-SP2/libraries/syn/dw_foundation.sldb

Information: Changed wire load model for 'test_opt_reg_DataWidth1_3' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'test_opt_reg_DataWidth1_3' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'test_opt_reg_DataWidth1_4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'test_opt_reg_DataWidth1_4' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'test_opt_reg_DataWidth1_5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'test_opt_reg_DataWidth1_5' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'test_full_add_DataWidth16_2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'test_full_add_DataWidth16_2' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'test_full_add_DataWidth16_3' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'test_full_add_DataWidth16_3' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'test_cmpr_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'test_cmpr_0' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'test_mult_add_DataWidth16_0' from '(none)' to '8000'. (OPT-170)
Information: Changed minimum wire load model for 'test_mult_add_DataWidth16_0' from '8000' to '8000'. (OPT-171)
Information: Changed wire load model for 'test_shifter_unq1_DataWidth16_0' from '(none)' to '8000'. (OPT-170)
Information: Changed minimum wire load model for 'test_shifter_unq1_DataWidth16_0' from '8000' to '8000'. (OPT-171)
Information: Changed wire load model for 'test_pe_comp_unq1_0' from '(none)' to '8000'. (OPT-170)
Information: Changed minimum wire load model for 'test_pe_comp_unq1_0' from '8000' to '8000'. (OPT-171)
Information: Changed wire load model for 'SNPS_CLOCK_GATE_HIGH_test_lut_DataWidth1_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'SNPS_CLOCK_GATE_HIGH_test_lut_DataWidth1_0' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'test_lut_DataWidth1_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'test_lut_DataWidth1_0' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'SNPS_CLOCK_GATE_HIGH_test_debug_reg_DataWidth16_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'SNPS_CLOCK_GATE_HIGH_test_debug_reg_DataWidth16_0' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'test_debug_reg_DataWidth16_0' from '(none)' to '8000'. (OPT-170)
Information: Changed minimum wire load model for 'test_debug_reg_DataWidth16_0' from '8000' to '8000'. (OPT-171)
Information: Changed wire load model for 'test_debug_reg_DataWidth1_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'test_debug_reg_DataWidth1_0' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'SNPS_CLOCK_GATE_HIGH_test_pe_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'SNPS_CLOCK_GATE_HIGH_test_pe_0' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16_0_2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16_0_2' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'test_opt_reg_DataWidth16_2' from '(none)' to '8000'. (OPT-170)
Information: Changed minimum wire load model for 'test_opt_reg_DataWidth16_2' from '8000' to '8000'. (OPT-171)
Information: Changed wire load model for 'SNPS_CLOCK_GATE_HIGH_test_opt_reg_file_DataWidth16_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'SNPS_CLOCK_GATE_HIGH_test_opt_reg_file_DataWidth16_0' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'test_opt_reg_file_DataWidth16_0' from '(none)' to '8000'. (OPT-170)
Information: Changed minimum wire load model for 'test_opt_reg_file_DataWidth16_0' from '8000' to '8000'. (OPT-171)
Information: Changed wire load model for 'SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16_0_3' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16_0_3' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'test_opt_reg_DataWidth16_3' from '(none)' to '8000'. (OPT-170)
Information: Changed minimum wire load model for 'test_opt_reg_DataWidth16_3' from '8000' to '8000'. (OPT-171)
Information: Changed wire load model for 'test_pe' from 'ForQA' to '8000'. (OPT-170)
Information: Changed minimum wire load model for 'test_pe' from '8000' to '8000'. (OPT-171)
Information: Using 2 cores for timing computations. (TIM-270)
Information: Updating graph... (UID-83)
1
icc_shell> source ./02_design_planning.tcl
0 pads are constrained in TDF table
There are 0 IO pads 0 corner pads in total
Start to create wire tracks ...
GRC reference (8328,8328), dimensions (1672, 1672)
Number of terminals created: 145.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name      Original Ports
test_pe              145
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
        Row Direction = HORIZONTAL
        Control Parameter =  Aspect Ratio
        Core Utilization = 0.912
        Number Of Rows = 44
        Core Width = 74.328
        Core Height = 73.568
        Aspect Ratio = 0.990
        Double Back ON
        Flip First Row = NO
        Start From First Row = YES
Planner run through successfully.
Warning: No cell objects matched '*' (SEL-004)
Setting macros_on_edge = on
Setting auto_grouping = high
Setting minimize_auto_grouping_channels = true
Setting pin_routing_aware = true
Information: Tcl variable placer_soft_keepout_channel_width is set to 60.000 (VFP-801)
Setting sliver_size = 60.00
Setting min_distance_between_macros = 40.00
Information: top power port VDD created
Information: Total 1 ports created
Information: connected 1683 power ports and 0 ground ports
Information: top ground port VSS created
Information: Total 1 ports created
Information: connected 0 power ports and 1683 ground ports
Warning: Ring constraint is not set in top design. (PNA-102)
Use the top two layers as default
Geometry mapping begins.
Removing all the files with the prefix test_pe in the directory ./pna_output
Parasitics Operating Condition is max
Using [5 x 5] Fat Wire Table for M1
Using [5 x 5] Fat Wire Table for M2
Using [5 x 5] Fat Wire Table for M3
Using [5 x 5] Fat Wire Table for M4
Using [5 x 5] Fat Wire Table for M5
Using [5 x 5] Fat Wire Table for M6
Using [5 x 5] Fat Wire Table for M7
Using [5 x 5] Fat Wire Table for M8
Using [3 x 3] Fat Wire Table for M9

TLU+ File = /cad/synopsys_EDK3/SAED32_EDK/tech/star_rcxt/saed32nm_1p9m_Cmax.tluplus
TLU+ File = /cad/synopsys_EDK3/SAED32_EDK/tech/star_rcxt/saed32nm_1p9m_Cmin.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
TLU+ based extraction:
Resistance based on max model.
Using operating temperature of  25.00 degree Celsius.
Getting the info of via resistance from TLU+ model
lower mask id 1, upper mask id 2, via layer 21, resistivity 1.000000
lower mask id 2, upper mask id 3, via layer 22, resistivity 0.500000
lower mask id 3, upper mask id 4, via layer 23, resistivity 0.500000
lower mask id 4, upper mask id 5, via layer 24, resistivity 0.500000
lower mask id 5, upper mask id 6, via layer 25, resistivity 0.500000
lower mask id 6, upper mask id 7, via layer 26, resistivity 0.500000
lower mask id 7, upper mask id 8, via layer 27, resistivity 0.500000
lower mask id 8, upper mask id 9, via layer 28, resistivity 0.100000
lower mask id 9, upper mask id 10, via layer 42, resistivity 0.050000
Ignoring all CONN views
Warning: No power/ground pads are specified and no virtual pads are defined. (PNA-138)
Number of pad instances: 0
Geometry mapping took     0.52 seconds

Name of design : test_pe
Number of cell instance masters in the library : 77
Number of cell instances in the design : 1682
Power Network Synthesis Begins ...
Target IR drop : 120.000 mV
Processing net VDD ...
Average power dissipation in test_pe :   100.00 mW
Power supply voltage :     1.20 V
Average current in test_pe :    83.33 mA
Total power of the unplaced cells :      100.000 mW
25 percent of initial power plan synthesis is done.
100 percent of initial power plan synthesis is done.
Performing Wire Cutting and Resizing of net VDD for Honoring Blockage Constraints
Processing 3x3 straps
Processing virtual rail for net VDD
Number of power pads reaching to the power ports of the leaf cells or blocks: 12
Total assigned virtual connection port current is 83.333330
Total assigned connected port current is 0.000000
Total assigned current is 83.333330
Total floating virtual connection port current is 0.000000
Total floating connected port current is 0.000000
Simulation begin ...
Virtual Pad at (45.330 3.000) layer M8 Supplies   11.78 mA Current (14.13%)
Virtual Pad at (59.926 3.000) layer M8 Supplies   11.23 mA Current (13.48%)
Virtual Pad at (45.330 90.568) layer M8 Supplies   11.13 mA Current (13.35%)
Virtual Pad at (30.734 3.000) layer M8 Supplies   11.11 mA Current (13.34%)
Virtual Pad at (59.926 90.568) layer M8 Supplies   10.67 mA Current (12.80%)
Virtual Pad at (30.734 90.568) layer M8 Supplies   10.56 mA Current (12.68%)
Virtual Pad at (3.000 44.540) layer M9 Supplies    2.99 mA Current (3.59%)
Virtual Pad at (3.000 58.460) layer M9 Supplies    2.94 mA Current (3.53%)
Virtual Pad at (3.000 30.620) layer M9 Supplies    2.85 mA Current (3.42%)
Virtual Pad at (91.328 44.540) layer M9 Supplies    2.74 mA Current (3.28%)
Virtual Pad at (91.328 58.460) layer M9 Supplies    2.71 mA Current (3.25%)
Virtual Pad at (91.328 30.620) layer M9 Supplies    2.62 mA Current (3.15%)
Total Current from Straps Ends:    0.00 mA (0.00%)
Total Current from Virtual Pads:   83.33 mA (100.00%)
Maximum IR drop in test_pe : 7.55 mV
Maximum current in test_pe : 11.778 mA
Maximum EM of wires in test_pe : 3.926057e+01 A/cm, layer M8
Maximum EM of vias in test_pe : 2.425594e+05 A/cm_square, layer VIA3
The PNS synthesizes the net VDD successfully
The maximum IR drop of the synthesized net VDD is   7.549 mV
Processing net VSS ...
Average power dissipation in test_pe :   100.00 mW
Power supply voltage :     1.20 V
Average current in test_pe :    83.33 mA
Total power of the unplaced cells :      100.000 mW
Performing Wire Cutting of net VSS for Honoring Blockage Constraints
Processing virtual rail for net VSS
Number of power pads reaching to the power ports of the leaf cells or blocks: 12
Total assigned virtual connection port current is 83.333330
Total assigned connected port current is 0.000000
Total assigned current is 83.333330
Total floating virtual connection port current is 0.000000
Total floating connected port current is 0.000000
Simulation begin ...
Virtual Pad at (48.962 83.598) layer M8 Supplies   11.73 mA Current (14.07%)
Virtual Pad at (48.962 9.970) layer M8 Supplies   11.12 mA Current (13.34%)
Virtual Pad at (34.366 83.598) layer M8 Supplies   11.05 mA Current (13.26%)
Virtual Pad at (63.558 83.598) layer M8 Supplies   10.87 mA Current (13.04%)
Virtual Pad at (34.366 9.970) layer M8 Supplies   10.54 mA Current (12.64%)
Virtual Pad at (63.558 9.970) layer M8 Supplies   10.37 mA Current (12.45%)
Virtual Pad at (82.828 48.540) layer M9 Supplies    3.24 mA Current (3.89%)
Virtual Pad at (82.828 34.620) layer M9 Supplies    3.08 mA Current (3.70%)
Virtual Pad at (82.828 62.460) layer M9 Supplies    2.99 mA Current (3.59%)
Virtual Pad at (11.500 48.540) layer M9 Supplies    2.89 mA Current (3.46%)
Virtual Pad at (11.500 34.620) layer M9 Supplies    2.77 mA Current (3.33%)
Virtual Pad at (11.500 62.460) layer M9 Supplies    2.69 mA Current (3.23%)
Total Current from Straps Ends:    0.00 mA (0.00%)
Total Current from Virtual Pads:   83.33 mA (100.00%)
Maximum IR drop in test_pe : 6.13 mV
Maximum current in test_pe : 11.728 mA
Maximum EM of wires in test_pe : 3.909435e+01 A/cm, layer M8
Maximum EM of vias in test_pe : 2.651681e+05 A/cm_square, layer VIA2
The PPS synthesizes the net VSS successfully
The maximum IR drop of the synthesized net VSS is   6.128

The statistics of PNS results
Global Constraints Setting
Remove Floating Segments:       On
Use Stack Via:                  On
Same PG Width Sizing:           On
Optimize Track Usage:           Off
Keep Ring Outside Core Area:    Off
No Straps Over Hard Macros:     Off
No Straps Over Plan Groups:     Off
No Straps Over Soft Macros:     Off
Ignore Blockage:                Off
Target IR drop :  120.00 mV
Net name : VDD
IR drop of the synthesized net :    7.55 mV
Core ring segment: Horizontal: M9, Width: 6.000 microns
Core ring segment: Vertical: MRDL, Width: 6.000 microns
Layer: M9, Direction: Horizontal, # of Straps: 3, PG spacing
The maximum width of straps: 3.000 microns
The average width of straps: 3.000 microns
Layer: M8, Direction: Vertical, # of Straps: 3, PG spacing
The maximum width of straps: 3.000 microns
The average width of straps: 3.000 microns
The percentage of routing tracks used by the power net VDD for layer MRDL: 23.40%
The percentage of routing tracks used by the power net VDD for layer M9: 31.80%
The percentage of routing tracks used by the power net VDD for layer M8: 13.21%
The percentage of routing tracks used by the power net VDD for layer M7: 0.00%
The percentage of routing tracks used by the power net VDD for layer M6: 0.00%
The percentage of routing tracks used by the power net VDD for layer M5: 0.00%
The percentage of routing tracks used by the power net VDD for layer M4: 0.00%
The percentage of routing tracks used by the power net VDD for layer M3: 0.00%
The percentage of routing tracks used by the power net VDD for layer M2: 0.00%
The percentage of routing tracks used by the power net VDD for layer M1: 4.82%
The average percentage of routing tracks used by net VDD : 7.32%
Net name : VSS
IR drop of the synthesized net :    6.13 mV
Core ring segment: Horizontal: M9, Width: 6.000 microns
Core ring segment: Vertical: MRDL, Width: 6.000 microns
Layer: M9, Direction: Horizontal, # of Straps: 3, PG spacing
The maximum width of straps: 3.000 microns
The average width of straps: 3.000 microns
Layer: M8, Direction: Vertical, # of Straps: 3, PG spacing
The maximum width of straps: 3.000 microns
The average width of straps: 3.000 microns
The percentage of routing tracks used by the power net VSS for layer MRDL: 19.66%
The percentage of routing tracks used by the power net VSS for layer M9: 25.68%
The percentage of routing tracks used by the power net VSS for layer M8: 11.10%
The percentage of routing tracks used by the power net VSS for layer M7: 0.00%
The percentage of routing tracks used by the power net VSS for layer M6: 0.00%
The percentage of routing tracks used by the power net VSS for layer M5: 0.00%
The percentage of routing tracks used by the power net VSS for layer M4: 0.00%
The percentage of routing tracks used by the power net VSS for layer M3: 0.00%
The percentage of routing tracks used by the power net VSS for layer M2: 0.00%
The percentage of routing tracks used by the power net VSS for layer M1: 4.31%
The average percentage of routing tracks used by net VSS : 6.07%
Generating instance power and IR drop file ./pna_output/test_pe.inst_hl.pna
Memory usage for design data :      40689.664 Kbytes
Generating Power Routing Tcl commands file ./pna_output/create_pns_pg.tcl
Overall takes     0.05 seconds
Please read test_pe.PNS.log for detail information
Creating PNS Replay file ./pna_output/pns_replay.tcl
Power network synthesis is done successfully.
Reading power network analysis highlight file: ./pna_output/test_pe.VDD.pw_hl.pna ...
Setting the IR threshold of drop ratio display to 0.100 mV
Successfully create error file ./pna_output/VDD.VD.report
Successfully loaded voltage drop map
Report display map data ...
Successfully created the VD report file icc_gui.output
Committing the synthesized power plan ... 
**** ERROR:Span spacing table is not symmetric for M1 layer

Using [5 x 5] Fat Wire Table for M2
**** ERROR:Span spacing table is not symmetric for M2 layer

Using [5 x 5] Fat Wire Table for M3
**** ERROR:Span spacing table is not symmetric for M3 layer

Using [5 x 5] Fat Wire Table for M4
**** ERROR:Span spacing table is not symmetric for M4 layer

Using [5 x 5] Fat Wire Table for M5
**** ERROR:Span spacing table is not symmetric for M5 layer

Using [5 x 5] Fat Wire Table for M6
**** ERROR:Span spacing table is not symmetric for M6 layer

Using [5 x 5] Fat Wire Table for M7
**** ERROR:Span spacing table is not symmetric for M7 layer

Using [5 x 5] Fat Wire Table for M8
**** ERROR:Span spacing table is not symmetric for M8 layer

Using [3 x 3] Fat Wire Table for M9
**** ERROR:Span spacing table is not symmetric for M9 layer

**** WARNING:no default via for layer (CO)

**** WARNING:no default via for layer (CO)

1682 cells out of bound
Done with committing power plan!
Information: connected 0 power ports and 0 ground ports
Warning: No scan chain found. (VFP-425)
Info: pin_routing_aware is turned on.
Reference Point: Lower Left-hand corner of Core Base Array

Initializing Data Structure ...
  Reading technology information ...
  Reading netlist information from DB ...
    1682 cells to be placed
    0 cover cells
    145 IO cells/pins
    1827 cell instances
    1965 nets
    7273 port instances
  Reading misc information ...
    array <unit> has 0 vertical and 44 horizontal rows
    0 group(s) read in total
  Checking information read in ...
  Preprocessing design ...
    cell/row utilization of array <unit> = 91.24%
CPU time for freeing timing design =    0:00:00
Elapsed time for freeing timing design =    0:00:00
num_cpus = 2
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
flip_chip = 0
*** Performing global placement...
Transferring Data From Milkyway...
Number of plan group pins = 0
Auto detecting hierarchy nodes for grouping ...
block test_pe_comp/test_mult_add
block test_pe_comp/test_shifter
Above hierarchy nodes are selected for grouping
  0 blocks freed
  0 bytes freed
Placement Effort Level: Low
Placement Design Stats
Num std     cells  = 1682 (fixed = 0)
Num macros  cells  = 0 (fixed = 0)
Num IOs     cells  = 0
Num bump    cells  = 0
Num LS/ISO  cells  = 0
Num no type cells  = 0
Num other   cells  = 0
Num cells with no net connections = 0
Num non-zero wt nets = 1963
Num     zero wt nets = 0
A net with highest fanout (109) is rst_n
grouping macros ...
0 macro arrays generated automatically.
0 array cells created
No large HMs were processed
start placement with 2 threads
coarse place 0% done.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
*********************************************
Report     : Virtual Flat Placement
Design     : test_pe
Version    : M-2016.12-SP2
Date       : Sun Mar 17 16:09:53 2019
*********************************************

Total wirelength: 31010.75
Number of 100x100 tracks cell density regions: 25
Number of low (< 10%) cell density regions: 0 (0.000%)
Number of high (> 200%) cell density regions: 0 (0.000%)
Maximum cell density: 93.32% (at 71 59 84 71)
Checking hard macro to hard macro overlaps...
Number of hard macro to hard macro overlaps: 0
Checking hard macro to std cell overlaps...
Number of hard macro to std cell overlaps: 0
Checking plan group to plan group overlaps...
Number of plan group to plan group overlaps: 0
Number of TL cells overlapping PG: 0
Number of cells violating core area: 0
Total number of cells violating plan group or core area: 0
Transferring Data to Milkyway ...
*** global placement done.
Begin Overlap Removal...
Reference Point: Lower Left-hand corner of Core Base Array
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 44 horizontal rows
    20 pre-routes for placement blockage/checking
    20 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Information: Running legalization in Fast-Mode! (DPI-029)
 
****************************************
  Report : Chip Summary
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:09:58 2019
****************************************
Std cell utilization: 91.24%  (19632/(21516-0))
(Non-fixed + Fixed)
Std cell utilization: 91.24%  (19632/(21516-0))
(Non-fixed only)
Chip area:            21516    sites, bbox (10.00 10.00 84.33 83.57) um
Std cell area:        19632    sites, (non-fixed:19632  fixed:0)
                      1682     cells, (non-fixed:1682   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       41 
Avg. std cell width:  1.80 um 
Site array:           unit     (width: 0.15 um, height: 1.67 um, rows: 44)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:09:58 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 1682 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:09:58 2019
****************************************

avg cell displacement:    0.573 um ( 0.34 row height)
max cell displacement:    2.533 um ( 1.51 row height)
std deviation:            0.325 um ( 0.19 row height)
number of cell moved:      1682 cells (out of 1682 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)

Information: Fast-Mode Legalization Done! (DPI-030)
Completed Overlap Removal.
Information: connected 0 power ports and 0 ground ports
Information: connected 0 power ports and 0 ground ports
Using [5 x 5] Fat Wire Table for M1
**** ERROR:Span spacing table is not symmetric for M1 layer

Using [5 x 5] Fat Wire Table for M2
**** ERROR:Span spacing table is not symmetric for M2 layer

Using [5 x 5] Fat Wire Table for M3
**** ERROR:Span spacing table is not symmetric for M3 layer

Using [5 x 5] Fat Wire Table for M4
**** ERROR:Span spacing table is not symmetric for M4 layer

Using [5 x 5] Fat Wire Table for M5
**** ERROR:Span spacing table is not symmetric for M5 layer

Using [5 x 5] Fat Wire Table for M6
**** ERROR:Span spacing table is not symmetric for M6 layer

Using [5 x 5] Fat Wire Table for M7
**** ERROR:Span spacing table is not symmetric for M7 layer

Using [5 x 5] Fat Wire Table for M8
**** ERROR:Span spacing table is not symmetric for M8 layer

Using [3 x 3] Fat Wire Table for M9
**** ERROR:Span spacing table is not symmetric for M9 layer

**** WARNING:no default via for layer (CO)

**** WARNING:no default via for layer (CO)

Instance being processed:
 [done] 

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      658M Data =        0M
Information: connected 0 power ports and 0 ground ports
Using [5 x 5] Fat Wire Table for M1
**** ERROR:Span spacing table is not symmetric for M1 layer

Using [5 x 5] Fat Wire Table for M2
**** ERROR:Span spacing table is not symmetric for M2 layer

Using [5 x 5] Fat Wire Table for M3
**** ERROR:Span spacing table is not symmetric for M3 layer

Using [5 x 5] Fat Wire Table for M4
**** ERROR:Span spacing table is not symmetric for M4 layer

Using [5 x 5] Fat Wire Table for M5
**** ERROR:Span spacing table is not symmetric for M5 layer

Using [5 x 5] Fat Wire Table for M6
**** ERROR:Span spacing table is not symmetric for M6 layer

Using [5 x 5] Fat Wire Table for M7
**** ERROR:Span spacing table is not symmetric for M7 layer

Using [5 x 5] Fat Wire Table for M8
**** ERROR:Span spacing table is not symmetric for M8 layer

Using [3 x 3] Fat Wire Table for M9
**** ERROR:Span spacing table is not symmetric for M9 layer

**** WARNING:no default via for layer (CO)

**** WARNING:no default via for layer (CO)

Prerouting standard cells horizontally: 
Warning: wire dropped because obstruction, ((11.530 13.249) (17.470 13.439)) (Net: VSS) (Layer: M8 [18]) is blocked by ((12.411 13.485) (12.453 13.527)) (Net: VSS) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 13.249) (17.470 13.439)) (Net: VSS) (Layer: M8 [18]) is blocked by ((12.411 13.485) (12.453 13.527)) (Net: VSS) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 13.249) (17.470 13.439)) (Net: VSS) (Layer: M8 [18]) is blocked by ((12.411 13.485) (12.453 13.527)) (Net: VSS) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((76.858 13.249) (82.798 13.439)) (Net: VSS) (Layer: M8 [18]) is blocked by ((81.799 13.466) (81.841 13.508)) (Net: VSS) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((76.858 13.249) (82.798 13.439)) (Net: VSS) (Layer: M8 [18]) is blocked by ((81.799 13.466) (81.841 13.508)) (Net: VSS) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((76.858 13.249) (82.798 13.439)) (Net: VSS) (Layer: M8 [18]) is blocked by ((81.799 13.466) (81.841 13.508)) (Net: VSS) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((76.858 13.249) (82.798 13.439)) (Net: VSS) (Layer: M8 [18]) is blocked by ((81.799 13.466) (81.841 13.508)) (Net: VSS) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 13.516) (7.500 16.516)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 10.172) (7.500 13.172)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 13.516) (7.500 16.516)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 10.172) (7.500 13.172)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 13.516) (7.500 16.516)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 10.172) (7.500 13.172)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 13.516) (89.828 16.516)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 10.172) (89.828 13.172)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 13.516) (89.828 16.516)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 10.172) (89.828 13.172)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 13.516) (89.828 16.516)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 10.172) (89.828 13.172)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 19.937) (17.470 20.127)) (Net: VSS) (Layer: M8 [18]) is blocked by ((14.083 20.210) (14.125 20.252)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 19.937) (17.470 20.127)) (Net: VSS) (Layer: M8 [18]) is blocked by ((14.083 20.210) (14.125 20.252)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 19.937) (17.470 20.127)) (Net: VSS) (Layer: M8 [18]) is blocked by ((14.083 20.210) (14.125 20.252)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((76.858 19.937) (82.798 20.127)) (Net: VSS) (Layer: M8 [18]) is blocked by ((77.695 20.152) (77.737 20.194)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((76.858 19.937) (82.798 20.127)) (Net: VSS) (Layer: M8 [18]) is blocked by ((77.695 20.152) (77.737 20.194)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((76.858 19.937) (82.798 20.127)) (Net: VSS) (Layer: M8 [18]) is blocked by ((77.695 20.152) (77.737 20.194)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.000 15.188) (16.000 18.188)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 11.500) (16.000 14.500)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.000 15.188) (16.000 18.188)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 11.500) (16.000 14.500)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.000 15.188) (16.000 18.188)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 11.500) (16.000 14.500)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((78.328 15.188) (81.328 18.188)) (Net: VSS) (Layer: M9 [19]) is blocked by ((78.328 11.500) (81.328 14.500)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((78.328 15.188) (81.328 18.188)) (Net: VSS) (Layer: M9 [19]) is blocked by ((78.328 11.500) (81.328 14.500)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((78.328 15.188) (81.328 18.188)) (Net: VSS) (Layer: M9 [19]) is blocked by ((78.328 11.500) (81.328 14.500)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
 [13.02%]  
Warning: wire dropped because obstruction, ((4.500 20.204) (7.500 23.204)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 16.860) (7.500 19.860)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 20.204) (7.500 23.204)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 16.860) (7.500 19.860)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 20.204) (7.500 23.204)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 16.860) (7.500 19.860)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 20.204) (89.828 23.204)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 16.860) (89.828 19.860)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 20.204) (89.828 23.204)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 16.860) (89.828 19.860)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 20.204) (89.828 23.204)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 16.860) (89.828 19.860)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 23.281) (17.470 23.471)) (Net: VSS) (Layer: M8 [18]) is blocked by ((13.475 23.517) (13.517 23.559)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 23.281) (17.470 23.471)) (Net: VSS) (Layer: M8 [18]) is blocked by ((13.475 23.517) (13.517 23.559)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 23.281) (17.470 23.471)) (Net: VSS) (Layer: M8 [18]) is blocked by ((13.475 23.517) (13.517 23.559)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((76.858 23.281) (82.798 23.471)) (Net: VSS) (Layer: M8 [18]) is blocked by ((78.151 23.504) (78.193 23.546)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((76.858 23.281) (82.798 23.471)) (Net: VSS) (Layer: M8 [18]) is blocked by ((78.151 23.504) (78.193 23.546)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((76.858 23.281) (82.798 23.471)) (Net: VSS) (Layer: M8 [18]) is blocked by ((78.151 23.504) (78.193 23.546)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 26.625) (17.470 26.815)) (Net: VSS) (Layer: M8 [18]) is blocked by ((12.411 26.861) (12.453 26.903)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 26.625) (17.470 26.815)) (Net: VSS) (Layer: M8 [18]) is blocked by ((12.411 26.861) (12.453 26.903)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 26.625) (17.470 26.815)) (Net: VSS) (Layer: M8 [18]) is blocked by ((12.411 26.861) (12.453 26.903)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((76.858 26.625) (82.798 26.815)) (Net: VSS) (Layer: M8 [18]) is blocked by ((76.859 26.878) (76.901 26.920)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((76.858 26.625) (82.798 26.815)) (Net: VSS) (Layer: M8 [18]) is blocked by ((76.859 26.878) (76.901 26.920)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((76.858 26.625) (82.798 26.815)) (Net: VSS) (Layer: M8 [18]) is blocked by ((76.859 26.878) (76.901 26.920)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 26.892) (7.500 29.892)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 29.120) (7.500 32.120)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 26.892) (7.500 29.892)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 29.120) (7.500 32.120)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 26.892) (7.500 29.892)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 29.120) (7.500 32.120)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 26.892) (89.828 29.892)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 29.120) (89.828 32.120)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 26.892) (89.828 29.892)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 29.120) (89.828 32.120)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 26.892) (89.828 29.892)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 29.120) (89.828 32.120)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
 [25.68%]  
Warning: wire dropped because obstruction, ((4.500 30.236) (7.500 33.236)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 29.120) (7.500 32.120)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 30.236) (7.500 33.236)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 29.120) (7.500 32.120)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 30.236) (7.500 33.236)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 29.120) (7.500 32.120)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 30.236) (89.828 33.236)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 29.120) (89.828 32.120)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 30.236) (89.828 33.236)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 29.120) (89.828 32.120)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 30.236) (89.828 33.236)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 29.120) (89.828 32.120)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 36.924) (7.500 39.924)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 33.580) (7.500 36.580)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 36.924) (7.500 39.924)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 33.580) (7.500 36.580)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 36.924) (7.500 39.924)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 33.580) (7.500 36.580)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 36.924) (89.828 39.924)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 33.580) (89.828 36.580)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 36.924) (89.828 39.924)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 33.580) (89.828 36.580)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 36.924) (89.828 39.924)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 33.580) (89.828 36.580)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 40.001) (17.470 40.191)) (Net: VSS) (Layer: M8 [18]) is blocked by ((12.411 40.237) (12.453 40.279)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 40.001) (17.470 40.191)) (Net: VSS) (Layer: M8 [18]) is blocked by ((12.411 40.237) (12.453 40.279)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 40.001) (17.470 40.191)) (Net: VSS) (Layer: M8 [18]) is blocked by ((12.411 40.237) (12.453 40.279)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((76.858 40.001) (82.798 40.191)) (Net: VSS) (Layer: M8 [18]) is blocked by ((78.911 40.196) (78.953 40.238)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((76.858 40.001) (82.798 40.191)) (Net: VSS) (Layer: M8 [18]) is blocked by ((78.911 40.196) (78.953 40.238)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((76.858 40.001) (82.798 40.191)) (Net: VSS) (Layer: M8 [18]) is blocked by ((78.911 40.196) (78.953 40.238)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
 [37.87%]  
Warning: wire dropped because obstruction, ((13.000 35.252) (16.000 38.252)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 33.120) (16.000 36.120)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.000 35.252) (16.000 38.252)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 33.120) (16.000 36.120)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.000 35.252) (16.000 38.252)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 33.120) (16.000 36.120)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((78.328 35.252) (81.328 38.252)) (Net: VSS) (Layer: M9 [19]) is blocked by ((78.328 33.120) (81.328 36.120)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((78.328 35.252) (81.328 38.252)) (Net: VSS) (Layer: M9 [19]) is blocked by ((78.328 33.120) (81.328 36.120)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((78.328 35.252) (81.328 38.252)) (Net: VSS) (Layer: M9 [19]) is blocked by ((78.328 33.120) (81.328 36.120)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 40.268) (7.500 43.268)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 43.040) (7.500 46.040)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 40.268) (7.500 43.268)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 43.040) (7.500 46.040)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 40.268) (7.500 43.268)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 43.040) (7.500 46.040)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 40.268) (89.828 43.268)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 43.040) (89.828 46.040)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 40.268) (89.828 43.268)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 43.040) (89.828 46.040)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 40.268) (89.828 43.268)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 43.040) (89.828 46.040)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 43.612) (7.500 46.612)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 43.040) (7.500 46.040)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 43.612) (7.500 46.612)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 43.040) (7.500 46.040)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 43.612) (7.500 46.612)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 43.040) (7.500 46.040)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 43.612) (89.828 46.612)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 43.040) (89.828 46.040)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 43.612) (89.828 46.612)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 43.040) (89.828 46.040)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 43.612) (89.828 46.612)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 43.040) (89.828 46.040)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
 [50.54%]  
Warning: wire dropped because obstruction, ((4.500 46.956) (7.500 49.956)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 43.040) (7.500 46.040)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 46.956) (7.500 49.956)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 43.040) (7.500 46.040)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 46.956) (7.500 49.956)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 43.040) (7.500 46.040)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 46.956) (89.828 49.956)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 43.040) (89.828 46.040)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 46.956) (89.828 49.956)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 43.040) (89.828 46.040)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 46.956) (89.828 49.956)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 43.040) (89.828 46.040)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 53.377) (17.470 53.567)) (Net: VSS) (Layer: M8 [18]) is blocked by ((12.411 53.613) (12.453 53.655)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 53.377) (17.470 53.567)) (Net: VSS) (Layer: M8 [18]) is blocked by ((12.411 53.613) (12.453 53.655)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 53.377) (17.470 53.567)) (Net: VSS) (Layer: M8 [18]) is blocked by ((12.411 53.613) (12.453 53.655)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((76.858 53.377) (82.798 53.567)) (Net: VSS) (Layer: M8 [18]) is blocked by ((79.291 53.622) (79.333 53.664)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((76.858 53.377) (82.798 53.567)) (Net: VSS) (Layer: M8 [18]) is blocked by ((79.291 53.622) (79.333 53.664)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((76.858 53.377) (82.798 53.567)) (Net: VSS) (Layer: M8 [18]) is blocked by ((79.291 53.622) (79.333 53.664)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.000 48.628) (16.000 51.628)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 47.040) (16.000 50.040)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.000 48.628) (16.000 51.628)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 47.040) (16.000 50.040)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.000 48.628) (16.000 51.628)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 47.040) (16.000 50.040)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((78.328 48.628) (81.328 51.628)) (Net: VSS) (Layer: M9 [19]) is blocked by ((78.328 47.040) (81.328 50.040)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((78.328 48.628) (81.328 51.628)) (Net: VSS) (Layer: M9 [19]) is blocked by ((78.328 47.040) (81.328 50.040)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((78.328 48.628) (81.328 51.628)) (Net: VSS) (Layer: M9 [19]) is blocked by ((78.328 47.040) (81.328 50.040)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
 [62.25%]  
Warning: wire dropped because obstruction, ((4.500 53.644) (7.500 56.644)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 56.960) (7.500 59.960)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 53.644) (7.500 56.644)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 56.960) (7.500 59.960)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 53.644) (7.500 56.644)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 56.960) (7.500 59.960)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 53.644) (89.828 56.644)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 56.960) (89.828 59.960)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 53.644) (89.828 56.644)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 56.960) (89.828 59.960)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 53.644) (89.828 56.644)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 56.960) (89.828 59.960)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 60.332) (7.500 63.332)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 56.974) (7.500 59.974)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 60.332) (7.500 63.332)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 56.974) (7.500 59.974)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 60.332) (7.500 63.332)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 56.974) (7.500 59.974)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 60.332) (89.828 63.332)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 56.974) (89.828 59.974)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 60.332) (89.828 63.332)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 56.974) (89.828 59.974)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 60.332) (89.828 63.332)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 56.974) (89.828 59.974)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
 [74.20%]  
Warning: wire dropped because obstruction, ((13.000 62.004) (16.000 65.004)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 60.960) (16.000 63.960)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.000 62.004) (16.000 65.004)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 60.960) (16.000 63.960)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.000 62.004) (16.000 65.004)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 60.960) (16.000 63.960)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((78.328 62.004) (81.328 65.004)) (Net: VSS) (Layer: M9 [19]) is blocked by ((78.328 60.960) (81.328 63.960)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((78.328 62.004) (81.328 65.004)) (Net: VSS) (Layer: M9 [19]) is blocked by ((78.328 60.960) (81.328 63.960)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((78.328 62.004) (81.328 65.004)) (Net: VSS) (Layer: M9 [19]) is blocked by ((78.328 60.960) (81.328 63.960)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 66.753) (17.470 66.943)) (Net: VSS) (Layer: M8 [18]) is blocked by ((13.627 66.989) (13.669 67.031)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 66.753) (17.470 66.943)) (Net: VSS) (Layer: M8 [18]) is blocked by ((13.627 66.989) (13.669 67.031)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 66.753) (17.470 66.943)) (Net: VSS) (Layer: M8 [18]) is blocked by ((13.627 66.989) (13.669 67.031)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((76.858 66.753) (82.798 66.943)) (Net: VSS) (Layer: M8 [18]) is blocked by ((79.519 66.983) (79.561 67.025)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((76.858 66.753) (82.798 66.943)) (Net: VSS) (Layer: M8 [18]) is blocked by ((79.519 66.983) (79.561 67.025)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((76.858 66.753) (82.798 66.943)) (Net: VSS) (Layer: M8 [18]) is blocked by ((79.519 66.983) (79.561 67.025)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((76.858 66.753) (82.798 66.943)) (Net: VSS) (Layer: M8 [18]) is blocked by ((79.519 66.983) (79.561 67.025)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 67.020) (7.500 70.020)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 63.676) (7.500 66.676)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 67.020) (7.500 70.020)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 63.676) (7.500 66.676)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 67.020) (7.500 70.020)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 63.676) (7.500 66.676)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 67.020) (89.828 70.020)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 63.676) (89.828 66.676)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 67.020) (89.828 70.020)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 63.676) (89.828 66.676)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 67.020) (89.828 70.020)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 63.676) (89.828 66.676)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 67.020) (89.828 70.020)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 63.676) (89.828 66.676)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 70.097) (17.470 70.287)) (Net: VSS) (Layer: M8 [18]) is blocked by ((11.651 70.333) (11.693 70.375)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 70.097) (17.470 70.287)) (Net: VSS) (Layer: M8 [18]) is blocked by ((11.651 70.333) (11.693 70.375)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 70.097) (17.470 70.287)) (Net: VSS) (Layer: M8 [18]) is blocked by ((11.651 70.333) (11.693 70.375)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((76.858 70.097) (82.798 70.287)) (Net: VSS) (Layer: M8 [18]) is blocked by ((78.759 70.285) (78.801 70.327)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((76.858 70.097) (82.798 70.287)) (Net: VSS) (Layer: M8 [18]) is blocked by ((78.759 70.285) (78.801 70.327)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((76.858 70.097) (82.798 70.287)) (Net: VSS) (Layer: M8 [18]) is blocked by ((78.759 70.285) (78.801 70.327)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
 [84.66%]  
Warning: wire dropped because obstruction, ((76.858 70.097) (82.798 70.287)) (Net: VSS) (Layer: M8 [18]) is blocked by ((78.759 70.285) (78.801 70.327)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 73.441) (17.470 73.631)) (Net: VSS) (Layer: M8 [18]) is blocked by ((12.563 73.677) (12.605 73.719)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 73.441) (17.470 73.631)) (Net: VSS) (Layer: M8 [18]) is blocked by ((12.563 73.677) (12.605 73.719)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 73.441) (17.470 73.631)) (Net: VSS) (Layer: M8 [18]) is blocked by ((12.563 73.677) (12.605 73.719)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((76.858 73.441) (82.798 73.631)) (Net: VSS) (Layer: M8 [18]) is blocked by ((78.455 73.658) (78.497 73.700)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((76.858 73.441) (82.798 73.631)) (Net: VSS) (Layer: M8 [18]) is blocked by ((78.455 73.658) (78.497 73.700)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((76.858 73.441) (82.798 73.631)) (Net: VSS) (Layer: M8 [18]) is blocked by ((78.455 73.658) (78.497 73.700)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 73.708) (7.500 76.708)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 70.364) (7.500 73.364)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 73.708) (7.500 76.708)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 70.364) (7.500 73.364)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 73.708) (7.500 76.708)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 70.364) (7.500 73.364)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 73.708) (89.828 76.708)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 70.364) (89.828 73.364)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 73.708) (89.828 76.708)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 70.364) (89.828 73.364)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 73.708) (89.828 76.708)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 70.364) (89.828 73.364)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.000 75.380) (16.000 78.380)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 79.068) (16.000 82.068)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.000 75.380) (16.000 78.380)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 79.068) (16.000 82.068)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.000 75.380) (16.000 78.380)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 79.068) (16.000 82.068)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((78.328 75.380) (81.328 78.380)) (Net: VSS) (Layer: M9 [19]) is blocked by ((78.328 79.068) (81.328 82.068)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((78.328 75.380) (81.328 78.380)) (Net: VSS) (Layer: M9 [19]) is blocked by ((78.328 79.068) (81.328 82.068)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((78.328 75.380) (81.328 78.380)) (Net: VSS) (Layer: M9 [19]) is blocked by ((78.328 79.068) (81.328 82.068)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
 [95.48%]  
Warning: wire dropped because obstruction, ((11.530 80.129) (17.470 80.319)) (Net: VSS) (Layer: M8 [18]) is blocked by ((11.651 80.365) (11.693 80.407)) (Net: VSS) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 80.129) (17.470 80.319)) (Net: VSS) (Layer: M8 [18]) is blocked by ((11.651 80.365) (11.693 80.407)) (Net: VSS) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 80.129) (17.470 80.319)) (Net: VSS) (Layer: M8 [18]) is blocked by ((11.651 80.365) (11.693 80.407)) (Net: VSS) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((76.858 80.129) (82.798 80.319)) (Net: VSS) (Layer: M8 [18]) is blocked by ((77.087 80.344) (77.129 80.386)) (Net: VSS) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((76.858 80.129) (82.798 80.319)) (Net: VSS) (Layer: M8 [18]) is blocked by ((77.087 80.344) (77.129 80.386)) (Net: VSS) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((76.858 80.129) (82.798 80.319)) (Net: VSS) (Layer: M8 [18]) is blocked by ((77.087 80.344) (77.129 80.386)) (Net: VSS) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 80.396) (7.500 83.396)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 77.052) (7.500 80.052)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 80.396) (7.500 83.396)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 77.052) (7.500 80.052)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 80.396) (7.500 83.396)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 77.052) (7.500 80.052)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 80.396) (89.828 83.396)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 77.052) (89.828 80.052)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 80.396) (89.828 83.396)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 77.052) (89.828 80.052)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 80.396) (89.828 83.396)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 77.052) (89.828 80.052)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.828 80.396) (89.828 83.396)) (Net: VDD) (Layer: M9 [19]) is blocked by ((86.828 77.052) (89.828 80.052)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
 [100.00%] [done] 

[Prerouter] CPU = 00:00:01, Elapsed = 00:00:01
        Peak Memory =      658M Data =        2M
Create error cell test_pe.err ...
Using [5 x 5] Fat Wire Table for M1
**** ERROR:Span spacing table is not symmetric for M1 layer

Using [5 x 5] Fat Wire Table for M2
**** ERROR:Span spacing table is not symmetric for M2 layer

Using [5 x 5] Fat Wire Table for M3
**** ERROR:Span spacing table is not symmetric for M3 layer

Using [5 x 5] Fat Wire Table for M4
**** ERROR:Span spacing table is not symmetric for M4 layer

Using [5 x 5] Fat Wire Table for M5
**** ERROR:Span spacing table is not symmetric for M5 layer

Using [5 x 5] Fat Wire Table for M6
**** ERROR:Span spacing table is not symmetric for M6 layer

Using [5 x 5] Fat Wire Table for M7
**** ERROR:Span spacing table is not symmetric for M7 layer

Using [5 x 5] Fat Wire Table for M8
**** ERROR:Span spacing table is not symmetric for M8 layer

Using [3 x 3] Fat Wire Table for M9
**** ERROR:Span spacing table is not symmetric for M9 layer

**** WARNING:no default via for layer (CO)

**** WARNING:no default via for layer (CO)

Checking [VSS]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checking [VDD]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checked 2 nets, 0 have Errors
Update error cell ...
Cell test_pe.err existed already. Delete it ...
Using [5 x 5] Fat Wire Table for M1
**** ERROR:Span spacing table is not symmetric for M1 layer

Using [5 x 5] Fat Wire Table for M2
**** ERROR:Span spacing table is not symmetric for M2 layer

Using [5 x 5] Fat Wire Table for M3
**** ERROR:Span spacing table is not symmetric for M3 layer

Using [5 x 5] Fat Wire Table for M4
**** ERROR:Span spacing table is not symmetric for M4 layer

Using [5 x 5] Fat Wire Table for M5
**** ERROR:Span spacing table is not symmetric for M5 layer

Using [5 x 5] Fat Wire Table for M6
**** ERROR:Span spacing table is not symmetric for M6 layer

Using [5 x 5] Fat Wire Table for M7
**** ERROR:Span spacing table is not symmetric for M7 layer

Using [5 x 5] Fat Wire Table for M8
**** ERROR:Span spacing table is not symmetric for M8 layer

Using [3 x 3] Fat Wire Table for M9
**** ERROR:Span spacing table is not symmetric for M9 layer

**** WARNING:no default via for layer (CO)

**** WARNING:no default via for layer (CO)

Checking [VSS]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checking [VDD]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checked 2 nets, 0 have Errors
Update error cell ...
Error: The options -incremental and pin_routing_aware are mutually exclusive. (VFP-004)
Information: connected 0 power ports and 0 ground ports
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named test_pe_plan. (UIG-5)
1
icc_shell> source ./03_placement.tcl
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/milkyway/saed32_io_wb. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/sram/milkyway/SRAM32NM. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/sram_lp/milkyway/saed32sram_lp. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)

  Linking design 'test_pe'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (22 designs)              test_pe.CEL, etc
  saed32hvt_ss0p95v125c (library) /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db
  saed32rvt_ss0p95v125c (library) /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db
  saed32lvt_ss0p95v125c (library) /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db
  saed32sram_ss0p95v125c (library) /cad/synopsys_EDK3/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db
  saed32io_wb_ss0p95v125c_2p25v (library) /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db
  dw_foundation.sldb (library) /cad/synopsys/icc/M-2016.12-SP2/libraries/syn/dw_foundation.sldb

Information: Updating graph... (UID-83)
 
****************************************
Report : clocks
Design : test_pe
Version: M-2016.12-SP2
Date   : Sun Mar 17 16:10:19 2019
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
clk             50.00   {0 25}                        {clk}
--------------------------------------------------------------------------------
Information: Updating design information... (UID-85)
 
****************************************
Report : clock_skew
Design : test_pe
Version: M-2016.12-SP2
Date   : Sun Mar 17 16:10:19 2019
****************************************

                 Rise      Fall  Min Rise  Min fall        Uncertainty
Object          Delay     Delay     Delay     Delay     Plus      Minus
--------------------------------------------------------------------------------
clk                 -         -         -         -      0.10      0.10

                 Max Transition      Min Transition
Object           Rise      Fall      Rise      Fall
-------------------------------------------------------
clk              0.10      0.10      0.10      0.10
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Warning: Layer M3 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Warning: Layer M7 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Floorplan loading succeeded.

  Loading design 'test_pe'


 Physical Library: /home/akashl/saed32_pnr_pipecleaner/pnr/test_pe_mwlib

 Routing layer : M1    width: 50    pitch: 130   space: 50

 Routing Layer : M1 Resistance : 0.076 Capacitance : 0.000194

 Routing layer : M2    width: 56    pitch: 164   space: 56

 Routing Layer : M2 Resistance : 0.076 Capacitance : 0.000194

 Routing layer : M3    width: 56    pitch: 164   space: 56

 Routing Layer : M3 Resistance : 0.076 Capacitance : 0.000194

 Routing layer : M4    width: 56    pitch: 164   space: 56

 Routing Layer : M4 Resistance : 0.076 Capacitance : 0.000194

 Routing layer : M5    width: 56    pitch: 164   space: 56

 Routing Layer : M5 Resistance : 0.076 Capacitance : 0.000194

 Routing layer : M6    width: 56    pitch: 164   space: 56

 Routing Layer : M6 Resistance : 0.076 Capacitance : 0.000194

 Routing layer : M7    width: 56    pitch: 164   space: 56

 Routing Layer : M7 Resistance : 0.076 Capacitance : 0.000194

 Routing layer : M8    width: 56    pitch: 164   space: 56

 Routing Layer : M8 Resistance : 0.076 Capacitance : 0.000194

 Routing layer : M9    width: 160    pitch: 1740   space: 160

 Routing Layer : M9 Resistance : 0.076 Capacitance : 0.000194

 Routing layer : MRDL    width: 2000    pitch: 4500   space: 2000

 Routing Layer : MRDL Resistance : 0.076 Capacitance : 0.000194


 Physical Library: /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/milkyway/saed32_io_wb

 Physical Library: /cad/synopsys_EDK3/SAED32_EDK/lib/sram/milkyway/SRAM32NM

 Physical Library: /cad/synopsys_EDK3/SAED32_EDK/lib/sram_lp/milkyway/saed32sram_lp

 Physical Library: /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m

 Physical Library: /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m

 Physical Library: /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m


Total Bounds:0 Group Bounds:0 Move Bounds:0
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 44 horizontal rows
    20 pre-routes for placement blockage/checking
    209 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]

The maximum cell width in library is 5.472 um (e.g. 36 sites)

There are no narrow placement areas less than 36 sites
Information: Disabling timing checks inside check_ilm 
Information: Disabling timing checks inside check_block_abstraction 
checking tluplus...
checking physical objects...
checking database...
Information: Disabling check_timing in check_physical_design
checking HFN/ideal/dont_touch nets...
Information: Disabling timing checks inside check_block_abstraction
checking placement constraints...
checking for unconnected tie pins...
checking for too many Restricted cells...
check bounds...
check voltage area...
Number of Undocumented Errors: 0
**************************************************
Report : check_physical_design
Stage  : pre_place_opt
Design : test_pe
Version: M-2016.12-SP2
Date   : Sun Mar 17 16:10:36 2019
**************************************************
Total messages: 0 errors, 3 warnings

-----------------------------------------------
Other Warning Summary for check_physical_design
-----------------------------------------------

  ---------------------------------------------------------------------------
  ID            Occurrences     Title
  ---------------------------------------------------------------------------
  MW-349        1               Cell contains tie connections which are not con...
  PSYN-485      2               Layer %s preferred routing direction is defined...
  ---------------------------------------------------------------------------
dump check_physical_design result to file ./cpd_pre_place_opt_2019Mar17161033_20945/index.html

The options for place_opt:
--------------------------
POPT:  place_opt effort level               : Medium
POPT:  Congestion removal                   : No
POPT:  Layer Optimization                   : Yes
POPT:  Area recovery                        : No
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : No
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------
Information: Using 2 cores for placement. (OPT-1505)

  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.18 0.16 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.15 0.13 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.15 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.9e-07 3.9e-07 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
...33%...67%...100% done.

  Coarse Placement Complete
  --------------------------


 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

 Collecting Buffer Trees ... Found 182

 Processing Buffer Trees ... 

    [19]  10% ...
    [38]  20% ...
    [57]  30% ...
    [76]  40% ...
Warning: New port 'test_pe_comp/test_mult_add/IN0' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[14]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN1' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[13]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN2' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[12]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN3' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[11]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN4' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[10]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN5' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[9]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN6' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[8]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN7' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[7]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN8' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[6]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN9' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[5]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN10' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[4]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN11' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[3]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN12' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[2]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN13' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[1]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN14' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[0]'. (PSYN-850)
    [95]  50% ...
Warning: New port 'test_pe_comp/test_mult_add/IN15' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[15]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN16' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[14]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN17' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[13]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN18' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[12]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN19' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[11]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN20' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[10]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN21' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[9]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN22' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[8]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN23' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[7]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN24' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[6]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN25' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[5]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN26' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[4]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN27' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[1]'. (PSYN-850)
Warning: New port 'test_pe_comp/IN0' is generated to sub_module 'test_pe_comp' as an additional of original port 'test_pe_comp/op_b[1]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN28' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[15]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_shifter/IN0' is generated to sub_module 'test_pe_comp/test_shifter' as an additional of original port 'test_pe_comp/test_shifter/b[3]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN29' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[3]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_shifter/IN1' is generated to sub_module 'test_pe_comp/test_shifter' as an additional of original port 'test_pe_comp/test_shifter/b[2]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN30' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[2]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_shifter/IN2' is generated to sub_module 'test_pe_comp/test_shifter' as an additional of original port 'test_pe_comp/test_shifter/b[0]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN31' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[0]'. (PSYN-850)
    [114]  60% ...
    [133]  70% ...
    [152]  80% ...
    [171]  90% ...
Warning: New port 'test_pe_comp/cmpr/IN0' is generated to sub_module 'test_pe_comp/cmpr' as an additional of original port 'test_pe_comp/cmpr/is_signed'. (PSYN-850)
Warning: New port 'test_debug_data/IN0' is generated to sub_module 'test_debug_data' as an additional of original port 'test_debug_data/cfg_rst_n'. (PSYN-850)
    [182] 100% Done ...


Information: Automatic high-fanout synthesis deletes 135 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 146 new cells. (PSYN-864)


Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


  ------------------------------------------
  Automatic minimum/maximum layer assignment
  ------------------------------------------
    Derived Minimum Lower Layer   : M9
    Derived Maximum Upper Layer   : MRDL
  ------------------------------------------
  No net to be assigned.





  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 7
  Total moveable cell area: 5198.0
  Total fixed cell area: 0.0
  Total physical cell area: 5198.0
  Core area: (10000 10000 84328 83568)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07    5198.0      0.00       0.0      80.7                          
    0:00:07    5204.1      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08    5204.1      0.00       0.0       0.0                          
    0:00:08    5204.1      0.00       0.0       0.0                          
    0:00:08    5200.3      0.00       0.0       0.0                          
    0:00:08    5200.3      0.00       0.0       0.0                          
    0:00:08    5200.3      0.00       0.0       0.0                          
    0:00:08    5200.3      0.00       0.0       0.0                          
    0:00:08    5200.3      0.00       0.0       0.0                          
    0:00:09    5183.3      0.00       0.0       0.0                          
    0:00:09    5183.3      0.00       0.0       0.0                          
    0:00:09    5183.3      0.00       0.0       0.0                          
    0:00:09    5183.3      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 5183.3
  Total fixed cell area: 0.0
  Total physical cell area: 5183.3
  Core area: (10000 10000 84328 83568)


  No hold constraints






 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
60%...80%...100% done.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 44 horizontal rows
    20 pre-routes for placement blockage/checking
    209 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:10:47 2019
****************************************
Std cell utilization: 94.79%  (20395/(21516-0))
(Non-fixed + Fixed)
Std cell utilization: 94.79%  (20395/(21516-0))
(Non-fixed only)
Chip area:            21516    sites, bbox (10.00 10.00 84.33 83.57) um
Std cell area:        20395    sites, (non-fixed:20395  fixed:0)
                      1692     cells, (non-fixed:1692   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       74 
Avg. std cell width:  1.72 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 44)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:10:47 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 1692 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:10:48 2019
****************************************

avg cell displacement:    0.617 um ( 0.37 row height)
max cell displacement:    2.656 um ( 1.59 row height)
std deviation:            0.350 um ( 0.21 row height)
number of cell moved:      1692 cells (out of 1692 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)


Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages







  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 4
  Total moveable cell area: 5183.3
  Total fixed cell area: 0.0
  Total physical cell area: 5183.3
  Core area: (10000 10000 84328 83568)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:14    5183.3      0.00       0.0       0.6                          
    0:00:14    5186.6      0.00       0.0       0.0                          
    0:00:14    5182.5      0.00       0.0       0.0                          
    0:00:14    5182.5      0.00       0.0       0.0                          
    0:00:14    5182.5      0.00       0.0       0.0                          
    0:00:14    5182.5      0.00       0.0       0.0                          
    0:00:14    5182.5      0.00       0.0       0.0                          
    0:00:14    5176.7      0.00       0.0       0.0                          
    0:00:14    5176.7      0.00       0.0       0.0                          
    0:00:14    5176.7      0.00       0.0       0.0                          
    0:00:14    5176.7      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 44 horizontal rows
    20 pre-routes for placement blockage/checking
    209 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:10:51 2019
****************************************
Std cell utilization: 94.67%  (20369/(21516-0))
(Non-fixed + Fixed)
Std cell utilization: 94.67%  (20369/(21516-0))
(Non-fixed only)
Chip area:            21516    sites, bbox (10.00 10.00 84.33 83.57) um
Std cell area:        20369    sites, (non-fixed:20369  fixed:0)
                      1690     cells, (non-fixed:1690   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       79 
Avg. std cell width:  1.72 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 44)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:10:51 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 8 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:10:51 2019
****************************************

avg cell displacement:    0.216 um ( 0.13 row height)
max cell displacement:    0.608 um ( 0.36 row height)
std deviation:            0.115 um ( 0.07 row height)
number of cell moved:        72 cells (out of 1690 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 1
  Total moveable cell area: 5176.7
  Total fixed cell area: 0.0
  Total physical cell area: 5176.7
  Core area: (10000 10000 84328 83568)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:16    5176.7      0.00       0.0       0.0                          
    0:00:16    5177.2      0.00       0.0       0.0                          
    0:00:16    5177.2      0.00       0.0       0.0                          
    0:00:16    5177.2      0.00       0.0       0.0                          
    0:00:16    5177.2      0.00       0.0       0.0                          
    0:00:17    5177.2      0.00       0.0       0.0                          
    0:00:17    5177.2      0.00       0.0       0.0                          
    0:00:17    5177.2      0.00       0.0       0.0                          
    0:00:17    5177.2      0.00       0.0       0.0                          
    0:00:17    5177.2      0.00       0.0       0.0                          
    0:00:17    5177.2      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 44 horizontal rows
    20 pre-routes for placement blockage/checking
    209 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:10:53 2019
****************************************
Std cell utilization: 94.68%  (20371/(21516-0))
(Non-fixed + Fixed)
Std cell utilization: 94.68%  (20371/(21516-0))
(Non-fixed only)
Chip area:            21516    sites, bbox (10.00 10.00 84.33 83.57) um
Std cell area:        20371    sites, (non-fixed:20371  fixed:0)
                      1690     cells, (non-fixed:1690   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       80 
Avg. std cell width:  1.77 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 44)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:10:53 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 2 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:10:53 2019
****************************************

avg cell displacement:    0.152 um ( 0.09 row height)
max cell displacement:    0.152 um ( 0.09 row height)
std deviation:            0.000 um ( 0.00 row height)
number of cell moved:         2 cells (out of 1690 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 1
  Total moveable cell area: 5177.2
  Total fixed cell area: 0.0
  Total physical cell area: 5177.2
  Core area: (10000 10000 84328 83568)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 44 horizontal rows
    20 pre-routes for placement blockage/checking
    209 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(94328,93568). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(94328,93568). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
Information: connected 63 power ports and 63 ground ports
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named test_pe_place. (UIG-5)
1
icc_shell> source ./04_cts.tcl
Information: Updating graph... (UID-83)
 
****************************************
Report : clocks
Design : test_pe
Version: M-2016.12-SP2
Date   : Sun Mar 17 16:11:33 2019
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
clk             50.00   {0 25}                        {clk}
--------------------------------------------------------------------------------
 
****************************************
Report : clock_skew
Design : test_pe
Version: M-2016.12-SP2
Date   : Sun Mar 17 16:11:33 2019
****************************************

                 Rise      Fall  Min Rise  Min fall        Uncertainty
Object          Delay     Delay     Delay     Delay     Plus      Minus
--------------------------------------------------------------------------------
clk                 -         -         -         -      0.10      0.10

                 Max Transition      Min Transition
Object           Rise      Fall      Rise      Fall
-------------------------------------------------------
clk              0.10      0.10      0.10      0.10
 
****************************************
Report : clock tree
Design : test_pe
Version: M-2016.12-SP2
Date   : Sun Mar 17 16:11:33 2019
****************************************


======================= Clock Tree Summary ========================
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
clk                  108       0         7         0.4011    0.4034      92             0.0000
 
****************************************
Report : constraint
        -all_violators
Design : test_pe
Version: M-2016.12-SP2
Date   : Sun Mar 17 16:11:33 2019
****************************************


   max_capacitance

                             Required        Actual
   Net                      Capacitance    Capacitance       Slack
   -----------------------------------------------------------------
   inp_code[15]                 8.00           8.01          -0.01  (VIOLATED)

   -----------------------------------------------------------------
   Total                      1                  -0.01  

Information: Disabling timing checks inside check_ilm 
Information: Disabling timing checks inside check_block_abstraction 
checking tluplus...
checking physical objects...
checking database...
Information: Disabling check_timing in check_physical_design
checking HFN/ideal/dont_touch nets...
Information: Disabling timing checks inside check_block_abstraction
Information: Enabling timing checks inside check_block_abstraction
checking placement constraints...
checking for unconnected tie pins...
checking for too many Restricted cells...
checking clock trees...
checking clock routing rules...
Number of Undocumented Errors: 0
**************************************************
Report : check_physical_design
Stage  : pre_clock_opt
Design : test_pe
Version: M-2016.12-SP2
Date   : Sun Mar 17 16:11:38 2019
**************************************************
Total messages: 0 errors, 23 warnings

-----------------------------------------
Warning Summary for check_physical_design
-----------------------------------------

  ---------------------------------------------------------------------------
  ID            Occurrences     Title
  ---------------------------------------------------------------------------
  CTS-851       18              cells on clk structure has multiple arc delays
  PSYN-523      2               Geometries are not integer multiple of width or...
  ---------------------------------------------------------------------------

-----------------------------------------------
Other Warning Summary for check_physical_design
-----------------------------------------------

  ---------------------------------------------------------------------------
  ID            Occurrences     Title
  ---------------------------------------------------------------------------
  MW-349        1               Cell contains tie connections which are not con...
  PSYN-485      2               Layer %s preferred routing direction is defined...
  ---------------------------------------------------------------------------
dump check_physical_design result to file ./cpd_pre_clock_opt_2019Mar17161134_20945/index.html
Warning: Starting from the 2011.09-SP4 release, clock_opt will NOT perform congestion-driven placement by default. (PSYN-1111)

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : Yes
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : Yes
COPT:  Update Clock Latency                 : No
COPT:  Optimize Hold for All Clocks         : Yes
COPT:  Optimize Hold Timing Only            : No
COPT:  Optimize DFT                         : No
COPT:  Area Recovery                        : No
COPT:  Size Only                            : No
COPT:  In Place Size Only                   : No
COPT:  Congestion removal                   : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Building clock tree...
Operating Condition is max
Information: There is no scenario with cts_mode set to true, CTS will use old cts_scenario flow. (CTS-1115)
CTS Operating Condition(s): MAX(Worst) 

  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 44 horizontal rows
    20 pre-routes for placement blockage/checking
    209 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Setting the GR Options
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.084 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.14 0.13 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.14 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.9e-07 3.9e-07 (RCEX-011)
LR: Layer M3: Average tracks per gcell 10.2, utilization 0.00
LR: Layer M4: Average tracks per gcell 10.2, utilization 0.07
LR: Layer M5: Average tracks per gcell 10.2, utilization 0.00
LR: Layer M6: Average tracks per gcell 10.2, utilization 0.08
LR: Layer M7: Average tracks per gcell 10.2, utilization 0.00
LR: Layer M8: Average tracks per gcell 10.2, utilization 0.12
LR: Layer M9: Average tracks per gcell 0.9, utilization 0.56
LR: Layer MRDL: Average tracks per gcell 0.4, utilization 0.77
LR: Clock routing service standing by
Using cts integrated global router
CTS: Blockage Aware Algorithm
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 44 horizontal rows
    20 pre-routes for placement blockage/checking
    209 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain clk
Information: Replaced the library cell of U307 from NBUFFX2_HVT to NBUFFX32_LVT. (CTS-152)
Information: Replaced the library cell of clk_gate_op_code_reg/latch from CGLPPRX2_HVT to CGLPPRX8_LVT. (CTS-152)
Information: Replaced the library cell of test_opt_reg_c/clk_gate_data_in_reg_reg/latch from CGLPPRX2_HVT to CGLPPRX8_LVT. (CTS-152)
Information: Replaced the library cell of test_opt_reg_file/clk_gate_data_in_reg_reg[0]/latch from CGLPPRX2_HVT to CGLPPRX8_LVT. (CTS-152)
Information: Replaced the library cell of test_opt_reg_a/clk_gate_data_in_reg_reg/latch from CGLPPRX2_HVT to CGLPPRX8_LVT. (CTS-152)
Information: Replaced the library cell of test_debug_data/clk_gate_debug_val_reg/latch from CGLPPRX2_HVT to CGLPPRX8_LVT. (CTS-152)
Information: Replaced the library cell of test_lut/clk_gate_GEN_LUT[0].lut_reg/latch from CGLPPRX2_HVT to CGLPPRX8_LVT. (CTS-152)
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.278477.
    Pruning NBUFFX2_HVT because drive of 0.266684 is less than 0.278477.
    Pruning DELLN3X2_HVT because of a gain of 44.95.
    Pruning DELLN2X2_HVT because of a gain of 44.58.
    Pruning DELLN1X2_HVT because of a gain of 43.72.
    Pruning DELLN3X2_RVT because of a gain of 43.46.
    Pruning DELLN2X2_RVT because of a gain of 42.96.
    Pruning DELLN1X2_RVT because of a gain of 42.15.
    Pruning DELLN3X2_LVT because of a gain of 42.33.
    Pruning DELLN2X2_LVT because of a gain of 41.65.
    Pruning DELLN1X2_LVT because of a gain of 40.89.
    Pruning NBUFFX32_HVT because of a gain of 26.05.
    Final pruned buffer set (13 buffers):
        NBUFFX2_RVT
        NBUFFX2_LVT
        NBUFFX4_HVT
        NBUFFX4_RVT
        NBUFFX4_LVT
        NBUFFX8_HVT
        NBUFFX8_RVT
        NBUFFX8_LVT
        NBUFFX16_HVT
        NBUFFX16_RVT
        NBUFFX16_LVT
        NBUFFX32_RVT
        NBUFFX32_LVT

Pruning library cells (r/f, pwr)
    Min drive = 0.278477.
    Pruning INVX0_HVT because drive of 0.0918131 is less than 0.278477.
    Pruning INVX0_RVT because drive of 0.109575 is less than 0.278477.
    Pruning INVX1_HVT because drive of 0.14223 is less than 0.278477.
    Pruning INVX0_LVT because drive of 0.144606 is less than 0.278477.
    Pruning INVX1_RVT because drive of 0.177591 is less than 0.278477.
    Pruning INVX1_LVT because drive of 0.202023 is less than 0.278477.
    Pruning IBUFFX2_HVT because of a gain of 15.78.
    Pruning IBUFFX2_RVT because of a gain of 16.38.
    Pruning IBUFFX2_LVT because of a gain of 17.29.
    Pruning IBUFFX4_HVT because of a gain of 26.23.
    Pruning IBUFFX4_RVT because of a gain of 26.74.
    Pruning IBUFFX4_LVT because of a gain of 27.15.
    Pruning IBUFFX8_HVT because of a gain of 42.27.
    Pruning IBUFFX8_RVT because of a gain of 41.73.
    Pruning IBUFFX8_LVT because of a gain of 41.97.
    Pruning IBUFFX16_HVT because of a gain of 60.63.
    Pruning IBUFFX16_RVT because of a gain of 59.67.
    Pruning IBUFFX16_LVT because of a gain of 59.86.
    Pruning IBUFFX32_HVT because of a gain of 62.24.
    Pruning IBUFFX32_RVT because of a gain of 61.81.
    Pruning IBUFFX32_LVT because of a gain of 61.97.
    Final pruned buffer set (15 buffers):
        INVX2_HVT
        INVX2_RVT
        INVX2_LVT
        INVX4_HVT
        INVX4_RVT
        INVX4_LVT
        INVX8_HVT
        INVX8_RVT
        INVX8_LVT
        INVX16_HVT
        INVX16_RVT
        INVX16_LVT
        INVX32_HVT
        INVX32_RVT
        INVX32_LVT
CTS: Enable Top-Level OCV Path Sharing.
CTS: BA: Net 'clk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.143543
CTS: BA: Max skew at toplevel pins = 0.000071
BA: Refreshing blockage map size.
BA: Refreshing blockage map size.
CTS: BA: Net 'clk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.145464
CTS: BA: Max skew at toplevel pins = 0.000071

CTS: Starting clock tree synthesis ...
CTS:   Conditions       = worst(1)
CTS: Global design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   leaf max trans   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   max capacitance  = worst[600.000 600.000]     GUI = worst[600.000 600.000]     SDC = undefined/ignored
CTS:   max fanout       = 2000                   GUI = 2000                   SDC = undefined/ignored
CTS: Global timing/clock tree constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400
CTS: Design infomation
CTS:  total gate levels = 3
CTS: Root clock net clk
CTS:  clock gate levels = 3
CTS:    clock sink pins = 108
CTS:    level  3: gates = 1
CTS:    level  2: gates = 6
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net clk:
CTS:   NBUFFX16_LVT
CTS:   NBUFFX32_LVT
CTS:   NBUFFX16_RVT
CTS:   INVX32_LVT
CTS:   INVX16_LVT
CTS:   INVX16_RVT
CTS: Buffer/Inverter list for DelayInsertion for clock net clk:
CTS:   INVX16_LVT
CTS:   INVX32_LVT
CTS:   INVX16_RVT
CTS:   INVX32_RVT
CTS:   INVX8_LVT
CTS:   INVX4_LVT
CTS:   INVX2_LVT
CTS:   INVX1_LVT
CTS:   INVX16_HVT
CTS:   INVX32_HVT
CTS:   INVX8_RVT
CTS:   INVX4_RVT
CTS:   INVX2_RVT
CTS:   INVX1_RVT
CTS:   INVX0_LVT
CTS:   NBUFFX16_LVT
CTS:   NBUFFX2_LVT
CTS:   INVX8_HVT
CTS:   INVX4_HVT
CTS:   NBUFFX32_LVT
CTS:   INVX2_HVT
CTS:   INVX1_HVT
CTS:   NBUFFX8_LVT
CTS:   NBUFFX16_RVT
CTS:   NBUFFX4_LVT
CTS:   INVX0_RVT
CTS:   IBUFFX2_LVT
CTS:   NBUFFX32_RVT
CTS:   NBUFFX2_RVT
CTS:   NBUFFX8_RVT
CTS:   NBUFFX4_RVT
CTS:   IBUFFX32_LVT
CTS:   IBUFFX16_LVT
CTS:   IBUFFX4_LVT
CTS:   NBUFFX16_HVT
CTS:   IBUFFX8_LVT
CTS:   IBUFFX32_RVT
CTS:   IBUFFX2_RVT
CTS:   IBUFFX16_RVT
CTS:   NBUFFX32_HVT
CTS:   INVX0_HVT
CTS:   NBUFFX2_HVT
CTS:   NBUFFX8_HVT
CTS:   IBUFFX4_RVT
CTS:   NBUFFX4_HVT
CTS:   IBUFFX8_RVT
CTS:   IBUFFX32_HVT
CTS:   IBUFFX2_HVT
CTS:   IBUFFX16_HVT
CTS:   IBUFFX4_HVT
CTS:   IBUFFX8_HVT
CTS:   DELLN1X2_LVT
CTS:   DELLN2X2_LVT
CTS:   DELLN1X2_RVT
CTS:   DELLN2X2_RVT
CTS:   DELLN1X2_HVT
CTS:   DELLN3X2_LVT
CTS:   DELLN2X2_HVT
CTS:   DELLN3X2_RVT
CTS:   DELLN3X2_HVT
Information: Removing clock transition on clock clk ... (CTS-103)
Information: Removing clock transition on clock clk ... (CTS-103)

CTS: gate level 2 clock tree synthesis
CTS:          clock net = test_lut/clk_gate_GEN_LUT[0].lut_reg/ENCLK
CTS:        driving pin = test_lut/clk_gate_GEN_LUT[0].lut_reg/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   leaf max transition = worst[0.100 0.100]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = test_debug_data/clk_gate_debug_val_reg/ENCLK
CTS:        driving pin = test_debug_data/clk_gate_debug_val_reg/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   leaf max transition = worst[0.100 0.100]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = test_opt_reg_a/clk_gate_data_in_reg_reg/ENCLK
CTS:        driving pin = test_opt_reg_a/clk_gate_data_in_reg_reg/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   leaf max transition = worst[0.100 0.100]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = test_opt_reg_file/clk_gate_data_in_reg_reg[0]/ENCLK
CTS:        driving pin = test_opt_reg_file/clk_gate_data_in_reg_reg[0]/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   leaf max transition = worst[0.100 0.100]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = test_opt_reg_c/clk_gate_data_in_reg_reg/ENCLK
CTS:        driving pin = test_opt_reg_c/clk_gate_data_in_reg_reg/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   leaf max transition = worst[0.100 0.100]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 3 clock tree synthesis
CTS:          clock net = n272
CTS:        driving pin = U307/Y
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   leaf max transition = worst[0.100 0.100]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = clk_gate_op_code_reg/ENCLK
CTS:        driving pin = clk_gate_op_code_reg/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   leaf max transition = worst[0.100 0.100]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
CTS: nominal transition = 0.031792

CTS: gate level 1 clock tree synthesis
CTS:          clock net = clk
CTS:        driving pin = clk
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   leaf max transition = worst[0.100 0.100]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 1 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400

CTS: Clock tree synthesis completed successfully
CTS:   CPU time:     0 seconds
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ------------------------------------------------
CTS: Clock Tree Synthesis Summary
CTS: ------------------------------------------------
CTS:       1 clock domain synthesized
CTS:       8 gated clock nets synthesized
CTS:       2 buffer trees inserted
CTS:       8 buffers used (total size = 37.8675)
CTS:      16 clock nets total capacitance = worst[198.129 198.129]
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net clk
CTS:       8 gated clock nets synthesized
CTS:       2 buffer trees inserted
CTS:       8 buffers used (total size = 37.8675)
CTS:      16 clock nets total capacitance = worst[198.129 198.129]

CTS: ==================================================
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     0 seconds on ee272-tsmc40.stanford.edu
CTS: ==================================================
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 44 horizontal rows
    20 pre-routes for placement blockage/checking
    209 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.278477.
    Pruning NBUFFX2_HVT because drive of 0.266684 is less than 0.278477.
    Pruning DELLN3X2_HVT because of a gain of 44.95.
    Pruning DELLN2X2_HVT because of a gain of 44.58.
    Pruning DELLN1X2_HVT because of a gain of 43.72.
    Pruning DELLN3X2_RVT because of a gain of 43.46.
    Pruning DELLN2X2_RVT because of a gain of 42.96.
    Pruning DELLN1X2_RVT because of a gain of 42.15.
    Pruning DELLN3X2_LVT because of a gain of 42.33.
    Pruning DELLN2X2_LVT because of a gain of 41.65.
    Pruning DELLN1X2_LVT because of a gain of 40.89.
    Pruning NBUFFX32_HVT because of a gain of 26.05.
    Final pruned buffer set (13 buffers):
        NBUFFX2_RVT
        NBUFFX2_LVT
        NBUFFX4_HVT
        NBUFFX4_RVT
        NBUFFX4_LVT
        NBUFFX8_HVT
        NBUFFX8_RVT
        NBUFFX8_LVT
        NBUFFX16_HVT
        NBUFFX16_RVT
        NBUFFX16_LVT
        NBUFFX32_RVT
        NBUFFX32_LVT

Pruning library cells (r/f, pwr)
    Min drive = 0.278477.
    Pruning INVX0_HVT because drive of 0.0918131 is less than 0.278477.
    Pruning INVX0_RVT because drive of 0.109575 is less than 0.278477.
    Pruning INVX1_HVT because drive of 0.14223 is less than 0.278477.
    Pruning INVX0_LVT because drive of 0.144606 is less than 0.278477.
    Pruning INVX1_RVT because drive of 0.177591 is less than 0.278477.
    Pruning INVX1_LVT because drive of 0.202023 is less than 0.278477.
    Pruning IBUFFX2_HVT because of a gain of 15.78.
    Pruning IBUFFX2_RVT because of a gain of 16.38.
    Pruning IBUFFX2_LVT because of a gain of 17.29.
    Pruning IBUFFX4_HVT because of a gain of 26.23.
    Pruning IBUFFX4_RVT because of a gain of 26.74.
    Pruning IBUFFX4_LVT because of a gain of 27.15.
    Pruning IBUFFX8_HVT because of a gain of 42.27.
    Pruning IBUFFX8_RVT because of a gain of 41.73.
    Pruning IBUFFX8_LVT because of a gain of 41.97.
    Pruning IBUFFX16_HVT because of a gain of 60.63.
    Pruning IBUFFX16_RVT because of a gain of 59.67.
    Pruning IBUFFX16_LVT because of a gain of 59.86.
    Pruning IBUFFX32_HVT because of a gain of 62.24.
    Pruning IBUFFX32_RVT because of a gain of 61.81.
    Pruning IBUFFX32_LVT because of a gain of 61.97.
    Final pruned buffer set (15 buffers):
        INVX2_HVT
        INVX2_RVT
        INVX2_LVT
        INVX4_HVT
        INVX4_RVT
        INVX4_LVT
        INVX8_HVT
        INVX8_RVT
        INVX8_LVT
        INVX16_HVT
        INVX16_RVT
        INVX16_LVT
        INVX32_HVT
        INVX32_RVT
        INVX32_LVT
CTS: Top-Level OCV Path Sharing not effective with Logic Level Balance, High-Fanout Synthesis or in DRC beyond exception.
BA: Refreshing blockage map size.
BA: Refreshing blockage map size.
CTS: BA: Net 'clk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.226155
CTS: BA: Max skew at toplevel pins = 0.026546
CTS: Prepare sources for clock domain clk

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     1 seconds on ee272-tsmc40.stanford.edu
CTS: ==================================================
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.084 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.14 0.13 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.14 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.9e-07 3.9e-07 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : clk 
enable delay detour in ctdn
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 44 horizontal rows
    20 pre-routes for placement blockage/checking
    209 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 Cannot find specified mesh net 
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 44 horizontal rows
    20 pre-routes for placement blockage/checking
    209 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.278477.
    Pruning NBUFFX2_HVT because drive of 0.266684 is less than 0.278477.
    Pruning DELLN3X2_HVT because of a gain of 44.95.
    Pruning DELLN2X2_HVT because of a gain of 44.58.
    Pruning DELLN1X2_HVT because of a gain of 43.72.
    Pruning DELLN3X2_RVT because of a gain of 43.46.
    Pruning DELLN2X2_RVT because of a gain of 42.96.
    Pruning DELLN1X2_RVT because of a gain of 42.15.
    Pruning DELLN3X2_LVT because of a gain of 42.33.
    Pruning DELLN2X2_LVT because of a gain of 41.65.
    Pruning DELLN1X2_LVT because of a gain of 40.89.
    Pruning NBUFFX32_HVT because of a gain of 26.05.
    Final pruned buffer set (13 buffers):
        NBUFFX2_RVT
        NBUFFX2_LVT
        NBUFFX4_HVT
        NBUFFX4_RVT
        NBUFFX4_LVT
        NBUFFX8_HVT
        NBUFFX8_RVT
        NBUFFX8_LVT
        NBUFFX16_HVT
        NBUFFX16_RVT
        NBUFFX16_LVT
        NBUFFX32_RVT
        NBUFFX32_LVT

Pruning library cells (r/f, pwr)
    Min drive = 0.278477.
    Pruning INVX0_HVT because drive of 0.0918131 is less than 0.278477.
    Pruning INVX0_RVT because drive of 0.109575 is less than 0.278477.
    Pruning INVX1_HVT because drive of 0.14223 is less than 0.278477.
    Pruning INVX0_LVT because drive of 0.144606 is less than 0.278477.
    Pruning INVX1_RVT because drive of 0.177591 is less than 0.278477.
    Pruning INVX1_LVT because drive of 0.202023 is less than 0.278477.
    Pruning IBUFFX2_HVT because of a gain of 15.78.
    Pruning IBUFFX2_RVT because of a gain of 16.38.
    Pruning IBUFFX2_LVT because of a gain of 17.29.
    Pruning IBUFFX4_HVT because of a gain of 26.23.
    Pruning IBUFFX4_RVT because of a gain of 26.74.
    Pruning IBUFFX4_LVT because of a gain of 27.15.
    Pruning IBUFFX8_HVT because of a gain of 42.27.
    Pruning IBUFFX8_RVT because of a gain of 41.73.
    Pruning IBUFFX8_LVT because of a gain of 41.97.
    Pruning IBUFFX16_HVT because of a gain of 60.63.
    Pruning IBUFFX16_RVT because of a gain of 59.67.
    Pruning IBUFFX16_LVT because of a gain of 59.86.
    Pruning IBUFFX32_HVT because of a gain of 62.24.
    Pruning IBUFFX32_RVT because of a gain of 61.81.
    Pruning IBUFFX32_LVT because of a gain of 61.97.
    Final pruned buffer set (15 buffers):
        INVX2_HVT
        INVX2_RVT
        INVX2_LVT
        INVX4_HVT
        INVX4_RVT
        INVX4_LVT
        INVX8_HVT
        INVX8_RVT
        INVX8_LVT
        INVX16_HVT
        INVX16_RVT
        INVX16_LVT
        INVX32_HVT
        INVX32_RVT
        INVX32_LVT
CTS: Enable Top-Level OCV Path Sharing.
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     DELLN1X2_LVT, 
CTO-  :     DELLN2X2_LVT, 
CTO-  :     DELLN3X2_LVT, 
CTO-  :     IBUFFX16_LVT, 
CTO-  :     IBUFFX2_LVT, 
CTO-  :     IBUFFX32_LVT, 
CTO-  :     IBUFFX4_LVT, 
CTO-  :     IBUFFX8_LVT, 
CTO-  :     INVX0_LVT, 
CTO-  :     INVX16_LVT, 
CTO-  :     INVX1_LVT, 
CTO-  :     INVX2_LVT, 
CTO-  :     INVX32_LVT, 
CTO-  :     INVX4_LVT, 
CTO-  :     INVX8_LVT, 
CTO-  :     NBUFFX16_LVT, 
CTO-  :     NBUFFX2_LVT, 
CTO-  :     NBUFFX32_LVT, 
CTO-  :     NBUFFX4_LVT, 
CTO-  :     NBUFFX8_LVT, 
CTO-  :     DELLN1X2_RVT, 
CTO-  :     DELLN2X2_RVT, 
CTO-  :     DELLN3X2_RVT, 
CTO-  :     IBUFFX16_RVT, 
CTO-  :     IBUFFX2_RVT, 
CTO-  :     IBUFFX32_RVT, 
CTO-  :     IBUFFX4_RVT, 
CTO-  :     IBUFFX8_RVT, 
CTO-  :     INVX0_RVT, 
CTO-  :     INVX16_RVT, 
CTO-  :     INVX1_RVT, 
CTO-  :     INVX2_RVT, 
CTO-  :     INVX32_RVT, 
CTO-  :     INVX4_RVT, 
CTO-  :     INVX8_RVT, 
CTO-  :     NBUFFX16_RVT, 
CTO-  :     NBUFFX2_RVT, 
CTO-  :     NBUFFX32_RVT, 
CTO-  :     NBUFFX4_RVT, 
CTO-  :     NBUFFX8_RVT, 
CTO-  :     DELLN1X2_HVT, 
CTO-  :     DELLN2X2_HVT, 
CTO-  :     DELLN3X2_HVT, 
CTO-  :     IBUFFX16_HVT, 
CTO-  :     IBUFFX2_HVT, 
CTO-  :     IBUFFX32_HVT, 
CTO-  :     IBUFFX4_HVT, 
CTO-  :     IBUFFX8_HVT, 
CTO-  :     INVX0_HVT, 
CTO-  :     INVX16_HVT, 
CTO-  :     INVX1_HVT, 
CTO-  :     INVX2_HVT, 
CTO-  :     INVX32_HVT, 
CTO-  :     INVX4_HVT, 
CTO-  :     INVX8_HVT, 
CTO-  :     NBUFFX16_HVT, 
CTO-  :     NBUFFX2_HVT, 
CTO-  :     NBUFFX32_HVT, 
CTO-  :     NBUFFX4_HVT, 
CTO-  :     NBUFFX8_HVT, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'NBUFFX2_LVT'.
Using primary inverters equivalent to 'INVX1_LVT'.
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Information: Float pin scale factor for the 'min' operating condition of scenario 'default' is set to 0.513 (CTS-375)
Using the following scale factors for float pins:
  Corner 'max': 1.000
Worst clock corner:  max
Worst RC delay corner:  max
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.063584
Using the CTS integrated router

Selecting library cells for optimization
    Pruning weak driver NBUFFX2_HVT.
    Pruning slow or multistage gate DELLN3X2_HVT.
    Pruning slow or multistage gate DELLN2X2_HVT.
    Pruning slow or multistage gate DELLN1X2_HVT.
    Pruning slow or multistage gate DELLN3X2_RVT.
    Pruning slow or multistage gate DELLN2X2_RVT.
    Pruning slow or multistage gate DELLN1X2_RVT.
    Pruning slow or multistage gate DELLN3X2_LVT.
    Pruning slow or multistage gate DELLN2X2_LVT.
    Pruning slow or multistage gate DELLN1X2_LVT.
    Pruning slow or multistage gate NBUFFX32_HVT.
    Final pruned buffer set (13 buffers):
        NBUFFX2_RVT
        NBUFFX2_LVT
        NBUFFX4_HVT
        NBUFFX4_RVT
        NBUFFX4_LVT
        NBUFFX8_HVT
        NBUFFX8_RVT
        NBUFFX8_LVT
        NBUFFX16_HVT
        NBUFFX16_RVT
        NBUFFX16_LVT
        NBUFFX32_RVT
        NBUFFX32_LVT

    Pruning weak driver INVX0_HVT.
    Pruning weak driver INVX0_RVT.
    Pruning weak driver INVX1_HVT.
    Pruning weak driver INVX0_LVT.
    Pruning weak driver INVX1_RVT.
    Pruning weak driver INVX1_LVT.
    Pruning slow or multistage gate IBUFFX2_HVT.
    Pruning slow or multistage gate IBUFFX2_RVT.
    Pruning slow or multistage gate IBUFFX2_LVT.
    Pruning slow or multistage gate IBUFFX4_HVT.
    Pruning slow or multistage gate IBUFFX4_RVT.
    Pruning slow or multistage gate IBUFFX4_LVT.
    Pruning slow or multistage gate IBUFFX8_HVT.
    Pruning slow or multistage gate IBUFFX8_RVT.
    Pruning slow or multistage gate IBUFFX8_LVT.
    Pruning slow or multistage gate IBUFFX16_HVT.
    Pruning slow or multistage gate IBUFFX16_RVT.
    Pruning slow or multistage gate IBUFFX16_LVT.
    Pruning slow or multistage gate IBUFFX32_HVT.
    Pruning slow or multistage gate IBUFFX32_RVT.
    Pruning slow or multistage gate IBUFFX32_LVT.
    Final pruned inverter set (15 inverters):
        INVX2_HVT
        INVX2_RVT
        INVX2_LVT
        INVX4_HVT
        INVX4_RVT
        INVX4_LVT
        INVX8_HVT
        INVX8_RVT
        INVX8_LVT
        INVX16_HVT
        INVX16_RVT
        INVX16_LVT
        INVX32_HVT
        INVX32_RVT
        INVX32_LVT


Initializing parameters for clock clk:
Root pin: clk
Using max_transition: 0.100 ns
Using leaf_max_transition for clock clk: 0.100 ns
Using the following target skews for global optimization:
  Corner 'max': 0.028 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.000 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
Using max_transition 0.100 ns
Using leaf_max_transition for clock clk : 0.100 ns


Starting optimization for clock clk.
Using max_transition 0.100 ns
Using leaf_max_transition for clock clk : 0.100 ns

****************************************
* Preoptimization report (clock 'clk') *
****************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.033 0.000 0.033)
    Estimated Insertion Delay (r/f/b) = (0.238  -inf 0.238)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.001 0.000 0.001)
    Estimated Insertion Delay (r/f/b) = (0.006  -inf 0.006)
  Wire capacitance =  0.1 pf
  Total capacitance = 0.2 pf
  Max transition = 0.075 ns
  Cells = 16 (area=92.762558)
  Buffers = 5 (area=25.160255)
  Inverters = 4 (area=23.381248)
  Others = 6 (area=44.221054)
  Buffer Types
  ============
    NBUFFX4_LVT: 1
    NBUFFX32_LVT: 1
    NBUFFX8_HVT: 1
    NBUFFX2_LVT: 1
    NBUFFX16_RVT: 1
  Inverter Types
  ==============
    INVX4_RVT: 1
    INVX8_LVT: 1
    INVX32_LVT: 2
  Other Cells
  ===========
    CGLPPRX8_LVT: 6

Report DRC violations for clock clk (initial)
Warning: Max capacitance 168.000000 on lib_cell NBUFFX32_LVT is very constraining.  Your max_transition suggests that 330.086578 would be more appropriate. (CTS-382)
Warning: Max capacitance 82.000000 on lib_cell NBUFFX16_RVT is very constraining.  Your max_transition suggests that 142.165314 would be more appropriate. (CTS-382)
Warning: Max capacitance 64.000000 on lib_cell INVX8_LVT is very constraining.  Your max_transition suggests that 94.822594 would be more appropriate. (CTS-382)
Warning: Max capacitance 168.000000 on lib_cell INVX32_LVT is very constraining.  Your max_transition suggests that 381.896179 would be more appropriate. (CTS-382)
Total 0 DRC violations for clock clk (initial)
Warning: Max capacitance 16.000000 on lib_cell INVX2_LVT is very constraining.  Your max_transition suggests that 23.165571 would be more appropriate. (CTS-382)
Deleting cells (INVX32_LVT_G1B11I1, INVX8_LVT_G1B9I1) and output nets (clk_G1B2I1, clk_G1B3I1).
 iteration 1: (0.030680, 0.232585) [1]
 Total 1 buffers removed on clock clk  (corner 1)
 Start (0.207, 0.240), End (0.202, 0.233) 

RC optimization for clock 'clk'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'max': +0.000
14%   21%   35%   42%   50%   64%   71%   85%   92%   100%   
14%   21%   35%   42%   50%   64%   71%   85%   92%   100%   
Coarse optimization for clock 'clk'
Warning: Max capacitance 82.000000 on lib_cell NBUFFX16_LVT is very constraining.  Your max_transition suggests that 169.895401 would be more appropriate. (CTS-382)
Warning: Max capacitance 168.000000 on lib_cell NBUFFX32_RVT is very constraining.  Your max_transition suggests that 276.210266 would be more appropriate. (CTS-382)
14%   21%   35%   42%   50%   64%   71%   
Warning: Max capacitance 32.000000 on lib_cell INVX4_LVT is very constraining.  Your max_transition suggests that 47.249260 would be more appropriate. (CTS-382)
Warning: Max capacitance 82.000000 on lib_cell INVX16_RVT is very constraining.  Your max_transition suggests that 142.165314 would be more appropriate. (CTS-382)
Warning: Max capacitance 82.000000 on lib_cell INVX16_LVT is very constraining.  Your max_transition suggests that 193.403275 would be more appropriate. (CTS-382)
Warning: Max capacitance 168.000000 on lib_cell INVX32_RVT is very constraining.  Your max_transition suggests that 285.305664 would be more appropriate. (CTS-382)
85%   92%   100%   
14%   21%   35%   42%   50%   64%   71%   85%   92%   100%   
14%   21%   35%   42%   50%   64%   71%   85%   92%   100%   
14%   21%   35%   42%   50%   64%   71%   85%   92%   100%   
 No back-to-back buffer chains found
 Start (0.128, 0.185), End (0.128, 0.185) 

Detailed optimization for clock 'clk'
14%   21%   35%   42%   50%   64%   71%   85%   92%   100%   
Using max_transition 0.100 ns
Using leaf_max_transition for clock clk : 0.100 ns
Starting optimization pass for clock clk:
Start path based optimization 
 Start (0.159, 0.184), End (0.159, 0.184) 

 Start (0.159, 0.184), End (0.159, 0.184) 

14%   21%   35%   42%   50%   64%   71%   85%   92%   100%   
 Start (0.159, 0.184), End (0.159, 0.184) 

 Start (0.159, 0.184), End (0.159, 0.184) 

 Start (0.159, 0.184), End (0.159, 0.184) 

 Start (0.159, 0.184), End (0.159, 0.184) 

 iteration 1: (0.020890, 0.184248) [0]
 iteration 2: (0.013068, 0.184248) [0]
 Total 2 cells sized on clock clk (SP) (corner 0)
 Start (0.159, 0.184), End (0.171, 0.184) 

 Start (0.171, 0.184), End (0.171, 0.184) 

Start area recovery: (0.171180, 0.184248)
Using max_transition 0.100 ns
Using leaf_max_transition for clock clk : 0.100 ns
Switch to low metal layer for clock 'clk':

 Total 9 out of 14 nets switched to low metal layer for clock 'clk' with largest cap change 50.24 percent
Switch metal layer for area recovery: (0.171180, 0.184248)
 Start (0.171, 0.184), End (0.171, 0.184) 

Buffer removal for area recovery: (0.171180, 0.184248)
Area recovery optimization for clock 'clk':
14%   21%   35%   42%   50%   64%   71%   85%   92%   100%   
Sizing for area recovery: (0.171180, 0.184248)

 Total 0 buffers removed (all paths) for clock 'clk'
Path buffer removal for area recovery: (0.171180, 0.184248)
Buffer pair removal for area recovery: (0.171180, 0.184248)
End area recovery: (0.171180, 0.184248)

*************************************************
* Multicorner optimization report (clock 'clk') *
*************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.013 0.000 0.013)
    Estimated Insertion Delay (r/f/b) = (0.184  -inf 0.184)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.001 0.000 0.001)
    Estimated Insertion Delay (r/f/b) = (0.003  -inf 0.003)
  Wire capacitance =  0.1 pf
  Total capacitance = 0.2 pf
  Max transition = 0.075 ns
  Cells = 14 (area=69.381310)
  Buffers = 5 (area=12.453056)
  Inverters = 2 (area=14.232064)
  Others = 6 (area=42.696190)
  Buffer Types
  ============
    NBUFFX8_LVT: 1
    NBUFFX2_LVT: 1
    NBUFFX4_HVT: 1
    NBUFFX2_RVT: 2
  Inverter Types
  ==============
    INVX16_LVT: 1
    INVX32_LVT: 1
  Other Cells
  ===========
    CGLPPRX2_LVT: 1
    CGLPPRX8_LVT: 5


++ Longest path for clock clk in corner 'max':
 object                               fan cap  trn inc  arr r location
 clk (port)                                      8   0    0 r (  94    8) 
 clk (port)                                      0   0    0 r (  94    8) 
 clk (net)                              2  27                 
 INVX32_LVT_G1B13I1/A (INVX32_LVT)               2   1    1 r (  80   20) 
 INVX32_LVT_G1B13I1/Y (INVX32_LVT)               8   9   10 f (  81   20) 
 clk_G1B1I1 (net)                       1  16                 
 INVX4_RVT_G1B7I1/A (INVX16_LVT)                 8   1   11 f (  63   57) 
 INVX4_RVT_G1B7I1/Y (INVX16_LVT)                11  12   23 r (  64   57) 
 clk_G1B4I1 (net)                       6  16                 
 test_debug_data/clk_gate_debug_val_reg/latch/CLK (CGLPPRX8_LVT)
                                                11   0   23 r (  55   70) 
 test_debug_data/clk_gate_debug_val_reg/latch/GCLK (CGLPPRX8_LVT)
                                                75 160  184 r (  53   69) 
 test_debug_data/clk_gate_debug_val_reg/ENCLK (net)
                                       16  21                 
 test_debug_data/debug_val_reg[9]/CLK (SDFFARX1_HVT)
                                                75   1  184 r (  64   54) 


++ Shortest path for clock clk in corner 'max':
 object                               fan cap  trn inc  arr r location
 clk (port)                                      8   0    0 r (  94    8) 
 clk (port)                                      0   0    0 r (  94    8) 
 clk (net)                              2  27                 
 INVX32_LVT_G1B13I1/A (INVX32_LVT)               2   1    1 r (  80   20) 
 INVX32_LVT_G1B13I1/Y (INVX32_LVT)               8   9   10 f (  81   20) 
 clk_G1B1I1 (net)                       1  16                 
 INVX4_RVT_G1B7I1/A (INVX16_LVT)                 8   1   11 f (  63   57) 
 INVX4_RVT_G1B7I1/Y (INVX16_LVT)                11  12   23 r (  64   57) 
 clk_G1B4I1 (net)                       6  16                 
 test_lut/clk_gate_GEN_LUT[0].lut_reg/latch/CLK (CGLPPRX8_LVT)
                                                11   0   23 r (  74   77) 
 test_lut/clk_gate_GEN_LUT[0].lut_reg/latch/GCLK (CGLPPRX8_LVT)
                                                65 148  171 r (  76   77) 
 test_lut/clk_gate_GEN_LUT[0].lut_reg/ENCLK (net)
                                        8   9                 
 test_lut/GEN_LUT[0].lut_reg[1]/CLK (SDFFARX1_HVT)
                                                65   0  171 r (  79   78) 


++ Longest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                      8   0    0 r (  94    8) 
 clk (port)                                      0   0    0 r (  94    8) 
 clk (net)                              2  27                 
 INVX32_LVT_G1B13I1/A (INVX32_LVT)               2   1    1 r (  80   20) 
 INVX32_LVT_G1B13I1/Y (INVX32_LVT)               0   0    1 f (  81   20) 
 clk_G1B1I1 (net)                       1  16                 
 INVX4_RVT_G1B7I1/A (INVX16_LVT)                 2   1    2 f (  63   57) 
 INVX4_RVT_G1B7I1/Y (INVX16_LVT)                 0   0    2 r (  64   57) 
 clk_G1B4I1 (net)                       6  16                 
 test_opt_reg_c/clk_gate_data_in_reg_reg/latch/CLK (CGLPPRX8_LVT)
                                                 1   0    2 r (  68   16) 
 test_opt_reg_c/clk_gate_data_in_reg_reg/latch/GCLK (CGLPPRX8_LVT)
                                                 0   0    2 r (  65   17) 
 test_opt_reg_c/clk_gate_data_in_reg_reg/ENCLK (net)
                                       16  19                 
 test_opt_reg_c/data_in_reg_reg[1]/CLK (SDFFARX1_HVT)
                                                 1   0    3 r (  82   21) 


++ Shortest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                      8   0    0 r (  94    8) 
 clk (port)                                      0   0    0 r (  94    8) 
 clk (net)                              2  27                 
 clk_gate_op_code_reg/latch/CLK (CGLPPRX2_LVT)   2   1    1 r (  73   46) 
 clk_gate_op_code_reg/latch/GCLK (CGLPPRX2_LVT)
                                                 0   0    1 r (  71   46) 
 clk_gate_op_code_reg/ENCLK (net)       2  10                 
 NBUFFX4_LVT_G2B1I1/A (NBUFFX8_LVT)              1   0    1 r (  61   70) 
 NBUFFX4_LVT_G2B1I1/Y (NBUFFX8_LVT)              0   0    1 r (  62   70) 
 ENCLK_G2B1I1 (net)                    20  27                 
 op_code_reg[7]/CLK (SDFFARX1_HVT)               0   0    1 r (  65   72) 

Report DRC violations for clock clk (final)
Total 0 DRC violations for clock clk (final)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 44 horizontal rows
    20 pre-routes for placement blockage/checking
    209 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:11:45 2019
****************************************
Std cell utilization: 95.27%  (20498/(21516-0))
(Non-fixed + Fixed)
Std cell utilization: 95.21%  (20225/(21516-273))
(Non-fixed only)
Chip area:            21516    sites, bbox (10.00 10.00 84.33 83.57) um
Std cell area:        20498    sites, (non-fixed:20225  fixed:273)
                      1696     cells, (non-fixed:1683   fixed:13)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      273      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       79 
Avg. std cell width:  1.75 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 44)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:11:45 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 26 illegal cells...
Starting legalizer.
Warning: Density is 95.2% (PSYN-1010)
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:11:45 2019
****************************************

avg cell displacement:    0.656 um ( 0.39 row height)
max cell displacement:    3.429 um ( 2.05 row height)
std deviation:            0.667 um ( 0.40 row height)
number of cell moved:       314 cells (out of 1683 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)


  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 7 out of 12 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
Setting hold fix requirement...
Performing optimization...
Information: Using 2 cores for placement. (OPT-1505)

  Loading design 'test_pe'
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.18 0.16 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.15 0.13 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.15 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.9e-07 3.9e-07 (RCEX-011)

                  Incremental high fanout optimization starts
================================================================

 Collecting Buffer Trees ... Found 0

                  Incremental high fanout optimization completes
================================================================


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 1
  Total moveable cell area: 5140.1
  Total fixed cell area: 69.4
  Total physical cell area: 5209.4
  Core area: (10000 10000 84328 83568)



  Design (Hold)  WNS: 0.0039  TNS: 0.0039  Number of Violating Paths: 1

  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:04    5209.4      0.00       0.0       0.1                               -0.00  
    0:00:04    5210.0      0.00       0.0       0.0                               -0.00  


  Beginning Phase 1 Design Rule Fixing  (min_path)
  ------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:04    5210.0      0.00       0.0       0.0                               -0.00  
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
    0:00:05    5211.5      0.00       0.0       0.0                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
20%...40%...60%...80%...100% done.

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 44 horizontal rows
    20 pre-routes for placement blockage/checking
    209 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:11:58 2019
****************************************
Std cell utilization: 95.31%  (20506/(21516-0))
(Non-fixed + Fixed)
Std cell utilization: 95.25%  (20233/(21516-273))
(Non-fixed only)
Chip area:            21516    sites, bbox (10.00 10.00 84.33 83.57) um
Std cell area:        20506    sites, (non-fixed:20233  fixed:273)
                      1697     cells, (non-fixed:1684   fixed:13)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      273      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       78 
Avg. std cell width:  1.75 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 44)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:11:58 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 1665 illegal cells...
Starting legalizer.
Warning: Density is 95.2% (PSYN-1010)
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:11:58 2019
****************************************

avg cell displacement:    0.577 um ( 0.35 row height)
max cell displacement:    2.352 um ( 1.41 row height)
std deviation:            0.330 um ( 0.20 row height)
number of cell moved:      1608 cells (out of 1684 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 8
  Total moveable cell area: 5142.1
  Total fixed cell area: 69.4
  Total physical cell area: 5211.5
  Core area: (10000 10000 84328 83568)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:11    5211.5      0.00       0.0       3.7                                0.00  
    0:00:12    5209.7      0.00       0.0       0.0                                0.00  
    0:00:12    5209.7      0.00       0.0       0.0                                0.00  
    0:00:12    5209.7      0.00       0.0       0.0                                0.00  
    0:00:12    5209.7      0.00       0.0       0.0                                0.00  
    0:00:12    5209.7      0.00       0.0       0.0                                0.00  
    0:00:12    5209.7      0.00       0.0       0.0                                0.00  
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 44 horizontal rows
    20 pre-routes for placement blockage/checking
    209 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:12:01 2019
****************************************
Std cell utilization: 95.27%  (20499/(21516-0))
(Non-fixed + Fixed)
Std cell utilization: 95.21%  (20226/(21516-273))
(Non-fixed only)
Chip area:            21516    sites, bbox (10.00 10.00 84.33 83.57) um
Std cell area:        20499    sites, (non-fixed:20226  fixed:273)
                      1697     cells, (non-fixed:1684   fixed:13)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      273      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       78 
Avg. std cell width:  1.73 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 44)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:12:01 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 14 illegal cells...
Starting legalizer.
Warning: Density is 95.2% (PSYN-1010)
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:12:01 2019
****************************************

avg cell displacement:    0.280 um ( 0.17 row height)
max cell displacement:    0.456 um ( 0.27 row height)
std deviation:            0.081 um ( 0.05 row height)
number of cell moved:        33 cells (out of 1684 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 5140.3
  Total fixed cell area: 69.4
  Total physical cell area: 5209.7
  Core area: (10000 10000 84328 83568)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 44 horizontal rows
    20 pre-routes for placement blockage/checking
    209 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(94328,93568). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(94328,93568). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
Routing clock nets...
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Ignore fat rule on layer M1. (ZRT-007)
Warning: Ignore fat rule on layer M2. (ZRT-007)
Warning: Ignore fat rule on layer M3. (ZRT-007)
Warning: Ignore fat rule on layer M4. (ZRT-007)
Warning: Ignore fat rule on layer M5. (ZRT-007)
Warning: Ignore fat rule on layer M6. (ZRT-007)
Warning: Ignore fat rule on layer M7. (ZRT-007)
Warning: Ignore fat rule on layer M8. (ZRT-007)
Warning: Ignore fat rule on layer M9. (ZRT-007)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Transition layer name: M8(7)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   55  Alloctr   61  Proc 2410 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,94.33,93.57)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.13
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.16
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.16
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.16
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.74
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.50
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   55  Alloctr   62  Proc 2410 
Net statistics:
Total number of nets     = 1980
Number of nets to route  = 14
Number of nets with min-layer-mode soft = 12
Number of nets with min-layer-mode soft-cost-medium = 12
Number of nets with max-layer-mode hard = 12
8 nets are partially connected,
 of which 0 are detail routed and 8 are global routed.
6 nets are fully connected,
 of which 2 are detail routed and 4 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   56  Alloctr   63  Proc 2410 
Average gCell capacity  4.89     on layer (1)    M1
Average gCell capacity  9.73     on layer (2)    M2
Average gCell capacity  9.91     on layer (3)    M3
Average gCell capacity  9.77     on layer (4)    M4
Average gCell capacity  9.89     on layer (5)    M5
Average gCell capacity  9.76     on layer (6)    M6
Average gCell capacity  9.91     on layer (7)    M7
Average gCell capacity  8.42     on layer (8)    M8
Average gCell capacity  0.46     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   MRDL
Average number of tracks per gCell 12.86         on layer (1)    M1
Average number of tracks per gCell 10.29         on layer (2)    M2
Average number of tracks per gCell 10.20         on layer (3)    M3
Average number of tracks per gCell 10.29         on layer (4)    M4
Average number of tracks per gCell 10.20         on layer (5)    M5
Average number of tracks per gCell 10.29         on layer (6)    M6
Average number of tracks per gCell 10.20         on layer (7)    M7
Average number of tracks per gCell 10.29         on layer (8)    M8
Average number of tracks per gCell 0.98  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 31360
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   56  Alloctr   63  Proc 2410 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   56  Alloctr   63  Proc 2410 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   56  Alloctr   63  Proc 2410 
Information: Using 2 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   56  Alloctr   63  Proc 2410 
Initial. Routing result:
Initial. Both Dirs: Overflow =    18 Max = 1 GRCs =    18 (0.29%)
Initial. H routing: Overflow =    18 Max = 1 (GRCs = 18) GRCs =    18 (0.57%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =    18 Max = 1 (GRCs = 18) GRCs =    18 (0.57%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 862.69
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 10.66
Initial. Layer M3 wire length = 239.57
Initial. Layer M4 wire length = 245.94
Initial. Layer M5 wire length = 71.90
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 144.16
Initial. Layer M8 wire length = 150.48
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 666
Initial. Via VIA12SQ_C count = 174
Initial. Via VIA23SQ_C count = 147
Initial. Via VIA34SQ_C count = 139
Initial. Via VIA45SQ_C count = 75
Initial. Via VIA56SQ_C count = 40
Initial. Via VIA67SQ_C count = 40
Initial. Via VIA78SQ_C count = 51
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   56  Alloctr   63  Proc 2410 
phase1. Routing result:
phase1. Both Dirs: Overflow =    18 Max = 1 GRCs =    18 (0.29%)
phase1. H routing: Overflow =    18 Max = 1 (GRCs = 18) GRCs =    18 (0.57%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =    18 Max = 1 (GRCs = 18) GRCs =    18 (0.57%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 862.69
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 10.66
phase1. Layer M3 wire length = 239.57
phase1. Layer M4 wire length = 245.94
phase1. Layer M5 wire length = 71.90
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 144.16
phase1. Layer M8 wire length = 150.48
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 666
phase1. Via VIA12SQ_C count = 174
phase1. Via VIA23SQ_C count = 147
phase1. Via VIA34SQ_C count = 139
phase1. Via VIA45SQ_C count = 75
phase1. Via VIA56SQ_C count = 40
phase1. Via VIA67SQ_C count = 40
phase1. Via VIA78SQ_C count = 51
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   56  Alloctr   63  Proc 2410 
phase2. Routing result:
phase2. Both Dirs: Overflow =    18 Max = 1 GRCs =    18 (0.29%)
phase2. H routing: Overflow =    18 Max = 1 (GRCs = 18) GRCs =    18 (0.57%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =    18 Max = 1 (GRCs = 18) GRCs =    18 (0.57%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 862.69
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 10.66
phase2. Layer M3 wire length = 239.57
phase2. Layer M4 wire length = 245.94
phase2. Layer M5 wire length = 71.90
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 144.16
phase2. Layer M8 wire length = 150.48
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 666
phase2. Via VIA12SQ_C count = 174
phase2. Via VIA23SQ_C count = 147
phase2. Via VIA34SQ_C count = 139
phase2. Via VIA45SQ_C count = 75
phase2. Via VIA56SQ_C count = 40
phase2. Via VIA67SQ_C count = 40
phase2. Via VIA78SQ_C count = 51
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   56  Alloctr   63  Proc 2410 

Congestion utilization per direction:
Average vertical track utilization   =  0.37 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization =  0.45 %
Peak    horizontal track utilization = 17.24 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   56  Alloctr   63  Proc 2410 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[GR: Done] Total (MB): Used   56  Alloctr   63  Proc 2410 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   55  Alloctr   61  Proc 2410 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'

Information: Using 2 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   51  Alloctr   58  Proc 2410 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/19      
Routed partition 2/19      
Routed partition 3/19      
Routed partition 4/19      
Routed partition 5/19      
Routed partition 6/19      
Routed partition 7/19      
Routed partition 8/19      
Routed partition 9/19      
Routed partition 10/19     
Routed partition 11/19     
Routed partition 12/19     
Routed partition 13/19     
Routed partition 14/19     
Routed partition 15/19     
Routed partition 16/19     
Routed partition 17/19     
Routed partition 18/19     
Routed partition 19/19     

Assign Vertical partitions, iteration 0
Routed partition 1/19      
Routed partition 2/19      
Routed partition 3/19      
Routed partition 4/19      
Routed partition 5/19      
Routed partition 6/19      
Routed partition 7/19      
Routed partition 8/19      
Routed partition 9/19      
Routed partition 10/19     
Routed partition 11/19     
Routed partition 12/19     
Routed partition 13/19     
Routed partition 14/19     
Routed partition 15/19     
Routed partition 16/19     
Routed partition 17/19     
Routed partition 18/19     
Routed partition 19/19     

Number of wires with overlap after iteration 0 = 162 of 560


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   54  Alloctr   61  Proc 2410 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/19      
Routed partition 2/19      
Routed partition 3/19      
Routed partition 4/19      
Routed partition 5/19      
Routed partition 6/19      
Routed partition 7/19      
Routed partition 8/19      
Routed partition 9/19      
Routed partition 10/19     
Routed partition 11/19     
Routed partition 12/19     
Routed partition 13/19     
Routed partition 14/19     
Routed partition 15/19     
Routed partition 16/19     
Routed partition 17/19     
Routed partition 18/19     
Routed partition 19/19     

Assign Vertical partitions, iteration 1
Routed partition 1/19      
Routed partition 2/19      
Routed partition 3/19      
Routed partition 4/19      
Routed partition 5/19      
Routed partition 6/19      
Routed partition 7/19      
Routed partition 8/19      
Routed partition 9/19      
Routed partition 10/19     
Routed partition 11/19     
Routed partition 12/19     
Routed partition 13/19     
Routed partition 14/19     
Routed partition 15/19     
Routed partition 16/19     
Routed partition 17/19     
Routed partition 18/19     
Routed partition 19/19     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   54  Alloctr   61  Proc 2410 

Number of wires with overlap after iteration 1 = 23 of 386


Wire length and via report:
---------------------------
Number of M1 wires: 6             : 0
Number of M2 wires: 66           VIA12SQ_C: 134
Number of M3 wires: 85           VIA23SQ_C: 130
Number of M4 wires: 91           VIA34SQ_C: 145
Number of M5 wires: 39           VIA45SQ_C: 77
Number of M6 wires: 21           VIA56SQ_C: 40
Number of M7 wires: 42           VIA67SQ_C: 41
Number of M8 wires: 36           VIA78SQ_C: 51
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 386               vias: 618

Total M1 wire length: 1.4
Total M2 wire length: 15.0
Total M3 wire length: 238.5
Total M4 wire length: 228.3
Total M5 wire length: 73.0
Total M6 wire length: 1.8
Total M7 wire length: 151.5
Total M8 wire length: 146.9
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 856.5

Longest M1 wire length: 0.5
Longest M2 wire length: 3.1
Longest M3 wire length: 46.4
Longest M4 wire length: 36.9
Longest M5 wire length: 10.5
Longest M6 wire length: 0.3
Longest M7 wire length: 32.3
Longest M8 wire length: 25.8
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   51  Alloctr   58  Proc 2410 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   58  Alloctr   64  Proc 2410 
Total number of nets = 1980, of which 0 are not extracted
Total number of open nets = 1964, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  4/36 Partitions, Violations =   0
Routed  8/36 Partitions, Violations =   0
Routed  9/36 Partitions, Violations =   0
Routed  10/36 Partitions, Violations =  0
Routed  11/36 Partitions, Violations =  5
Routed  13/36 Partitions, Violations =  5
Routed  14/36 Partitions, Violations =  5
Routed  15/36 Partitions, Violations =  5
Routed  16/36 Partitions, Violations =  5
Routed  17/36 Partitions, Violations =  0
Routed  18/36 Partitions, Violations =  0
Routed  19/36 Partitions, Violations =  0
Routed  20/36 Partitions, Violations =  0
Routed  22/36 Partitions, Violations =  0
Routed  23/36 Partitions, Violations =  0
Routed  24/36 Partitions, Violations =  0
Routed  25/36 Partitions, Violations =  0
Routed  26/36 Partitions, Violations =  0
Routed  27/36 Partitions, Violations =  0
Routed  28/36 Partitions, Violations =  0
Routed  29/36 Partitions, Violations =  0
Routed  30/36 Partitions, Violations =  0
Routed  31/36 Partitions, Violations =  0
Routed  32/36 Partitions, Violations =  0
Routed  33/36 Partitions, Violations =  0
Routed  34/36 Partitions, Violations =  0
Routed  35/36 Partitions, Violations =  0
Routed  36/36 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 0] Total (MB): Used   66  Alloctr   72  Proc 2410 

End DR iteration 0 with 36 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   51  Alloctr   58  Proc 2410 
[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   51  Alloctr   58  Proc 2410 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    908 micron
Total Number of Contacts =             610
Total Number of Wires =                334
Total Number of PtConns =              331
Total Number of Routed Wires =       334
Total Routed Wire Length =           856 micron
Total Number of Routed Contacts =       610
        Layer             M1 :          1 micron
        Layer             M2 :         31 micron
        Layer             M3 :        253 micron
        Layer             M4 :        237 micron
        Layer             M5 :         79 micron
        Layer             M6 :          8 micron
        Layer             M7 :        171 micron
        Layer             M8 :        129 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA78SQ_C :         47
        Via   VIA78SQ_C(rot) :          1
        Via        VIA67SQ_C :          1
        Via   VIA67SQ_C(rot) :         42
        Via        VIA56SQ_C :         38
        Via        VIA56BAR2 :          1
        Via        VIA45SQ_C :          9
        Via   VIA45SQ_C(rot) :         68
        Via        VIA34SQ_C :        123
        Via   VIA34SQ_C(rot) :          1
        Via        VIA34LG_C :         17
        Via   VIA23SQ_C(rot) :        128
        Via        VIA12SQ_C :        122
        Via   VIA12SQ_C(rot) :          5
        Via     VIA12SQ(rot) :          4
        Via   VIA12BAR1(rot) :          3

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 610 vias)
 
    Layer VIA1       =  0.00% (0      / 134     vias)
        Un-optimized = 100.00% (134     vias)
    Layer VIA2       =  0.00% (0      / 128     vias)
        Un-optimized = 100.00% (128     vias)
    Layer VIA3       =  0.00% (0      / 141     vias)
        Un-optimized = 100.00% (141     vias)
    Layer VIA4       =  0.00% (0      / 77      vias)
        Un-optimized = 100.00% (77      vias)
    Layer VIA5       =  0.00% (0      / 39      vias)
        Un-optimized = 100.00% (39      vias)
    Layer VIA6       =  0.00% (0      / 43      vias)
        Un-optimized = 100.00% (43      vias)
    Layer VIA7       =  0.00% (0      / 48      vias)
        Un-optimized = 100.00% (48      vias)
 
  Total double via conversion rate    =  0.00% (0 / 610 vias)
 
    Layer VIA1       =  0.00% (0      / 134     vias)
    Layer VIA2       =  0.00% (0      / 128     vias)
    Layer VIA3       =  0.00% (0      / 141     vias)
    Layer VIA4       =  0.00% (0      / 77      vias)
    Layer VIA5       =  0.00% (0      / 39      vias)
    Layer VIA6       =  0.00% (0      / 43      vias)
    Layer VIA7       =  0.00% (0      / 48      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 610 vias)
 
    Layer VIA1       =  0.00% (0      / 134     vias)
        Un-optimized = 100.00% (134     vias)
    Layer VIA2       =  0.00% (0      / 128     vias)
        Un-optimized = 100.00% (128     vias)
    Layer VIA3       =  0.00% (0      / 141     vias)
        Un-optimized = 100.00% (141     vias)
    Layer VIA4       =  0.00% (0      / 77      vias)
        Un-optimized = 100.00% (77      vias)
    Layer VIA5       =  0.00% (0      / 39      vias)
        Un-optimized = 100.00% (39      vias)
    Layer VIA6       =  0.00% (0      / 43      vias)
        Un-optimized = 100.00% (43      vias)
    Layer VIA7       =  0.00% (0      / 48      vias)
        Un-optimized = 100.00% (48      vias)
 

Total number of nets = 1980
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Routing of clock nets Successful.
RC Extraction...

  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (14/1978 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.18 0.16 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.15 0.13 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.15 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.9e-07 3.9e-07 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Report clock tree summary results after clock routing and extraction
Information: Updating graph... (UID-83)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : clock tree
Design : test_pe
Version: M-2016.12-SP2
Date   : Sun Mar 17 16:12:18 2019
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

======================= Clock Tree Summary ========================
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
clk                  108       6         13        0.0151    0.1848      0             24.6520
 
****************************************
Report : qor
Design : test_pe
Version: M-2016.12-SP2
Date   : Sun Mar 17 16:12:18 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              52.00
  Critical Path Length:          7.85
  Critical Path Slack:          32.05
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'in2reg'
  -----------------------------------
  Levels of Logic:              48.00
  Critical Path Length:          7.05
  Critical Path Slack:          37.90
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2out'
  -----------------------------------
  Levels of Logic:              55.00
  Critical Path Length:          8.55
  Critical Path Slack:          36.15
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2reg'
  -----------------------------------
  Levels of Logic:              51.00
  Critical Path Length:          7.76
  Critical Path Slack:          41.99
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         21
  Hierarchical Port Count:        835
  Leaf Cell Count:               1697
  Buf/Inv Cell Count:             252
  Buf Cell Count:                  62
  Inv Cell Count:                 190
  CT Buf/Inv Cell Count:            7
  Combinational Cell Count:      1583
  Sequential Cell Count:          114
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4175.840051
  Noncombinational Area:  1033.857812
  Buf/Inv Area:            436.619397
  Total Buffer Area:           163.16
  Total Inverter Area:         273.46
  Macro/Black Box Area:      0.000000
  Net Area:               1552.670263
  Net XLength        :       16824.82
  Net YLength        :       17545.24
  -----------------------------------
  Cell Area:              5209.697863
  Design Area:            6762.368127
  Net Length        :        34370.06


  Design Rules
  -----------------------------------
  Total Number of Nets:          1980
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ee272-tsmc40.stanford.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                7.28
  -----------------------------------------
  Overall Compile Time:                7.48
  Overall Compile Wall Clock Time:     7.64

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


Unsetting hold fix requirement...
clock_opt completed Successfully
 
****************************************
Report : clock tree
Design : test_pe
Version: M-2016.12-SP2
Date   : Sun Mar 17 16:12:19 2019
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

============ Global Skew Report ================

Clock Tree Name                : "clk"
Clock Period                   : 50.00000       
Clock Tree root pin            : "clk"
Number of Levels               : 6
Number of Sinks                : 108
Number of CT Buffers           : 6
Number of CTS added gates      : 0
Number of Preexisting Gates    : 6
Number of Preexisting Buf/Inv  : 1
Total Number of Clock Cells    : 13
Total Area of CT Buffers       : 24.65197       
Total Area of CT cells         : 69.38132       
Max Global Skew                : 0.01506   
Number of MaxTran Violators    : 0
Number of MaxCap Violators     : 0
Number of MaxFanout Violators  : 0


Operating Condition               worst
Clock global Skew                 0.015
Longest path delay                0.185
Shortest path delay               0.170

The longest path delay end pin: test_debug_data/debug_val_reg[9]/CLK
The shortest path delay end pin: test_lut/GEN_LUT[0].lut_reg[2]/CLK

The longest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
clk                                         0.000            1  0.000     0.000     0.000     r
clk                                         25.826           2  0.000     0.000     0.000     r
INVX32_LVT_G1B13I1/A                        25.826           1  0.002     0.001     0.001     r
INVX32_LVT_G1B13I1/Y                        15.422           1  0.007     0.009     0.010     f
INVX4_RVT_G1B7I1/A                          15.422           1  0.007     0.001 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : test_pe
Version: M-2016.12-SP2
Date   : Sun Mar 17 16:12:20 2019
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
        Parasitic source    : LPE
        Parasitic mode      : RealRVirtualC
        Extraction mode     : MIN_MAX
        Extraction derating : -40/25/125

Information: Percent of Arnoldi-based delays =  1.84%

  Startpoint: data0[2] (input port clocked by clk)
  Endpoint: irq (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  data0[2] (in)                                           0.00       5.00 r
  test_opt_reg_a/data_in[2] (test_opt_reg_DataWidth16_2)
                                                          0.00       5.00 r
  test_opt_reg_a/U9/Y (AO22X1_HVT)                        0.13 *     5.13 r
  test_opt_reg_a/res[2] (test_opt_reg_DataWidth16_2)      0.00       5.13 r
  test_pe_comp/op_a[2] (test_pe_comp_unq1_0)              0.00       5.13 r
  test_pe_comp/U55/Y (NBUFFX8_HVT)                        0.11 *     5.24 r
  test_pe_comp/U58/Y (INVX2_HVT)                          0.08 *     5.32 f
  test_pe_comp/test_mult_add/a[2] (test_mult_add_DataWidth16_0)
                                                          0.00       5.32 f
  test_pe_comp/test_mult_add/U465/Y (AO221X2_HVT)         0.23 *     5.55 f
  test_pe_comp/test_mult_add/U560/Y (OA222X1_HVT)         0.17 *     5.71 f
  test_pe_comp/test_mult_add/U561/SO (HADDX1_HVT)         0.17 *     5.89 r
Information: connected 7 power ports and 7 ground ports
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named test_pe_cts. (UIG-5)
1
icc_shell> source ./05_route.tcl
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Initial Route Only                    : Yes
ROPT:    Search-Repair loops                   : 40 
ROPT:    ECO Search-Repair loops               : 20 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
GART: Updated design time.
Information: Layer M1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.18 0.16 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.8e-07 4.8e-07 (RCEX-011)
GART: Transferring timing data to the router....
Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
GART: Done transferring timing data to the router.
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Running Initial Route             Sun Mar 17 16:12:39 2019

  Beginning initial routing 
  --------------------------

Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Ignore fat rule on layer M1. (ZRT-007)
Warning: Ignore fat rule on layer M2. (ZRT-007)
Warning: Ignore fat rule on layer M3. (ZRT-007)
Warning: Ignore fat rule on layer M4. (ZRT-007)
Warning: Ignore fat rule on layer M5. (ZRT-007)
Warning: Ignore fat rule on layer M6. (ZRT-007)
Warning: Ignore fat rule on layer M7. (ZRT-007)
Warning: Ignore fat rule on layer M8. (ZRT-007)
Warning: Ignore fat rule on layer M9. (ZRT-007)
Found antenna rule mode 4, diode mode 2:
        metal ratio 1000, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0  metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer M1: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M2: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M3: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M4: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M5: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M6: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M7: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M8: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M9: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 8000 50000}
        layer VIA1: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA2: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA3: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA4: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA5: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA6: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA7: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA8: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Hier-ant-prop: new = 35, old = 0
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   63  Alloctr   70  Proc 2427 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,94.33,93.57)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.13
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.16
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.16
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.16
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.74
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.50
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   64  Alloctr   71  Proc 2427 
Net statistics:
Total number of nets     = 1980
Number of nets to route  = 1964
Number of nets with min-layer-mode soft = 12
Number of nets with min-layer-mode soft-cost-medium = 12
Number of nets with max-layer-mode hard = 12
16 nets are fully connected,
 of which 16 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   65  Alloctr   72  Proc 2427 
Average gCell capacity  4.89     on layer (1)    M1
Average gCell capacity  9.73     on layer (2)    M2
Average gCell capacity  9.91     on layer (3)    M3
Average gCell capacity  9.77     on layer (4)    M4
Average gCell capacity  9.89     on layer (5)    M5
Average gCell capacity  9.76     on layer (6)    M6
Average gCell capacity  9.91     on layer (7)    M7
Average gCell capacity  8.42     on layer (8)    M8
Average gCell capacity  0.46     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 12.86         on layer (1)    M1
Average number of tracks per gCell 10.29         on layer (2)    M2
Average number of tracks per gCell 10.20         on layer (3)    M3
Average number of tracks per gCell 10.29         on layer (4)    M4
Average number of tracks per gCell 10.20         on layer (5)    M5
Average number of tracks per gCell 10.29         on layer (6)    M6
Average number of tracks per gCell 10.20         on layer (7)    M7
Average number of tracks per gCell 10.29         on layer (8)    M8
Average number of tracks per gCell 0.98  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 31360
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   65  Alloctr   72  Proc 2427 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   65  Alloctr   72  Proc 2427 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   65  Alloctr   72  Proc 2427 
Information: Using 2 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used   67  Alloctr   73  Proc 2427 
Initial. Routing result:
Initial. Both Dirs: Overflow =   229 Max = 16 GRCs =   176 (2.81%)
Initial. H routing: Overflow =    33 Max = 16 (GRCs =  1) GRCs =    30 (0.96%)
Initial. V routing: Overflow =   196 Max =  6 (GRCs =  2) GRCs =   146 (4.66%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   172 Max =  6 (GRCs =  2) GRCs =   127 (4.05%)
Initial. M3         Overflow =     8 Max =  2 (GRCs =  1) GRCs =    26 (0.83%)
Initial. M4         Overflow =    22 Max =  2 (GRCs =  5) GRCs =    18 (0.57%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.03%)
Initial. M7         Overflow =    25 Max = 16 (GRCs =  1) GRCs =     4 (0.13%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       31.7 12.8 1.47 14.1 2.04 9.44 8.35 6.95 5.55 2.46 2.65 0.19 0.22 1.82
M3       28.0 16.6 3.00 18.1 3.57 11.5 9.31 5.42 2.84 0.48 0.83 0.10 0.03 0.00
M4       41.1 27.1 3.67 15.9 1.08 4.72 2.49 1.15 0.70 0.03 1.37 0.00 0.00 0.54
M5       40.2 38.4 7.17 11.8 1.24 0.83 0.22 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       69.3 23.7 1.59 2.81 0.48 1.28 0.10 0.10 0.00 0.00 0.54 0.00 0.00 0.03
M7       86.1 12.1 0.86 0.45 0.00 0.00 0.00 0.00 0.00 0.00 0.22 0.03 0.00 0.06
M8       97.9 1.24 0.00 0.45 0.00 0.19 0.00 0.00 0.00 0.00 0.13 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    67.5 14.0 1.89 6.79 0.90 2.98 2.18 1.45 0.97 0.32 0.61 0.03 0.03 0.26


Initial. Total Wire Length = 33785.19
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 8197.08
Initial. Layer M3 wire length = 10159.07
Initial. Layer M4 wire length = 6468.30
Initial. Layer M5 wire length = 5601.59
Initial. Layer M6 wire length = 2615.72
Initial. Layer M7 wire length = 743.43
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 15378
Initial. Via VIA12SQ_C count = 6784
Initial. Via VIA23SQ_C count = 5890
Initial. Via VIA34SQ_C count = 1648
Initial. Via VIA45SQ_C count = 724
Initial. Via VIA56SQ_C count = 261
Initial. Via VIA67SQ_C count = 71
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   67  Alloctr   73  Proc 2427 
phase1. Routing result:
phase1. Both Dirs: Overflow =   108 Max = 16 GRCs =    84 (1.34%)
phase1. H routing: Overflow =    24 Max = 16 (GRCs =  1) GRCs =     9 (0.29%)
phase1. V routing: Overflow =    83 Max =  4 (GRCs =  2) GRCs =    75 (2.39%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    80 Max =  4 (GRCs =  2) GRCs =    71 (2.26%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  6) GRCs =     6 (0.19%)
phase1. M4         Overflow =     2 Max =  1 (GRCs =  2) GRCs =     4 (0.13%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =    24 Max = 16 (GRCs =  1) GRCs =     3 (0.10%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       32.0 13.4 1.59 15.4 2.26 10.2 9.18 6.41 4.30 1.34 2.68 0.06 0.22 0.73
M3       26.8 17.6 2.81 17.4 3.67 11.7 9.82 5.13 3.79 0.83 0.22 0.00 0.00 0.00
M4       38.5 25.1 3.60 17.7 1.63 5.33 3.12 1.53 1.05 0.16 2.17 0.00 0.00 0.06
M5       39.3 37.7 6.41 12.9 1.66 1.24 0.61 0.06 0.00 0.00 0.00 0.00 0.00 0.00
M6       67.7 24.9 1.43 3.09 0.26 1.75 0.22 0.06 0.00 0.00 0.54 0.00 0.00 0.00
M7       88.1 10.3 0.80 0.45 0.00 0.00 0.00 0.00 0.00 0.00 0.26 0.00 0.00 0.06
M8       97.9 1.24 0.00 0.45 0.00 0.19 0.00 0.00 0.00 0.00 0.13 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    67.0 13.8 1.77 7.18 1.01 3.25 2.44 1.40 0.97 0.25 0.64 0.01 0.02 0.09


phase1. Total Wire Length = 34123.75
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 7392.72
phase1. Layer M3 wire length = 10219.41
phase1. Layer M4 wire length = 7195.41
phase1. Layer M5 wire length = 5875.12
phase1. Layer M6 wire length = 2811.85
phase1. Layer M7 wire length = 629.24
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 16048
phase1. Via VIA12SQ_C count = 6772
phase1. Via VIA23SQ_C count = 5907
phase1. Via VIA34SQ_C count = 2133
phase1. Via VIA45SQ_C count = 855
phase1. Via VIA56SQ_C count = 320
phase1. Via VIA67SQ_C count = 61
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   67  Alloctr   73  Proc 2427 
phase2. Routing result:
phase2. Both Dirs: Overflow =    65 Max = 8 GRCs =    46 (0.73%)
phase2. H routing: Overflow =    16 Max = 8 (GRCs =  2) GRCs =     3 (0.10%)
phase2. V routing: Overflow =    49 Max = 3 (GRCs =  1) GRCs =    43 (1.37%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =    47 Max = 3 (GRCs =  1) GRCs =    41 (1.31%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.06%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =    16 Max = 8 (GRCs =  2) GRCs =     3 (0.10%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       32.2 16.3 2.49 19.8 2.49 10.0 8.32 3.54 1.59 0.10 2.17 0.00 0.00 0.86
M3       26.8 17.5 2.81 16.9 3.60 12.0 9.57 5.48 3.76 1.12 0.38 0.00 0.00 0.00
M4       38.3 25.0 3.32 17.7 1.79 5.33 3.51 1.56 1.08 0.16 2.07 0.00 0.00 0.06
M5       39.3 37.6 6.35 12.8 1.75 1.34 0.67 0.10 0.00 0.00 0.00 0.00 0.00 0.00
M6       67.3 24.8 1.43 3.32 0.26 1.72 0.22 0.10 0.00 0.00 0.70 0.00 0.00 0.00
M7       88.0 10.3 0.77 0.48 0.00 0.00 0.00 0.00 0.00 0.00 0.26 0.00 0.00 0.06
M8       97.9 1.24 0.00 0.45 0.00 0.19 0.00 0.00 0.00 0.00 0.13 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    67.0 14.1 1.83 7.62 1.05 3.26 2.37 1.15 0.69 0.15 0.61 0.00 0.00 0.11


phase2. Total Wire Length = 34208.37
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 7364.04
phase2. Layer M3 wire length = 10253.10
phase2. Layer M4 wire length = 7214.10
phase2. Layer M5 wire length = 5904.07
phase2. Layer M6 wire length = 2842.16
phase2. Layer M7 wire length = 630.91
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 16114
phase2. Via VIA12SQ_C count = 6772
phase2. Via VIA23SQ_C count = 5916
phase2. Via VIA34SQ_C count = 2160
phase2. Via VIA45SQ_C count = 871
phase2. Via VIA56SQ_C count = 332
phase2. Via VIA67SQ_C count = 63
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used   67  Alloctr   73  Proc 2427 
phase3. Routing result:
phase3. Both Dirs: Overflow =    65 Max = 8 GRCs =    47 (0.75%)
phase3. H routing: Overflow =    16 Max = 8 (GRCs =  2) GRCs =     3 (0.10%)
phase3. V routing: Overflow =    49 Max = 3 (GRCs =  1) GRCs =    44 (1.40%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =    47 Max = 3 (GRCs =  1) GRCs =    42 (1.34%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.06%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =    16 Max = 8 (GRCs =  2) GRCs =     3 (0.10%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       32.1 16.3 2.39 19.8 2.52 10.0 8.39 3.67 1.50 0.10 2.10 0.00 0.00 0.86
M3       26.8 17.5 2.77 16.8 3.57 12.0 9.47 5.58 3.83 1.12 0.38 0.00 0.00 0.00
M4       38.2 25.1 3.38 17.5 1.85 5.55 3.48 1.59 1.05 0.16 2.01 0.00 0.00 0.06
M5       39.1 37.9 6.12 12.9 1.69 1.37 0.67 0.10 0.00 0.00 0.00 0.00 0.00 0.00
M6       66.9 25.2 1.50 3.32 0.26 1.72 0.22 0.10 0.00 0.00 0.70 0.00 0.00 0.00
M7       88.0 10.3 0.77 0.48 0.00 0.00 0.00 0.00 0.00 0.00 0.26 0.00 0.00 0.06
M8       97.9 1.24 0.00 0.45 0.00 0.19 0.00 0.00 0.00 0.00 0.13 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    66.9 14.2 1.80 7.60 1.05 3.30 2.36 1.17 0.68 0.15 0.59 0.00 0.00 0.11


phase3. Total Wire Length = 34231.58
phase3. Layer M1 wire length = 0.00
phase3. Layer M2 wire length = 7349.75
phase3. Layer M3 wire length = 10257.51
phase3. Layer M4 wire length = 7218.58
phase3. Layer M5 wire length = 5919.29
phase3. Layer M6 wire length = 2855.55
phase3. Layer M7 wire length = 630.91
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 16131
phase3. Via VIA12SQ_C count = 6772
phase3. Via VIA23SQ_C count = 5917
phase3. Via VIA34SQ_C count = 2166
phase3. Via VIA45SQ_C count = 879
phase3. Via VIA56SQ_C count = 334
phase3. Via VIA67SQ_C count = 63
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used    2  Alloctr    3  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   67  Alloctr   73  Proc 2427 

Congestion utilization per direction:
Average vertical track utilization   = 13.53 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 13.13 %
Peak    horizontal track utilization = 100.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   66  Alloctr   73  Proc 2427 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[GR: Done] Stage (MB): Used    3  Alloctr    3  Proc    0 
[GR: Done] Total (MB): Used   66  Alloctr   73  Proc 2427 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Global Routing] Total (MB): Used   65  Alloctr   72  Proc 2427 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 2 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   66  Alloctr   72  Proc 2427 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/19      
Routed partition 2/19      
Routed partition 3/19      
Routed partition 4/19      
Routed partition 5/19      
Routed partition 6/19      
Routed partition 7/19      
Routed partition 8/19      
Routed partition 9/19      
Routed partition 10/19     
Routed partition 11/19     
Routed partition 12/19     
Routed partition 13/19     
Routed partition 14/19     
Routed partition 15/19     
Routed partition 16/19     
Routed partition 17/19     
Routed partition 18/19     
Routed partition 19/19     

Assign Vertical partitions, iteration 0
Routed partition 1/19      
Routed partition 2/19      
Routed partition 3/19      
Routed partition 4/19      
Routed partition 5/19      
Routed partition 6/19      
Routed partition 7/19      
Routed partition 8/19      
Routed partition 9/19      
Routed partition 10/19     
Routed partition 11/19     
Routed partition 12/19     
Routed partition 13/19     
Routed partition 14/19     
Routed partition 15/19     
Routed partition 16/19     
Routed partition 17/19     
Routed partition 18/19     
Routed partition 19/19     

Number of wires with overlap after iteration 0 = 19260 of 23824


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   70  Alloctr   76  Proc 2427 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/19      
Routed partition 2/19      
Routed partition 3/19      
Routed partition 4/19      
Routed partition 5/19      
Routed partition 6/19      
Routed partition 7/19      
Routed partition 8/19      
Routed partition 9/19      
Routed partition 10/19     
Routed partition 11/19     
Routed partition 12/19     
Routed partition 13/19     
Routed partition 14/19     
Routed partition 15/19     
Routed partition 16/19     
Routed partition 17/19     
Routed partition 18/19     
Routed partition 19/19     

Assign Vertical partitions, iteration 1
Routed partition 1/19      
Routed partition 2/19      
Routed partition 3/19      
Routed partition 4/19      
Routed partition 5/19      
Routed partition 6/19      
Routed partition 7/19      
Routed partition 8/19      
Routed partition 9/19      
Routed partition 10/19     
Routed partition 11/19     
Routed partition 12/19     
Routed partition 13/19     
Routed partition 14/19     
Routed partition 15/19     
Routed partition 16/19     
Routed partition 17/19     
Routed partition 18/19     
Routed partition 19/19     

[Track Assign: Iteration 1] Elapsed real time: 0:00:02 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   70  Alloctr   77  Proc 2427 

Number of wires with overlap after iteration 1 = 11356 of 17195


Wire length and via report:
---------------------------
Number of M1 wires: 1220                  : 0
Number of M2 wires: 8158                 VIA12SQ_C: 7247
Number of M3 wires: 5327                 VIA23SQ_C: 7542
Number of M4 wires: 1641                 VIA34SQ_C: 2497
Number of M5 wires: 618                  VIA45SQ_C: 934
Number of M6 wires: 198                  VIA56SQ_C: 345
Number of M7 wires: 33           VIA67SQ_C: 62
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 17195             vias: 18627

Total M1 wire length: 299.7
Total M2 wire length: 7654.4
Total M3 wire length: 10542.5
Total M4 wire length: 7251.4
Total M5 wire length: 5941.6
Total M6 wire length: 2836.5
Total M7 wire length: 600.1
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 35126.1

Longest M1 wire length: 1.4
Longest M2 wire length: 51.0
Longest M3 wire length: 70.5
Longest M4 wire length: 47.9
Longest M5 wire length: 75.5
Longest M6 wire length: 57.2
Longest M7 wire length: 55.3
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:02 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[Track Assign: Done] Stage (MB): Used    0  Alloctr    1  Proc    0 
[Track Assign: Done] Total (MB): Used   65  Alloctr   73  Proc 2427 

        There were 60 out of 7158 pins with no spots.

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    8  Alloctr    7  Proc    0 
[Dr init] Total (MB): Used   74  Alloctr   81  Proc 2427 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 1980, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 0: uniform partition
Routed  1/36 Partitions, Violations =   4
Routed  2/36 Partitions, Violations =   8
Routed  3/36 Partitions, Violations =   38
Routed  4/36 Partitions, Violations =   53
Routed  5/36 Partitions, Violations =   56
Routed  6/36 Partitions, Violations =   46
Routed  7/36 Partitions, Violations =   74
Routed  8/36 Partitions, Violations =   68
Routed  9/36 Partitions, Violations =   68
Routed  10/36 Partitions, Violations =  89
Routed  11/36 Partitions, Violations =  92
Routed  12/36 Partitions, Violations =  73
Routed  13/36 Partitions, Violations =  78
Routed  14/36 Partitions, Violations =  88
Routed  15/36 Partitions, Violations =  64
Routed  16/36 Partitions, Violations =  64
Routed  17/36 Partitions, Violations =  64
Routed  18/36 Partitions, Violations =  123
Routed  19/36 Partitions, Violations =  123
Routed  20/36 Partitions, Violations =  129
Routed  21/36 Partitions, Violations =  119
Routed  22/36 Partitions, Violations =  134
Routed  23/36 Partitions, Violations =  134
Routed  24/36 Partitions, Violations =  147
Routed  25/36 Partitions, Violations =  147
Routed  26/36 Partitions, Violations =  115
Routed  27/36 Partitions, Violations =  115
Routed  28/36 Partitions, Violations =  115
Routed  29/36 Partitions, Violations =  155
Routed  30/36 Partitions, Violations =  143
Routed  31/36 Partitions, Violations =  165
Routed  32/36 Partitions, Violations =  121
Routed  33/36 Partitions, Violations =  71
Routed  34/36 Partitions, Violations =  53
Routed  35/36 Partitions, Violations =  33
Routed  36/36 Partitions, Violations =  19

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      19
        @@@@ Total number of instance ports with antenna violations =   0

        Diff net spacing : 2
        End of line enclosure : 10
        Less than minimum area : 2
        Same net spacing : 2
        Short : 2
        Internal-only types : 1

[Iter 0] Elapsed real time: 0:00:25 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:33 total=0:00:33
[Iter 0] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 0] Total (MB): Used   82  Alloctr   89  Proc 2427 

End DR iteration 0 with 36 parts

Start DR iteration 1: non-uniform partition
Routed  1/9 Partitions, Violations =    12
Routed  2/9 Partitions, Violations =    12
Routed  3/9 Partitions, Violations =    8
Routed  4/9 Partitions, Violations =    11
Routed  5/9 Partitions, Violations =    8
Routed  6/9 Partitions, Violations =    6
Routed  7/9 Partitions, Violations =    5
Routed  8/9 Partitions, Violations =    3
Routed  9/9 Partitions, Violations =    4

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      4
        @@@@ Total number of instance ports with antenna violations =   0

        End of line enclosure : 4

[Iter 1] Elapsed real time: 0:00:26 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:34 total=0:00:34
[Iter 1] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 1] Total (MB): Used   82  Alloctr   89  Proc 2427 

End DR iteration 1 with 9 parts

Start DR iteration 2: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 2] Elapsed real time: 0:00:26 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:34 total=0:00:34
[Iter 2] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 2] Total (MB): Used   82  Alloctr   89  Proc 2427 

End DR iteration 2 with 2 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:26 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:34 total=0:00:34
[DR] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR] Total (MB): Used   67  Alloctr   74  Proc 2427 

DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    36781 micron
Total Number of Contacts =             18178
Total Number of Wires =                17694
Total Number of PtConns =              3797
Total Number of Routed Wires =       17694
Total Routed Wire Length =           36308 micron
Total Number of Routed Contacts =       18178
        Layer               M1 :        205 micron
        Layer               M2 :       8070 micron
        Layer               M3 :      11072 micron
        Layer               M4 :       7973 micron
        Layer               M5 :       5800 micron
        Layer               M6 :       2762 micron
        Layer               M7 :        770 micron
        Layer               M8 :        129 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via          VIA78SQ_C :         47
        Via     VIA78SQ_C(rot) :          1
        Via          VIA67SQ_C :          1
        Via     VIA67SQ_C(rot) :        101
        Via          VIA56SQ_C :        339
        Via            VIA56SQ :          1
        Via          VIA56BAR2 :          1
        Via          VIA45SQ_C :         10
        Via     VIA45SQ_C(rot) :        879
        Via          VIA34SQ_C :       2554
        Via     VIA34SQ_C(rot) :         18
        Via          VIA34LG_C :         17
        Via            VIA34SQ :          1
        Via          VIA23SQ_C :         33
        Via     VIA23SQ_C(rot) :       7013
        Via            VIA23SQ :          7
        Via       VIA23SQ(rot) :          5
        Via          VIA12SQ_C :       6056
        Via     VIA12SQ_C(rot) :        883
        Via   VIA12BAR1_C(rot) :          1
        Via            VIA12SQ :         21
        Via       VIA12SQ(rot) :        182
        Via          VIA12BAR1 :          2
        Via     VIA12BAR1(rot) :          5

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 18178 vias)
 
    Layer VIA1       =  0.00% (0      / 7150    vias)
        Un-optimized = 100.00% (7150    vias)
    Layer VIA2       =  0.00% (0      / 7058    vias)
        Un-optimized = 100.00% (7058    vias)
    Layer VIA3       =  0.00% (0      / 2590    vias)
        Un-optimized = 100.00% (2590    vias)
    Layer VIA4       =  0.00% (0      / 889     vias)
        Un-optimized = 100.00% (889     vias)
    Layer VIA5       =  0.00% (0      / 341     vias)
        Un-optimized = 100.00% (341     vias)
    Layer VIA6       =  0.00% (0      / 102     vias)
        Un-optimized = 100.00% (102     vias)
    Layer VIA7       =  0.00% (0      / 48      vias)
        Un-optimized = 100.00% (48      vias)
 
  Total double via conversion rate    =  0.00% (0 / 18178 vias)
 
    Layer VIA1       =  0.00% (0      / 7150    vias)
    Layer VIA2       =  0.00% (0      / 7058    vias)
    Layer VIA3       =  0.00% (0      / 2590    vias)
    Layer VIA4       =  0.00% (0      / 889     vias)
    Layer VIA5       =  0.00% (0      / 341     vias)
    Layer VIA6       =  0.00% (0      / 102     vias)
    Layer VIA7       =  0.00% (0      / 48      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 18178 vias)
 
    Layer VIA1       =  0.00% (0      / 7150    vias)
        Un-optimized = 100.00% (7150    vias)
    Layer VIA2       =  0.00% (0      / 7058    vias)
        Un-optimized = 100.00% (7058    vias)
    Layer VIA3       =  0.00% (0      / 2590    vias)
        Un-optimized = 100.00% (2590    vias)
    Layer VIA4       =  0.00% (0      / 889     vias)
        Un-optimized = 100.00% (889     vias)
    Layer VIA5       =  0.00% (0      / 341     vias)
        Un-optimized = 100.00% (341     vias)
    Layer VIA6       =  0.00% (0      / 102     vias)
        Un-optimized = 100.00% (102     vias)
    Layer VIA7       =  0.00% (0      / 48      vias)
        Un-optimized = 100.00% (48      vias)
 

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   74  Alloctr   81  Proc 2427 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12SQ_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA23SQ_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23SQ_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR1_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR1_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR2_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR2_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23LG_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23LG_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23SQ    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23SQ(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR1    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR1(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR2    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR2(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23LG    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23LG(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA34SQ_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34SQ_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR1_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR1_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR2_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR2_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34LG_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34LG_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34SQ    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34SQ(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR1    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR1(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR2    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR2(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34LG    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34LG(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA45SQ_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45SQ_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR1_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR1_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR2_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR2_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45LG_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45LG_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45SQ    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45SQ(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR1    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR1(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR2    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR2(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45LG    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45LG(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA56SQ_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56SQ_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA67SQ_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67SQ_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR1_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR1_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR2_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR2_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67LG_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67LG_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67SQ    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67SQ(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR1    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR1(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR2    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR2(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67LG    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67LG(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA78SQ_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78SQ_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR1_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR1_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR2_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR2_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78LG_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78LG_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78SQ    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78SQ(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR1    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR1(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR2    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR2(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78LG    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78LG(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA89_C    -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

     VIA89_C(r) -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

       VIA89    -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

       VIA89(r) -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

     VIA9RDL    -> VIA9RDL_2x1    VIA9RDL_1x2   



        There were 60 out of 7158 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Technology Processing] Total (MB): Used   75  Alloctr   82  Proc 2427 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    8
Routed  2/4 Partitions, Violations =    9
Routed  3/4 Partitions, Violations =    10
Routed  4/4 Partitions, Violations =    10

RedundantVia finished with 10 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      10
        End of line enclosure : 8
        Less than minimum width : 1
        Same net spacing : 1


Total Wire Length =                    36265 micron
Total Number of Contacts =             18173
Total Number of Wires =                18342
Total Number of PtConns =              1541
Total Number of Routed Wires =       18342
Total Routed Wire Length =           36141 micron
Total Number of Routed Contacts =       18173
        Layer                 M1 :        204 micron
        Layer                 M2 :       7759 micron
        Layer                 M3 :      10945 micron
        Layer                 M4 :       7926 micron
        Layer                 M5 :       5779 micron
        Layer                 M6 :       2755 micron
        Layer                 M7 :        768 micron
        Layer                 M8 :        128 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via     VIA78SQ(rot)_1x2 :          6
        Via          VIA78SQ_2x1 :         42
        Via     VIA67SQ(rot)_1x2 :         98
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          2
        Via     VIA56SQ(rot)_1x2 :         26
        Via          VIA56SQ_2x1 :        313
        Via       VIA45SQ_C(rot) :          6
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via     VIA45SQ(rot)_1x2 :        803
        Via          VIA45SQ_2x1 :         79
        Via            VIA34SQ_C :         53
        Via       VIA34SQ_C(rot) :          2
        Via        VIA34SQ_C_1x2 :          3
        Via        VIA34SQ_C_2x1 :          2
        Via     VIA34SQ(rot)_1x2 :        362
        Via          VIA34SQ_2x1 :       2165
        Via            VIA23SQ_C :          5
        Via       VIA23SQ_C(rot) :         95
        Via   VIA23SQ_C(rot)_1x2 :         10
        Via        VIA23SQ_C_2x1 :          1
        Via        VIA23SQ_C_1x2 :         24
        Via   VIA23SQ_C(rot)_2x1 :         64
        Via     VIA23SQ(rot)_1x2 :       5135
        Via          VIA23SQ_2x1 :       1722
        Via            VIA12SQ_C :        589
        Via       VIA12SQ_C(rot) :        127
        Via              VIA12SQ :          2
        Via         VIA12SQ(rot) :         25
        Via        VIA12SQ_C_1x2 :        342
        Via   VIA12SQ_C(rot)_2x1 :        120
        Via   VIA12SQ_C(rot)_1x2 :         24
        Via        VIA12SQ_C_2x1 :        403
        Via          VIA12SQ_1x2 :          6
        Via     VIA12SQ(rot)_2x1 :         26
        Via     VIA12SQ(rot)_1x2 :       2201
        Via          VIA12SQ_2x1 :       3285

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 95.01% (17267 / 18173 vias)
 
    Layer VIA1       = 89.61% (6407   / 7150    vias)
        Weight 1     = 89.61% (6407    vias)
        Un-optimized = 10.39% (743     vias)
    Layer VIA2       = 98.58% (6956   / 7056    vias)
        Weight 1     = 98.58% (6956    vias)
        Un-optimized =  1.42% (100     vias)
    Layer VIA3       = 97.87% (2532   / 2587    vias)
        Weight 1     = 97.87% (2532    vias)
        Un-optimized =  2.13% (55      vias)
    Layer VIA4       = 99.33% (883    / 889     vias)
        Weight 1     = 99.33% (883     vias)
        Un-optimized =  0.67% (6       vias)
    Layer VIA5       = 99.41% (339    / 341     vias)
        Weight 1     = 99.41% (339     vias)
        Un-optimized =  0.59% (2       vias)
    Layer VIA6       = 100.00% (102    / 102     vias)
        Weight 1     = 100.00% (102     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 95.01% (17267 / 18173 vias)
 
    Layer VIA1       = 89.61% (6407   / 7150    vias)
    Layer VIA2       = 98.58% (6956   / 7056    vias)
    Layer VIA3       = 97.87% (2532   / 2587    vias)
    Layer VIA4       = 99.33% (883    / 889     vias)
    Layer VIA5       = 99.41% (339    / 341     vias)
    Layer VIA6       = 100.00% (102    / 102     vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 95.01% (17267 / 18173 vias)
 
    Layer VIA1       = 89.61% (6407   / 7150    vias)
        Weight 1     = 89.61% (6407    vias)
        Un-optimized = 10.39% (743     vias)
    Layer VIA2       = 98.58% (6956   / 7056    vias)
        Weight 1     = 98.58% (6956    vias)
        Un-optimized =  1.42% (100     vias)
    Layer VIA3       = 97.87% (2532   / 2587    vias)
        Weight 1     = 97.87% (2532    vias)
        Un-optimized =  2.13% (55      vias)
    Layer VIA4       = 99.33% (883    / 889     vias)
        Weight 1     = 99.33% (883     vias)
        Un-optimized =  0.67% (6       vias)
    Layer VIA5       = 99.41% (339    / 341     vias)
        Weight 1     = 99.41% (339     vias)
        Un-optimized =  0.59% (2       vias)
    Layer VIA6       = 100.00% (102    / 102     vias)
        Weight 1     = 100.00% (102     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:00:22 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:21 total=0:00:22
[RedundantVia] Stage (MB): Used   16  Alloctr   16  Proc   60 
[RedundantVia] Total (MB): Used   84  Alloctr   91  Proc 2488 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:48 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:56 total=0:00:56
[Dr init] Stage (MB): Used   18  Alloctr   17  Proc   60 
[Dr init] Total (MB): Used   84  Alloctr   91  Proc 2488 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 1980, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 1: non-uniform partition
Routed  1/10 Partitions, Violations =   9
Routed  2/10 Partitions, Violations =   8
Routed  3/10 Partitions, Violations =   6
Routed  4/10 Partitions, Violations =   5
Routed  5/10 Partitions, Violations =   5
Routed  6/10 Partitions, Violations =   3
Routed  7/10 Partitions, Violations =   2
Routed  8/10 Partitions, Violations =   2
Routed  9/10 Partitions, Violations =   1
Routed  10/10 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 1] Elapsed real time: 0:00:49 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:57 total=0:00:57
[Iter 1] Stage (MB): Used   26  Alloctr   25  Proc   60 
[Iter 1] Total (MB): Used   92  Alloctr   99  Proc 2488 

End DR iteration 1 with 10 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:49 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:57 total=0:00:57
[DR] Stage (MB): Used   11  Alloctr   11  Proc   60 
[DR] Total (MB): Used   77  Alloctr   84  Proc 2488 
[DR: Done] Elapsed real time: 0:00:49 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:57 total=0:00:57
[DR: Done] Stage (MB): Used    4  Alloctr    3  Proc   60 
[DR: Done] Total (MB): Used   69  Alloctr   76  Proc 2488 

        There were 60 out of 7158 pins with no spots.

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Dr init] Elapsed real time: 0:00:49 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:57 total=0:00:58
[Dr init] Stage (MB): Used   11  Alloctr   11  Proc   60 
[Dr init] Total (MB): Used   77  Alloctr   84  Proc 2488 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 1980, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 0: uniform partition
Routed  1/36 Partitions, Violations =   0
Routed  2/36 Partitions, Violations =   1
Routed  3/36 Partitions, Violations =   7
Routed  4/36 Partitions, Violations =   8
Routed  5/36 Partitions, Violations =   2
Routed  6/36 Partitions, Violations =   12
Routed  7/36 Partitions, Violations =   14
Routed  8/36 Partitions, Violations =   10
Routed  9/36 Partitions, Violations =   9
Routed  10/36 Partitions, Violations =  9
Routed  11/36 Partitions, Violations =  9
Routed  12/36 Partitions, Violations =  15
Routed  13/36 Partitions, Violations =  15
Routed  14/36 Partitions, Violations =  14
Routed  15/36 Partitions, Violations =  15
Routed  16/36 Partitions, Violations =  26
Routed  17/36 Partitions, Violations =  26
Routed  18/36 Partitions, Violations =  26
Routed  19/36 Partitions, Violations =  27
Routed  20/36 Partitions, Violations =  31
Routed  21/36 Partitions, Violations =  31
Routed  22/36 Partitions, Violations =  32
Routed  23/36 Partitions, Violations =  32
Routed  24/36 Partitions, Violations =  34
Routed  25/36 Partitions, Violations =  34
Routed  26/36 Partitions, Violations =  34
Routed  27/36 Partitions, Violations =  34
Routed  28/36 Partitions, Violations =  34
Routed  29/36 Partitions, Violations =  35
Routed  30/36 Partitions, Violations =  35
Routed  31/36 Partitions, Violations =  35
Routed  32/36 Partitions, Violations =  39
Routed  33/36 Partitions, Violations =  62
Routed  34/36 Partitions, Violations =  78
Routed  35/36 Partitions, Violations =  100
Routed  36/36 Partitions, Violations =  134

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      152
        @@@@ Total number of instance ports with antenna violations =   0

        Diff net spacing : 15
        Diff net via-cut spacing : 19
        End of line enclosure : 39
        Less than minimum area : 1
        Same net spacing : 2
        Short : 37
        Internal-only types : 39

[Iter 0] Elapsed real time: 0:02:18 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:02:59 total=0:02:59
[Iter 0] Stage (MB): Used   19  Alloctr   19  Proc   60 
[Iter 0] Total (MB): Used   85  Alloctr   92  Proc 2488 

End DR iteration 0 with 36 parts

Start DR iteration 1: non-uniform partition
Routed  1/28 Partitions, Violations =   115
Routed  2/28 Partitions, Violations =   105
Routed  3/28 Partitions, Violations =   69
Routed  4/28 Partitions, Violations =   109
Routed  5/28 Partitions, Violations =   109
Routed  6/28 Partitions, Violations =   112
Routed  7/28 Partitions, Violations =   112
Routed  8/28 Partitions, Violations =   112
Routed  9/28 Partitions, Violations =   112
Routed  10/28 Partitions, Violations =  112
Routed  11/28 Partitions, Violations =  112
Routed  12/28 Partitions, Violations =  110
Routed  13/28 Partitions, Violations =  110
Routed  14/28 Partitions, Violations =  110
Routed  15/28 Partitions, Violations =  110
Routed  16/28 Partitions, Violations =  110
Routed  17/28 Partitions, Violations =  109
Routed  18/28 Partitions, Violations =  109
Routed  19/28 Partitions, Violations =  112
Routed  20/28 Partitions, Violations =  108
Routed  21/28 Partitions, Violations =  108
Routed  22/28 Partitions, Violations =  108
Routed  23/28 Partitions, Violations =  108
Routed  24/28 Partitions, Violations =  107
Routed  25/28 Partitions, Violations =  106
Routed  26/28 Partitions, Violations =  106
Routed  27/28 Partitions, Violations =  106
Routed  28/28 Partitions, Violations =  105

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      107
        @@@@ Total number of instance ports with antenna violations =   0

        Diff net spacing : 22
        Diff net via-cut spacing : 19
        End of line enclosure : 23
        Same net spacing : 2
        Short : 39
        Internal-only types : 2

[Iter 1] Elapsed real time: 0:02:25 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:03:07 total=0:03:07
[Iter 1] Stage (MB): Used   19  Alloctr   19  Proc   60 
[Iter 1] Total (MB): Used   85  Alloctr   92  Proc 2488 

End DR iteration 1 with 28 parts

Start DR iteration 2: non-uniform partition
Routed  1/12 Partitions, Violations =   106
Routed  2/12 Partitions, Violations =   91
Routed  3/12 Partitions, Violations =   101
Routed  4/12 Partitions, Violations =   95
Routed  5/12 Partitions, Violations =   93
Routed  6/12 Partitions, Violations =   93
Routed  7/12 Partitions, Violations =   91
Routed  8/12 Partitions, Violations =   94
Routed  9/12 Partitions, Violations =   93
Routed  10/12 Partitions, Violations =  92
Routed  11/12 Partitions, Violations =  92
Routed  12/12 Partitions, Violations =  92

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      97
        @@@@ Total number of instance ports with antenna violations =   0

        Diff net spacing : 14
        Diff net via-cut spacing : 18
        End of line enclosure : 19
        Same net spacing : 1
        Short : 40
        Internal-only types : 5

[Iter 2] Elapsed real time: 0:02:34 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:03:17 total=0:03:17
[Iter 2] Stage (MB): Used   19  Alloctr   19  Proc   60 
[Iter 2] Total (MB): Used   85  Alloctr   92  Proc 2488 

End DR iteration 2 with 12 parts

Start DR iteration 3: non-uniform partition
Routed  1/9 Partitions, Violations =    85
Routed  2/9 Partitions, Violations =    71
Routed  3/9 Partitions, Violations =    36
Routed  4/9 Partitions, Violations =    8
Routed  5/9 Partitions, Violations =    4
Routed  6/9 Partitions, Violations =    4
Routed  7/9 Partitions, Violations =    1
Routed  8/9 Partitions, Violations =    0
Routed  9/9 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 3] Elapsed real time: 0:02:37 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:03:19 total=0:03:19
[Iter 3] Stage (MB): Used   19  Alloctr   19  Proc   60 
[Iter 3] Total (MB): Used   85  Alloctr   92  Proc 2488 

End DR iteration 3 with 9 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:02:37 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:03:19 total=0:03:19
[DR] Stage (MB): Used    5  Alloctr    4  Proc   60 
[DR] Total (MB): Used   70  Alloctr   77  Proc 2488 

DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    36421 micron
Total Number of Contacts =             18203
Total Number of Wires =                18800
Total Number of PtConns =              1334
Total Number of Routed Wires =       18800
Total Routed Wire Length =           36314 micron
Total Number of Routed Contacts =       18203
        Layer                 M1 :        187 micron
        Layer                 M2 :       7585 micron
        Layer                 M3 :      10864 micron
        Layer                 M4 :       8258 micron
        Layer                 M5 :       5858 micron
        Layer                 M6 :       2768 micron
        Layer                 M7 :        773 micron
        Layer                 M8 :        128 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via     VIA78SQ(rot)_1x2 :          5
        Via          VIA78SQ_2x1 :         43
        Via     VIA67SQ(rot)_1x2 :        102
        Via          VIA67SQ_2x1 :          4
        Via     VIA56SQ(rot)_1x2 :         24
        Via          VIA56SQ_2x1 :        320
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via   VIA45SQ_C(rot)_2x1 :          2
        Via     VIA45SQ(rot)_1x2 :        884
        Via          VIA45SQ_2x1 :         68
        Via       VIA34SQ_C(rot) :          3
        Via        VIA34SQ_C_1x2 :          3
        Via        VIA34SQ_C_2x1 :          3
        Via     VIA34SQ(rot)_1x2 :        332
        Via          VIA34SQ_2x1 :       2427
        Via              VIA23SQ :          1
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via        VIA23SQ_C_2x1 :          1
        Via        VIA23SQ_C_1x2 :         20
        Via   VIA23SQ_C(rot)_2x1 :         67
        Via     VIA23SQ(rot)_1x2 :       5207
        Via          VIA23SQ_2x1 :       1533
        Via            VIA12SQ_C :        418
        Via       VIA12SQ_C(rot) :         59
        Via        VIA12SQ_C_1x2 :        305
        Via   VIA12SQ_C(rot)_2x1 :        114
        Via   VIA12SQ_C(rot)_1x2 :         25
        Via        VIA12SQ_C_2x1 :        364
        Via          VIA12SQ_1x2 :          4
        Via     VIA12SQ(rot)_2x1 :         24
        Via     VIA12SQ(rot)_1x2 :       2102
        Via          VIA12SQ_2x1 :       3729

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.36% (17722 / 18203 vias)
 
    Layer VIA1       = 93.32% (6667   / 7144    vias)
        Weight 1     = 93.32% (6667    vias)
        Un-optimized =  6.68% (477     vias)
    Layer VIA2       = 99.99% (6837   / 6838    vias)
        Weight 1     = 99.99% (6837    vias)
        Un-optimized =  0.01% (1       vias)
    Layer VIA3       = 99.89% (2765   / 2768    vias)
        Weight 1     = 99.89% (2765    vias)
        Un-optimized =  0.11% (3       vias)
    Layer VIA4       = 100.00% (955    / 955     vias)
        Weight 1     = 100.00% (955     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (344    / 344     vias)
        Weight 1     = 100.00% (344     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (106    / 106     vias)
        Weight 1     = 100.00% (106     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.36% (17722 / 18203 vias)
 
    Layer VIA1       = 93.32% (6667   / 7144    vias)
    Layer VIA2       = 99.99% (6837   / 6838    vias)
    Layer VIA3       = 99.89% (2765   / 2768    vias)
    Layer VIA4       = 100.00% (955    / 955     vias)
    Layer VIA5       = 100.00% (344    / 344     vias)
    Layer VIA6       = 100.00% (106    / 106     vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 97.36% (17722 / 18203 vias)
 
    Layer VIA1       = 93.32% (6667   / 7144    vias)
        Weight 1     = 93.32% (6667    vias)
        Un-optimized =  6.68% (477     vias)
    Layer VIA2       = 99.99% (6837   / 6838    vias)
        Weight 1     = 99.99% (6837    vias)
        Un-optimized =  0.01% (1       vias)
    Layer VIA3       = 99.89% (2765   / 2768    vias)
        Weight 1     = 99.89% (2765    vias)
        Un-optimized =  0.11% (3       vias)
    Layer VIA4       = 100.00% (955    / 955     vias)
        Weight 1     = 100.00% (955     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (344    / 344     vias)
        Weight 1     = 100.00% (344     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (106    / 106     vias)
        Weight 1     = 100.00% (106     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   77  Alloctr   84  Proc 2488 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12SQ_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA23SQ_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23SQ_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR1_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR1_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR2_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR2_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23LG_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23LG_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23SQ    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23SQ(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR1    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR1(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR2    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR2(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23LG    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23LG(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA34SQ_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34SQ_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR1_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR1_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR2_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR2_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34LG_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34LG_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34SQ    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34SQ(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR1    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR1(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR2    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR2(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34LG    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34LG(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA45SQ_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45SQ_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR1_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR1_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR2_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR2_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45LG_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45LG_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45SQ    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45SQ(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR1    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR1(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR2    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR2(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45LG    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45LG(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA56SQ_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56SQ_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA67SQ_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67SQ_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR1_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR1_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR2_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR2_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67LG_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67LG_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67SQ    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67SQ(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR1    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR1(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR2    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR2(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67LG    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67LG(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA78SQ_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78SQ_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR1_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR1_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR2_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR2_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78LG_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78LG_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78SQ    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78SQ(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR1    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR1(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR2    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR2(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78LG    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78LG(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA89_C    -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

     VIA89_C(r) -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

       VIA89    -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

       VIA89(r) -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

     VIA9RDL    -> VIA9RDL_2x1    VIA9RDL_1x2   



        There were 60 out of 7158 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Technology Processing] Total (MB): Used   78  Alloctr   85  Proc 2488 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    3
Routed  2/4 Partitions, Violations =    3
Routed  3/4 Partitions, Violations =    3
Routed  4/4 Partitions, Violations =    3

RedundantVia finished with 3 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        End of line enclosure : 2
        Less than minimum width : 1


Total Wire Length =                    36417 micron
Total Number of Contacts =             18203
Total Number of Wires =                18844
Total Number of PtConns =              1331
Total Number of Routed Wires =       18844
Total Routed Wire Length =           36311 micron
Total Number of Routed Contacts =       18203
        Layer                 M1 :        188 micron
        Layer                 M2 :       7581 micron
        Layer                 M3 :      10863 micron
        Layer                 M4 :       8258 micron
        Layer                 M5 :       5858 micron
        Layer                 M6 :       2768 micron
        Layer                 M7 :        773 micron
        Layer                 M8 :        128 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via     VIA78SQ(rot)_1x2 :          5
        Via          VIA78SQ_2x1 :         43
        Via     VIA67SQ(rot)_1x2 :        102
        Via          VIA67SQ_2x1 :          4
        Via     VIA56SQ(rot)_1x2 :         24
        Via          VIA56SQ_2x1 :        320
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via   VIA45SQ_C(rot)_2x1 :          2
        Via     VIA45SQ(rot)_1x2 :        884
        Via          VIA45SQ_2x1 :         68
        Via       VIA34SQ_C(rot) :          2
        Via        VIA34SQ_C_1x2 :          3
        Via        VIA34SQ_C_2x1 :          3
        Via     VIA34SQ(rot)_1x2 :        332
        Via          VIA34SQ_2x1 :       2428
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via        VIA23SQ_C_2x1 :          1
        Via        VIA23SQ_C_1x2 :         20
        Via   VIA23SQ_C(rot)_2x1 :         67
        Via     VIA23SQ(rot)_1x2 :       5207
        Via          VIA23SQ_2x1 :       1534
        Via            VIA12SQ_C :        369
        Via       VIA12SQ_C(rot) :         52
        Via        VIA12SQ_C_1x2 :        314
        Via   VIA12SQ_C(rot)_2x1 :        123
        Via   VIA12SQ_C(rot)_1x2 :         25
        Via        VIA12SQ_C_2x1 :        368
        Via          VIA12SQ_1x2 :          5
        Via     VIA12SQ(rot)_2x1 :         26
        Via     VIA12SQ(rot)_1x2 :       2117
        Via          VIA12SQ_2x1 :       3745

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.68% (17780 / 18203 vias)
 
    Layer VIA1       = 94.11% (6723   / 7144    vias)
        Weight 1     = 94.11% (6723    vias)
        Un-optimized =  5.89% (421     vias)
    Layer VIA2       = 100.00% (6838   / 6838    vias)
        Weight 1     = 100.00% (6838    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA3       = 99.93% (2766   / 2768    vias)
        Weight 1     = 99.93% (2766    vias)
        Un-optimized =  0.07% (2       vias)
    Layer VIA4       = 100.00% (955    / 955     vias)
        Weight 1     = 100.00% (955     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (344    / 344     vias)
        Weight 1     = 100.00% (344     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (106    / 106     vias)
        Weight 1     = 100.00% (106     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.68% (17780 / 18203 vias)
 
    Layer VIA1       = 94.11% (6723   / 7144    vias)
    Layer VIA2       = 100.00% (6838   / 6838    vias)
    Layer VIA3       = 99.93% (2766   / 2768    vias)
    Layer VIA4       = 100.00% (955    / 955     vias)
    Layer VIA5       = 100.00% (344    / 344     vias)
    Layer VIA6       = 100.00% (106    / 106     vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 97.68% (17780 / 18203 vias)
 
    Layer VIA1       = 94.11% (6723   / 7144    vias)
        Weight 1     = 94.11% (6723    vias)
        Un-optimized =  5.89% (421     vias)
    Layer VIA2       = 100.00% (6838   / 6838    vias)
        Weight 1     = 100.00% (6838    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA3       = 99.93% (2766   / 2768    vias)
        Weight 1     = 99.93% (2766    vias)
        Un-optimized =  0.07% (2       vias)
    Layer VIA4       = 100.00% (955    / 955     vias)
        Weight 1     = 100.00% (955     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (344    / 344     vias)
        Weight 1     = 100.00% (344     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (106    / 106     vias)
        Weight 1     = 100.00% (106     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:00:02 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[RedundantVia] Stage (MB): Used   15  Alloctr   15  Proc    0 
[RedundantVia] Total (MB): Used   86  Alloctr   93  Proc 2488 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:02:40 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:03:22 total=0:03:22
[Dr init] Stage (MB): Used   20  Alloctr   20  Proc   60 
[Dr init] Total (MB): Used   86  Alloctr   93  Proc 2488 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 1980, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 1: non-uniform partition
Routed  1/2 Partitions, Violations =    2
Routed  2/2 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 1] Elapsed real time: 0:02:40 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:03:22 total=0:03:23
[Iter 1] Stage (MB): Used   28  Alloctr   28  Proc   60 
[Iter 1] Total (MB): Used   94  Alloctr  101  Proc 2488 

End DR iteration 1 with 2 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:02:40 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:03:22 total=0:03:23
[DR] Stage (MB): Used   13  Alloctr   13  Proc   60 
[DR] Total (MB): Used   79  Alloctr   86  Proc 2488 
[DR: Done] Elapsed real time: 0:02:40 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:03:22 total=0:03:23
[DR: Done] Stage (MB): Used    5  Alloctr    5  Proc   60 
[DR: Done] Total (MB): Used   71  Alloctr   78  Proc 2488 
[DR: Done] Elapsed real time: 0:02:40 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:03:22 total=0:03:23
[DR: Done] Stage (MB): Used    5  Alloctr    5  Proc   60 
[DR: Done] Total (MB): Used   71  Alloctr   78  Proc 2488 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    36417 micron
Total Number of Contacts =             18203
Total Number of Wires =                18840
Total Number of PtConns =              1331
Total Number of Routed Wires =       18840
Total Routed Wire Length =           36311 micron
Total Number of Routed Contacts =       18203
        Layer                 M1 :        188 micron
        Layer                 M2 :       7581 micron
        Layer                 M3 :      10863 micron
        Layer                 M4 :       8258 micron
        Layer                 M5 :       5858 micron
        Layer                 M6 :       2768 micron
        Layer                 M7 :        773 micron
        Layer                 M8 :        128 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via     VIA78SQ(rot)_1x2 :          5
        Via          VIA78SQ_2x1 :         43
        Via     VIA67SQ(rot)_1x2 :        102
        Via          VIA67SQ_2x1 :          4
        Via     VIA56SQ(rot)_1x2 :         24
        Via          VIA56SQ_2x1 :        320
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via   VIA45SQ_C(rot)_2x1 :          2
        Via     VIA45SQ(rot)_1x2 :        884
        Via          VIA45SQ_2x1 :         68
        Via       VIA34SQ_C(rot) :          2
        Via        VIA34SQ_C_1x2 :          3
        Via        VIA34SQ_C_2x1 :          3
        Via     VIA34SQ(rot)_1x2 :        332
        Via          VIA34SQ_2x1 :       2428
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via        VIA23SQ_C_2x1 :          1
        Via        VIA23SQ_C_1x2 :         20
        Via   VIA23SQ_C(rot)_2x1 :         67
        Via     VIA23SQ(rot)_1x2 :       5207
        Via          VIA23SQ_2x1 :       1534
        Via            VIA12SQ_C :        370
        Via       VIA12SQ_C(rot) :         52
        Via        VIA12SQ_C_1x2 :        314
        Via   VIA12SQ_C(rot)_2x1 :        123
        Via   VIA12SQ_C(rot)_1x2 :         25
        Via        VIA12SQ_C_2x1 :        368
        Via          VIA12SQ_1x2 :          5
        Via     VIA12SQ(rot)_2x1 :         25
        Via     VIA12SQ(rot)_1x2 :       2117
        Via          VIA12SQ_2x1 :       3745

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.67% (17779 / 18203 vias)
 
    Layer VIA1       = 94.09% (6722   / 7144    vias)
        Weight 1     = 94.09% (6722    vias)
        Un-optimized =  5.91% (422     vias)
    Layer VIA2       = 100.00% (6838   / 6838    vias)
        Weight 1     = 100.00% (6838    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA3       = 99.93% (2766   / 2768    vias)
        Weight 1     = 99.93% (2766    vias)
        Un-optimized =  0.07% (2       vias)
    Layer VIA4       = 100.00% (955    / 955     vias)
        Weight 1     = 100.00% (955     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (344    / 344     vias)
        Weight 1     = 100.00% (344     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (106    / 106     vias)
        Weight 1     = 100.00% (106     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.67% (17779 / 18203 vias)
 
    Layer VIA1       = 94.09% (6722   / 7144    vias)
    Layer VIA2       = 100.00% (6838   / 6838    vias)
    Layer VIA3       = 99.93% (2766   / 2768    vias)
    Layer VIA4       = 100.00% (955    / 955     vias)
    Layer VIA5       = 100.00% (344    / 344     vias)
    Layer VIA6       = 100.00% (106    / 106     vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 97.67% (17779 / 18203 vias)
 
    Layer VIA1       = 94.09% (6722   / 7144    vias)
        Weight 1     = 94.09% (6722    vias)
        Un-optimized =  5.91% (422     vias)
    Layer VIA2       = 100.00% (6838   / 6838    vias)
        Weight 1     = 100.00% (6838    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA3       = 99.93% (2766   / 2768    vias)
        Weight 1     = 99.93% (2766    vias)
        Un-optimized =  0.07% (2       vias)
    Layer VIA4       = 100.00% (955    / 955     vias)
        Weight 1     = 100.00% (955     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (344    / 344     vias)
        Weight 1     = 100.00% (344     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (106    / 106     vias)
        Weight 1     = 100.00% (106     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 

Total number of nets = 1980
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Initial Route Done             Sun Mar 17 16:15:28 2019
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : high
ROPT:    Power mode                            : none
ROPT:    Skip Initial Route                    : Yes
ROPT:    Search-Repair loops                   : 40 
ROPT:    ECO Search-Repair loops               : 20 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Skipping Initial Route             Sun Mar 17 16:15:28 2019

Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Layer M1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: extraction with 2 threads (RCEX-208)
Warning: Net 'SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_c/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_file/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_a/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_bit/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_data/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_lut/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_f/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_e/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_d/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.18 0.16 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : test_pe
Version: M-2016.12-SP2
Date   : Sun Mar 17 16:15:47 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              52.00
  Critical Path Length:          8.03
  Critical Path Slack:          31.87
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'in2reg'
  -----------------------------------
  Levels of Logic:              48.00
  Critical Path Length:          7.24
  Critical Path Slack:          37.71
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2out'
  -----------------------------------
  Levels of Logic:              56.00
  Critical Path Length:          8.90
  Critical Path Slack:          35.81
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2reg'
  -----------------------------------
  Levels of Logic:              51.00
  Critical Path Length:          8.00
  Critical Path Slack:          41.75
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         21
  Hierarchical Port Count:        835
  Leaf Cell Count:               1697
  Buf/Inv Cell Count:             252
  Buf Cell Count:                  62
  Inv Cell Count:                 190
  CT Buf/Inv Cell Count:            7
  Combinational Cell Count:      1583
  Sequential Cell Count:          114
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4175.840051
  Noncombinational Area:  1033.857812
  Buf/Inv Area:            436.619397
  Total Buffer Area:           163.16
  Total Inverter Area:         273.46
  Macro/Black Box Area:      0.000000
  Net Area:               1552.670263
  Net XLength        :       18262.52
  Net YLength        :       18701.29
  -----------------------------------
  Cell Area:              5209.697863
  Design Area:            6762.368127
  Net Length        :        36963.80


  Design Rules
  -----------------------------------
  Total Number of Nets:          1980
  Nets With Violations:            56
  Max Trans Violations:             4
  Max Cap Violations:              56
  -----------------------------------


  Hostname: ee272-tsmc40.stanford.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                7.28
  -----------------------------------------
  Overall Compile Time:                7.48
  Overall Compile Wall Clock Time:     7.64

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 56
ROPT:    Number of Route Violation: 0 

  Beginning Main Optimization for High Effort
  -------------------------------------------

ROPT:    Running Main Optimization             Sun Mar 17 16:15:47 2019

Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 56
  Total moveable cell area: 5140.3
  Total fixed cell area: 69.4
  Total physical cell area: 5209.7
  Core area: (10000 10000 84328 83568)



  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Beginning On-Route Optimization 
  --------------------------------

Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.


  Beginning Timing Optimization
  ------------------------------


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

  Beginning Max Transition Fix
  -----------------------------
Information: route_opt running in 2 threads . (ROPT-031)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:02    5210.2      0.00       0.0      55.2 test_opt_reg_a/n2              0.00  
    0:00:02    5210.2      0.00       0.0      55.2 n206                           0.00  
    0:00:02    5210.2      0.00       0.0      55.2 test_pe_comp/test_mult_add/n268      0.00  
    0:00:02    5210.2      0.00       0.0      55.2 test_pe_comp/test_mult_add/n319      0.00  

  Beginning Max Capacitance Fix
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:02    5212.2      0.00       0.0      53.3 op_b_ld                        0.00  
    0:00:02    5212.2      0.00       0.0      53.3 op_b_ld                        0.00  
    0:00:02    5214.3      0.00       0.0      51.8 test_opt_reg_a/res[3]          0.00  
    0:00:02    5214.3      0.00       0.0      51.8 test_opt_reg_a/res[3]          0.00  
    0:00:02    5214.3      0.00       0.0      51.8 test_opt_reg_a/res[3]          0.00  
    0:00:02    5214.3      0.00       0.0      51.8 test_opt_reg_a/res[3]          0.00  
    0:00:02    5214.3      0.00       0.0      51.8 test_opt_reg_a/res[3]          0.00  
    0:00:02    5216.3      0.00       0.0      51.6 n206                           0.00  
    0:00:02    5218.3      0.00       0.0      50.8 test_opt_reg_c/reg_data[8]      0.00  
    0:00:02    5218.3      0.00       0.0      50.8 test_opt_reg_c/reg_data[8]      0.00  
    0:00:02    5220.9      0.00       0.0      47.8 n260                           0.00  
    0:00:02    5222.9      0.00       0.0      47.5 test_pe_comp/n275              0.00  
    0:00:02    5225.5      0.00       0.0      46.5 n26                            0.00  
    0:00:02    5225.5      0.00       0.0      46.5 n26                            0.00  
    0:00:02    5225.5      0.00       0.0      46.5 n26                            0.00  
    0:00:03    5228.0      0.00       0.0      45.6 n28                            0.00  
    0:00:03    5228.0      0.00       0.0      45.6 n28                            0.00  
    0:00:03    5228.0      0.00       0.0      45.6 n28                            0.00  
    0:00:03    5230.0      0.00       0.0      45.5 test_opt_reg_c/reg_data[9]      0.00  
    0:00:03    5230.0      0.00       0.0      45.5 test_opt_reg_c/reg_data[9]      0.00  
    0:00:03    5232.1      0.00       0.0      45.5 inp_code[0]                    0.00  
    0:00:03    5232.1      0.00       0.0      45.5 inp_code[0]                    0.00  
    0:00:03    5234.1      0.00       0.0      44.3 _0_net_                        0.00  
    0:00:03    5234.1      0.00       0.0      44.3 _0_net_                        0.00  
    0:00:03    5236.1      0.00       0.0      43.0 test_pe_comp/n13               0.00  
    0:00:03    5238.2      0.00       0.0      41.7 test_pe_comp/n15               0.00  
    0:00:03    5240.2      0.00       0.0      39.8 n30                            0.00  
    0:00:03    5240.2      0.00       0.0      39.8 n30                            0.00  
    0:00:03    5240.2      0.00       0.0      39.8 n30                            0.00  
    0:00:03    5242.2      0.00       0.0      38.2 test_opt_reg_file/n6           0.00  
    0:00:03    5244.8      0.00       0.0      37.3 test_opt_reg_a/res[4]          0.00  
    0:00:03    5244.8      0.00       0.0      37.3 test_opt_reg_a/res[4]          0.00  
    0:00:03    5244.8      0.00       0.0      37.3 test_opt_reg_a/res[4]          0.00  
    0:00:03    5244.8      0.00       0.0      37.3 test_opt_reg_a/res[4]          0.00  
    0:00:03    5244.8      0.00       0.0      37.3 test_opt_reg_a/res[4]          0.00  
    0:00:03    5246.8      0.00       0.0      36.7 op_code[2]                     0.00  
    0:00:03    5246.8      0.00       0.0      36.7 op_code[2]                     0.00  
    0:00:03    5256.5      0.00       0.0      36.3 test_pe_comp/test_shifter/n112      0.00  
    0:00:03    5258.5      0.00       0.0      34.9 test_opt_reg_file/res[9]       0.00  
    0:00:03    5258.5      0.00       0.0      34.9 test_opt_reg_file/res[9]       0.00  
    0:00:03    5258.5      0.00       0.0      34.9 test_opt_reg_file/res[9]       0.00  
    0:00:03    5258.5      0.00       0.0      34.9 test_opt_reg_file/res[9]       0.00  
    0:00:03    5268.2      0.00       0.0      34.7 test_pe_comp/test_shifter/n156      0.00  
    0:00:03    5270.7      0.00       0.0      34.5 test_pe_comp/n312              0.00  
    0:00:03    5270.7      0.00       0.0      34.5 test_pe_comp/n312              0.00  
    0:00:03    5272.7      0.00       0.0      34.0 test_opt_reg_file/n11          0.00  
    0:00:03    5274.8      0.00       0.0      33.4 test_pe_comp/test_mult_add/n125      0.00  
    0:00:03    5277.3      0.00       0.0      31.2 test_pe_comp/n32               0.00  
    0:00:03    5277.3      0.00       0.0      31.2 test_pe_comp/n32               0.00  
    0:00:03    5277.3      0.00       0.0      31.2 test_pe_comp/n32               0.00  
    0:00:03    5279.3      0.00       0.0      31.0 test_opt_reg_file/n12          0.00  
    0:00:03    5289.0      0.00       0.0      30.6 test_opt_reg_a/res[10]         0.00  
    0:00:03    5289.0      0.00       0.0      30.6 test_opt_reg_a/res[10]         0.00  
    0:00:03    5289.0      0.00       0.0      30.6 test_opt_reg_a/res[10]         0.00  
    0:00:03    5289.0      0.00       0.0      30.6 test_opt_reg_a/res[10]         0.00  
    0:00:03    5289.0      0.00       0.0      30.6 test_opt_reg_a/res[10]         0.00  
    0:00:03    5291.5      0.00       0.0      30.0 test_pe_comp/n14               0.00  
    0:00:03    5293.6      0.00       0.0      29.2 test_pe_comp/test_mult_add/n271      0.00  
    0:00:03    5295.6      0.00       0.0      28.9 test_pe_comp/res[15]           0.00  
    0:00:03    5295.6      0.00       0.0      28.9 test_pe_comp/res[15]           0.00  
    0:00:03    5297.6      0.00       0.0      28.9 test_pe_comp/test_mult_add/n120      0.00  
    0:00:03    5299.7      0.00       0.0      28.3 test_pe_comp/test_mult_add/res[23]      0.00  
    0:00:03    5299.7      0.00       0.0      28.3 test_pe_comp/test_mult_add/res[23]      0.00  
    0:00:04    5303.5      0.00       0.0      27.0 test_pe_comp/n53               0.00  
    0:00:04    5303.5      0.00       0.0      27.0 test_pe_comp/n53               0.00  
    0:00:04    5303.5      0.00       0.0      27.0 test_pe_comp/n53               0.00  
    0:00:04    5305.5      0.00       0.0      25.2 test_pe_comp/test_mult_add/n768      0.00  
    0:00:04    5307.5      0.00       0.0      24.6 test_pe_comp/test_mult_add/n268      0.00  
    0:00:04    5310.1      0.00       0.0      23.2 test_pe_comp/test_mult_add/n647      0.00  
    0:00:04    5312.1      0.00       0.0      22.6 test_pe_comp/test_mult_add/n644      0.00  
Information: route_opt running in 2 threads . (ROPT-031)
Information: route_opt running in 2 threads . (ROPT-031)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:04    5310.8      0.00       0.0      22.6                                0.00  
    0:00:05    5310.6      0.00       0.0      22.6                                0.00  
    0:00:05    5309.3      0.00       0.0      22.6                                0.00  
    0:00:05    5308.1      0.00       0.0      22.6                                0.00  
    0:00:05    5306.8      0.00       0.0      22.6                                0.00  
    0:00:05    5305.5      0.00       0.0      22.6                                0.00  
    0:00:05    5305.3      0.00       0.0      22.6                                0.00  

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 44 horizontal rows
    153 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:15:52 2019
****************************************
Std cell utilization: 97.02%  (20875/(21516-0))
(Non-fixed + Fixed)
Std cell utilization: 96.98%  (20602/(21516-273))
(Non-fixed only)
Chip area:            21516    sites, bbox (10.00 10.00 84.33 83.57) um
Std cell area:        20875    sites, (non-fixed:20602  fixed:273)
                      1733     cells, (non-fixed:1720   fixed:13)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      273      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       83 
Avg. std cell width:  1.77 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 44)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:15:52 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---

Total 162 (out of 1720) illegal cells need to be legalized.
Legalizing 162 illegal cells...
Starting legalizer.
Warning: Density is 97.0% (PSYN-1010)
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:15:53 2019
****************************************

avg cell displacement:    0.456 um ( 0.27 row height)
max cell displacement:    3.347 um ( 2.00 row height)
std deviation:            0.445 um ( 0.27 row height)
number of cell moved:       606 cells (out of 1720 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)

Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 44 horizontal rows
    153 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(94328,93568). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(94328,93568). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Ignore fat rule on layer M1. (ZRT-007)
Warning: Ignore fat rule on layer M2. (ZRT-007)
Warning: Ignore fat rule on layer M3. (ZRT-007)
Warning: Ignore fat rule on layer M4. (ZRT-007)
Warning: Ignore fat rule on layer M5. (ZRT-007)
Warning: Ignore fat rule on layer M6. (ZRT-007)
Warning: Ignore fat rule on layer M7. (ZRT-007)
Warning: Ignore fat rule on layer M8. (ZRT-007)
Warning: Ignore fat rule on layer M9. (ZRT-007)
Found antenna rule mode 4, diode mode 2:
        metal ratio 1000, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0  metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer M1: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M2: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M3: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M4: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M5: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M6: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M7: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M8: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M9: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 8000 50000}
        layer VIA1: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA2: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA3: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA4: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA5: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA6: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA7: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA8: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Hier-ant-prop: new = 35, old = 0
Split 36 nets of total 36 nets.
Updating the database ...
ROPT:    Main Optimization Done             Sun Mar 17 16:16:02 2019
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Main Eco Route             Sun Mar 17 16:16:03 2019
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Ignore fat rule on layer M1. (ZRT-007)
Warning: Ignore fat rule on layer M2. (ZRT-007)
Warning: Ignore fat rule on layer M3. (ZRT-007)
Warning: Ignore fat rule on layer M4. (ZRT-007)
Warning: Ignore fat rule on layer M5. (ZRT-007)
Warning: Ignore fat rule on layer M6. (ZRT-007)
Warning: Ignore fat rule on layer M7. (ZRT-007)
Warning: Ignore fat rule on layer M8. (ZRT-007)
Warning: Ignore fat rule on layer M9. (ZRT-007)
Found antenna rule mode 4, diode mode 2:
        metal ratio 1000, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0  metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer M1: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M2: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M3: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M4: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M5: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M6: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M7: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M8: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M9: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 8000 50000}
        layer VIA1: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA2: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA3: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA4: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA5: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA6: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA7: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA8: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Hier-ant-prop: new = 35, old = 0
[ECO: Extraction] Elapsed real time: 0:00:04 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[ECO: Extraction] Stage (MB): Used   60  Alloctr   65  Proc    0 
[ECO: Extraction] Total (MB): Used   62  Alloctr   69  Proc 2488 
Num of eco nets = 2016
Num of open eco nets = 901
[ECO: Init] Elapsed real time: 0:00:04 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[ECO: Init] Stage (MB): Used   60  Alloctr   65  Proc    0 
[ECO: Init] Total (MB): Used   63  Alloctr   69  Proc 2488 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   67  Alloctr   73  Proc 2488 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,94.33,93.57)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.13
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.16
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.16
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.16
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.74
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.50
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   68  Alloctr   74  Proc 2488 
Net statistics:
Total number of nets     = 2016
Number of nets to route  = 901
Number of nets with min-layer-mode soft = 12
Number of nets with min-layer-mode soft-cost-medium = 12
Number of nets with max-layer-mode hard = 12
892 nets are partially connected,
 of which 892 are detail routed and 0 are global routed.
1115 nets are fully connected,
 of which 1115 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   69  Alloctr   75  Proc 2488 
Average gCell capacity  4.84     on layer (1)    M1
Average gCell capacity  9.73     on layer (2)    M2
Average gCell capacity  9.91     on layer (3)    M3
Average gCell capacity  9.77     on layer (4)    M4
Average gCell capacity  9.89     on layer (5)    M5
Average gCell capacity  9.76     on layer (6)    M6
Average gCell capacity  9.91     on layer (7)    M7
Average gCell capacity  8.42     on layer (8)    M8
Average gCell capacity  0.46     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 12.86         on layer (1)    M1
Average number of tracks per gCell 10.29         on layer (2)    M2
Average number of tracks per gCell 10.20         on layer (3)    M3
Average number of tracks per gCell 10.29         on layer (4)    M4
Average number of tracks per gCell 10.20         on layer (5)    M5
Average number of tracks per gCell 10.29         on layer (6)    M6
Average number of tracks per gCell 10.20         on layer (7)    M7
Average number of tracks per gCell 10.29         on layer (8)    M8
Average number of tracks per gCell 0.98  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 31360
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   69  Alloctr   75  Proc 2488 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   69  Alloctr   75  Proc 2488 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   69  Alloctr   75  Proc 2488 
Information: Using 2 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   69  Alloctr   76  Proc 2488 
Initial. Routing result:
Initial. Both Dirs: Overflow =   165 Max = 8 GRCs =   130 (2.07%)
Initial. H routing: Overflow =    21 Max = 8 (GRCs =  2) GRCs =    14 (0.45%)
Initial. V routing: Overflow =   144 Max = 5 (GRCs =  1) GRCs =   116 (3.70%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   108 Max = 5 (GRCs =  1) GRCs =    86 (2.74%)
Initial. M3         Overflow =     5 Max = 2 (GRCs =  1) GRCs =    11 (0.35%)
Initial. M4         Overflow =    34 Max = 3 (GRCs =  2) GRCs =    29 (0.92%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.03%)
Initial. M7         Overflow =    16 Max = 8 (GRCs =  2) GRCs =     3 (0.10%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.9 0.00 0.00 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       35.4 25.1 3.16 19.7 1.40 7.02 3.28 1.37 0.51 0.03 1.69 0.16 0.26 0.92
M3       27.6 19.4 2.87 18.3 3.57 10.5 9.31 5.17 2.42 0.41 0.26 0.06 0.03 0.00
M4       38.6 22.4 3.41 17.4 1.72 6.35 3.95 2.23 1.43 0.13 1.34 0.00 0.10 0.80
M5       40.0 38.6 6.28 12.0 1.34 1.12 0.35 0.13 0.00 0.00 0.00 0.00 0.00 0.00
M6       67.1 25.8 1.50 2.68 0.19 1.82 0.32 0.10 0.00 0.00 0.35 0.00 0.00 0.03
M7       88.3 10.2 0.86 0.26 0.00 0.00 0.00 0.00 0.00 0.00 0.26 0.00 0.00 0.06
M8       98.0 1.24 0.00 0.45 0.00 0.13 0.00 0.00 0.00 0.00 0.13 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    67.5 15.2 1.92 7.55 0.88 2.87 1.83 0.96 0.46 0.06 0.43 0.02 0.04 0.19


Initial. Total Wire Length = 508.99
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 279.25
Initial. Layer M3 wire length = 211.31
Initial. Layer M4 wire length = 15.04
Initial. Layer M5 wire length = 1.62
Initial. Layer M6 wire length = 1.77
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 864
Initial. Via VIA12SQ_C count = 488
Initial. Via VIA23SQ_C count = 350
Initial. Via VIA34SQ_C count = 17
Initial. Via VIA45SQ_C count = 7
Initial. Via VIA56SQ_C count = 1
Initial. Via VIA67SQ_C count = 1
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   69  Alloctr   76  Proc 2488 
phase1. Routing result:
phase1. Both Dirs: Overflow =   140 Max = 8 GRCs =   106 (1.69%)
phase1. H routing: Overflow =    19 Max = 8 (GRCs =  2) GRCs =    10 (0.32%)
phase1. V routing: Overflow =   121 Max = 4 (GRCs =  2) GRCs =    96 (3.06%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    90 Max = 4 (GRCs =  2) GRCs =    70 (2.23%)
phase1. M3         Overflow =     3 Max = 2 (GRCs =  1) GRCs =     7 (0.22%)
phase1. M4         Overflow =    30 Max = 3 (GRCs =  2) GRCs =    25 (0.80%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.03%)
phase1. M7         Overflow =    16 Max = 8 (GRCs =  2) GRCs =     3 (0.10%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.9 0.00 0.00 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       37.6 28.1 2.81 19.2 1.15 4.66 2.58 0.89 0.32 0.00 1.37 0.10 0.19 0.86
M3       28.1 20.9 3.83 21.8 3.51 9.31 7.21 3.54 1.21 0.19 0.19 0.00 0.03 0.00
M4       38.7 23.7 3.73 16.6 1.50 6.70 3.89 2.01 0.99 0.10 1.18 0.00 0.06 0.73
M5       40.1 38.8 6.12 12.0 1.34 1.21 0.26 0.13 0.00 0.00 0.00 0.00 0.00 0.00
M6       67.2 25.6 1.50 2.84 0.19 1.82 0.32 0.10 0.00 0.00 0.32 0.00 0.00 0.03
M7       88.3 10.2 0.89 0.22 0.00 0.00 0.00 0.00 0.00 0.00 0.26 0.00 0.00 0.06
M8       98.0 1.24 0.00 0.45 0.00 0.13 0.00 0.00 0.00 0.00 0.13 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    67.8 15.8 2.01 7.80 0.82 2.53 1.52 0.71 0.27 0.03 0.37 0.01 0.03 0.18


phase1. Total Wire Length = 553.36
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 293.76
phase1. Layer M3 wire length = 207.02
phase1. Layer M4 wire length = 25.98
phase1. Layer M5 wire length = 11.45
phase1. Layer M6 wire length = 15.15
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 880
phase1. Via VIA12SQ_C count = 489
phase1. Via VIA23SQ_C count = 345
phase1. Via VIA34SQ_C count = 26
phase1. Via VIA45SQ_C count = 16
phase1. Via VIA56SQ_C count = 3
phase1. Via VIA67SQ_C count = 1
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   69  Alloctr   76  Proc 2488 
phase2. Routing result:
phase2. Both Dirs: Overflow =   133 Max = 8 GRCs =   101 (1.61%)
phase2. H routing: Overflow =    19 Max = 8 (GRCs =  2) GRCs =     9 (0.29%)
phase2. V routing: Overflow =   114 Max = 4 (GRCs =  1) GRCs =    92 (2.93%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =    84 Max = 4 (GRCs =  1) GRCs =    67 (2.14%)
phase2. M3         Overflow =     3 Max = 2 (GRCs =  1) GRCs =     6 (0.19%)
phase2. M4         Overflow =    29 Max = 3 (GRCs =  2) GRCs =    24 (0.77%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.03%)
phase2. M7         Overflow =    16 Max = 8 (GRCs =  2) GRCs =     3 (0.10%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.9 0.00 0.00 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       40.7 27.5 2.87 17.2 1.02 4.56 2.36 0.83 0.32 0.00 1.31 0.10 0.16 0.86
M3       29.8 23.4 4.24 19.9 3.54 8.39 6.03 3.00 1.15 0.22 0.16 0.00 0.03 0.00
M4       39.6 24.3 3.57 16.2 1.43 6.66 3.41 1.72 0.96 0.10 1.15 0.00 0.06 0.70
M5       40.1 38.9 6.06 12.0 1.34 1.12 0.26 0.13 0.00 0.00 0.00 0.00 0.00 0.00
M6       67.3 25.6 1.50 2.77 0.19 1.79 0.32 0.10 0.00 0.00 0.32 0.00 0.00 0.03
M7       88.3 10.2 0.86 0.22 0.00 0.00 0.00 0.00 0.00 0.00 0.26 0.00 0.00 0.06
M8       98.0 1.24 0.00 0.45 0.00 0.13 0.00 0.00 0.00 0.00 0.13 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    68.5 16.1 2.03 7.34 0.80 2.41 1.32 0.61 0.26 0.03 0.35 0.01 0.03 0.18


phase2. Total Wire Length = 553.41
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 296.37
phase2. Layer M3 wire length = 208.54
phase2. Layer M4 wire length = 22.94
phase2. Layer M5 wire length = 10.41
phase2. Layer M6 wire length = 15.15
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 877
phase2. Via VIA12SQ_C count = 489
phase2. Via VIA23SQ_C count = 346
phase2. Via VIA34SQ_C count = 24
phase2. Via VIA45SQ_C count = 14
phase2. Via VIA56SQ_C count = 3
phase2. Via VIA67SQ_C count = 1
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used   69  Alloctr   76  Proc 2488 
phase3. Routing result:
phase3. Both Dirs: Overflow =   130 Max = 8 GRCs =   100 (1.59%)
phase3. H routing: Overflow =    19 Max = 8 (GRCs =  2) GRCs =     9 (0.29%)
phase3. V routing: Overflow =   110 Max = 4 (GRCs =  1) GRCs =    91 (2.90%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =    80 Max = 4 (GRCs =  1) GRCs =    66 (2.10%)
phase3. M3         Overflow =     3 Max = 2 (GRCs =  1) GRCs =     6 (0.19%)
phase3. M4         Overflow =    29 Max = 3 (GRCs =  2) GRCs =    24 (0.77%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.03%)
phase3. M7         Overflow =    16 Max = 8 (GRCs =  2) GRCs =     3 (0.10%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.9 0.00 0.00 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       43.0 27.0 2.55 16.2 0.99 4.34 2.30 0.80 0.29 0.06 1.31 0.06 0.19 0.80
M3       33.0 23.6 3.92 18.7 3.03 7.56 5.55 2.97 1.15 0.22 0.16 0.00 0.03 0.00
M4       41.0 23.8 3.48 16.0 1.40 6.28 3.28 1.69 0.96 0.10 1.12 0.00 0.06 0.70
M5       40.3 38.7 6.06 11.9 1.34 1.12 0.26 0.13 0.00 0.00 0.00 0.00 0.00 0.00
M6       67.4 25.5 1.50 2.77 0.19 1.79 0.32 0.10 0.00 0.00 0.32 0.00 0.00 0.03
M7       88.3 10.2 0.86 0.22 0.00 0.00 0.00 0.00 0.00 0.00 0.26 0.00 0.00 0.06
M8       98.0 1.24 0.00 0.45 0.00 0.13 0.00 0.00 0.00 0.00 0.13 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    69.8 15.7 1.92 6.94 0.73 2.22 1.22 0.59 0.25 0.04 0.34 0.01 0.03 0.17


phase3. Total Wire Length = 553.41
phase3. Layer M1 wire length = 0.00
phase3. Layer M2 wire length = 296.37
phase3. Layer M3 wire length = 208.54
phase3. Layer M4 wire length = 22.94
phase3. Layer M5 wire length = 10.41
phase3. Layer M6 wire length = 15.15
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 877
phase3. Via VIA12SQ_C count = 489
phase3. Via VIA23SQ_C count = 346
phase3. Via VIA34SQ_C count = 24
phase3. Via VIA45SQ_C count = 14
phase3. Via VIA56SQ_C count = 3
phase3. Via VIA67SQ_C count = 1
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used    1  Alloctr    2  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   69  Alloctr   76  Proc 2488 

Congestion utilization per direction:
Average vertical track utilization   = 10.64 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 10.53 %
Peak    horizontal track utilization = 84.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   69  Alloctr   76  Proc 2488 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used    1  Alloctr    2  Proc    0 
[GR: Done] Total (MB): Used   69  Alloctr   76  Proc 2488 
Warning: Shape {52606 79561 52751 79620} on layer M1 is not on min manufacturing grid. Snap it to {52606 79561 52751 79620}. The shape belongs to Net: n167. (ZRT-543)
Warning: Shape {42525 54132 42633 54191} on layer M1 is not on min manufacturing grid. Snap it to {42525 54132 42634 54191}. The shape belongs to Net: test_pe_comp/test_shifter/n6. (ZRT-543)
Warning: Shape {42574 54132 42711 54191} on layer M1 is not on min manufacturing grid. Snap it to {42574 54132 42711 54191}. The shape belongs to Net: test_pe_comp/test_shifter/n6. (ZRT-543)
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   68  Alloctr   74  Proc 2488 
[ECO: GR] Elapsed real time: 0:00:07 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[ECO: GR] Stage (MB): Used   65  Alloctr   70  Proc    0 
[ECO: GR] Total (MB): Used   68  Alloctr   74  Proc 2488 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 2 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   64  Alloctr   70  Proc 2488 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/19      
Routed partition 2/19      
Routed partition 3/19      
Routed partition 4/19      
Routed partition 5/19      
Routed partition 6/19      
Routed partition 7/19      
Routed partition 8/19      
Routed partition 9/19      
Routed partition 10/19     
Routed partition 11/19     
Routed partition 12/19     
Routed partition 13/19     
Routed partition 14/19     
Routed partition 15/19     
Routed partition 16/19     
Routed partition 17/19     
Routed partition 18/19     
Routed partition 19/19     

Assign Vertical partitions, iteration 0
Routed partition 1/19      
Routed partition 2/19      
Routed partition 3/19      
Routed partition 4/19      
Routed partition 5/19      
Routed partition 6/19      
Routed partition 7/19      
Routed partition 8/19      
Routed partition 9/19      
Routed partition 10/19     
Routed partition 11/19     
Routed partition 12/19     
Routed partition 13/19     
Routed partition 14/19     
Routed partition 15/19     
Routed partition 16/19     
Routed partition 17/19     
Routed partition 18/19     
Routed partition 19/19     

Number of wires with overlap after iteration 0 = 5906 of 7029


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   68  Alloctr   74  Proc 2488 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/19      
Routed partition 2/19      
Routed partition 3/19      
Routed partition 4/19      
Routed partition 5/19      
Routed partition 6/19      
Routed partition 7/19      
Routed partition 8/19      
Routed partition 9/19      
Routed partition 10/19     
Routed partition 11/19     
Routed partition 12/19     
Routed partition 13/19     
Routed partition 14/19     
Routed partition 15/19     
Routed partition 16/19     
Routed partition 17/19     
Routed partition 18/19     
Routed partition 19/19     

Assign Vertical partitions, iteration 1
Routed partition 1/19      
Routed partition 2/19      
Routed partition 3/19      
Routed partition 4/19      
Routed partition 5/19      
Routed partition 6/19      
Routed partition 7/19      
Routed partition 8/19      
Routed partition 9/19      
Routed partition 10/19     
Routed partition 11/19     
Routed partition 12/19     
Routed partition 13/19     
Routed partition 14/19     
Routed partition 15/19     
Routed partition 16/19     
Routed partition 17/19     
Routed partition 18/19     
Routed partition 19/19     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   68  Alloctr   74  Proc 2488 

Number of wires with overlap after iteration 1 = 4170 of 5474


Wire length and via report:
---------------------------
Number of M1 wires: 2377                  : 0
Number of M2 wires: 1841                 VIA12SQ_C: 1925
Number of M3 wires: 1042                 VIA23SQ_C: 1755
Number of M4 wires: 121                  VIA34SQ_C: 290
Number of M5 wires: 89           VIA45SQ_C: 170
Number of M6 wires: 3            VIA56SQ_C: 5
Number of M7 wires: 1            VIA67SQ_C: 1
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 5474              vias: 4146

Total M1 wire length: 288.6
Total M2 wire length: 479.9
Total M3 wire length: 594.3
Total M4 wire length: 106.8
Total M5 wire length: 72.1
Total M6 wire length: 15.4
Total M7 wire length: 0.3
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 1557.4

Longest M1 wire length: 0.9
Longest M2 wire length: 3.0
Longest M3 wire length: 4.5
Longest M4 wire length: 3.6
Longest M5 wire length: 8.9
Longest M6 wire length: 12.6
Longest M7 wire length: 0.3
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   63  Alloctr   70  Proc 2488 
[ECO: CDR] Elapsed real time: 0:00:08 
[ECO: CDR] Elapsed cpu  time: sys=0:00:01 usr=0:00:06 total=0:00:07
[ECO: CDR] Stage (MB): Used   60  Alloctr   66  Proc    0 
[ECO: CDR] Total (MB): Used   63  Alloctr   70  Proc 2488 

        There were 60 out of 7230 pins with no spots.

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 2016, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 0: uniform partition
Routed  1/36 Partitions, Violations =   0
Routed  2/36 Partitions, Violations =   0
Routed  3/36 Partitions, Violations =   3
Routed  4/36 Partitions, Violations =   17
Routed  5/36 Partitions, Violations =   16
Routed  6/36 Partitions, Violations =   27
Routed  7/36 Partitions, Violations =   81
Routed  8/36 Partitions, Violations =   81
Routed  9/36 Partitions, Violations =   81
Routed  10/36 Partitions, Violations =  88
Routed  11/36 Partitions, Violations =  67
Routed  12/36 Partitions, Violations =  53
Routed  13/36 Partitions, Violations =  58
Routed  14/36 Partitions, Violations =  53
Routed  15/36 Partitions, Violations =  53
Routed  16/36 Partitions, Violations =  60
Routed  17/36 Partitions, Violations =  105
Routed  18/36 Partitions, Violations =  105
Routed  19/36 Partitions, Violations =  105
Routed  20/36 Partitions, Violations =  105
Routed  21/36 Partitions, Violations =  62
Routed  22/36 Partitions, Violations =  69
Routed  23/36 Partitions, Violations =  69
Routed  24/36 Partitions, Violations =  76
Routed  25/36 Partitions, Violations =  76
Routed  26/36 Partitions, Violations =  76
Routed  27/36 Partitions, Violations =  76
Routed  28/36 Partitions, Violations =  76
Routed  29/36 Partitions, Violations =  73
Routed  30/36 Partitions, Violations =  64
Routed  31/36 Partitions, Violations =  63
Routed  32/36 Partitions, Violations =  62
Routed  33/36 Partitions, Violations =  76
Routed  34/36 Partitions, Violations =  51
Routed  35/36 Partitions, Violations =  16
Routed  36/36 Partitions, Violations =  4

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      556
        @@@@ Total number of instance ports with antenna violations =   0

        End of line enclosure : 1
        Less than minimum area : 1
        Internal Soft Spacing types : 552

[Iter 0] Elapsed real time: 0:00:19 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:26 total=0:00:26
[Iter 0] Stage (MB): Used   15  Alloctr   16  Proc    0 
[Iter 0] Total (MB): Used   79  Alloctr   86  Proc 2488 

End DR iteration 0 with 36 parts

Start DR iteration 1: non-uniform partition
Routed  1/41 Partitions, Violations =   4
Routed  2/41 Partitions, Violations =   3
Routed  3/41 Partitions, Violations =   3
Routed  4/41 Partitions, Violations =   5
Routed  5/41 Partitions, Violations =   5
Routed  6/41 Partitions, Violations =   5
Routed  7/41 Partitions, Violations =   4
Routed  8/41 Partitions, Violations =   4
Routed  9/41 Partitions, Violations =   4
Routed  10/41 Partitions, Violations =  4
Routed  11/41 Partitions, Violations =  4
Routed  12/41 Partitions, Violations =  4
Routed  13/41 Partitions, Violations =  3
Routed  14/41 Partitions, Violations =  3
Routed  15/41 Partitions, Violations =  3
Routed  16/41 Partitions, Violations =  2
Routed  17/41 Partitions, Violations =  2
Routed  18/41 Partitions, Violations =  2
Routed  19/41 Partitions, Violations =  2
Routed  20/41 Partitions, Violations =  2
Routed  21/41 Partitions, Violations =  2
Routed  22/41 Partitions, Violations =  2
Routed  23/41 Partitions, Violations =  2
Routed  24/41 Partitions, Violations =  2
Routed  25/41 Partitions, Violations =  2
Routed  26/41 Partitions, Violations =  0
Routed  27/41 Partitions, Violations =  0
Routed  28/41 Partitions, Violations =  0
Routed  29/41 Partitions, Violations =  0
Routed  30/41 Partitions, Violations =  0
Routed  31/41 Partitions, Violations =  0
Routed  32/41 Partitions, Violations =  0
Routed  33/41 Partitions, Violations =  0
Routed  34/41 Partitions, Violations =  0
Routed  35/41 Partitions, Violations =  0
Routed  36/41 Partitions, Violations =  0
Routed  37/41 Partitions, Violations =  0
Routed  38/41 Partitions, Violations =  0
Routed  39/41 Partitions, Violations =  0
Routed  40/41 Partitions, Violations =  0
Routed  41/41 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      175
        @@@@ Total number of instance ports with antenna violations =   0

        Internal Soft Spacing types : 175

[Iter 1] Elapsed real time: 0:00:27 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:36 total=0:00:36
[Iter 1] Stage (MB): Used   15  Alloctr   16  Proc    0 
[Iter 1] Total (MB): Used   79  Alloctr   86  Proc 2488 

End DR iteration 1 with 41 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 fixable DRC


DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    37015 micron
Total Number of Contacts =             18495
Total Number of Wires =                19831
Total Number of PtConns =              2158
Total Number of Routed Wires =       19831
Total Routed Wire Length =           36818 micron
Total Number of Routed Contacts =       18495
        Layer                 M1 :        222 micron
        Layer                 M2 :       7720 micron
        Layer                 M3 :      11059 micron
        Layer                 M4 :       8455 micron
        Layer                 M5 :       5876 micron
        Layer                 M6 :       2784 micron
        Layer                 M7 :        769 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via            VIA78SQ_C :          9
        Via          VIA78SQ_2x1 :         37
        Via     VIA78SQ(rot)_1x2 :          2
        Via       VIA67SQ_C(rot) :         15
        Via     VIA67SQ(rot)_1x2 :         81
        Via          VIA67SQ_2x1 :          3
        Via            VIA56SQ_C :         60
        Via          VIA56SQ_2x1 :        275
        Via     VIA56SQ(rot)_1x2 :         19
        Via       VIA45SQ_C(rot) :        147
        Via         VIA45SQ(rot) :          1
        Via     VIA45SQ(rot)_1x2 :        755
        Via          VIA45SQ_2x1 :         58
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :        575
        Via     VIA34SQ(rot)_1x2 :        271
        Via          VIA34SQ_2x1 :       1982
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          3
        Via        VIA34SQ_C_2x1 :          1
        Via            VIA23SQ_C :          6
        Via       VIA23SQ_C(rot) :       2029
        Via              VIA23SQ :          1
        Via         VIA23SQ(rot) :          4
        Via       VIA23BAR1(rot) :          1
        Via   VIA23SQ_C(rot)_2x1 :         45
        Via        VIA23SQ_C_1x2 :         13
        Via        VIA23SQ_C_2x1 :          1
        Via   VIA23SQ_C(rot)_1x2 :          8
        Via          VIA23SQ_2x1 :       1120
        Via     VIA23SQ(rot)_1x2 :       3748
        Via            VIA12SQ_C :       2274
        Via       VIA12SQ_C(rot) :        394
        Via              VIA12SQ :         17
        Via         VIA12SQ(rot) :         21
        Via            VIA12BAR1 :          3
        Via       VIA12BAR1(rot) :          1
        Via          VIA12SQ_2x1 :       2520
        Via     VIA12SQ(rot)_1x2 :       1399
        Via     VIA12SQ(rot)_2x1 :         16
        Via          VIA12SQ_1x2 :          7
        Via        VIA12SQ_C_1x2 :        216
        Via   VIA12SQ_C(rot)_2x1 :         80
        Via   VIA12SQ_C(rot)_1x2 :         17
        Via        VIA12SQ_C_2x1 :        257

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 69.95% (12937 / 18495 vias)
 
    Layer VIA1       = 62.48% (4512   / 7222    vias)
        Weight 1     = 62.48% (4512    vias)
        Un-optimized = 37.52% (2710    vias)
    Layer VIA2       = 70.74% (4935   / 6976    vias)
        Weight 1     = 70.74% (4935    vias)
        Un-optimized = 29.26% (2041    vias)
    Layer VIA3       = 79.70% (2258   / 2833    vias)
        Weight 1     = 79.70% (2258    vias)
        Un-optimized = 20.30% (575     vias)
    Layer VIA4       = 84.63% (815    / 963     vias)
        Weight 1     = 84.63% (815     vias)
        Un-optimized = 15.37% (148     vias)
    Layer VIA5       = 83.05% (294    / 354     vias)
        Weight 1     = 83.05% (294     vias)
        Un-optimized = 16.95% (60      vias)
    Layer VIA6       = 84.85% (84     / 99      vias)
        Weight 1     = 84.85% (84      vias)
        Un-optimized = 15.15% (15      vias)
    Layer VIA7       = 81.25% (39     / 48      vias)
        Weight 1     = 81.25% (39      vias)
        Un-optimized = 18.75% (9       vias)
 
  Total double via conversion rate    = 69.95% (12937 / 18495 vias)
 
    Layer VIA1       = 62.48% (4512   / 7222    vias)
    Layer VIA2       = 70.74% (4935   / 6976    vias)
    Layer VIA3       = 79.70% (2258   / 2833    vias)
    Layer VIA4       = 84.63% (815    / 963     vias)
    Layer VIA5       = 83.05% (294    / 354     vias)
    Layer VIA6       = 84.85% (84     / 99      vias)
    Layer VIA7       = 81.25% (39     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 69.95% (12937 / 18495 vias)
 
    Layer VIA1       = 62.48% (4512   / 7222    vias)
        Weight 1     = 62.48% (4512    vias)
        Un-optimized = 37.52% (2710    vias)
    Layer VIA2       = 70.74% (4935   / 6976    vias)
        Weight 1     = 70.74% (4935    vias)
        Un-optimized = 29.26% (2041    vias)
    Layer VIA3       = 79.70% (2258   / 2833    vias)
        Weight 1     = 79.70% (2258    vias)
        Un-optimized = 20.30% (575     vias)
    Layer VIA4       = 84.63% (815    / 963     vias)
        Weight 1     = 84.63% (815     vias)
        Un-optimized = 15.37% (148     vias)
    Layer VIA5       = 83.05% (294    / 354     vias)
        Weight 1     = 83.05% (294     vias)
        Un-optimized = 16.95% (60      vias)
    Layer VIA6       = 84.85% (84     / 99      vias)
        Weight 1     = 84.85% (84      vias)
        Un-optimized = 15.15% (15      vias)
    Layer VIA7       = 81.25% (39     / 48      vias)
        Weight 1     = 81.25% (39      vias)
        Un-optimized = 18.75% (9       vias)
 



Begin timing optimization in DR ...


        There were 60 out of 7230 pins with no spots.

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Dr init] Elapsed real time: 0:00:27 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:36 total=0:00:36
[Dr init] Stage (MB): Used    8  Alloctr    9  Proc    0 
[Dr init] Total (MB): Used   72  Alloctr   79  Proc 2488 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   72  Alloctr   79  Proc 2488 
[DR] Elapsed real time: 0:00:27 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:36 total=0:00:36
[DR] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR] Total (MB): Used   66  Alloctr   73  Proc 2488 
[DR: Done] Elapsed real time: 0:00:27 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:36 total=0:00:36
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   66  Alloctr   73  Proc 2488 


Finished timing optimization in DR ...


DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    37015 micron
Total Number of Contacts =             18495
Total Number of Wires =                19831
Total Number of PtConns =              2158
Total Number of Routed Wires =       19831
Total Routed Wire Length =           36818 micron
Total Number of Routed Contacts =       18495
        Layer                 M1 :        222 micron
        Layer                 M2 :       7720 micron
        Layer                 M3 :      11059 micron
        Layer                 M4 :       8455 micron
        Layer                 M5 :       5876 micron
        Layer                 M6 :       2784 micron
        Layer                 M7 :        769 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via            VIA78SQ_C :          9
        Via          VIA78SQ_2x1 :         37
        Via     VIA78SQ(rot)_1x2 :          2
        Via       VIA67SQ_C(rot) :         15
        Via     VIA67SQ(rot)_1x2 :         81
        Via          VIA67SQ_2x1 :          3
        Via            VIA56SQ_C :         60
        Via          VIA56SQ_2x1 :        275
        Via     VIA56SQ(rot)_1x2 :         19
        Via       VIA45SQ_C(rot) :        147
        Via         VIA45SQ(rot) :          1
        Via     VIA45SQ(rot)_1x2 :        755
        Via          VIA45SQ_2x1 :         58
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :        575
        Via     VIA34SQ(rot)_1x2 :        271
        Via          VIA34SQ_2x1 :       1982
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          3
        Via        VIA34SQ_C_2x1 :          1
        Via            VIA23SQ_C :          6
        Via       VIA23SQ_C(rot) :       2029
        Via              VIA23SQ :          1
        Via         VIA23SQ(rot) :          4
        Via       VIA23BAR1(rot) :          1
        Via   VIA23SQ_C(rot)_2x1 :         45
        Via        VIA23SQ_C_1x2 :         13
        Via        VIA23SQ_C_2x1 :          1
        Via   VIA23SQ_C(rot)_1x2 :          8
        Via          VIA23SQ_2x1 :       1120
        Via     VIA23SQ(rot)_1x2 :       3748
        Via            VIA12SQ_C :       2274
        Via       VIA12SQ_C(rot) :        394
        Via              VIA12SQ :         17
        Via         VIA12SQ(rot) :         21
        Via            VIA12BAR1 :          3
        Via       VIA12BAR1(rot) :          1
        Via          VIA12SQ_2x1 :       2520
        Via     VIA12SQ(rot)_1x2 :       1399
        Via     VIA12SQ(rot)_2x1 :         16
        Via          VIA12SQ_1x2 :          7
        Via        VIA12SQ_C_1x2 :        216
        Via   VIA12SQ_C(rot)_2x1 :         80
        Via   VIA12SQ_C(rot)_1x2 :         17
        Via        VIA12SQ_C_2x1 :        257

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 69.95% (12937 / 18495 vias)
 
    Layer VIA1       = 62.48% (4512   / 7222    vias)
        Weight 1     = 62.48% (4512    vias)
        Un-optimized = 37.52% (2710    vias)
    Layer VIA2       = 70.74% (4935   / 6976    vias)
        Weight 1     = 70.74% (4935    vias)
        Un-optimized = 29.26% (2041    vias)
    Layer VIA3       = 79.70% (2258   / 2833    vias)
        Weight 1     = 79.70% (2258    vias)
        Un-optimized = 20.30% (575     vias)
    Layer VIA4       = 84.63% (815    / 963     vias)
        Weight 1     = 84.63% (815     vias)
        Un-optimized = 15.37% (148     vias)
    Layer VIA5       = 83.05% (294    / 354     vias)
        Weight 1     = 83.05% (294     vias)
        Un-optimized = 16.95% (60      vias)
    Layer VIA6       = 84.85% (84     / 99      vias)
        Weight 1     = 84.85% (84      vias)
        Un-optimized = 15.15% (15      vias)
    Layer VIA7       = 81.25% (39     / 48      vias)
        Weight 1     = 81.25% (39      vias)
        Un-optimized = 18.75% (9       vias)
 
  Total double via conversion rate    = 69.95% (12937 / 18495 vias)
 
    Layer VIA1       = 62.48% (4512   / 7222    vias)
    Layer VIA2       = 70.74% (4935   / 6976    vias)
    Layer VIA3       = 79.70% (2258   / 2833    vias)
    Layer VIA4       = 84.63% (815    / 963     vias)
    Layer VIA5       = 83.05% (294    / 354     vias)
    Layer VIA6       = 84.85% (84     / 99      vias)
    Layer VIA7       = 81.25% (39     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 69.95% (12937 / 18495 vias)
 
    Layer VIA1       = 62.48% (4512   / 7222    vias)
        Weight 1     = 62.48% (4512    vias)
        Un-optimized = 37.52% (2710    vias)
    Layer VIA2       = 70.74% (4935   / 6976    vias)
        Weight 1     = 70.74% (4935    vias)
        Un-optimized = 29.26% (2041    vias)
    Layer VIA3       = 79.70% (2258   / 2833    vias)
        Weight 1     = 79.70% (2258    vias)
        Un-optimized = 20.30% (575     vias)
    Layer VIA4       = 84.63% (815    / 963     vias)
        Weight 1     = 84.63% (815     vias)
        Un-optimized = 15.37% (148     vias)
    Layer VIA5       = 83.05% (294    / 354     vias)
        Weight 1     = 83.05% (294     vias)
        Un-optimized = 16.95% (60      vias)
    Layer VIA6       = 84.85% (84     / 99      vias)
        Weight 1     = 84.85% (84      vias)
        Un-optimized = 15.15% (15      vias)
    Layer VIA7       = 81.25% (39     / 48      vias)
        Weight 1     = 81.25% (39      vias)
        Un-optimized = 18.75% (9       vias)
 

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   72  Alloctr   79  Proc 2488 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12SQ_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA23SQ_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23SQ_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR1_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR1_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR2_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR2_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23LG_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23LG_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23SQ    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23SQ(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR1    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR1(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR2    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR2(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23LG    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23LG(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA34SQ_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34SQ_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR1_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR1_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR2_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR2_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34LG_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34LG_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34SQ    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34SQ(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR1    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR1(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR2    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR2(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34LG    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34LG(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA45SQ_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45SQ_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR1_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR1_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR2_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR2_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45LG_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45LG_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45SQ    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45SQ(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR1    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR1(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR2    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR2(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45LG    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45LG(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA56SQ_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56SQ_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA67SQ_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67SQ_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR1_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR1_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR2_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR2_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67LG_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67LG_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67SQ    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67SQ(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR1    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR1(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR2    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR2(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67LG    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67LG(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA78SQ_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78SQ_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR1_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR1_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR2_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR2_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78LG_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78LG_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78SQ    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78SQ(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR1    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR1(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR2    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR2(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78LG    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78LG(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA89_C    -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

     VIA89_C(r) -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

       VIA89    -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

       VIA89(r) -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

     VIA9RDL    -> VIA9RDL_2x1    VIA9RDL_1x2   



        There were 60 out of 7230 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Technology Processing] Total (MB): Used   73  Alloctr   80  Proc 2488 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    4
Routed  2/4 Partitions, Violations =    2
Routed  3/4 Partitions, Violations =    2
Routed  4/4 Partitions, Violations =    2

RedundantVia finished with 2 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2
        End of line enclosure : 1
        Less than minimum enclosed area : 1


Total Wire Length =                    36879 micron
Total Number of Contacts =             18493
Total Number of Wires =                19949
Total Number of PtConns =              1637
Total Number of Routed Wires =       19949
Total Routed Wire Length =           36757 micron
Total Number of Routed Contacts =       18493
        Layer                 M1 :        220 micron
        Layer                 M2 :       7626 micron
        Layer                 M3 :      11030 micron
        Layer                 M4 :       8448 micron
        Layer                 M5 :       5873 micron
        Layer                 M6 :       2782 micron
        Layer                 M7 :        768 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         43
        Via     VIA78SQ(rot)_1x2 :          5
        Via     VIA67SQ(rot)_1x2 :         95
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          1
        Via          VIA56SQ_2x1 :        328
        Via     VIA56SQ(rot)_1x2 :         24
        Via        VIA56SQ_C_1x2 :          1
        Via       VIA45SQ_C(rot) :          2
        Via     VIA45SQ(rot)_1x2 :        884
        Via          VIA45SQ_2x1 :         75
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :          1
        Via     VIA34SQ(rot)_1x2 :        354
        Via          VIA34SQ_2x1 :       2473
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          3
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :         18
        Via   VIA23SQ_C(rot)_2x1 :         66
        Via        VIA23SQ_C_1x2 :         22
        Via        VIA23SQ_C_2x1 :          1
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via          VIA23SQ_2x1 :       1622
        Via     VIA23SQ(rot)_1x2 :       5236
        Via            VIA12SQ_C :        408
        Via       VIA12SQ_C(rot) :         85
        Via              VIA12SQ :          2
        Via         VIA12SQ(rot) :          1
        Via       VIA12BAR1(rot) :          1
        Via          VIA12SQ_2x1 :       3670
        Via     VIA12SQ(rot)_1x2 :       2132
        Via     VIA12SQ(rot)_2x1 :         34
        Via          VIA12SQ_1x2 :          9
        Via        VIA12SQ_C_1x2 :        328
        Via   VIA12SQ_C(rot)_2x1 :        132
        Via   VIA12SQ_C(rot)_1x2 :         30
        Via        VIA12SQ_C_2x1 :        390

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.19% (17974 / 18493 vias)
 
    Layer VIA1       = 93.12% (6725   / 7222    vias)
        Weight 1     = 93.12% (6725    vias)
        Un-optimized =  6.88% (497     vias)
    Layer VIA2       = 99.74% (6956   / 6974    vias)
        Weight 1     = 99.74% (6956    vias)
        Un-optimized =  0.26% (18      vias)
    Layer VIA3       = 99.96% (2832   / 2833    vias)
        Weight 1     = 99.96% (2832    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 99.79% (961    / 963     vias)
        Weight 1     = 99.79% (961     vias)
        Un-optimized =  0.21% (2       vias)
    Layer VIA5       = 99.72% (353    / 354     vias)
        Weight 1     = 99.72% (353     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (99     / 99      vias)
        Weight 1     = 100.00% (99      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.19% (17974 / 18493 vias)
 
    Layer VIA1       = 93.12% (6725   / 7222    vias)
    Layer VIA2       = 99.74% (6956   / 6974    vias)
    Layer VIA3       = 99.96% (2832   / 2833    vias)
    Layer VIA4       = 99.79% (961    / 963     vias)
    Layer VIA5       = 99.72% (353    / 354     vias)
    Layer VIA6       = 100.00% (99     / 99      vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 97.19% (17974 / 18493 vias)
 
    Layer VIA1       = 93.12% (6725   / 7222    vias)
        Weight 1     = 93.12% (6725    vias)
        Un-optimized =  6.88% (497     vias)
    Layer VIA2       = 99.74% (6956   / 6974    vias)
        Weight 1     = 99.74% (6956    vias)
        Un-optimized =  0.26% (18      vias)
    Layer VIA3       = 99.96% (2832   / 2833    vias)
        Weight 1     = 99.96% (2832    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 99.79% (961    / 963     vias)
        Weight 1     = 99.79% (961     vias)
        Un-optimized =  0.21% (2       vias)
    Layer VIA5       = 99.72% (353    / 354     vias)
        Weight 1     = 99.72% (353     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (99     / 99      vias)
        Weight 1     = 100.00% (99      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:00:09 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[RedundantVia] Stage (MB): Used   15  Alloctr   15  Proc    0 
[RedundantVia] Total (MB): Used   82  Alloctr   89  Proc 2488 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:37 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:45 total=0:00:45
[Dr init] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Dr init] Total (MB): Used   82  Alloctr   89  Proc 2488 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 2016, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 1: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 1] Elapsed real time: 0:00:37 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:46 total=0:00:46
[Iter 1] Stage (MB): Used   26  Alloctr   26  Proc    0 
[Iter 1] Total (MB): Used   89  Alloctr   97  Proc 2488 

End DR iteration 1 with 2 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:37 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:46 total=0:00:46
[DR] Stage (MB): Used   11  Alloctr   11  Proc    0 
[DR] Total (MB): Used   75  Alloctr   82  Proc 2488 

Nets that have been changed:
Net 1 = test_pe_comp/n327
Net 2 = test_pe_comp/n328
Net 3 = test_pe_comp/n330
Net 4 = test_opt_reg_d/n7
Net 5 = test_pe_comp/test_shifter/n156
Net 6 = test_pe_comp/test_shifter/n157
Net 7 = test_pe_comp/test_shifter/n158
Net 8 = test_pe_comp/test_shifter/n159
Net 9 = test_pe_comp/test_shifter/n160
Net 10 = test_pe_comp/test_mult_add/n767
Net 11 = test_pe_comp/test_mult_add/n768
Net 12 = test_pe_comp/test_mult_add/n769
Net 13 = test_pe_comp/test_mult_add/n770
Net 14 = test_pe_comp/test_mult_add/n771
Net 15 = test_pe_comp/test_mult_add/n772
Net 16 = test_pe_comp/test_mult_add/n773
Net 17 = test_pe_comp/test_mult_add/n774
Net 18 = test_pe_comp/test_mult_add/n775
Net 19 = test_pe_comp/test_mult_add/n776
Net 20 = test_pe_comp/test_mult_add/n777
Net 21 = test_pe_comp/test_mult_add/n778
Net 22 = test_pe_comp/test_mult_add/n779
Net 23 = test_pe_comp/test_mult_add/n780
Net 24 = test_pe_comp/test_mult_add/n781
Net 25 = ENCLK_G2B1I1
Net 26 = clk_G1B4I1
Net 27 = n106
Net 28 = n107
Net 29 = n108
Net 30 = n109
Net 31 = n21
Net 32 = n22
Net 33 = n23
Net 34 = n24
Net 35 = n25
Net 36 = n26
Net 37 = n27
Net 38 = n28
Net 39 = n29
Net 40 = n30
Net 41 = n31
Net 42 = n32
Net 43 = n33
Net 44 = n34
Net 45 = test_opt_reg_c/n5
Net 46 = test_opt_reg_c/n6
Net 47 = test_opt_reg_c/n7
Net 48 = test_opt_reg_file/n11
Net 49 = test_opt_reg_file/n12
Net 50 = test_opt_reg_a/n5
Net 51 = test_pe_comp/n306
Net 52 = test_pe_comp/n307
Net 53 = test_pe_comp/n308
Net 54 = test_pe_comp/n309
Net 55 = test_pe_comp/n310
Net 56 = test_pe_comp/n311
Net 57 = test_pe_comp/n312
Net 58 = test_pe_comp/n313
Net 59 = test_pe_comp/n314
Net 60 = test_pe_comp/n315
Net 61 = test_pe_comp/n316
Net 62 = test_pe_comp/n317
Net 63 = test_pe_comp/n318
Net 64 = test_pe_comp/n319
Net 65 = test_pe_comp/n320
Net 66 = test_pe_comp/n324
Net 67 = n69
Net 68 = n65
Net 69 = n66
Net 70 = n67
Net 71 = n54
Net 72 = n57
Net 73 = n60
Net 74 = n61
Net 75 = n53
Net 76 = n2
Net 77 = n3
Net 78 = n4
Net 79 = n5
Net 80 = n6
Net 81 = n7
Net 82 = n8
Net 83 = n15
Net 84 = n16
Net 85 = n18
Net 86 = n20
Net 87 = read_data[0]
Net 88 = n187
Net 89 = n186
Net 90 = n185
Net 91 = n180
Net 92 = n178
Net 93 = n177
Net 94 = n179
Net 95 = n174
Net 96 = n173
Net 97 = n172
Net 98 = n171
Net 99 = n170
Net 100 = n168
.... and 1152 other nets
Total number of changed nets = 1252 (out of 2016)

[DR: Done] Elapsed real time: 0:00:37 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:46 total=0:00:46
[DR: Done] Stage (MB): Used    3  Alloctr    3  Proc    0 
[DR: Done] Total (MB): Used   67  Alloctr   74  Proc 2488 
[ECO: DR] Elapsed real time: 0:00:46 
[ECO: DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:52 total=0:00:53
[ECO: DR] Stage (MB): Used   64  Alloctr   70  Proc    0 
[ECO: DR] Total (MB): Used   67  Alloctr   74  Proc 2488 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    36879 micron
Total Number of Contacts =             18493
Total Number of Wires =                19946
Total Number of PtConns =              1637
Total Number of Routed Wires =       19946
Total Routed Wire Length =           36756 micron
Total Number of Routed Contacts =       18493
        Layer                 M1 :        220 micron
        Layer                 M2 :       7626 micron
        Layer                 M3 :      11030 micron
        Layer                 M4 :       8448 micron
        Layer                 M5 :       5873 micron
        Layer                 M6 :       2782 micron
        Layer                 M7 :        768 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         43
        Via     VIA78SQ(rot)_1x2 :          5
        Via     VIA67SQ(rot)_1x2 :         95
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          1
        Via          VIA56SQ_2x1 :        328
        Via     VIA56SQ(rot)_1x2 :         24
        Via        VIA56SQ_C_1x2 :          1
        Via       VIA45SQ_C(rot) :          2
        Via     VIA45SQ(rot)_1x2 :        884
        Via          VIA45SQ_2x1 :         75
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :          1
        Via     VIA34SQ(rot)_1x2 :        354
        Via          VIA34SQ_2x1 :       2473
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          3
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :         18
        Via   VIA23SQ_C(rot)_2x1 :         66
        Via        VIA23SQ_C_1x2 :         22
        Via        VIA23SQ_C_2x1 :          1
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via          VIA23SQ_2x1 :       1622
        Via     VIA23SQ(rot)_1x2 :       5236
        Via            VIA12SQ_C :        409
        Via       VIA12SQ_C(rot) :         85
        Via              VIA12SQ :          2
        Via         VIA12SQ(rot) :          1
        Via       VIA12BAR1(rot) :          1
        Via          VIA12SQ_2x1 :       3670
        Via     VIA12SQ(rot)_1x2 :       2132
        Via     VIA12SQ(rot)_2x1 :         34
        Via          VIA12SQ_1x2 :          9
        Via        VIA12SQ_C_1x2 :        328
        Via   VIA12SQ_C(rot)_2x1 :        131
        Via   VIA12SQ_C(rot)_1x2 :         30
        Via        VIA12SQ_C_2x1 :        390

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.19% (17973 / 18493 vias)
 
    Layer VIA1       = 93.10% (6724   / 7222    vias)
        Weight 1     = 93.10% (6724    vias)
        Un-optimized =  6.90% (498     vias)
    Layer VIA2       = 99.74% (6956   / 6974    vias)
        Weight 1     = 99.74% (6956    vias)
        Un-optimized =  0.26% (18      vias)
    Layer VIA3       = 99.96% (2832   / 2833    vias)
        Weight 1     = 99.96% (2832    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 99.79% (961    / 963     vias)
        Weight 1     = 99.79% (961     vias)
        Un-optimized =  0.21% (2       vias)
    Layer VIA5       = 99.72% (353    / 354     vias)
        Weight 1     = 99.72% (353     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (99     / 99      vias)
        Weight 1     = 100.00% (99      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.19% (17973 / 18493 vias)
 
    Layer VIA1       = 93.10% (6724   / 7222    vias)
    Layer VIA2       = 99.74% (6956   / 6974    vias)
    Layer VIA3       = 99.96% (2832   / 2833    vias)
    Layer VIA4       = 99.79% (961    / 963     vias)
    Layer VIA5       = 99.72% (353    / 354     vias)
    Layer VIA6       = 100.00% (99     / 99      vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 97.19% (17973 / 18493 vias)
 
    Layer VIA1       = 93.10% (6724   / 7222    vias)
        Weight 1     = 93.10% (6724    vias)
        Un-optimized =  6.90% (498     vias)
    Layer VIA2       = 99.74% (6956   / 6974    vias)
        Weight 1     = 99.74% (6956    vias)
        Un-optimized =  0.26% (18      vias)
    Layer VIA3       = 99.96% (2832   / 2833    vias)
        Weight 1     = 99.96% (2832    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 99.79% (961    / 963     vias)
        Weight 1     = 99.79% (961     vias)
        Un-optimized =  0.21% (2       vias)
    Layer VIA5       = 99.72% (353    / 354     vias)
        Weight 1     = 99.72% (353     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (99     / 99      vias)
        Weight 1     = 100.00% (99      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 

Total number of nets = 2016
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    36879 micron
Total Number of Contacts =             18493
Total Number of Wires =                19946
Total Number of PtConns =              1637
Total Number of Routed Wires =       19946
Total Routed Wire Length =           36756 micron
Total Number of Routed Contacts =       18493
        Layer                 M1 :        220 micron
        Layer                 M2 :       7626 micron
        Layer                 M3 :      11030 micron
        Layer                 M4 :       8448 micron
        Layer                 M5 :       5873 micron
        Layer                 M6 :       2782 micron
        Layer                 M7 :        768 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         43
        Via     VIA78SQ(rot)_1x2 :          5
        Via     VIA67SQ(rot)_1x2 :         95
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          1
        Via          VIA56SQ_2x1 :        328
        Via     VIA56SQ(rot)_1x2 :         24
        Via        VIA56SQ_C_1x2 :          1
        Via       VIA45SQ_C(rot) :          2
        Via     VIA45SQ(rot)_1x2 :        884
        Via          VIA45SQ_2x1 :         75
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :          1
        Via     VIA34SQ(rot)_1x2 :        354
        Via          VIA34SQ_2x1 :       2473
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          3
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :         18
        Via   VIA23SQ_C(rot)_2x1 :         66
        Via        VIA23SQ_C_1x2 :         22
        Via        VIA23SQ_C_2x1 :          1
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via          VIA23SQ_2x1 :       1622
        Via     VIA23SQ(rot)_1x2 :       5236
        Via            VIA12SQ_C :        409
        Via       VIA12SQ_C(rot) :         85
        Via              VIA12SQ :          2
        Via         VIA12SQ(rot) :          1
        Via       VIA12BAR1(rot) :          1
        Via          VIA12SQ_2x1 :       3670
        Via     VIA12SQ(rot)_1x2 :       2132
        Via     VIA12SQ(rot)_2x1 :         34
        Via          VIA12SQ_1x2 :          9
        Via        VIA12SQ_C_1x2 :        328
        Via   VIA12SQ_C(rot)_2x1 :        131
        Via   VIA12SQ_C(rot)_1x2 :         30
        Via        VIA12SQ_C_2x1 :        390

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.19% (17973 / 18493 vias)
 
    Layer VIA1       = 93.10% (6724   / 7222    vias)
        Weight 1     = 93.10% (6724    vias)
        Un-optimized =  6.90% (498     vias)
    Layer VIA2       = 99.74% (6956   / 6974    vias)
        Weight 1     = 99.74% (6956    vias)
        Un-optimized =  0.26% (18      vias)
    Layer VIA3       = 99.96% (2832   / 2833    vias)
        Weight 1     = 99.96% (2832    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 99.79% (961    / 963     vias)
        Weight 1     = 99.79% (961     vias)
        Un-optimized =  0.21% (2       vias)
    Layer VIA5       = 99.72% (353    / 354     vias)
        Weight 1     = 99.72% (353     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (99     / 99      vias)
        Weight 1     = 100.00% (99      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.19% (17973 / 18493 vias)
 
    Layer VIA1       = 93.10% (6724   / 7222    vias)
    Layer VIA2       = 99.74% (6956   / 6974    vias)
    Layer VIA3       = 99.96% (2832   / 2833    vias)
    Layer VIA4       = 99.79% (961    / 963     vias)
    Layer VIA5       = 99.72% (353    / 354     vias)
    Layer VIA6       = 100.00% (99     / 99      vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 97.19% (17973 / 18493 vias)
 
    Layer VIA1       = 93.10% (6724   / 7222    vias)
        Weight 1     = 93.10% (6724    vias)
        Un-optimized =  6.90% (498     vias)
    Layer VIA2       = 99.74% (6956   / 6974    vias)
        Weight 1     = 99.74% (6956    vias)
        Un-optimized =  0.26% (18      vias)
    Layer VIA3       = 99.96% (2832   / 2833    vias)
        Weight 1     = 99.96% (2832    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 99.79% (961    / 963     vias)
        Weight 1     = 99.79% (961     vias)
        Un-optimized =  0.21% (2       vias)
    Layer VIA5       = 99.72% (353    / 354     vias)
        Weight 1     = 99.72% (353     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (99     / 99      vias)
        Weight 1     = 100.00% (99      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 1252 nets
[ECO: End] Elapsed real time: 0:00:47 
[ECO: End] Elapsed cpu  time: sys=0:00:01 usr=0:00:52 total=0:00:54
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    3  Alloctr    4  Proc 2488 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Main Eco Route Done             Sun Mar 17 16:16:50 2019

  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Layer M1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: extraction with 2 threads (RCEX-208)
Warning: Net 'SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_c/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_file/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_a/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_bit/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_data/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_lut/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_f/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_e/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_d/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.18 0.16 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : test_pe
Version: M-2016.12-SP2
Date   : Sun Mar 17 16:17:06 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              52.00
  Critical Path Length:          8.05
  Critical Path Slack:          31.85
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'in2reg'
  -----------------------------------
  Levels of Logic:              48.00
  Critical Path Length:          7.26
  Critical Path Slack:          37.69
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2out'
  -----------------------------------
  Levels of Logic:              57.00
  Critical Path Length:          8.87
  Critical Path Slack:          35.83
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2reg'
  -----------------------------------
  Levels of Logic:              51.00
  Critical Path Length:          7.94
  Critical Path Slack:          41.81
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         21
  Hierarchical Port Count:        835
  Leaf Cell Count:               1733
  Buf/Inv Cell Count:             288
  Buf Cell Count:                  98
  Inv Cell Count:                 190
  CT Buf/Inv Cell Count:            7
  Combinational Cell Count:      1619
  Sequential Cell Count:          114
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4271.398197
  Noncombinational Area:  1033.857812
  Buf/Inv Area:            534.210695
  Total Buffer Area:           261.26
  Total Inverter Area:         272.95
  Macro/Black Box Area:      0.000000
  Net Area:               1523.450222
  Net XLength        :       18587.13
  Net YLength        :       18891.52
  -----------------------------------
  Cell Area:              5305.256009
  Design Area:            6828.706231
  Net Length        :        37478.66


  Design Rules
  -----------------------------------
  Total Number of Nets:          2016
  Nets With Violations:            28
  Max Trans Violations:             0
  Max Cap Violations:              28
  -----------------------------------


  Hostname: ee272-tsmc40.stanford.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               11.99
  -----------------------------------------
  Overall Compile Time:               12.46
  Overall Compile Wall Clock Time:    10.90

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 28
ROPT:    Number of Route Violation: 0 

  Beginning Postface Optimization for High Effort
  -----------------------------------------------

ROPT:    Running Postface Optimization             Sun Mar 17 16:17:06 2019

Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 28
  Total moveable cell area: 5235.9
  Total fixed cell area: 69.4
  Total physical cell area: 5305.3
  Core area: (10000 10000 84328 83568)



  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Beginning On-Route Optimization 
  --------------------------------

Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.



  Beginning Phase 1 Design Rule Fixing  (max_capacitance)
  ------------------------------------

  Beginning Max Capacitance Fix
  ------------------------------
Information: route_opt running in 2 threads . (ROPT-031)

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 44 horizontal rows
    153 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:17:09 2019
****************************************
Std cell utilization: 97.02%  (20875/(21516-0))
(Non-fixed + Fixed)
Std cell utilization: 96.98%  (20602/(21516-273))
(Non-fixed only)
Chip area:            21516    sites, bbox (10.00 10.00 84.33 83.57) um
Std cell area:        20875    sites, (non-fixed:20602  fixed:273)
                      1733     cells, (non-fixed:1720   fixed:13)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      273      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       83 
Avg. std cell width:  1.77 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 44)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:17:09 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---

Total 0 (out of 1720) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:17:09 2019
****************************************

No cell displacement.

Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 44 horizontal rows
    153 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(94328,93568). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(94328,93568). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
ROPT:    Postface Optimization Done             Sun Mar 17 16:17:11 2019
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Postface Eco Route             Sun Mar 17 16:17:12 2019
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Ignore fat rule on layer M1. (ZRT-007)
Warning: Ignore fat rule on layer M2. (ZRT-007)
Warning: Ignore fat rule on layer M3. (ZRT-007)
Warning: Ignore fat rule on layer M4. (ZRT-007)
Warning: Ignore fat rule on layer M5. (ZRT-007)
Warning: Ignore fat rule on layer M6. (ZRT-007)
Warning: Ignore fat rule on layer M7. (ZRT-007)
Warning: Ignore fat rule on layer M8. (ZRT-007)
Warning: Ignore fat rule on layer M9. (ZRT-007)
Found antenna rule mode 4, diode mode 2:
        metal ratio 1000, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0  metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer M1: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M2: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M3: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M4: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M5: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M6: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M7: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M8: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M9: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 8000 50000}
        layer VIA1: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA2: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA3: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA4: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA5: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA6: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA7: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA8: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Hier-ant-prop: new = 35, old = 0
[ECO: Extraction] Elapsed real time: 0:00:02 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: Extraction] Stage (MB): Used   60  Alloctr   65  Proc    0 
[ECO: Extraction] Total (MB): Used   63  Alloctr   69  Proc 2488 
Num of eco nets = 2016
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:02 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: Init] Stage (MB): Used   60  Alloctr   65  Proc    0 
[ECO: Init] Total (MB): Used   63  Alloctr   69  Proc 2488 

        There were 60 out of 7230 pins with no spots.

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****

Begin ECO DRC check ...

Checked 1/4 Partitions, Violations =    0
Checked 2/4 Partitions, Violations =    0
Checked 3/4 Partitions, Violations =    0
Checked 4/4 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      146

[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   79  Alloctr   86  Proc 2488 

Total Wire Length =                    36885 micron
Total Number of Contacts =             18493
Total Number of Wires =                19831
Total Number of PtConns =              1743
Total Number of Routed Wires =       19831
Total Routed Wire Length =           36758 micron
Total Number of Routed Contacts =       18493
        Layer                 M1 :        223 micron
        Layer                 M2 :       7628 micron
        Layer                 M3 :      11032 micron
        Layer                 M4 :       8449 micron
        Layer                 M5 :       5873 micron
        Layer                 M6 :       2782 micron
        Layer                 M7 :        768 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         43
        Via     VIA78SQ(rot)_1x2 :          5
        Via     VIA67SQ(rot)_1x2 :         95
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          1
        Via          VIA56SQ_2x1 :        328
        Via     VIA56SQ(rot)_1x2 :         24
        Via        VIA56SQ_C_1x2 :          1
        Via       VIA45SQ_C(rot) :          2
        Via     VIA45SQ(rot)_1x2 :        884
        Via          VIA45SQ_2x1 :         75
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :          1
        Via          VIA34SQ_2x1 :       2473
        Via     VIA34SQ(rot)_1x2 :        354
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          3
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :         18
        Via          VIA23SQ_2x1 :       1622
        Via     VIA23SQ(rot)_1x2 :       5236
        Via   VIA23SQ_C(rot)_2x1 :         66
        Via        VIA23SQ_C_1x2 :         22
        Via        VIA23SQ_C_2x1 :          1
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via            VIA12SQ_C :        409
        Via       VIA12SQ_C(rot) :         85
        Via              VIA12SQ :          2
        Via         VIA12SQ(rot) :          1
        Via       VIA12BAR1(rot) :          1
        Via        VIA12SQ_C_2x1 :        390
        Via   VIA12SQ_C(rot)_1x2 :         30
        Via   VIA12SQ_C(rot)_2x1 :        131
        Via        VIA12SQ_C_1x2 :        328
        Via          VIA12SQ_2x1 :       3670
        Via     VIA12SQ(rot)_1x2 :       2132
        Via     VIA12SQ(rot)_2x1 :         34
        Via          VIA12SQ_1x2 :          9

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.19% (17973 / 18493 vias)
 
    Layer VIA1       = 93.10% (6724   / 7222    vias)
        Weight 1     = 93.10% (6724    vias)
        Un-optimized =  6.90% (498     vias)
    Layer VIA2       = 99.74% (6956   / 6974    vias)
        Weight 1     = 99.74% (6956    vias)
        Un-optimized =  0.26% (18      vias)
    Layer VIA3       = 99.96% (2832   / 2833    vias)
        Weight 1     = 99.96% (2832    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 99.79% (961    / 963     vias)
        Weight 1     = 99.79% (961     vias)
        Un-optimized =  0.21% (2       vias)
    Layer VIA5       = 99.72% (353    / 354     vias)
        Weight 1     = 99.72% (353     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (99     / 99      vias)
        Weight 1     = 100.00% (99      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.19% (17973 / 18493 vias)
 
    Layer VIA1       = 93.10% (6724   / 7222    vias)
    Layer VIA2       = 99.74% (6956   / 6974    vias)
    Layer VIA3       = 99.96% (2832   / 2833    vias)
    Layer VIA4       = 99.79% (961    / 963     vias)
    Layer VIA5       = 99.72% (353    / 354     vias)
    Layer VIA6       = 100.00% (99     / 99      vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 97.19% (17973 / 18493 vias)
 
    Layer VIA1       = 93.10% (6724   / 7222    vias)
        Weight 1     = 93.10% (6724    vias)
        Un-optimized =  6.90% (498     vias)
    Layer VIA2       = 99.74% (6956   / 6974    vias)
        Weight 1     = 99.74% (6956    vias)
        Un-optimized =  0.26% (18      vias)
    Layer VIA3       = 99.96% (2832   / 2833    vias)
        Weight 1     = 99.96% (2832    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 99.79% (961    / 963     vias)
        Weight 1     = 99.79% (961     vias)
        Un-optimized =  0.21% (2       vias)
    Layer VIA5       = 99.72% (353    / 354     vias)
        Weight 1     = 99.72% (353     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (99     / 99      vias)
        Weight 1     = 100.00% (99      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   80  Alloctr   86  Proc 2488 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 2016, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 0: non-uniform partition
Routed  1/29 Partitions, Violations =   0
Routed  2/29 Partitions, Violations =   0
Routed  3/29 Partitions, Violations =   0
Routed  4/29 Partitions, Violations =   0
Routed  5/29 Partitions, Violations =   2
Routed  6/29 Partitions, Violations =   2
Routed  7/29 Partitions, Violations =   2
Routed  8/29 Partitions, Violations =   2
Routed  9/29 Partitions, Violations =   2
Routed  10/29 Partitions, Violations =  2
Routed  11/29 Partitions, Violations =  2
Routed  12/29 Partitions, Violations =  2
Routed  13/29 Partitions, Violations =  3
Routed  14/29 Partitions, Violations =  3
Routed  15/29 Partitions, Violations =  3
Routed  16/29 Partitions, Violations =  3
Routed  17/29 Partitions, Violations =  3
Routed  18/29 Partitions, Violations =  3
Routed  19/29 Partitions, Violations =  3
Routed  20/29 Partitions, Violations =  3
Routed  21/29 Partitions, Violations =  3
Routed  22/29 Partitions, Violations =  3
Routed  23/29 Partitions, Violations =  3
Routed  24/29 Partitions, Violations =  3
Routed  25/29 Partitions, Violations =  5
Routed  26/29 Partitions, Violations =  5
Routed  27/29 Partitions, Violations =  5
Routed  28/29 Partitions, Violations =  5
Routed  29/29 Partitions, Violations =  5

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      110
        @@@@ Total number of instance ports with antenna violations =   0

        End of line enclosure : 2
        Same net spacing : 1
        Short : 2
        Internal Soft Spacing types : 105

[Iter 0] Elapsed real time: 0:00:07 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Iter 0] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 0] Total (MB): Used   79  Alloctr   86  Proc 2488 

End DR iteration 0 with 29 parts

Start DR iteration 1: non-uniform partition
Routed  1/21 Partitions, Violations =   5
Routed  2/21 Partitions, Violations =   5
Routed  3/21 Partitions, Violations =   4
Routed  4/21 Partitions, Violations =   4
Routed  5/21 Partitions, Violations =   4
Routed  6/21 Partitions, Violations =   4
Routed  7/21 Partitions, Violations =   4
Routed  8/21 Partitions, Violations =   4
Routed  9/21 Partitions, Violations =   3
Routed  10/21 Partitions, Violations =  1
Routed  11/21 Partitions, Violations =  1
Routed  12/21 Partitions, Violations =  1
Routed  13/21 Partitions, Violations =  1
Routed  14/21 Partitions, Violations =  1
Routed  15/21 Partitions, Violations =  1
Routed  16/21 Partitions, Violations =  1
Routed  17/21 Partitions, Violations =  0
Routed  18/21 Partitions, Violations =  0
Routed  19/21 Partitions, Violations =  1
Routed  20/21 Partitions, Violations =  2
Routed  21/21 Partitions, Violations =  2

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      92
        @@@@ Total number of instance ports with antenna violations =   0

        End of line enclosure : 2
        Internal Soft Spacing types : 90

[Iter 1] Elapsed real time: 0:00:11 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 1] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 1] Total (MB): Used   79  Alloctr   86  Proc 2488 

End DR iteration 1 with 21 parts

Start DR iteration 2: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      90
        @@@@ Total number of instance ports with antenna violations =   0

        Internal Soft Spacing types : 90

[Iter 2] Elapsed real time: 0:00:12 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 2] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 2] Total (MB): Used   79  Alloctr   86  Proc 2488 

End DR iteration 2 with 2 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 fixable DRC


DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    36864 micron
Total Number of Contacts =             18397
Total Number of Wires =                19742
Total Number of PtConns =              1754
Total Number of Routed Wires =       19742
Total Routed Wire Length =           36732 micron
Total Number of Routed Contacts =       18397
        Layer                 M1 :        220 micron
        Layer                 M2 :       7620 micron
        Layer                 M3 :      11028 micron
        Layer                 M4 :       8455 micron
        Layer                 M5 :       5861 micron
        Layer                 M6 :       2780 micron
        Layer                 M7 :        768 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via            VIA78SQ_C :          3
        Via          VIA78SQ_2x1 :         41
        Via     VIA78SQ(rot)_1x2 :          4
        Via       VIA67SQ_C(rot) :          2
        Via     VIA67SQ(rot)_1x2 :         93
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          8
        Via          VIA56SQ_2x1 :        321
        Via     VIA56SQ(rot)_1x2 :         24
        Via        VIA56SQ_C_1x2 :          1
        Via       VIA45SQ_C(rot) :         17
        Via     VIA45SQ(rot)_1x2 :        860
        Via          VIA45SQ_2x1 :         73
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :         71
        Via          VIA34SQ_2x1 :       2415
        Via     VIA34SQ(rot)_1x2 :        342
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          3
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :        239
        Via              VIA23SQ :          1
        Via          VIA23SQ_2x1 :       1556
        Via     VIA23SQ(rot)_1x2 :       4999
        Via   VIA23SQ_C(rot)_2x1 :         65
        Via        VIA23SQ_C_1x2 :         21
        Via        VIA23SQ_C_2x1 :          1
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via            VIA12SQ_C :        578
        Via       VIA12SQ_C(rot) :         96
        Via              VIA12SQ :          6
        Via         VIA12SQ(rot) :          3
        Via        VIA12SQ_C_2x1 :        386
        Via   VIA12SQ_C(rot)_1x2 :         30
        Via   VIA12SQ_C(rot)_2x1 :        129
        Via        VIA12SQ_C_1x2 :        313
        Via          VIA12SQ_2x1 :       3579
        Via     VIA12SQ(rot)_1x2 :       2060
        Via     VIA12SQ(rot)_2x1 :         32
        Via          VIA12SQ_1x2 :          8

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 94.43% (17373 / 18397 vias)
 
    Layer VIA1       = 90.54% (6537   / 7220    vias)
        Weight 1     = 90.54% (6537    vias)
        Un-optimized =  9.46% (683     vias)
    Layer VIA2       = 96.52% (6651   / 6891    vias)
        Weight 1     = 96.52% (6651    vias)
        Un-optimized =  3.48% (240     vias)
    Layer VIA3       = 97.49% (2762   / 2833    vias)
        Weight 1     = 97.49% (2762    vias)
        Un-optimized =  2.51% (71      vias)
    Layer VIA4       = 98.21% (935    / 952     vias)
        Weight 1     = 98.21% (935     vias)
        Un-optimized =  1.79% (17      vias)
    Layer VIA5       = 97.74% (346    / 354     vias)
        Weight 1     = 97.74% (346     vias)
        Un-optimized =  2.26% (8       vias)
    Layer VIA6       = 97.98% (97     / 99      vias)
        Weight 1     = 97.98% (97      vias)
        Un-optimized =  2.02% (2       vias)
    Layer VIA7       = 93.75% (45     / 48      vias)
        Weight 1     = 93.75% (45      vias)
        Un-optimized =  6.25% (3       vias)
 
  Total double via conversion rate    = 94.43% (17373 / 18397 vias)
 
    Layer VIA1       = 90.54% (6537   / 7220    vias)
    Layer VIA2       = 96.52% (6651   / 6891    vias)
    Layer VIA3       = 97.49% (2762   / 2833    vias)
    Layer VIA4       = 98.21% (935    / 952     vias)
    Layer VIA5       = 97.74% (346    / 354     vias)
    Layer VIA6       = 97.98% (97     / 99      vias)
    Layer VIA7       = 93.75% (45     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 94.43% (17373 / 18397 vias)
 
    Layer VIA1       = 90.54% (6537   / 7220    vias)
        Weight 1     = 90.54% (6537    vias)
        Un-optimized =  9.46% (683     vias)
    Layer VIA2       = 96.52% (6651   / 6891    vias)
        Weight 1     = 96.52% (6651    vias)
        Un-optimized =  3.48% (240     vias)
    Layer VIA3       = 97.49% (2762   / 2833    vias)
        Weight 1     = 97.49% (2762    vias)
        Un-optimized =  2.51% (71      vias)
    Layer VIA4       = 98.21% (935    / 952     vias)
        Weight 1     = 98.21% (935     vias)
        Un-optimized =  1.79% (17      vias)
    Layer VIA5       = 97.74% (346    / 354     vias)
        Weight 1     = 97.74% (346     vias)
        Un-optimized =  2.26% (8       vias)
    Layer VIA6       = 97.98% (97     / 99      vias)
        Weight 1     = 97.98% (97      vias)
        Un-optimized =  2.02% (2       vias)
    Layer VIA7       = 93.75% (45     / 48      vias)
        Weight 1     = 93.75% (45      vias)
        Un-optimized =  6.25% (3       vias)
 



Begin timing optimization in DR ...


        There were 60 out of 7230 pins with no spots.

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Dr init] Elapsed real time: 0:00:12 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Dr init] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Dr init] Total (MB): Used   72  Alloctr   79  Proc 2488 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   73  Alloctr   79  Proc 2488 
[DR] Elapsed real time: 0:00:12 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DR] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR] Total (MB): Used   66  Alloctr   72  Proc 2488 
[DR: Done] Elapsed real time: 0:00:12 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   66  Alloctr   72  Proc 2488 


Finished timing optimization in DR ...


DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    36864 micron
Total Number of Contacts =             18397
Total Number of Wires =                19742
Total Number of PtConns =              1754
Total Number of Routed Wires =       19742
Total Routed Wire Length =           36732 micron
Total Number of Routed Contacts =       18397
        Layer                 M1 :        220 micron
        Layer                 M2 :       7620 micron
        Layer                 M3 :      11028 micron
        Layer                 M4 :       8455 micron
        Layer                 M5 :       5861 micron
        Layer                 M6 :       2780 micron
        Layer                 M7 :        768 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via            VIA78SQ_C :          3
        Via          VIA78SQ_2x1 :         41
        Via     VIA78SQ(rot)_1x2 :          4
        Via       VIA67SQ_C(rot) :          2
        Via     VIA67SQ(rot)_1x2 :         93
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          8
        Via          VIA56SQ_2x1 :        321
        Via     VIA56SQ(rot)_1x2 :         24
        Via        VIA56SQ_C_1x2 :          1
        Via       VIA45SQ_C(rot) :         17
        Via     VIA45SQ(rot)_1x2 :        860
        Via          VIA45SQ_2x1 :         73
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :         71
        Via          VIA34SQ_2x1 :       2415
        Via     VIA34SQ(rot)_1x2 :        342
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          3
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :        239
        Via              VIA23SQ :          1
        Via          VIA23SQ_2x1 :       1556
        Via     VIA23SQ(rot)_1x2 :       4999
        Via   VIA23SQ_C(rot)_2x1 :         65
        Via        VIA23SQ_C_1x2 :         21
        Via        VIA23SQ_C_2x1 :          1
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via            VIA12SQ_C :        578
        Via       VIA12SQ_C(rot) :         96
        Via              VIA12SQ :          6
        Via         VIA12SQ(rot) :          3
        Via        VIA12SQ_C_2x1 :        386
        Via   VIA12SQ_C(rot)_1x2 :         30
        Via   VIA12SQ_C(rot)_2x1 :        129
        Via        VIA12SQ_C_1x2 :        313
        Via          VIA12SQ_2x1 :       3579
        Via     VIA12SQ(rot)_1x2 :       2060
        Via     VIA12SQ(rot)_2x1 :         32
        Via          VIA12SQ_1x2 :          8

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 94.43% (17373 / 18397 vias)
 
    Layer VIA1       = 90.54% (6537   / 7220    vias)
        Weight 1     = 90.54% (6537    vias)
        Un-optimized =  9.46% (683     vias)
    Layer VIA2       = 96.52% (6651   / 6891    vias)
        Weight 1     = 96.52% (6651    vias)
        Un-optimized =  3.48% (240     vias)
    Layer VIA3       = 97.49% (2762   / 2833    vias)
        Weight 1     = 97.49% (2762    vias)
        Un-optimized =  2.51% (71      vias)
    Layer VIA4       = 98.21% (935    / 952     vias)
        Weight 1     = 98.21% (935     vias)
        Un-optimized =  1.79% (17      vias)
    Layer VIA5       = 97.74% (346    / 354     vias)
        Weight 1     = 97.74% (346     vias)
        Un-optimized =  2.26% (8       vias)
    Layer VIA6       = 97.98% (97     / 99      vias)
        Weight 1     = 97.98% (97      vias)
        Un-optimized =  2.02% (2       vias)
    Layer VIA7       = 93.75% (45     / 48      vias)
        Weight 1     = 93.75% (45      vias)
        Un-optimized =  6.25% (3       vias)
 
  Total double via conversion rate    = 94.43% (17373 / 18397 vias)
 
    Layer VIA1       = 90.54% (6537   / 7220    vias)
    Layer VIA2       = 96.52% (6651   / 6891    vias)
    Layer VIA3       = 97.49% (2762   / 2833    vias)
    Layer VIA4       = 98.21% (935    / 952     vias)
    Layer VIA5       = 97.74% (346    / 354     vias)
    Layer VIA6       = 97.98% (97     / 99      vias)
    Layer VIA7       = 93.75% (45     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 94.43% (17373 / 18397 vias)
 
    Layer VIA1       = 90.54% (6537   / 7220    vias)
        Weight 1     = 90.54% (6537    vias)
        Un-optimized =  9.46% (683     vias)
    Layer VIA2       = 96.52% (6651   / 6891    vias)
        Weight 1     = 96.52% (6651    vias)
        Un-optimized =  3.48% (240     vias)
    Layer VIA3       = 97.49% (2762   / 2833    vias)
        Weight 1     = 97.49% (2762    vias)
        Un-optimized =  2.51% (71      vias)
    Layer VIA4       = 98.21% (935    / 952     vias)
        Weight 1     = 98.21% (935     vias)
        Un-optimized =  1.79% (17      vias)
    Layer VIA5       = 97.74% (346    / 354     vias)
        Weight 1     = 97.74% (346     vias)
        Un-optimized =  2.26% (8       vias)
    Layer VIA6       = 97.98% (97     / 99      vias)
        Weight 1     = 97.98% (97      vias)
        Un-optimized =  2.02% (2       vias)
    Layer VIA7       = 93.75% (45     / 48      vias)
        Weight 1     = 93.75% (45      vias)
        Un-optimized =  6.25% (3       vias)
 

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   72  Alloctr   79  Proc 2488 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12SQ_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA23SQ_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23SQ_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR1_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR1_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR2_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR2_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23LG_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23LG_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23SQ    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23SQ(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR1    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR1(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR2    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR2(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23LG    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23LG(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA34SQ_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34SQ_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR1_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR1_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR2_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR2_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34LG_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34LG_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34SQ    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34SQ(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR1    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR1(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR2    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR2(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34LG    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34LG(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA45SQ_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45SQ_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR1_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR1_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR2_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR2_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45LG_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45LG_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45SQ    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45SQ(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR1    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR1(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR2    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR2(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45LG    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45LG(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA56SQ_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56SQ_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA67SQ_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67SQ_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR1_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR1_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR2_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR2_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67LG_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67LG_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67SQ    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67SQ(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR1    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR1(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR2    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR2(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67LG    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67LG(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA78SQ_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78SQ_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR1_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR1_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR2_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR2_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78LG_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78LG_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78SQ    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78SQ(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR1    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR1(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR2    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR2(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78LG    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78LG(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA89_C    -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

     VIA89_C(r) -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

       VIA89    -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

       VIA89(r) -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

     VIA9RDL    -> VIA9RDL_2x1    VIA9RDL_1x2   



        There were 60 out of 7230 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Technology Processing] Total (MB): Used   74  Alloctr   80  Proc 2488 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    1
Routed  2/4 Partitions, Violations =    1
Routed  3/4 Partitions, Violations =    1
Routed  4/4 Partitions, Violations =    1

RedundantVia finished with 1 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Less than minimum area : 1


Total Wire Length =                    36854 micron
Total Number of Contacts =             18397
Total Number of Wires =                19761
Total Number of PtConns =              1716
Total Number of Routed Wires =       19761
Total Routed Wire Length =           36728 micron
Total Number of Routed Contacts =       18397
        Layer                 M1 :        220 micron
        Layer                 M2 :       7615 micron
        Layer                 M3 :      11026 micron
        Layer                 M4 :       8454 micron
        Layer                 M5 :       5861 micron
        Layer                 M6 :       2780 micron
        Layer                 M7 :        768 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         43
        Via     VIA78SQ(rot)_1x2 :          5
        Via     VIA67SQ(rot)_1x2 :         95
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          1
        Via          VIA56SQ_2x1 :        328
        Via     VIA56SQ(rot)_1x2 :         24
        Via        VIA56SQ_C_1x2 :          1
        Via       VIA45SQ_C(rot) :          1
        Via     VIA45SQ(rot)_1x2 :        876
        Via          VIA45SQ_2x1 :         73
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :          1
        Via          VIA34SQ_2x1 :       2472
        Via     VIA34SQ(rot)_1x2 :        355
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          3
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :          5
        Via          VIA23SQ_2x1 :       1603
        Via     VIA23SQ(rot)_1x2 :       5187
        Via   VIA23SQ_C(rot)_2x1 :         65
        Via        VIA23SQ_C_1x2 :         21
        Via        VIA23SQ_C_2x1 :          1
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via            VIA12SQ_C :        386
        Via       VIA12SQ_C(rot) :         77
        Via              VIA12SQ :          3
        Via         VIA12SQ(rot) :          1
        Via        VIA12SQ_C_2x1 :        395
        Via   VIA12SQ_C(rot)_1x2 :         33
        Via   VIA12SQ_C(rot)_2x1 :        131
        Via        VIA12SQ_C_1x2 :        327
        Via          VIA12SQ_2x1 :       3685
        Via     VIA12SQ(rot)_1x2 :       2140
        Via     VIA12SQ(rot)_2x1 :         34
        Via          VIA12SQ_1x2 :          8

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.42% (17922 / 18397 vias)
 
    Layer VIA1       = 93.53% (6753   / 7220    vias)
        Weight 1     = 93.53% (6753    vias)
        Un-optimized =  6.47% (467     vias)
    Layer VIA2       = 99.93% (6886   / 6891    vias)
        Weight 1     = 99.93% (6886    vias)
        Un-optimized =  0.07% (5       vias)
    Layer VIA3       = 99.96% (2832   / 2833    vias)
        Weight 1     = 99.96% (2832    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 99.89% (951    / 952     vias)
        Weight 1     = 99.89% (951     vias)
        Un-optimized =  0.11% (1       vias)
    Layer VIA5       = 99.72% (353    / 354     vias)
        Weight 1     = 99.72% (353     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (99     / 99      vias)
        Weight 1     = 100.00% (99      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.42% (17922 / 18397 vias)
 
    Layer VIA1       = 93.53% (6753   / 7220    vias)
    Layer VIA2       = 99.93% (6886   / 6891    vias)
    Layer VIA3       = 99.96% (2832   / 2833    vias)
    Layer VIA4       = 99.89% (951    / 952     vias)
    Layer VIA5       = 99.72% (353    / 354     vias)
    Layer VIA6       = 100.00% (99     / 99      vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 97.42% (17922 / 18397 vias)
 
    Layer VIA1       = 93.53% (6753   / 7220    vias)
        Weight 1     = 93.53% (6753    vias)
        Un-optimized =  6.47% (467     vias)
    Layer VIA2       = 99.93% (6886   / 6891    vias)
        Weight 1     = 99.93% (6886    vias)
        Un-optimized =  0.07% (5       vias)
    Layer VIA3       = 99.96% (2832   / 2833    vias)
        Weight 1     = 99.96% (2832    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 99.89% (951    / 952     vias)
        Weight 1     = 99.89% (951     vias)
        Un-optimized =  0.11% (1       vias)
    Layer VIA5       = 99.72% (353    / 354     vias)
        Weight 1     = 99.72% (353     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (99     / 99      vias)
        Weight 1     = 100.00% (99      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:00:02 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[RedundantVia] Stage (MB): Used   15  Alloctr   15  Proc    0 
[RedundantVia] Total (MB): Used   82  Alloctr   88  Proc 2488 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:15 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[Dr init] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Dr init] Total (MB): Used   82  Alloctr   88  Proc 2488 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 2016, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 1: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 1] Elapsed real time: 0:00:15 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:17
[Iter 1] Stage (MB): Used   26  Alloctr   26  Proc    0 
[Iter 1] Total (MB): Used   89  Alloctr   96  Proc 2488 

End DR iteration 1 with 1 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:15 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:17
[DR] Stage (MB): Used   11  Alloctr   12  Proc    0 
[DR] Total (MB): Used   75  Alloctr   81  Proc 2488 

Nets that have been changed:
Net 1 = test_pe_comp/n330
Net 2 = test_pe_comp/test_shifter/n156
Net 3 = test_pe_comp/test_shifter/n158
Net 4 = test_pe_comp/test_shifter/n160
Net 5 = test_pe_comp/test_mult_add/n770
Net 6 = test_pe_comp/test_mult_add/n773
Net 7 = clk_G1B4I1
Net 8 = n106
Net 9 = n109
Net 10 = n21
Net 11 = n22
Net 12 = n23
Net 13 = n24
Net 14 = n25
Net 15 = n27
Net 16 = n29
Net 17 = n31
Net 18 = n32
Net 19 = n33
Net 20 = n34
Net 21 = test_opt_reg_file/n11
Net 22 = test_pe_comp/n308
Net 23 = test_pe_comp/n309
Net 24 = test_pe_comp/n311
Net 25 = test_pe_comp/n318
Net 26 = test_pe_comp/n320
Net 27 = n70
Net 28 = n54
Net 29 = n3
Net 30 = n8
Net 31 = n15
Net 32 = n178
Net 33 = n179
Net 34 = n170
Net 35 = n166
Net 36 = n165
Net 37 = n110
Net 38 = n112
Net 39 = op_code[8]
Net 40 = op_code[15]
Net 41 = n241
Net 42 = n242
Net 43 = n244
Net 44 = n239
Net 45 = n232
Net 46 = n231
Net 47 = n230
Net 48 = n220
Net 49 = op_code[11]
Net 50 = n255
Net 51 = op_code[14]
Net 52 = n253
Net 53 = n268
Net 54 = test_opt_reg_c/n11
Net 55 = test_opt_reg_a/n2
Net 56 = op_a_reg[13]
Net 57 = op_a_reg[12]
Net 58 = op_a_reg[10]
Net 59 = op_a_reg[9]
Net 60 = op_a_reg[7]
Net 61 = op_a_reg[6]
Net 62 = op_a_reg[5]
Net 63 = op_a_reg[4]
Net 64 = op_a_reg[2]
Net 65 = op_a_reg[1]
Net 66 = op_a_reg[0]
Net 67 = inp_code[0]
Net 68 = inp_code[1]
Net 69 = op_a_reg[15]
Net 70 = test_opt_reg_a/n1
Net 71 = op_code[9]
Net 72 = n262
Net 73 = inp_code[3]
Net 74 = inp_code[2]
Net 75 = op_b_reg[15]
Net 76 = op_b_reg[2]
Net 77 = op_b_reg[0]
Net 78 = test_opt_reg_a/net844
Net 79 = data0[13]
Net 80 = data0[10]
Net 81 = data0[5]
Net 82 = test_opt_reg_a/n8
Net 83 = test_opt_reg_a/n7
Net 84 = data1[2]
Net 85 = data1[0]
Net 86 = op_b_reg[14]
Net 87 = op_b_reg[12]
Net 88 = op_b_reg[11]
Net 89 = op_b_reg[9]
Net 90 = op_b_reg[8]
Net 91 = op_b_reg[6]
Net 92 = op_b_reg[5]
Net 93 = op_c_reg[5]
Net 94 = op_c_reg[3]
Net 95 = inp_code[5]
Net 96 = test_opt_reg_file/SNPS_LOGIC0
Net 97 = test_opt_reg_file/data_in_reg_next[15]
Net 98 = op_b_ld
Net 99 = data1[13]
Net 100 = data1[12]
.... and 388 other nets
Total number of changed nets = 488 (out of 2016)

[DR: Done] Elapsed real time: 0:00:15 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:17
[DR: Done] Stage (MB): Used    3  Alloctr    4  Proc    0 
[DR: Done] Total (MB): Used   67  Alloctr   73  Proc 2488 
[ECO: DR] Elapsed real time: 0:00:18 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:19
[ECO: DR] Stage (MB): Used   64  Alloctr   69  Proc    0 
[ECO: DR] Total (MB): Used   67  Alloctr   73  Proc 2488 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    36854 micron
Total Number of Contacts =             18397
Total Number of Wires =                19761
Total Number of PtConns =              1717
Total Number of Routed Wires =       19761
Total Routed Wire Length =           36728 micron
Total Number of Routed Contacts =       18397
        Layer                 M1 :        220 micron
        Layer                 M2 :       7615 micron
        Layer                 M3 :      11026 micron
        Layer                 M4 :       8454 micron
        Layer                 M5 :       5861 micron
        Layer                 M6 :       2780 micron
        Layer                 M7 :        768 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         43
        Via     VIA78SQ(rot)_1x2 :          5
        Via     VIA67SQ(rot)_1x2 :         95
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          1
        Via          VIA56SQ_2x1 :        328
        Via     VIA56SQ(rot)_1x2 :         24
        Via        VIA56SQ_C_1x2 :          1
        Via       VIA45SQ_C(rot) :          1
        Via     VIA45SQ(rot)_1x2 :        876
        Via          VIA45SQ_2x1 :         73
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :          1
        Via          VIA34SQ_2x1 :       2472
        Via     VIA34SQ(rot)_1x2 :        355
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          3
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :          5
        Via          VIA23SQ_2x1 :       1603
        Via     VIA23SQ(rot)_1x2 :       5187
        Via   VIA23SQ_C(rot)_2x1 :         65
        Via        VIA23SQ_C_1x2 :         21
        Via        VIA23SQ_C_2x1 :          1
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via            VIA12SQ_C :        386
        Via       VIA12SQ_C(rot) :         77
        Via              VIA12SQ :          3
        Via         VIA12SQ(rot) :          1
        Via        VIA12SQ_C_2x1 :        395
        Via   VIA12SQ_C(rot)_1x2 :         33
        Via   VIA12SQ_C(rot)_2x1 :        131
        Via        VIA12SQ_C_1x2 :        327
        Via          VIA12SQ_2x1 :       3685
        Via     VIA12SQ(rot)_1x2 :       2140
        Via     VIA12SQ(rot)_2x1 :         34
        Via          VIA12SQ_1x2 :          8

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.42% (17922 / 18397 vias)
 
    Layer VIA1       = 93.53% (6753   / 7220    vias)
        Weight 1     = 93.53% (6753    vias)
        Un-optimized =  6.47% (467     vias)
    Layer VIA2       = 99.93% (6886   / 6891    vias)
        Weight 1     = 99.93% (6886    vias)
        Un-optimized =  0.07% (5       vias)
    Layer VIA3       = 99.96% (2832   / 2833    vias)
        Weight 1     = 99.96% (2832    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 99.89% (951    / 952     vias)
        Weight 1     = 99.89% (951     vias)
        Un-optimized =  0.11% (1       vias)
    Layer VIA5       = 99.72% (353    / 354     vias)
        Weight 1     = 99.72% (353     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (99     / 99      vias)
        Weight 1     = 100.00% (99      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.42% (17922 / 18397 vias)
 
    Layer VIA1       = 93.53% (6753   / 7220    vias)
    Layer VIA2       = 99.93% (6886   / 6891    vias)
    Layer VIA3       = 99.96% (2832   / 2833    vias)
    Layer VIA4       = 99.89% (951    / 952     vias)
    Layer VIA5       = 99.72% (353    / 354     vias)
    Layer VIA6       = 100.00% (99     / 99      vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 97.42% (17922 / 18397 vias)
 
    Layer VIA1       = 93.53% (6753   / 7220    vias)
        Weight 1     = 93.53% (6753    vias)
        Un-optimized =  6.47% (467     vias)
    Layer VIA2       = 99.93% (6886   / 6891    vias)
        Weight 1     = 99.93% (6886    vias)
        Un-optimized =  0.07% (5       vias)
    Layer VIA3       = 99.96% (2832   / 2833    vias)
        Weight 1     = 99.96% (2832    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 99.89% (951    / 952     vias)
        Weight 1     = 99.89% (951     vias)
        Un-optimized =  0.11% (1       vias)
    Layer VIA5       = 99.72% (353    / 354     vias)
        Weight 1     = 99.72% (353     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (99     / 99      vias)
        Weight 1     = 100.00% (99      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 

Total number of nets = 2016
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    36854 micron
Total Number of Contacts =             18397
Total Number of Wires =                19761
Total Number of PtConns =              1717
Total Number of Routed Wires =       19761
Total Routed Wire Length =           36728 micron
Total Number of Routed Contacts =       18397
        Layer                 M1 :        220 micron
        Layer                 M2 :       7615 micron
        Layer                 M3 :      11026 micron
        Layer                 M4 :       8454 micron
        Layer                 M5 :       5861 micron
        Layer                 M6 :       2780 micron
        Layer                 M7 :        768 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         43
        Via     VIA78SQ(rot)_1x2 :          5
        Via     VIA67SQ(rot)_1x2 :         95
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          1
        Via          VIA56SQ_2x1 :        328
        Via     VIA56SQ(rot)_1x2 :         24
        Via        VIA56SQ_C_1x2 :          1
        Via       VIA45SQ_C(rot) :          1
        Via     VIA45SQ(rot)_1x2 :        876
        Via          VIA45SQ_2x1 :         73
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :          1
        Via          VIA34SQ_2x1 :       2472
        Via     VIA34SQ(rot)_1x2 :        355
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          3
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :          5
        Via          VIA23SQ_2x1 :       1603
        Via     VIA23SQ(rot)_1x2 :       5187
        Via   VIA23SQ_C(rot)_2x1 :         65
        Via        VIA23SQ_C_1x2 :         21
        Via        VIA23SQ_C_2x1 :          1
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via            VIA12SQ_C :        386
        Via       VIA12SQ_C(rot) :         77
        Via              VIA12SQ :          3
        Via         VIA12SQ(rot) :          1
        Via        VIA12SQ_C_2x1 :        395
        Via   VIA12SQ_C(rot)_1x2 :         33
        Via   VIA12SQ_C(rot)_2x1 :        131
        Via        VIA12SQ_C_1x2 :        327
        Via          VIA12SQ_2x1 :       3685
        Via     VIA12SQ(rot)_1x2 :       2140
        Via     VIA12SQ(rot)_2x1 :         34
        Via          VIA12SQ_1x2 :          8

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.42% (17922 / 18397 vias)
 
    Layer VIA1       = 93.53% (6753   / 7220    vias)
        Weight 1     = 93.53% (6753    vias)
        Un-optimized =  6.47% (467     vias)
    Layer VIA2       = 99.93% (6886   / 6891    vias)
        Weight 1     = 99.93% (6886    vias)
        Un-optimized =  0.07% (5       vias)
    Layer VIA3       = 99.96% (2832   / 2833    vias)
        Weight 1     = 99.96% (2832    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 99.89% (951    / 952     vias)
        Weight 1     = 99.89% (951     vias)
        Un-optimized =  0.11% (1       vias)
    Layer VIA5       = 99.72% (353    / 354     vias)
        Weight 1     = 99.72% (353     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (99     / 99      vias)
        Weight 1     = 100.00% (99      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.42% (17922 / 18397 vias)
 
    Layer VIA1       = 93.53% (6753   / 7220    vias)
    Layer VIA2       = 99.93% (6886   / 6891    vias)
    Layer VIA3       = 99.96% (2832   / 2833    vias)
    Layer VIA4       = 99.89% (951    / 952     vias)
    Layer VIA5       = 99.72% (353    / 354     vias)
    Layer VIA6       = 100.00% (99     / 99      vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 97.42% (17922 / 18397 vias)
 
    Layer VIA1       = 93.53% (6753   / 7220    vias)
        Weight 1     = 93.53% (6753    vias)
        Un-optimized =  6.47% (467     vias)
    Layer VIA2       = 99.93% (6886   / 6891    vias)
        Weight 1     = 99.93% (6886    vias)
        Un-optimized =  0.07% (5       vias)
    Layer VIA3       = 99.96% (2832   / 2833    vias)
        Weight 1     = 99.96% (2832    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 99.89% (951    / 952     vias)
        Weight 1     = 99.89% (951     vias)
        Un-optimized =  0.11% (1       vias)
    Layer VIA5       = 99.72% (353    / 354     vias)
        Weight 1     = 99.72% (353     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (99     / 99      vias)
        Weight 1     = 100.00% (99      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 488 nets
[ECO: End] Elapsed real time: 0:00:18 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    3  Alloctr    4  Proc 2488 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Postface Eco Route Done             Sun Mar 17 16:17:30 2019

  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Layer M1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: extraction with 2 threads (RCEX-208)
Warning: Net 'SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_c/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_file/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_a/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_bit/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_data/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_lut/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_f/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_e/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_d/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.18 0.16 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : test_pe
Version: M-2016.12-SP2
Date   : Sun Mar 17 16:17:44 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              52.00
  Critical Path Length:          8.04
  Critical Path Slack:          31.86
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'in2reg'
  -----------------------------------
  Levels of Logic:              48.00
  Critical Path Length:          7.26
  Critical Path Slack:          37.69
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2out'
  -----------------------------------
  Levels of Logic:              57.00
  Critical Path Length:          8.87
  Critical Path Slack:          35.83
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2reg'
  -----------------------------------
  Levels of Logic:              51.00
  Critical Path Length:          7.94
  Critical Path Slack:          41.81
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         21
  Hierarchical Port Count:        835
  Leaf Cell Count:               1733
  Buf/Inv Cell Count:             288
  Buf Cell Count:                  98
  Inv Cell Count:                 190
  CT Buf/Inv Cell Count:            7
  Combinational Cell Count:      1619
  Sequential Cell Count:          114
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4271.398197
  Noncombinational Area:  1033.857812
  Buf/Inv Area:            534.210695
  Total Buffer Area:           261.26
  Total Inverter Area:         272.95
  Macro/Black Box Area:      0.000000
  Net Area:               1523.450222
  Net XLength        :       18561.42
  Net YLength        :       18878.03
  -----------------------------------
  Cell Area:              5305.256009
  Design Area:            6828.706231
  Net Length        :        37439.45


  Design Rules
  -----------------------------------
  Total Number of Nets:          2016
  Nets With Violations:            27
  Max Trans Violations:             0
  Max Cap Violations:              27
  -----------------------------------


  Hostname: ee272-tsmc40.stanford.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               13.41
  -----------------------------------------
  Overall Compile Time:               14.18
  Overall Compile Wall Clock Time:    12.20

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 27
ROPT:    Number of Route Violation: 0 
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Ignore fat rule on layer M1. (ZRT-007)
Warning: Ignore fat rule on layer M2. (ZRT-007)
Warning: Ignore fat rule on layer M3. (ZRT-007)
Warning: Ignore fat rule on layer M4. (ZRT-007)
Warning: Ignore fat rule on layer M5. (ZRT-007)
Warning: Ignore fat rule on layer M6. (ZRT-007)
Warning: Ignore fat rule on layer M7. (ZRT-007)
Warning: Ignore fat rule on layer M8. (ZRT-007)
Warning: Ignore fat rule on layer M9. (ZRT-007)
Found antenna rule mode 4, diode mode 2:
        metal ratio 1000, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0  metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer M1: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M2: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M3: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M4: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M5: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M6: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M7: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M8: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M9: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 8000 50000}
        layer VIA1: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA2: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA3: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA4: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA5: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA6: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA7: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA8: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Hier-ant-prop: new = 35, old = 0


Start checking for open nets ... 

Total number of nets = 2016, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 2016 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   63  Alloctr   69  Proc 2546 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****

Begin full DRC check ...

Information: Using 2 threads for routing. (ZRT-444)
Checked 1/4 Partitions, Violations =    0
Checked 2/4 Partitions, Violations =    0
Checked 3/4 Partitions, Violations =    0
Checked 4/4 Partitions, Violations =    0
Removed 12 internal redundant via violations.
[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   78  Alloctr   84  Proc 2546 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   78  Alloctr   84  Proc 2546 

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    36854 micron
Total Number of Contacts =             18397
Total Number of Wires =                19752
Total Number of PtConns =              1726
Total Number of Routed Wires =       19752
Total Routed Wire Length =           36728 micron
Total Number of Routed Contacts =       18397
        Layer                 M1 :        220 micron
        Layer                 M2 :       7615 micron
        Layer                 M3 :      11026 micron
        Layer                 M4 :       8454 micron
        Layer                 M5 :       5861 micron
        Layer                 M6 :       2780 micron
        Layer                 M7 :        768 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         43
        Via     VIA78SQ(rot)_1x2 :          5
        Via     VIA67SQ(rot)_1x2 :         95
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          1
        Via          VIA56SQ_2x1 :        328
        Via     VIA56SQ(rot)_1x2 :         24
        Via        VIA56SQ_C_1x2 :          1
        Via       VIA45SQ_C(rot) :          1
        Via     VIA45SQ(rot)_1x2 :        876
        Via          VIA45SQ_2x1 :         73
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :          1
        Via          VIA34SQ_2x1 :       2472
        Via     VIA34SQ(rot)_1x2 :        355
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          3
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :          5
        Via     VIA23SQ(rot)_1x2 :       5187
        Via          VIA23SQ_2x1 :       1603
        Via   VIA23SQ_C(rot)_2x1 :         65
        Via        VIA23SQ_C_1x2 :         21
        Via        VIA23SQ_C_2x1 :          1
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via            VIA12SQ_C :        386
        Via       VIA12SQ_C(rot) :         77
        Via              VIA12SQ :          3
        Via         VIA12SQ(rot) :          1
        Via          VIA12SQ_2x1 :       3685
        Via     VIA12SQ(rot)_1x2 :       2140
        Via     VIA12SQ(rot)_2x1 :         34
        Via          VIA12SQ_1x2 :          8
        Via        VIA12SQ_C_2x1 :        395
        Via   VIA12SQ_C(rot)_1x2 :         33
        Via   VIA12SQ_C(rot)_2x1 :        131
        Via        VIA12SQ_C_1x2 :        327

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.42% (17922 / 18397 vias)
 
    Layer VIA1       = 93.53% (6753   / 7220    vias)
        Weight 1     = 93.53% (6753    vias)
        Un-optimized =  6.47% (467     vias)
    Layer VIA2       = 99.93% (6886   / 6891    vias)
        Weight 1     = 99.93% (6886    vias)
        Un-optimized =  0.07% (5       vias)
    Layer VIA3       = 99.96% (2832   / 2833    vias)
        Weight 1     = 99.96% (2832    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 99.89% (951    / 952     vias)
        Weight 1     = 99.89% (951     vias)
        Un-optimized =  0.11% (1       vias)
    Layer VIA5       = 99.72% (353    / 354     vias)
        Weight 1     = 99.72% (353     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (99     / 99      vias)
        Weight 1     = 100.00% (99      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.42% (17922 / 18397 vias)
 
    Layer VIA1       = 93.53% (6753   / 7220    vias)
    Layer VIA2       = 99.93% (6886   / 6891    vias)
    Layer VIA3       = 99.96% (2832   / 2833    vias)
    Layer VIA4       = 99.89% (951    / 952     vias)
    Layer VIA5       = 99.72% (353    / 354     vias)
    Layer VIA6       = 100.00% (99     / 99      vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 97.42% (17922 / 18397 vias)
 
    Layer VIA1       = 93.53% (6753   / 7220    vias)
        Weight 1     = 93.53% (6753    vias)
        Un-optimized =  6.47% (467     vias)
    Layer VIA2       = 99.93% (6886   / 6891    vias)
        Weight 1     = 99.93% (6886    vias)
        Un-optimized =  0.07% (5       vias)
    Layer VIA3       = 99.96% (2832   / 2833    vias)
        Weight 1     = 99.96% (2832    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 99.89% (951    / 952     vias)
        Weight 1     = 99.89% (951     vias)
        Un-optimized =  0.11% (1       vias)
    Layer VIA5       = 99.72% (353    / 354     vias)
        Weight 1     = 99.72% (353     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (99     / 99      vias)
        Weight 1     = 100.00% (99      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 


Verify Summary:

Total number of nets = 2016, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

Information: connected 36 power ports and 36 ground ports
Create error cell test_pe_lvs.err ...

-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 2 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 3 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 4 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 5 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 6 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 7 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 8 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 9 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 10 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 11 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 12 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 13 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 14 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 15 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U436 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U432 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U428 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U424 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[13] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[12] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U348 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U420 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U416 C1 doesn't connect to any net.

ERROR : There are more errors than default Max Error Number 20.
** Total Floating ports are 20.
** Total Floating Nets are 0.
** Total SHORT Nets are 0.
** Total OPEN Nets are 0.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:01, CPU =    0:00:00
Update error cell ...
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/milkyway/saed32_io_wb. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/sram/milkyway/SRAM32NM. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/sram_lp/milkyway/saed32sram_lp. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)
Information: Loading local_link_library attribute {saed32hvt_ss0p95v125c.db, saed32rvt_ss0p95v125c.db, saed32lvt_ss0p95v125c.db}. (MWDC-290)

  Linking design 'test_pe'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (22 designs)              test_pe.CEL, etc
  saed32hvt_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db
  saed32rvt_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db
  saed32lvt_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db
  saed32sram_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db
  saed32io_wb_ss0p95v125c_2p25v (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db
  dw_foundation.sldb (library)
                              /cad/synopsys/icc/M-2016.12-SP2/libraries/syn/dw_foundation.sldb

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Warning: Layer M3 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Warning: Layer M7 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Floorplan loading succeeded.
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Search-Repair loops                   : 40 
ROPT:    ECO Search-Repair loops               : 20 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)

Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Layer M1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: extraction with 2 threads (RCEX-208)
Warning: Net 'SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_c/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_file/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_a/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_bit/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_data/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_lut/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_f/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_e/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_d/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.18 0.16 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : test_pe
Version: M-2016.12-SP2
Date   : Sun Mar 17 16:17:59 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              52.00
  Critical Path Length:          8.04
  Critical Path Slack:          31.86
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'in2reg'
  -----------------------------------
  Levels of Logic:              48.00
  Critical Path Length:          7.26
  Critical Path Slack:          37.69
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2out'
  -----------------------------------
  Levels of Logic:              57.00
  Critical Path Length:          8.87
  Critical Path Slack:          35.83
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2reg'
  -----------------------------------
  Levels of Logic:              51.00
  Critical Path Length:          7.94
  Critical Path Slack:          41.81
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         21
  Hierarchical Port Count:        835
  Leaf Cell Count:               1733
  Buf/Inv Cell Count:             288
  Buf Cell Count:                  98
  Inv Cell Count:                 190
  CT Buf/Inv Cell Count:            7
  Combinational Cell Count:      1619
  Sequential Cell Count:          114
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4271.398197
  Noncombinational Area:  1033.857812
  Buf/Inv Area:            534.210695
  Total Buffer Area:           261.26
  Total Inverter Area:         272.95
  Macro/Black Box Area:      0.000000
  Net Area:               1523.450222
  Net XLength        :       18561.42
  Net YLength        :       18878.03
  -----------------------------------
  Cell Area:              5305.256009
  Design Area:            6828.706231
  Net Length        :        37439.45


  Design Rules
  -----------------------------------
  Total Number of Nets:          2016
  Nets With Violations:            27
  Max Trans Violations:             0
  Max Cap Violations:              27
  -----------------------------------


  Hostname: ee272-tsmc40.stanford.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               13.41
  -----------------------------------------
  Overall Compile Time:               14.18
  Overall Compile Wall Clock Time:    12.20

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 27
ROPT:    Number of Route Violation: 0 
ROPT:    Running Incremental Optimization Stage             Sun Mar 17 16:17:59 2019

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------


Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 27
  Total moveable cell area: 5235.9
  Total fixed cell area: 69.4
  Total physical cell area: 5305.3
  Core area: (10000 10000 84328 83568)



  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Beginning On-Route Optimization 
  --------------------------------

Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.


  Beginning Timing Optimization
  ------------------------------


  Beginning Phase 1 Design Rule Fixing  (max_capacitance)
  ------------------------------------

  Beginning Max Capacitance Fix
  ------------------------------
Information: route_opt running in 2 threads . (ROPT-031)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:02    5307.3      0.00       0.0      27.8 test_pe_comp/test_mult_add/n269      0.00  

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 44 horizontal rows
    153 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:18:01 2019
****************************************
Std cell utilization: 97.06%  (20883/(21516-0))
(Non-fixed + Fixed)
Std cell utilization: 97.02%  (20610/(21516-273))
(Non-fixed only)
Chip area:            21516    sites, bbox (10.00 10.00 84.33 83.57) um
Std cell area:        20883    sites, (non-fixed:20610  fixed:273)
                      1734     cells, (non-fixed:1721   fixed:13)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      273      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       83 
Avg. std cell width:  1.77 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 44)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:18:01 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---

Total 5 (out of 1721) illegal cells need to be legalized.
Finding nearest legal location......100%
 
****************************************
  Report : Nearest Legal Location
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:18:01 2019
****************************************

avg cell displacement:    0.706 um ( 0.42 row height)
max cell displacement:    0.706 um ( 0.42 row height)
std deviation:            0.000 um ( 0.00 row height)
number of cell moved:         1 cells (out of 1721 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)

Legalizing 3 illegal cells......100%
 
****************************************
  Report : Legalize Displacement
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:18:01 2019
****************************************

avg cell displacement:    7.182 um ( 4.30 row height)
max cell displacement:    7.182 um ( 4.30 row height)
std deviation:            0.000 um ( 0.00 row height)
number of cell moved:         1 cells (out of 1721 cells)

Largest displacement cells:
  Cell: test_pe_comp/test_mult_add/U61 (NBUFFX2_LVT)
    Input location: (14.927 41.065)
    Legal location: (19.272 46.784)
    Displacement: 7.182 um, e.g. 4.30 row height.

Total 1 cells has large displacement (e.g. > 5.016 um or 3 row height)

Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 44 horizontal rows
    153 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(94328,93568). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(94328,93568). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Ignore fat rule on layer M1. (ZRT-007)
Warning: Ignore fat rule on layer M2. (ZRT-007)
Warning: Ignore fat rule on layer M3. (ZRT-007)
Warning: Ignore fat rule on layer M4. (ZRT-007)
Warning: Ignore fat rule on layer M5. (ZRT-007)
Warning: Ignore fat rule on layer M6. (ZRT-007)
Warning: Ignore fat rule on layer M7. (ZRT-007)
Warning: Ignore fat rule on layer M8. (ZRT-007)
Warning: Ignore fat rule on layer M9. (ZRT-007)
Found antenna rule mode 4, diode mode 2:
        metal ratio 1000, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0  metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer M1: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M2: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M3: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M4: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M5: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M6: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M7: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M8: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M9: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 8000 50000}
        layer VIA1: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA2: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA3: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA4: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA5: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA6: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA7: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA8: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Hier-ant-prop: new = 35, old = 0
Split 1 nets of total 1 nets.
Updating the database ...
ROPT:    Incremental Optimization Stage Done             Sun Mar 17 16:18:08 2019
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Incremental Stage Eco Route             Sun Mar 17 16:18:09 2019

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Ignore fat rule on layer M1. (ZRT-007)
Warning: Ignore fat rule on layer M2. (ZRT-007)
Warning: Ignore fat rule on layer M3. (ZRT-007)
Warning: Ignore fat rule on layer M4. (ZRT-007)
Warning: Ignore fat rule on layer M5. (ZRT-007)
Warning: Ignore fat rule on layer M6. (ZRT-007)
Warning: Ignore fat rule on layer M7. (ZRT-007)
Warning: Ignore fat rule on layer M8. (ZRT-007)
Warning: Ignore fat rule on layer M9. (ZRT-007)
Found antenna rule mode 4, diode mode 2:
        metal ratio 1000, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0  metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer M1: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M2: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M3: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M4: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M5: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M6: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M7: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M8: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M9: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 8000 50000}
        layer VIA1: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA2: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA3: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA4: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA5: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA6: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA7: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA8: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Hier-ant-prop: new = 35, old = 0
[ECO: Extraction] Elapsed real time: 0:00:02 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[ECO: Extraction] Stage (MB): Used   60  Alloctr   65  Proc    0 
[ECO: Extraction] Total (MB): Used   63  Alloctr   69  Proc 2646 
Num of eco nets = 2017
Num of open eco nets = 2
[ECO: Init] Elapsed real time: 0:00:02 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[ECO: Init] Stage (MB): Used   60  Alloctr   65  Proc    0 
[ECO: Init] Total (MB): Used   63  Alloctr   70  Proc 2646 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   67  Alloctr   74  Proc 2646 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,94.33,93.57)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.13
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.16
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.16
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.16
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.74
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.50
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   69  Alloctr   75  Proc 2646 
Net statistics:
Total number of nets     = 2017
Number of nets to route  = 2
Number of nets with min-layer-mode soft = 12
Number of nets with min-layer-mode soft-cost-medium = 12
Number of nets with max-layer-mode hard = 12
2 nets are partially connected,
 of which 2 are detail routed and 0 are global routed.
2015 nets are fully connected,
 of which 2015 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   69  Alloctr   76  Proc 2646 
Average gCell capacity  4.84     on layer (1)    M1
Average gCell capacity  9.73     on layer (2)    M2
Average gCell capacity  9.91     on layer (3)    M3
Average gCell capacity  9.77     on layer (4)    M4
Average gCell capacity  9.89     on layer (5)    M5
Average gCell capacity  9.76     on layer (6)    M6
Average gCell capacity  9.91     on layer (7)    M7
Average gCell capacity  8.42     on layer (8)    M8
Average gCell capacity  0.46     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 12.86         on layer (1)    M1
Average number of tracks per gCell 10.29         on layer (2)    M2
Average number of tracks per gCell 10.20         on layer (3)    M3
Average number of tracks per gCell 10.29         on layer (4)    M4
Average number of tracks per gCell 10.20         on layer (5)    M5
Average number of tracks per gCell 10.29         on layer (6)    M6
Average number of tracks per gCell 10.20         on layer (7)    M7
Average number of tracks per gCell 10.29         on layer (8)    M8
Average number of tracks per gCell 0.98  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 31360
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   69  Alloctr   76  Proc 2646 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   69  Alloctr   76  Proc 2646 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   69  Alloctr   76  Proc 2646 
Information: Using 2 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   69  Alloctr   76  Proc 2646 
Initial. Routing result:
Initial. Both Dirs: Overflow =   152 Max = 8 GRCs =    89 (1.42%)
Initial. H routing: Overflow =    21 Max = 8 (GRCs =  2) GRCs =     6 (0.19%)
Initial. V routing: Overflow =   131 Max = 5 (GRCs =  1) GRCs =    83 (2.65%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    94 Max = 5 (GRCs =  1) GRCs =    54 (1.72%)
Initial. M3         Overflow =     5 Max = 2 (GRCs =  2) GRCs =     3 (0.10%)
Initial. M4         Overflow =    36 Max = 3 (GRCs =  2) GRCs =    28 (0.89%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.03%)
Initial. M7         Overflow =    16 Max = 8 (GRCs =  2) GRCs =     3 (0.10%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.9 0.00 0.00 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.03 0.00 0.00 0.00
M2       35.5 26.0 3.09 21.2 1.02 6.15 2.65 0.54 0.35 0.03 1.69 0.13 0.26 1.15
M3       27.6 19.0 3.09 18.7 3.44 10.4 9.57 4.75 2.49 0.45 0.19 0.03 0.06 0.00
M4       39.2 21.3 3.32 17.3 1.88 6.03 4.18 2.52 1.63 0.26 1.37 0.00 0.03 0.86
M5       40.1 38.8 6.41 11.3 1.34 1.47 0.41 0.03 0.00 0.00 0.00 0.00 0.00 0.00
M6       67.0 25.7 1.47 2.77 0.19 1.91 0.32 0.13 0.00 0.00 0.38 0.00 0.00 0.03
M7       88.2 10.3 0.89 0.22 0.00 0.00 0.00 0.00 0.00 0.00 0.26 0.00 0.00 0.06
M8       97.9 1.34 0.00 0.45 0.00 0.13 0.00 0.00 0.00 0.00 0.13 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    67.6 15.1 1.94 7.69 0.84 2.79 1.82 0.85 0.48 0.08 0.43 0.02 0.04 0.22


Initial. Total Wire Length = 13.55
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 5.08
Initial. Layer M3 wire length = 8.47
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 5
Initial. Via VIA12SQ_C count = 2
Initial. Via VIA23SQ_C count = 2
Initial. Via VIA34SQ_C count = 1
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   69  Alloctr   76  Proc 2646 
phase1. Routing result:
phase1. Both Dirs: Overflow =   152 Max = 8 GRCs =    89 (1.42%)
phase1. H routing: Overflow =    21 Max = 8 (GRCs =  2) GRCs =     6 (0.19%)
phase1. V routing: Overflow =   131 Max = 5 (GRCs =  1) GRCs =    83 (2.65%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    94 Max = 5 (GRCs =  1) GRCs =    54 (1.72%)
phase1. M3         Overflow =     5 Max = 2 (GRCs =  2) GRCs =     3 (0.10%)
phase1. M4         Overflow =    36 Max = 3 (GRCs =  2) GRCs =    28 (0.89%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.03%)
phase1. M7         Overflow =    16 Max = 8 (GRCs =  2) GRCs =     3 (0.10%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.9 0.00 0.00 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.03 0.00 0.00 0.00
M2       35.5 26.0 3.09 21.2 1.02 6.15 2.65 0.54 0.35 0.03 1.69 0.13 0.26 1.15
M3       27.6 19.0 3.09 18.7 3.44 10.4 9.57 4.75 2.49 0.45 0.19 0.03 0.06 0.00
M4       39.2 21.3 3.32 17.3 1.88 6.03 4.18 2.52 1.63 0.26 1.37 0.00 0.03 0.86
M5       40.1 38.8 6.41 11.3 1.34 1.47 0.41 0.03 0.00 0.00 0.00 0.00 0.00 0.00
M6       67.0 25.7 1.47 2.77 0.19 1.91 0.32 0.13 0.00 0.00 0.38 0.00 0.00 0.03
M7       88.2 10.3 0.89 0.22 0.00 0.00 0.00 0.00 0.00 0.00 0.26 0.00 0.00 0.06
M8       97.9 1.34 0.00 0.45 0.00 0.13 0.00 0.00 0.00 0.00 0.13 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    67.6 15.1 1.94 7.69 0.84 2.79 1.82 0.85 0.48 0.08 0.43 0.02 0.04 0.22


phase1. Total Wire Length = 13.55
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 5.08
phase1. Layer M3 wire length = 8.47
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 5
phase1. Via VIA12SQ_C count = 2
phase1. Via VIA23SQ_C count = 2
phase1. Via VIA34SQ_C count = 1
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   69  Alloctr   76  Proc 2646 
phase2. Routing result:
phase2. Both Dirs: Overflow =   152 Max = 8 GRCs =    89 (1.42%)
phase2. H routing: Overflow =    21 Max = 8 (GRCs =  2) GRCs =     6 (0.19%)
phase2. V routing: Overflow =   131 Max = 5 (GRCs =  1) GRCs =    83 (2.65%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =    94 Max = 5 (GRCs =  1) GRCs =    54 (1.72%)
phase2. M3         Overflow =     5 Max = 2 (GRCs =  2) GRCs =     3 (0.10%)
phase2. M4         Overflow =    36 Max = 3 (GRCs =  2) GRCs =    28 (0.89%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.03%)
phase2. M7         Overflow =    16 Max = 8 (GRCs =  2) GRCs =     3 (0.10%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.9 0.00 0.00 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.03 0.00 0.00 0.00
M2       35.5 26.0 3.09 21.2 1.02 6.15 2.65 0.54 0.35 0.03 1.69 0.13 0.26 1.15
M3       27.6 19.0 3.09 18.7 3.44 10.4 9.57 4.75 2.49 0.45 0.19 0.03 0.06 0.00
M4       39.2 21.3 3.32 17.3 1.88 6.03 4.18 2.52 1.63 0.26 1.37 0.00 0.03 0.86
M5       40.1 38.8 6.41 11.3 1.34 1.47 0.41 0.03 0.00 0.00 0.00 0.00 0.00 0.00
M6       67.0 25.7 1.47 2.77 0.19 1.91 0.32 0.13 0.00 0.00 0.38 0.00 0.00 0.03
M7       88.2 10.3 0.89 0.22 0.00 0.00 0.00 0.00 0.00 0.00 0.26 0.00 0.00 0.06
M8       97.9 1.34 0.00 0.45 0.00 0.13 0.00 0.00 0.00 0.00 0.13 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    67.6 15.1 1.94 7.69 0.84 2.79 1.82 0.85 0.48 0.08 0.43 0.02 0.04 0.22


phase2. Total Wire Length = 13.55
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 5.08
phase2. Layer M3 wire length = 8.47
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 5
phase2. Via VIA12SQ_C count = 2
phase2. Via VIA23SQ_C count = 2
phase2. Via VIA34SQ_C count = 1
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   69  Alloctr   76  Proc 2646 

Congestion utilization per direction:
Average vertical track utilization   = 12.13 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 12.28 %
Peak    horizontal track utilization = 100.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   69  Alloctr   76  Proc 2646 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[GR: Done] Total (MB): Used   69  Alloctr   76  Proc 2646 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   68  Alloctr   74  Proc 2646 
[ECO: GR] Elapsed real time: 0:00:04 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[ECO: GR] Stage (MB): Used   64  Alloctr   70  Proc    0 
[ECO: GR] Total (MB): Used   68  Alloctr   74  Proc 2646 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 2 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   64  Alloctr   70  Proc 2646 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/19      
Routed partition 2/19      
Routed partition 3/19      
Routed partition 4/19      
Routed partition 5/19      
Routed partition 6/19      
Routed partition 7/19      
Routed partition 8/19      
Routed partition 9/19      
Routed partition 10/19     
Routed partition 11/19     
Routed partition 12/19     
Routed partition 13/19     
Routed partition 14/19     
Routed partition 15/19     
Routed partition 16/19     
Routed partition 17/19     
Routed partition 18/19     
Routed partition 19/19     

Assign Vertical partitions, iteration 0
Routed partition 1/19      
Routed partition 2/19      
Routed partition 3/19      
Routed partition 4/19      
Routed partition 5/19      
Routed partition 6/19      
Routed partition 7/19      
Routed partition 8/19      
Routed partition 9/19      
Routed partition 10/19     
Routed partition 11/19     
Routed partition 12/19     
Routed partition 13/19     
Routed partition 14/19     
Routed partition 15/19     
Routed partition 16/19     
Routed partition 17/19     
Routed partition 18/19     
Routed partition 19/19     

Number of wires with overlap after iteration 0 = 5 of 8


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    3  Alloctr    3  Proc    7 
[Track Assign: Iteration 0] Total (MB): Used   67  Alloctr   74  Proc 2653 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/19      
Routed partition 2/19      
Routed partition 3/19      
Routed partition 4/19      
Routed partition 5/19      
Routed partition 6/19      
Routed partition 7/19      
Routed partition 8/19      
Routed partition 9/19      
Routed partition 10/19     
Routed partition 11/19     
Routed partition 12/19     
Routed partition 13/19     
Routed partition 14/19     
Routed partition 15/19     
Routed partition 16/19     
Routed partition 17/19     
Routed partition 18/19     
Routed partition 19/19     

Assign Vertical partitions, iteration 1
Routed partition 1/19      
Routed partition 2/19      
Routed partition 3/19      
Routed partition 4/19      
Routed partition 5/19      
Routed partition 6/19      
Routed partition 7/19      
Routed partition 8/19      
Routed partition 9/19      
Routed partition 10/19     
Routed partition 11/19     
Routed partition 12/19     
Routed partition 13/19     
Routed partition 14/19     
Routed partition 15/19     
Routed partition 16/19     
Routed partition 17/19     
Routed partition 18/19     
Routed partition 19/19     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    3  Alloctr    3  Proc    7 
[Track Assign: Iteration 1] Total (MB): Used   67  Alloctr   74  Proc 2653 

Number of wires with overlap after iteration 1 = 5 of 12


Wire length and via report:
---------------------------
Number of M1 wires: 0             : 0
Number of M2 wires: 1            VIA12SQ_C: 2
Number of M3 wires: 5            VIA23SQ_C: 2
Number of M4 wires: 5            VIA34SQ_C: 7
Number of M5 wires: 1            VIA45SQ_C: 2
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 12                vias: 13

Total M1 wire length: 0.0
Total M2 wire length: 0.5
Total M3 wire length: 6.8
Total M4 wire length: 6.1
Total M5 wire length: 3.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 16.4

Longest M1 wire length: 0.0
Longest M2 wire length: 0.5
Longest M3 wire length: 4.1
Longest M4 wire length: 2.5
Longest M5 wire length: 3.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    7 
[Track Assign: Done] Total (MB): Used   64  Alloctr   70  Proc 2653 
[ECO: CDR] Elapsed real time: 0:00:04 
[ECO: CDR] Elapsed cpu  time: sys=0:00:01 usr=0:00:03 total=0:00:04
[ECO: CDR] Stage (MB): Used   60  Alloctr   66  Proc    7 
[ECO: CDR] Total (MB): Used   64  Alloctr   70  Proc 2653 

        There were 60 out of 7232 pins with no spots.

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****

Begin ECO DRC check ...

Checked 1/4 Partitions, Violations =    7
Checked 2/4 Partitions, Violations =    7
Checked 3/4 Partitions, Violations =    8
Checked 4/4 Partitions, Violations =    9

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      88

[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   80  Alloctr   86  Proc 2653 

Total Wire Length =                    36867 micron
Total Number of Contacts =             18401
Total Number of Wires =                19746
Total Number of PtConns =              1726
Total Number of Routed Wires =       19746
Total Routed Wire Length =           36741 micron
Total Number of Routed Contacts =       18401
        Layer                 M1 :        220 micron
        Layer                 M2 :       7615 micron
        Layer                 M3 :      11032 micron
        Layer                 M4 :       8460 micron
        Layer                 M5 :       5864 micron
        Layer                 M6 :       2780 micron
        Layer                 M7 :        768 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         43
        Via     VIA78SQ(rot)_1x2 :          5
        Via     VIA67SQ(rot)_1x2 :         95
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          1
        Via          VIA56SQ_2x1 :        328
        Via     VIA56SQ(rot)_1x2 :         24
        Via        VIA56SQ_C_1x2 :          1
        Via       VIA45SQ_C(rot) :          3
        Via     VIA45SQ(rot)_1x2 :        876
        Via          VIA45SQ_2x1 :         73
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :          8
        Via          VIA34SQ_2x1 :       2471
        Via     VIA34SQ(rot)_1x2 :        355
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          3
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :          7
        Via     VIA23SQ(rot)_1x2 :       5181
        Via          VIA23SQ_2x1 :       1601
        Via   VIA23SQ_C(rot)_2x1 :         65
        Via        VIA23SQ_C_1x2 :         21
        Via        VIA23SQ_C_2x1 :          1
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via            VIA12SQ_C :        388
        Via       VIA12SQ_C(rot) :         77
        Via              VIA12SQ :          3
        Via         VIA12SQ(rot) :          1
        Via     VIA12SQ(rot)_1x2 :       2140
        Via          VIA12SQ_2x1 :       3685
        Via          VIA12SQ_1x2 :          8
        Via     VIA12SQ(rot)_2x1 :         34
        Via        VIA12SQ_C_2x1 :        395
        Via   VIA12SQ_C(rot)_1x2 :         33
        Via   VIA12SQ_C(rot)_2x1 :        131
        Via        VIA12SQ_C_1x2 :        327

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.35% (17913 / 18401 vias)
 
    Layer VIA1       = 93.51% (6753   / 7222    vias)
        Weight 1     = 93.51% (6753    vias)
        Un-optimized =  6.49% (469     vias)
    Layer VIA2       = 99.90% (6878   / 6885    vias)
        Weight 1     = 99.90% (6878    vias)
        Un-optimized =  0.10% (7       vias)
    Layer VIA3       = 99.72% (2831   / 2839    vias)
        Weight 1     = 99.72% (2831    vias)
        Un-optimized =  0.28% (8       vias)
    Layer VIA4       = 99.69% (951    / 954     vias)
        Weight 1     = 99.69% (951     vias)
        Un-optimized =  0.31% (3       vias)
    Layer VIA5       = 99.72% (353    / 354     vias)
        Weight 1     = 99.72% (353     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (99     / 99      vias)
        Weight 1     = 100.00% (99      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.35% (17913 / 18401 vias)
 
    Layer VIA1       = 93.51% (6753   / 7222    vias)
    Layer VIA2       = 99.90% (6878   / 6885    vias)
    Layer VIA3       = 99.72% (2831   / 2839    vias)
    Layer VIA4       = 99.69% (951    / 954     vias)
    Layer VIA5       = 99.72% (353    / 354     vias)
    Layer VIA6       = 100.00% (99     / 99      vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 97.35% (17913 / 18401 vias)
 
    Layer VIA1       = 93.51% (6753   / 7222    vias)
        Weight 1     = 93.51% (6753    vias)
        Un-optimized =  6.49% (469     vias)
    Layer VIA2       = 99.90% (6878   / 6885    vias)
        Weight 1     = 99.90% (6878    vias)
        Un-optimized =  0.10% (7       vias)
    Layer VIA3       = 99.72% (2831   / 2839    vias)
        Weight 1     = 99.72% (2831    vias)
        Un-optimized =  0.28% (8       vias)
    Layer VIA4       = 99.69% (951    / 954     vias)
        Weight 1     = 99.69% (951     vias)
        Un-optimized =  0.31% (3       vias)
    Layer VIA5       = 99.72% (353    / 354     vias)
        Weight 1     = 99.72% (353     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (99     / 99      vias)
        Weight 1     = 100.00% (99      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   80  Alloctr   86  Proc 2653 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 2017, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 0: non-uniform partition
Routed  1/24 Partitions, Violations =   10
Routed  2/24 Partitions, Violations =   10
Routed  3/24 Partitions, Violations =   10
Routed  4/24 Partitions, Violations =   8
Routed  5/24 Partitions, Violations =   7
Routed  6/24 Partitions, Violations =   7
Routed  7/24 Partitions, Violations =   7
Routed  8/24 Partitions, Violations =   2
Routed  9/24 Partitions, Violations =   2
Routed  10/24 Partitions, Violations =  2
Routed  11/24 Partitions, Violations =  2
Routed  12/24 Partitions, Violations =  2
Routed  13/24 Partitions, Violations =  2
Routed  14/24 Partitions, Violations =  2
Routed  15/24 Partitions, Violations =  1
Routed  16/24 Partitions, Violations =  1
Routed  17/24 Partitions, Violations =  1
Routed  18/24 Partitions, Violations =  1
Routed  19/24 Partitions, Violations =  1
Routed  20/24 Partitions, Violations =  1
Routed  21/24 Partitions, Violations =  1
Routed  22/24 Partitions, Violations =  1
Routed  23/24 Partitions, Violations =  1
Routed  24/24 Partitions, Violations =  1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      61
        @@@@ Total number of instance ports with antenna violations =   0

        Internal Soft Spacing types : 60

[Iter 0] Elapsed real time: 0:00:05 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 0] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 0] Total (MB): Used   80  Alloctr   86  Proc 2653 

End DR iteration 0 with 24 parts

Start DR iteration 1: non-uniform partition
Routed  1/18 Partitions, Violations =   0
Routed  2/18 Partitions, Violations =   0
Routed  3/18 Partitions, Violations =   0
Routed  4/18 Partitions, Violations =   0
Routed  5/18 Partitions, Violations =   0
Routed  6/18 Partitions, Violations =   0
Routed  7/18 Partitions, Violations =   0
Routed  8/18 Partitions, Violations =   0
Routed  9/18 Partitions, Violations =   0
Routed  10/18 Partitions, Violations =  0
Routed  11/18 Partitions, Violations =  0
Routed  12/18 Partitions, Violations =  0
Routed  13/18 Partitions, Violations =  0
Routed  14/18 Partitions, Violations =  0
Routed  15/18 Partitions, Violations =  1
Routed  16/18 Partitions, Violations =  1
Routed  17/18 Partitions, Violations =  1
Routed  18/18 Partitions, Violations =  1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      70
        @@@@ Total number of instance ports with antenna violations =   0

        Less than minimum area : 1
        Internal Soft Spacing types : 69

[Iter 1] Elapsed real time: 0:00:08 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 1] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 1] Total (MB): Used   80  Alloctr   86  Proc 2653 

End DR iteration 1 with 18 parts

Start DR iteration 2: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      69
        @@@@ Total number of instance ports with antenna violations =   0

        Internal Soft Spacing types : 69

[Iter 2] Elapsed real time: 0:00:09 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Iter 2] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 2] Total (MB): Used   80  Alloctr   86  Proc 2653 

End DR iteration 2 with 1 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 fixable DRC


DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    36859 micron
Total Number of Contacts =             18365
Total Number of Wires =                19729
Total Number of PtConns =              1747
Total Number of Routed Wires =       19729
Total Routed Wire Length =           36730 micron
Total Number of Routed Contacts =       18365
        Layer                 M1 :        220 micron
        Layer                 M2 :       7612 micron
        Layer                 M3 :      11023 micron
        Layer                 M4 :       8466 micron
        Layer                 M5 :       5856 micron
        Layer                 M6 :       2779 micron
        Layer                 M7 :        773 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         43
        Via     VIA78SQ(rot)_1x2 :          5
        Via       VIA67SQ_C(rot) :          2
        Via     VIA67SQ(rot)_1x2 :         95
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          7
        Via          VIA56SQ_2x1 :        321
        Via     VIA56SQ(rot)_1x2 :         24
        Via        VIA56SQ_C_1x2 :          1
        Via       VIA45SQ_C(rot) :         12
        Via     VIA45SQ(rot)_1x2 :        866
        Via          VIA45SQ_2x1 :         71
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :         41
        Via          VIA34SQ_2x1 :       2439
        Via     VIA34SQ(rot)_1x2 :        349
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          3
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :        111
        Via     VIA23SQ(rot)_1x2 :       5074
        Via          VIA23SQ_2x1 :       1576
        Via   VIA23SQ_C(rot)_2x1 :         65
        Via        VIA23SQ_C_1x2 :         20
        Via        VIA23SQ_C_2x1 :          1
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via            VIA12SQ_C :        454
        Via       VIA12SQ_C(rot) :         83
        Via              VIA12SQ :          4
        Via         VIA12SQ(rot) :          1
        Via     VIA12SQ(rot)_1x2 :       2117
        Via          VIA12SQ_2x1 :       3642
        Via          VIA12SQ_1x2 :          8
        Via     VIA12SQ(rot)_2x1 :         33
        Via        VIA12SQ_C_2x1 :        393
        Via   VIA12SQ_C(rot)_1x2 :         33
        Via   VIA12SQ_C(rot)_2x1 :        131
        Via        VIA12SQ_C_1x2 :        323

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 96.11% (17650 / 18365 vias)
 
    Layer VIA1       = 92.50% (6680   / 7222    vias)
        Weight 1     = 92.50% (6680    vias)
        Un-optimized =  7.50% (542     vias)
    Layer VIA2       = 98.38% (6745   / 6856    vias)
        Weight 1     = 98.38% (6745    vias)
        Un-optimized =  1.62% (111     vias)
    Layer VIA3       = 98.55% (2793   / 2834    vias)
        Weight 1     = 98.55% (2793    vias)
        Un-optimized =  1.45% (41      vias)
    Layer VIA4       = 98.74% (939    / 951     vias)
        Weight 1     = 98.74% (939     vias)
        Un-optimized =  1.26% (12      vias)
    Layer VIA5       = 98.02% (346    / 353     vias)
        Weight 1     = 98.02% (346     vias)
        Un-optimized =  1.98% (7       vias)
    Layer VIA6       = 98.02% (99     / 101     vias)
        Weight 1     = 98.02% (99      vias)
        Un-optimized =  1.98% (2       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 96.11% (17650 / 18365 vias)
 
    Layer VIA1       = 92.50% (6680   / 7222    vias)
    Layer VIA2       = 98.38% (6745   / 6856    vias)
    Layer VIA3       = 98.55% (2793   / 2834    vias)
    Layer VIA4       = 98.74% (939    / 951     vias)
    Layer VIA5       = 98.02% (346    / 353     vias)
    Layer VIA6       = 98.02% (99     / 101     vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 96.11% (17650 / 18365 vias)
 
    Layer VIA1       = 92.50% (6680   / 7222    vias)
        Weight 1     = 92.50% (6680    vias)
        Un-optimized =  7.50% (542     vias)
    Layer VIA2       = 98.38% (6745   / 6856    vias)
        Weight 1     = 98.38% (6745    vias)
        Un-optimized =  1.62% (111     vias)
    Layer VIA3       = 98.55% (2793   / 2834    vias)
        Weight 1     = 98.55% (2793    vias)
        Un-optimized =  1.45% (41      vias)
    Layer VIA4       = 98.74% (939    / 951     vias)
        Weight 1     = 98.74% (939     vias)
        Un-optimized =  1.26% (12      vias)
    Layer VIA5       = 98.02% (346    / 353     vias)
        Weight 1     = 98.02% (346     vias)
        Un-optimized =  1.98% (7       vias)
    Layer VIA6       = 98.02% (99     / 101     vias)
        Weight 1     = 98.02% (99      vias)
        Un-optimized =  1.98% (2       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 



Begin timing optimization in DR ...


        There were 60 out of 7232 pins with no spots.

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Dr init] Elapsed real time: 0:00:09 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Dr init] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Dr init] Total (MB): Used   73  Alloctr   79  Proc 2653 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   73  Alloctr   79  Proc 2653 
[DR] Elapsed real time: 0:00:09 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DR] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR] Total (MB): Used   66  Alloctr   73  Proc 2653 
[DR: Done] Elapsed real time: 0:00:09 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   66  Alloctr   73  Proc 2653 


Finished timing optimization in DR ...


DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    36859 micron
Total Number of Contacts =             18365
Total Number of Wires =                19729
Total Number of PtConns =              1747
Total Number of Routed Wires =       19729
Total Routed Wire Length =           36730 micron
Total Number of Routed Contacts =       18365
        Layer                 M1 :        220 micron
        Layer                 M2 :       7612 micron
        Layer                 M3 :      11023 micron
        Layer                 M4 :       8466 micron
        Layer                 M5 :       5856 micron
        Layer                 M6 :       2779 micron
        Layer                 M7 :        773 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         43
        Via     VIA78SQ(rot)_1x2 :          5
        Via       VIA67SQ_C(rot) :          2
        Via     VIA67SQ(rot)_1x2 :         95
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          7
        Via          VIA56SQ_2x1 :        321
        Via     VIA56SQ(rot)_1x2 :         24
        Via        VIA56SQ_C_1x2 :          1
        Via       VIA45SQ_C(rot) :         12
        Via     VIA45SQ(rot)_1x2 :        866
        Via          VIA45SQ_2x1 :         71
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :         41
        Via          VIA34SQ_2x1 :       2439
        Via     VIA34SQ(rot)_1x2 :        349
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          3
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :        111
        Via     VIA23SQ(rot)_1x2 :       5074
        Via          VIA23SQ_2x1 :       1576
        Via   VIA23SQ_C(rot)_2x1 :         65
        Via        VIA23SQ_C_1x2 :         20
        Via        VIA23SQ_C_2x1 :          1
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via            VIA12SQ_C :        454
        Via       VIA12SQ_C(rot) :         83
        Via              VIA12SQ :          4
        Via         VIA12SQ(rot) :          1
        Via     VIA12SQ(rot)_1x2 :       2117
        Via          VIA12SQ_2x1 :       3642
        Via          VIA12SQ_1x2 :          8
        Via     VIA12SQ(rot)_2x1 :         33
        Via        VIA12SQ_C_2x1 :        393
        Via   VIA12SQ_C(rot)_1x2 :         33
        Via   VIA12SQ_C(rot)_2x1 :        131
        Via        VIA12SQ_C_1x2 :        323

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 96.11% (17650 / 18365 vias)
 
    Layer VIA1       = 92.50% (6680   / 7222    vias)
        Weight 1     = 92.50% (6680    vias)
        Un-optimized =  7.50% (542     vias)
    Layer VIA2       = 98.38% (6745   / 6856    vias)
        Weight 1     = 98.38% (6745    vias)
        Un-optimized =  1.62% (111     vias)
    Layer VIA3       = 98.55% (2793   / 2834    vias)
        Weight 1     = 98.55% (2793    vias)
        Un-optimized =  1.45% (41      vias)
    Layer VIA4       = 98.74% (939    / 951     vias)
        Weight 1     = 98.74% (939     vias)
        Un-optimized =  1.26% (12      vias)
    Layer VIA5       = 98.02% (346    / 353     vias)
        Weight 1     = 98.02% (346     vias)
        Un-optimized =  1.98% (7       vias)
    Layer VIA6       = 98.02% (99     / 101     vias)
        Weight 1     = 98.02% (99      vias)
        Un-optimized =  1.98% (2       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 96.11% (17650 / 18365 vias)
 
    Layer VIA1       = 92.50% (6680   / 7222    vias)
    Layer VIA2       = 98.38% (6745   / 6856    vias)
    Layer VIA3       = 98.55% (2793   / 2834    vias)
    Layer VIA4       = 98.74% (939    / 951     vias)
    Layer VIA5       = 98.02% (346    / 353     vias)
    Layer VIA6       = 98.02% (99     / 101     vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 96.11% (17650 / 18365 vias)
 
    Layer VIA1       = 92.50% (6680   / 7222    vias)
        Weight 1     = 92.50% (6680    vias)
        Un-optimized =  7.50% (542     vias)
    Layer VIA2       = 98.38% (6745   / 6856    vias)
        Weight 1     = 98.38% (6745    vias)
        Un-optimized =  1.62% (111     vias)
    Layer VIA3       = 98.55% (2793   / 2834    vias)
        Weight 1     = 98.55% (2793    vias)
        Un-optimized =  1.45% (41      vias)
    Layer VIA4       = 98.74% (939    / 951     vias)
        Weight 1     = 98.74% (939     vias)
        Un-optimized =  1.26% (12      vias)
    Layer VIA5       = 98.02% (346    / 353     vias)
        Weight 1     = 98.02% (346     vias)
        Un-optimized =  1.98% (7       vias)
    Layer VIA6       = 98.02% (99     / 101     vias)
        Weight 1     = 98.02% (99      vias)
        Un-optimized =  1.98% (2       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   73  Alloctr   79  Proc 2653 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12SQ_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA23SQ_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23SQ_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR1_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR1_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR2_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR2_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23LG_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23LG_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23SQ    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23SQ(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR1    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR1(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR2    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR2(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23LG    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23LG(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA34SQ_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34SQ_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR1_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR1_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR2_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR2_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34LG_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34LG_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34SQ    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34SQ(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR1    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR1(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR2    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR2(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34LG    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34LG(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA45SQ_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45SQ_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR1_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR1_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR2_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR2_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45LG_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45LG_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45SQ    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45SQ(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR1    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR1(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR2    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR2(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45LG    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45LG(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA56SQ_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56SQ_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA67SQ_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67SQ_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR1_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR1_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR2_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR2_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67LG_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67LG_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67SQ    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67SQ(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR1    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR1(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR2    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR2(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67LG    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67LG(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA78SQ_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78SQ_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR1_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR1_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR2_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR2_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78LG_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78LG_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78SQ    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78SQ(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR1    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR1(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR2    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR2(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78LG    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78LG(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA89_C    -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

     VIA89_C(r) -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

       VIA89    -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

       VIA89(r) -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

     VIA9RDL    -> VIA9RDL_2x1    VIA9RDL_1x2   



        There were 60 out of 7232 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Technology Processing] Total (MB): Used   74  Alloctr   80  Proc 2653 

Begin Redundant via insertion ...

Routed  1/9 Partitions, Violations =    1
Routed  2/9 Partitions, Violations =    1
Routed  3/9 Partitions, Violations =    1
Routed  4/9 Partitions, Violations =    1
Routed  5/9 Partitions, Violations =    1
Routed  6/9 Partitions, Violations =    1
Routed  7/9 Partitions, Violations =    1
Routed  8/9 Partitions, Violations =    1
Routed  9/9 Partitions, Violations =    1

RedundantVia finished with 1 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        End of line enclosure : 1


Total Wire Length =                    36855 micron
Total Number of Contacts =             18365
Total Number of Wires =                19733
Total Number of PtConns =              1727
Total Number of Routed Wires =       19733
Total Routed Wire Length =           36729 micron
Total Number of Routed Contacts =       18365
        Layer                 M1 :        219 micron
        Layer                 M2 :       7609 micron
        Layer                 M3 :      11022 micron
        Layer                 M4 :       8466 micron
        Layer                 M5 :       5856 micron
        Layer                 M6 :       2778 micron
        Layer                 M7 :        773 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         43
        Via     VIA78SQ(rot)_1x2 :          5
        Via     VIA67SQ(rot)_1x2 :         97
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          1
        Via          VIA56SQ_2x1 :        327
        Via     VIA56SQ(rot)_1x2 :         24
        Via        VIA56SQ_C_1x2 :          1
        Via       VIA45SQ_C(rot) :          1
        Via     VIA45SQ(rot)_1x2 :        876
        Via          VIA45SQ_2x1 :         72
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :          1
        Via          VIA34SQ_2x1 :       2475
        Via     VIA34SQ(rot)_1x2 :        353
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          3
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :          3
        Via     VIA23SQ(rot)_1x2 :       5163
        Via          VIA23SQ_2x1 :       1594
        Via   VIA23SQ_C(rot)_2x1 :         66
        Via        VIA23SQ_C_1x2 :         20
        Via        VIA23SQ_C_2x1 :          1
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via            VIA12SQ_C :        381
        Via       VIA12SQ_C(rot) :         77
        Via              VIA12SQ :          3
        Via         VIA12SQ(rot) :          1
        Via     VIA12SQ(rot)_1x2 :       2136
        Via          VIA12SQ_2x1 :       3695
        Via          VIA12SQ_1x2 :          8
        Via     VIA12SQ(rot)_2x1 :         34
        Via        VIA12SQ_C_2x1 :        394
        Via   VIA12SQ_C(rot)_1x2 :         33
        Via   VIA12SQ_C(rot)_2x1 :        132
        Via        VIA12SQ_C_1x2 :        328

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.45% (17897 / 18365 vias)
 
    Layer VIA1       = 93.60% (6760   / 7222    vias)
        Weight 1     = 93.60% (6760    vias)
        Un-optimized =  6.40% (462     vias)
    Layer VIA2       = 99.96% (6853   / 6856    vias)
        Weight 1     = 99.96% (6853    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 99.96% (2833   / 2834    vias)
        Weight 1     = 99.96% (2833    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 99.89% (950    / 951     vias)
        Weight 1     = 99.89% (950     vias)
        Un-optimized =  0.11% (1       vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
        Weight 1     = 99.72% (352     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.45% (17897 / 18365 vias)
 
    Layer VIA1       = 93.60% (6760   / 7222    vias)
    Layer VIA2       = 99.96% (6853   / 6856    vias)
    Layer VIA3       = 99.96% (2833   / 2834    vias)
    Layer VIA4       = 99.89% (950    / 951     vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 97.45% (17897 / 18365 vias)
 
    Layer VIA1       = 93.60% (6760   / 7222    vias)
        Weight 1     = 93.60% (6760    vias)
        Un-optimized =  6.40% (462     vias)
    Layer VIA2       = 99.96% (6853   / 6856    vias)
        Weight 1     = 99.96% (6853    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 99.96% (2833   / 2834    vias)
        Weight 1     = 99.96% (2833    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 99.89% (950    / 951     vias)
        Weight 1     = 99.89% (950     vias)
        Un-optimized =  0.11% (1       vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
        Weight 1     = 99.72% (352     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:00:01 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[RedundantVia] Stage (MB): Used   15  Alloctr   15  Proc    0 
[RedundantVia] Total (MB): Used   82  Alloctr   88  Proc 2653 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:11 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Dr init] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Dr init] Total (MB): Used   82  Alloctr   88  Proc 2653 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 2017, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 1: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 1] Elapsed real time: 0:00:11 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 1] Stage (MB): Used   26  Alloctr   26  Proc    0 
[Iter 1] Total (MB): Used   90  Alloctr   96  Proc 2653 

End DR iteration 1 with 1 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:11 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DR] Stage (MB): Used   11  Alloctr   11  Proc    0 
[DR] Total (MB): Used   75  Alloctr   82  Proc 2653 

Nets that have been changed:
Net 1 = test_pe_comp/n326
Net 2 = test_pe_comp/n327
Net 3 = test_pe_comp/n330
Net 4 = test_pe_comp/test_shifter/n156
Net 5 = test_pe_comp/test_shifter/n160
Net 6 = test_pe_comp/test_mult_add/n768
Net 7 = test_pe_comp/test_mult_add/n770
Net 8 = clk_G1B4I1
Net 9 = n109
Net 10 = n23
Net 11 = n25
Net 12 = n27
Net 13 = n29
Net 14 = n30
Net 15 = n31
Net 16 = n32
Net 17 = n33
Net 18 = test_opt_reg_file/n12
Net 19 = test_pe_comp/n306
Net 20 = test_pe_comp/n307
Net 21 = test_pe_comp/n308
Net 22 = test_pe_comp/n309
Net 23 = test_pe_comp/n311
Net 24 = test_pe_comp/n320
Net 25 = n54
Net 26 = n178
Net 27 = n179
Net 28 = n167
Net 29 = n166
Net 30 = n110
Net 31 = n111
Net 32 = n112
Net 33 = n204
Net 34 = n220
Net 35 = test_opt_reg_a/n2
Net 36 = op_a_reg[13]
Net 37 = op_a_reg[12]
Net 38 = op_a_reg[9]
Net 39 = op_a_reg[15]
Net 40 = test_opt_reg_file/n15
Net 41 = op_b_reg[15]
Net 42 = test_opt_reg_a/SNPS_LOGIC0
Net 43 = _0_net_
Net 44 = data0[13]
Net 45 = test_opt_reg_a/n7
Net 46 = data1[5]
Net 47 = op_b_reg[12]
Net 48 = op_b_reg[11]
Net 49 = op_b_reg[8]
Net 50 = op_b_reg[6]
Net 51 = test_opt_reg_file/SNPS_LOGIC0
Net 52 = data1[12]
Net 53 = op_b_val[10]
Net 54 = op_c_reg[15]
Net 55 = op_c_reg[9]
Net 56 = op_d_p_reg
Net 57 = inp_code[9]
Net 58 = test_pe_comp/n334
Net 59 = test_pe_comp/n34
Net 60 = test_pe_comp/n32
Net 61 = test_pe_comp/n21
Net 62 = test_pe_comp/n16
Net 63 = test_pe_comp/n13
Net 64 = test_pe_comp/n5
Net 65 = test_pe_comp/n342
Net 66 = test_pe_comp/n72
Net 67 = test_pe_comp/n40
Net 68 = test_pe_comp/n107
Net 69 = test_pe_comp/n101
Net 70 = test_pe_comp/n98
Net 71 = test_pe_comp/n95
Net 72 = test_pe_comp/n96
Net 73 = test_pe_comp/n94
Net 74 = test_pe_comp/n92
Net 75 = test_pe_comp/n93
Net 76 = test_pe_comp/n89
Net 77 = test_pe_comp/n86
Net 78 = test_pe_comp/n82
Net 79 = test_pe_comp/test_mult_add/n785
Net 80 = test_pe_comp/test_mult_add/n789
Net 81 = test_pe_comp/test_mult_add/n1
Net 82 = test_pe_comp/n148
Net 83 = test_pe_comp/n125
Net 84 = test_pe_comp/n175
Net 85 = comp_res[8]
Net 86 = test_pe_comp/n212
Net 87 = test_pe_comp/n206
Net 88 = test_pe_comp/n204
Net 89 = test_pe_comp/n203
Net 90 = test_pe_comp/n196
Net 91 = test_pe_comp/n188
Net 92 = test_pe_comp/n186
Net 93 = test_pe_comp/n252
Net 94 = test_pe_comp/n247
Net 95 = test_pe_comp/n244
Net 96 = test_pe_comp/n242
Net 97 = test_pe_comp/n236
Net 98 = test_pe_comp/n234
Net 99 = test_pe_comp/n228
Net 100 = test_pe_comp/n278
.... and 172 other nets
Total number of changed nets = 272 (out of 2017)

[DR: Done] Elapsed real time: 0:00:11 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DR: Done] Stage (MB): Used    3  Alloctr    3  Proc    0 
[DR: Done] Total (MB): Used   67  Alloctr   74  Proc 2653 
[ECO: DR] Elapsed real time: 0:00:16 
[ECO: DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:15 total=0:00:17
[ECO: DR] Stage (MB): Used   64  Alloctr   69  Proc    7 
[ECO: DR] Total (MB): Used   67  Alloctr   74  Proc 2653 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    36855 micron
Total Number of Contacts =             18365
Total Number of Wires =                19733
Total Number of PtConns =              1727
Total Number of Routed Wires =       19733
Total Routed Wire Length =           36729 micron
Total Number of Routed Contacts =       18365
        Layer                 M1 :        219 micron
        Layer                 M2 :       7609 micron
        Layer                 M3 :      11022 micron
        Layer                 M4 :       8466 micron
        Layer                 M5 :       5856 micron
        Layer                 M6 :       2778 micron
        Layer                 M7 :        773 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         43
        Via     VIA78SQ(rot)_1x2 :          5
        Via     VIA67SQ(rot)_1x2 :         97
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          1
        Via          VIA56SQ_2x1 :        327
        Via     VIA56SQ(rot)_1x2 :         24
        Via        VIA56SQ_C_1x2 :          1
        Via       VIA45SQ_C(rot) :          1
        Via     VIA45SQ(rot)_1x2 :        876
        Via          VIA45SQ_2x1 :         72
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :          1
        Via          VIA34SQ_2x1 :       2475
        Via     VIA34SQ(rot)_1x2 :        353
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          3
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :          3
        Via     VIA23SQ(rot)_1x2 :       5163
        Via          VIA23SQ_2x1 :       1594
        Via   VIA23SQ_C(rot)_2x1 :         66
        Via        VIA23SQ_C_1x2 :         20
        Via        VIA23SQ_C_2x1 :          1
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via            VIA12SQ_C :        382
        Via       VIA12SQ_C(rot) :         77
        Via              VIA12SQ :          3
        Via         VIA12SQ(rot) :          1
        Via     VIA12SQ(rot)_1x2 :       2136
        Via          VIA12SQ_2x1 :       3695
        Via          VIA12SQ_1x2 :          8
        Via     VIA12SQ(rot)_2x1 :         34
        Via        VIA12SQ_C_2x1 :        394
        Via   VIA12SQ_C(rot)_1x2 :         33
        Via   VIA12SQ_C(rot)_2x1 :        131
        Via        VIA12SQ_C_1x2 :        328

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.45% (17896 / 18365 vias)
 
    Layer VIA1       = 93.59% (6759   / 7222    vias)
        Weight 1     = 93.59% (6759    vias)
        Un-optimized =  6.41% (463     vias)
    Layer VIA2       = 99.96% (6853   / 6856    vias)
        Weight 1     = 99.96% (6853    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 99.96% (2833   / 2834    vias)
        Weight 1     = 99.96% (2833    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 99.89% (950    / 951     vias)
        Weight 1     = 99.89% (950     vias)
        Un-optimized =  0.11% (1       vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
        Weight 1     = 99.72% (352     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.45% (17896 / 18365 vias)
 
    Layer VIA1       = 93.59% (6759   / 7222    vias)
    Layer VIA2       = 99.96% (6853   / 6856    vias)
    Layer VIA3       = 99.96% (2833   / 2834    vias)
    Layer VIA4       = 99.89% (950    / 951     vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 97.45% (17896 / 18365 vias)
 
    Layer VIA1       = 93.59% (6759   / 7222    vias)
        Weight 1     = 93.59% (6759    vias)
        Un-optimized =  6.41% (463     vias)
    Layer VIA2       = 99.96% (6853   / 6856    vias)
        Weight 1     = 99.96% (6853    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 99.96% (2833   / 2834    vias)
        Weight 1     = 99.96% (2833    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 99.89% (950    / 951     vias)
        Weight 1     = 99.89% (950     vias)
        Un-optimized =  0.11% (1       vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
        Weight 1     = 99.72% (352     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 

Total number of nets = 2017
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    36855 micron
Total Number of Contacts =             18365
Total Number of Wires =                19733
Total Number of PtConns =              1727
Total Number of Routed Wires =       19733
Total Routed Wire Length =           36729 micron
Total Number of Routed Contacts =       18365
        Layer                 M1 :        219 micron
        Layer                 M2 :       7609 micron
        Layer                 M3 :      11022 micron
        Layer                 M4 :       8466 micron
        Layer                 M5 :       5856 micron
        Layer                 M6 :       2778 micron
        Layer                 M7 :        773 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         43
        Via     VIA78SQ(rot)_1x2 :          5
        Via     VIA67SQ(rot)_1x2 :         97
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          1
        Via          VIA56SQ_2x1 :        327
        Via     VIA56SQ(rot)_1x2 :         24
        Via        VIA56SQ_C_1x2 :          1
        Via       VIA45SQ_C(rot) :          1
        Via     VIA45SQ(rot)_1x2 :        876
        Via          VIA45SQ_2x1 :         72
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :          1
        Via          VIA34SQ_2x1 :       2475
        Via     VIA34SQ(rot)_1x2 :        353
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          3
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :          3
        Via     VIA23SQ(rot)_1x2 :       5163
        Via          VIA23SQ_2x1 :       1594
        Via   VIA23SQ_C(rot)_2x1 :         66
        Via        VIA23SQ_C_1x2 :         20
        Via        VIA23SQ_C_2x1 :          1
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via            VIA12SQ_C :        382
        Via       VIA12SQ_C(rot) :         77
        Via              VIA12SQ :          3
        Via         VIA12SQ(rot) :          1
        Via     VIA12SQ(rot)_1x2 :       2136
        Via          VIA12SQ_2x1 :       3695
        Via          VIA12SQ_1x2 :          8
        Via     VIA12SQ(rot)_2x1 :         34
        Via        VIA12SQ_C_2x1 :        394
        Via   VIA12SQ_C(rot)_1x2 :         33
        Via   VIA12SQ_C(rot)_2x1 :        131
        Via        VIA12SQ_C_1x2 :        328

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.45% (17896 / 18365 vias)
 
    Layer VIA1       = 93.59% (6759   / 7222    vias)
        Weight 1     = 93.59% (6759    vias)
        Un-optimized =  6.41% (463     vias)
    Layer VIA2       = 99.96% (6853   / 6856    vias)
        Weight 1     = 99.96% (6853    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 99.96% (2833   / 2834    vias)
        Weight 1     = 99.96% (2833    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 99.89% (950    / 951     vias)
        Weight 1     = 99.89% (950     vias)
        Un-optimized =  0.11% (1       vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
        Weight 1     = 99.72% (352     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.45% (17896 / 18365 vias)
 
    Layer VIA1       = 93.59% (6759   / 7222    vias)
    Layer VIA2       = 99.96% (6853   / 6856    vias)
    Layer VIA3       = 99.96% (2833   / 2834    vias)
    Layer VIA4       = 99.89% (950    / 951     vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 97.45% (17896 / 18365 vias)
 
    Layer VIA1       = 93.59% (6759   / 7222    vias)
        Weight 1     = 93.59% (6759    vias)
        Un-optimized =  6.41% (463     vias)
    Layer VIA2       = 99.96% (6853   / 6856    vias)
        Weight 1     = 99.96% (6853    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 99.96% (2833   / 2834    vias)
        Weight 1     = 99.96% (2833    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 99.89% (950    / 951     vias)
        Weight 1     = 99.89% (950     vias)
        Un-optimized =  0.11% (1       vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
        Weight 1     = 99.72% (352     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 272 nets
[ECO: End] Elapsed real time: 0:00:16 
[ECO: End] Elapsed cpu  time: sys=0:00:01 usr=0:00:16 total=0:00:17
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    7 
[ECO: End] Total (MB): Used    3  Alloctr    4  Proc 2653 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Incremental Stage Eco Route Done             Sun Mar 17 16:18:25 2019

  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Layer M1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: extraction with 2 threads (RCEX-208)
Warning: Net 'SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_c/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_file/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_a/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_bit/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_data/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_lut/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_f/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_e/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_d/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.18 0.16 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : test_pe
Version: M-2016.12-SP2
Date   : Sun Mar 17 16:18:41 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              52.00
  Critical Path Length:          8.04
  Critical Path Slack:          31.86
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'in2reg'
  -----------------------------------
  Levels of Logic:              48.00
  Critical Path Length:          7.25
  Critical Path Slack:          37.69
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2out'
  -----------------------------------
  Levels of Logic:              57.00
  Critical Path Length:          8.87
  Critical Path Slack:          35.83
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2reg'
  -----------------------------------
  Levels of Logic:              51.00
  Critical Path Length:          7.94
  Critical Path Slack:          41.81
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         21
  Hierarchical Port Count:        835
  Leaf Cell Count:               1734
  Buf/Inv Cell Count:             289
  Buf Cell Count:                  99
  Inv Cell Count:                 190
  CT Buf/Inv Cell Count:            7
  Combinational Cell Count:      1620
  Sequential Cell Count:          114
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4273.431349
  Noncombinational Area:  1033.857812
  Buf/Inv Area:            536.243847
  Total Buffer Area:           263.29
  Total Inverter Area:         272.95
  Macro/Black Box Area:      0.000000
  Net Area:               1521.238880
  Net XLength        :       18560.42
  Net YLength        :       18876.78
  -----------------------------------
  Cell Area:              5307.289161
  Design Area:            6828.528041
  Net Length        :        37437.20


  Design Rules
  -----------------------------------
  Total Number of Nets:          2017
  Nets With Violations:            27
  Max Trans Violations:             0
  Max Cap Violations:              27
  -----------------------------------


  Hostname: ee272-tsmc40.stanford.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               14.84
  -----------------------------------------
  Overall Compile Time:               15.89
  Overall Compile Wall Clock Time:    13.53

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 27
ROPT:    Number of Route Violation: 0 
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Only Hold fix                         : Yes
ROPT:    Search-Repair loops                   : 40 
ROPT:    ECO Search-Repair loops               : 20 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
 
****************************************
Report : qor
Design : test_pe
Version: M-2016.12-SP2
Date   : Sun Mar 17 16:18:41 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              52.00
  Critical Path Length:          8.04
  Critical Path Slack:          31.86
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'in2reg'
  -----------------------------------
  Levels of Logic:              48.00
  Critical Path Length:          7.25
  Critical Path Slack:          37.69
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2out'
  -----------------------------------
  Levels of Logic:              57.00
  Critical Path Length:          8.87
  Critical Path Slack:          35.83
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2reg'
  -----------------------------------
  Levels of Logic:              51.00
  Critical Path Length:          7.94
  Critical Path Slack:          41.81
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         21
  Hierarchical Port Count:        835
  Leaf Cell Count:               1734
  Buf/Inv Cell Count:             289
  Buf Cell Count:                  99
  Inv Cell Count:                 190
  CT Buf/Inv Cell Count:            7
  Combinational Cell Count:      1620
  Sequential Cell Count:          114
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4273.431349
  Noncombinational Area:  1033.857812
  Buf/Inv Area:            536.243847
  Total Buffer Area:           263.29
  Total Inverter Area:         272.95
  Macro/Black Box Area:      0.000000
  Net Area:               1521.238880
  Net XLength        :       18560.42
  Net YLength        :       18876.78
  -----------------------------------
  Cell Area:              5307.289161
  Design Area:            6828.528041
  Net Length        :        37437.20


  Design Rules
  -----------------------------------
  Total Number of Nets:          2017
  Nets With Violations:            27
  Max Trans Violations:             0
  Max Cap Violations:              27
  -----------------------------------


  Hostname: ee272-tsmc40.stanford.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               14.84
  -----------------------------------------
  Overall Compile Time:               15.89
  Overall Compile Wall Clock Time:    13.53

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 27
ROPT:    Number of Route Violation: 0 
ROPT:    Running Incremental Optimization Stage             Sun Mar 17 16:18:41 2019

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------


Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 27
  Total moveable cell area: 5237.9
  Total fixed cell area: 69.4
  Total physical cell area: 5307.3
  Core area: (10000 10000 84328 83568)



  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Beginning On-Route Optimization 
  --------------------------------

Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.



  Beginning Phase 1 Design Rule Fixing  (max_capacitance)
  ------------------------------------
Information: route_opt running in 2 threads . (ROPT-031)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:02    5305.3      0.00       0.0      27.4                                0.00  
    0:00:02    5305.3      0.00       0.0      27.4                                0.00  
    0:00:02    5303.2      0.00       0.0      27.4                                0.00  
    0:00:02    5303.2      0.00       0.0      27.4                                0.00  
    0:00:02    5301.2      0.00       0.0      27.4                                0.00  
    0:00:02    5301.2      0.00       0.0      27.4                                0.00  
    0:00:02    5301.2      0.00       0.0      27.4                                0.00  
Information: route_opt running in 2 threads . (ROPT-031)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 44 horizontal rows
    153 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:18:44 2019
****************************************
Std cell utilization: 96.95%  (20859/(21516-0))
(Non-fixed + Fixed)
Std cell utilization: 96.91%  (20586/(21516-273))
(Non-fixed only)
Chip area:            21516    sites, bbox (10.00 10.00 84.33 83.57) um
Std cell area:        20859    sites, (non-fixed:20586  fixed:273)
                      1731     cells, (non-fixed:1718   fixed:13)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      273      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       83 
Avg. std cell width:  1.77 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 44)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:18:44 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---

Total 0 (out of 1718) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:18:44 2019
****************************************

No cell displacement.

Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 44 horizontal rows
    153 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(94328,93568). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(94328,93568). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Ignore fat rule on layer M1. (ZRT-007)
Warning: Ignore fat rule on layer M2. (ZRT-007)
Warning: Ignore fat rule on layer M3. (ZRT-007)
Warning: Ignore fat rule on layer M4. (ZRT-007)
Warning: Ignore fat rule on layer M5. (ZRT-007)
Warning: Ignore fat rule on layer M6. (ZRT-007)
Warning: Ignore fat rule on layer M7. (ZRT-007)
Warning: Ignore fat rule on layer M8. (ZRT-007)
Warning: Ignore fat rule on layer M9. (ZRT-007)
Found antenna rule mode 4, diode mode 2:
        metal ratio 1000, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0  metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer M1: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M2: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M3: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M4: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M5: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M6: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M7: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M8: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M9: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 8000 50000}
        layer VIA1: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA2: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA3: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA4: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA5: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA6: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA7: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA8: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Hier-ant-prop: new = 35, old = 0
Successfully merge 3 nets of total 3 nets.
Updating the database ...
Information: Updating database...
ROPT:    Incremental Optimization Stage Done             Sun Mar 17 16:18:54 2019
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Incremental Stage Eco Route             Sun Mar 17 16:18:55 2019

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Ignore fat rule on layer M1. (ZRT-007)
Warning: Ignore fat rule on layer M2. (ZRT-007)
Warning: Ignore fat rule on layer M3. (ZRT-007)
Warning: Ignore fat rule on layer M4. (ZRT-007)
Warning: Ignore fat rule on layer M5. (ZRT-007)
Warning: Ignore fat rule on layer M6. (ZRT-007)
Warning: Ignore fat rule on layer M7. (ZRT-007)
Warning: Ignore fat rule on layer M8. (ZRT-007)
Warning: Ignore fat rule on layer M9. (ZRT-007)
Found antenna rule mode 4, diode mode 2:
        metal ratio 1000, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0  metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer M1: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M2: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M3: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M4: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M5: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M6: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M7: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M8: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M9: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 8000 50000}
        layer VIA1: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA2: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA3: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA4: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA5: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA6: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA7: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA8: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Hier-ant-prop: new = 35, old = 0
[ECO: Extraction] Elapsed real time: 0:00:02 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Extraction] Stage (MB): Used   60  Alloctr   65  Proc    0 
[ECO: Extraction] Total (MB): Used   63  Alloctr   70  Proc 2653 
Num of eco nets = 2014
Num of open eco nets = 2
[ECO: Init] Elapsed real time: 0:00:02 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Init] Stage (MB): Used   60  Alloctr   65  Proc    0 
[ECO: Init] Total (MB): Used   63  Alloctr   70  Proc 2653 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   68  Alloctr   74  Proc 2653 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,94.33,93.57)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.13
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.16
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.16
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.16
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.74
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.50
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   69  Alloctr   75  Proc 2653 
Net statistics:
Total number of nets     = 2014
Number of nets to route  = 2
Number of nets with min-layer-mode soft = 12
Number of nets with min-layer-mode soft-cost-medium = 12
Number of nets with max-layer-mode hard = 12
2 nets are partially connected,
 of which 2 are detail routed and 0 are global routed.
2012 nets are fully connected,
 of which 2012 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   69  Alloctr   76  Proc 2653 
Average gCell capacity  4.85     on layer (1)    M1
Average gCell capacity  9.73     on layer (2)    M2
Average gCell capacity  9.91     on layer (3)    M3
Average gCell capacity  9.77     on layer (4)    M4
Average gCell capacity  9.89     on layer (5)    M5
Average gCell capacity  9.76     on layer (6)    M6
Average gCell capacity  9.91     on layer (7)    M7
Average gCell capacity  8.42     on layer (8)    M8
Average gCell capacity  0.46     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 12.86         on layer (1)    M1
Average number of tracks per gCell 10.29         on layer (2)    M2
Average number of tracks per gCell 10.20         on layer (3)    M3
Average number of tracks per gCell 10.29         on layer (4)    M4
Average number of tracks per gCell 10.20         on layer (5)    M5
Average number of tracks per gCell 10.29         on layer (6)    M6
Average number of tracks per gCell 10.20         on layer (7)    M7
Average number of tracks per gCell 10.29         on layer (8)    M8
Average number of tracks per gCell 0.98  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 31360
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   70  Alloctr   76  Proc 2653 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   70  Alloctr   76  Proc 2653 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   70  Alloctr   76  Proc 2653 
Information: Using 2 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   70  Alloctr   76  Proc 2653 
Initial. Routing result:
Initial. Both Dirs: Overflow =   179 Max = 11 GRCs =    97 (1.55%)
Initial. H routing: Overflow =    21 Max =  8 (GRCs =  2) GRCs =     6 (0.19%)
Initial. V routing: Overflow =   157 Max = 11 (GRCs =  1) GRCs =    91 (2.90%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   119 Max = 11 (GRCs =  1) GRCs =    61 (1.95%)
Initial. M3         Overflow =     5 Max =  2 (GRCs =  2) GRCs =     3 (0.10%)
Initial. M4         Overflow =    37 Max =  3 (GRCs =  2) GRCs =    29 (0.92%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.03%)
Initial. M7         Overflow =    16 Max =  8 (GRCs =  2) GRCs =     3 (0.10%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.9 0.03 0.00 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.03 0.00 0.00 0.00
M2       35.6 26.0 3.09 21.2 1.05 6.06 2.61 0.54 0.35 0.03 1.56 0.19 0.22 1.34
M3       27.5 19.1 3.12 18.7 3.48 10.5 9.53 4.69 2.55 0.41 0.16 0.03 0.06 0.00
M4       39.2 21.1 3.28 17.5 1.82 6.09 4.18 2.49 1.63 0.26 1.40 0.00 0.03 0.89
M5       39.9 39.0 6.38 11.3 1.34 1.59 0.29 0.03 0.00 0.00 0.00 0.00 0.00 0.00
M6       67.1 25.6 1.47 2.81 0.19 1.91 0.32 0.13 0.00 0.00 0.38 0.00 0.00 0.03
M7       88.2 10.3 0.92 0.22 0.00 0.00 0.00 0.00 0.00 0.00 0.26 0.00 0.00 0.06
M8       97.9 1.34 0.00 0.45 0.00 0.13 0.00 0.00 0.00 0.00 0.13 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    67.6 15.1 1.94 7.71 0.84 2.80 1.80 0.84 0.48 0.07 0.42 0.02 0.03 0.25


Initial. Total Wire Length = 1.48
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 1.48
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 2
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 2
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   70  Alloctr   76  Proc 2653 
phase1. Routing result:
phase1. Both Dirs: Overflow =   179 Max = 11 GRCs =    97 (1.55%)
phase1. H routing: Overflow =    21 Max =  8 (GRCs =  2) GRCs =     6 (0.19%)
phase1. V routing: Overflow =   157 Max = 11 (GRCs =  1) GRCs =    91 (2.90%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   119 Max = 11 (GRCs =  1) GRCs =    61 (1.95%)
phase1. M3         Overflow =     5 Max =  2 (GRCs =  2) GRCs =     3 (0.10%)
phase1. M4         Overflow =    37 Max =  3 (GRCs =  2) GRCs =    29 (0.92%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.03%)
phase1. M7         Overflow =    16 Max =  8 (GRCs =  2) GRCs =     3 (0.10%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.9 0.03 0.00 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.03 0.00 0.00 0.00
M2       35.6 26.0 3.09 21.2 1.05 6.06 2.61 0.54 0.35 0.03 1.56 0.19 0.22 1.34
M3       27.5 19.1 3.12 18.7 3.48 10.5 9.53 4.69 2.55 0.41 0.16 0.03 0.06 0.00
M4       39.2 21.1 3.28 17.5 1.82 6.09 4.18 2.49 1.63 0.26 1.40 0.00 0.03 0.89
M5       39.9 39.0 6.38 11.3 1.34 1.59 0.29 0.03 0.00 0.00 0.00 0.00 0.00 0.00
M6       67.1 25.6 1.47 2.81 0.19 1.91 0.32 0.13 0.00 0.00 0.38 0.00 0.00 0.03
M7       88.2 10.3 0.92 0.22 0.00 0.00 0.00 0.00 0.00 0.00 0.26 0.00 0.00 0.06
M8       97.9 1.34 0.00 0.45 0.00 0.13 0.00 0.00 0.00 0.00 0.13 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    67.6 15.1 1.94 7.71 0.84 2.80 1.80 0.84 0.48 0.07 0.42 0.02 0.03 0.25


phase1. Total Wire Length = 1.48
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 1.48
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 2
phase1. Via VIA12SQ_C count = 0
phase1. Via VIA23SQ_C count = 2
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   70  Alloctr   76  Proc 2653 
phase2. Routing result:
phase2. Both Dirs: Overflow =   179 Max = 11 GRCs =    97 (1.55%)
phase2. H routing: Overflow =    21 Max =  8 (GRCs =  2) GRCs =     6 (0.19%)
phase2. V routing: Overflow =   157 Max = 11 (GRCs =  1) GRCs =    91 (2.90%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =   119 Max = 11 (GRCs =  1) GRCs =    61 (1.95%)
phase2. M3         Overflow =     5 Max =  2 (GRCs =  2) GRCs =     3 (0.10%)
phase2. M4         Overflow =    37 Max =  3 (GRCs =  2) GRCs =    29 (0.92%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.03%)
phase2. M7         Overflow =    16 Max =  8 (GRCs =  2) GRCs =     3 (0.10%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.9 0.03 0.00 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.03 0.00 0.00 0.00
M2       35.6 26.0 3.09 21.2 1.05 6.06 2.61 0.54 0.35 0.03 1.56 0.19 0.22 1.34
M3       27.5 19.1 3.12 18.7 3.48 10.5 9.53 4.69 2.55 0.41 0.16 0.03 0.06 0.00
M4       39.2 21.1 3.28 17.5 1.82 6.09 4.18 2.49 1.63 0.26 1.40 0.00 0.03 0.89
M5       39.9 39.0 6.38 11.3 1.34 1.59 0.29 0.03 0.00 0.00 0.00 0.00 0.00 0.00
M6       67.1 25.6 1.47 2.81 0.19 1.91 0.32 0.13 0.00 0.00 0.38 0.00 0.00 0.03
M7       88.2 10.3 0.92 0.22 0.00 0.00 0.00 0.00 0.00 0.00 0.26 0.00 0.00 0.06
M8       97.9 1.34 0.00 0.45 0.00 0.13 0.00 0.00 0.00 0.00 0.13 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    67.6 15.1 1.94 7.71 0.84 2.80 1.80 0.84 0.48 0.07 0.42 0.02 0.03 0.25


phase2. Total Wire Length = 1.48
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 0.00
phase2. Layer M3 wire length = 1.48
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 2
phase2. Via VIA12SQ_C count = 0
phase2. Via VIA23SQ_C count = 2
phase2. Via VIA34SQ_C count = 0
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   70  Alloctr   76  Proc 2653 

Congestion utilization per direction:
Average vertical track utilization   = 12.17 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 12.27 %
Peak    horizontal track utilization = 100.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   69  Alloctr   76  Proc 2653 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[GR: Done] Total (MB): Used   69  Alloctr   76  Proc 2653 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   68  Alloctr   74  Proc 2653 
[ECO: GR] Elapsed real time: 0:00:03 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[ECO: GR] Stage (MB): Used   64  Alloctr   70  Proc    0 
[ECO: GR] Total (MB): Used   68  Alloctr   74  Proc 2653 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 2 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   64  Alloctr   71  Proc 2653 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/19      
Routed partition 2/19      
Routed partition 3/19      
Routed partition 4/19      
Routed partition 5/19      
Routed partition 6/19      
Routed partition 7/19      
Routed partition 8/19      
Routed partition 9/19      
Routed partition 10/19     
Routed partition 11/19     
Routed partition 12/19     
Routed partition 13/19     
Routed partition 14/19     
Routed partition 15/19     
Routed partition 16/19     
Routed partition 17/19     
Routed partition 18/19     
Routed partition 19/19     

Assign Vertical partitions, iteration 0
Routed partition 1/19      
Routed partition 2/19      
Routed partition 3/19      
Routed partition 4/19      
Routed partition 5/19      
Routed partition 6/19      
Routed partition 7/19      
Routed partition 8/19      
Routed partition 9/19      
Routed partition 10/19     
Routed partition 11/19     
Routed partition 12/19     
Routed partition 13/19     
Routed partition 14/19     
Routed partition 15/19     
Routed partition 16/19     
Routed partition 17/19     
Routed partition 18/19     
Routed partition 19/19     

Number of wires with overlap after iteration 0 = 5 of 6


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    2  Alloctr    2  Proc    7 
[Track Assign: Iteration 0] Total (MB): Used   67  Alloctr   73  Proc 2661 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/19      
Routed partition 2/19      
Routed partition 3/19      
Routed partition 4/19      
Routed partition 5/19      
Routed partition 6/19      
Routed partition 7/19      
Routed partition 8/19      
Routed partition 9/19      
Routed partition 10/19     
Routed partition 11/19     
Routed partition 12/19     
Routed partition 13/19     
Routed partition 14/19     
Routed partition 15/19     
Routed partition 16/19     
Routed partition 17/19     
Routed partition 18/19     
Routed partition 19/19     

Assign Vertical partitions, iteration 1
Routed partition 1/19      
Routed partition 2/19      
Routed partition 3/19      
Routed partition 4/19      
Routed partition 5/19      
Routed partition 6/19      
Routed partition 7/19      
Routed partition 8/19      
Routed partition 9/19      
Routed partition 10/19     
Routed partition 11/19     
Routed partition 12/19     
Routed partition 13/19     
Routed partition 14/19     
Routed partition 15/19     
Routed partition 16/19     
Routed partition 17/19     
Routed partition 18/19     
Routed partition 19/19     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    2  Alloctr    2  Proc    7 
[Track Assign: Iteration 1] Total (MB): Used   67  Alloctr   73  Proc 2661 

Number of wires with overlap after iteration 1 = 4 of 6


Wire length and via report:
---------------------------
Number of M1 wires: 0             : 0
Number of M2 wires: 1            VIA12SQ_C: 0
Number of M3 wires: 5            VIA23SQ_C: 2
Number of M4 wires: 0            VIA34SQ_C: 0
Number of M5 wires: 0            VIA45SQ_C: 0
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 6                 vias: 2

Total M1 wire length: 0.0
Total M2 wire length: 0.1
Total M3 wire length: 1.7
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 1.8

Longest M1 wire length: 0.0
Longest M2 wire length: 0.1
Longest M3 wire length: 0.8
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    7 
[Track Assign: Done] Total (MB): Used   64  Alloctr   70  Proc 2661 
[ECO: CDR] Elapsed real time: 0:00:04 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[ECO: CDR] Stage (MB): Used   60  Alloctr   66  Proc    7 
[ECO: CDR] Total (MB): Used   64  Alloctr   70  Proc 2661 

        There were 60 out of 7226 pins with no spots.

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****

Begin ECO DRC check ...

Checked 1/4 Partitions, Violations =    4
Checked 2/4 Partitions, Violations =    4
Checked 3/4 Partitions, Violations =    5
Checked 4/4 Partitions, Violations =    6

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      81

[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   80  Alloctr   86  Proc 2661 

Total Wire Length =                    36856 micron
Total Number of Contacts =             18361
Total Number of Wires =                19727
Total Number of PtConns =              1734
Total Number of Routed Wires =       19727
Total Routed Wire Length =           36730 micron
Total Number of Routed Contacts =       18361
        Layer                 M1 :        220 micron
        Layer                 M2 :       7608 micron
        Layer                 M3 :      11024 micron
        Layer                 M4 :       8466 micron
        Layer                 M5 :       5856 micron
        Layer                 M6 :       2778 micron
        Layer                 M7 :        773 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         43
        Via     VIA78SQ(rot)_1x2 :          5
        Via     VIA67SQ(rot)_1x2 :         97
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          1
        Via          VIA56SQ_2x1 :        327
        Via     VIA56SQ(rot)_1x2 :         24
        Via        VIA56SQ_C_1x2 :          1
        Via       VIA45SQ_C(rot) :          1
        Via     VIA45SQ(rot)_1x2 :        876
        Via          VIA45SQ_2x1 :         72
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :          1
        Via     VIA34SQ(rot)_1x2 :        353
        Via          VIA34SQ_2x1 :       2475
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          3
        Via        VIA34SQ_C_2x1 :          1
        Via            VIA23SQ_C :          1
        Via       VIA23SQ_C(rot) :          5
        Via          VIA23SQ_2x1 :       1594
        Via     VIA23SQ(rot)_1x2 :       5160
        Via   VIA23SQ_C(rot)_2x1 :         66
        Via        VIA23SQ_C_1x2 :         20
        Via        VIA23SQ_C_2x1 :          1
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via            VIA12SQ_C :        382
        Via       VIA12SQ_C(rot) :         77
        Via              VIA12SQ :          3
        Via         VIA12SQ(rot) :          1
        Via     VIA12SQ(rot)_1x2 :       2135
        Via          VIA12SQ_2x1 :       3692
        Via          VIA12SQ_1x2 :          8
        Via     VIA12SQ(rot)_2x1 :         34
        Via        VIA12SQ_C_2x1 :        394
        Via   VIA12SQ_C(rot)_1x2 :         33
        Via   VIA12SQ_C(rot)_2x1 :        131
        Via        VIA12SQ_C_1x2 :        328

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.43% (17889 / 18361 vias)
 
    Layer VIA1       = 93.59% (6755   / 7218    vias)
        Weight 1     = 93.59% (6755    vias)
        Un-optimized =  6.41% (463     vias)
    Layer VIA2       = 99.91% (6850   / 6856    vias)
        Weight 1     = 99.91% (6850    vias)
        Un-optimized =  0.09% (6       vias)
    Layer VIA3       = 99.96% (2833   / 2834    vias)
        Weight 1     = 99.96% (2833    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 99.89% (950    / 951     vias)
        Weight 1     = 99.89% (950     vias)
        Un-optimized =  0.11% (1       vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
        Weight 1     = 99.72% (352     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.43% (17889 / 18361 vias)
 
    Layer VIA1       = 93.59% (6755   / 7218    vias)
    Layer VIA2       = 99.91% (6850   / 6856    vias)
    Layer VIA3       = 99.96% (2833   / 2834    vias)
    Layer VIA4       = 99.89% (950    / 951     vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 97.43% (17889 / 18361 vias)
 
    Layer VIA1       = 93.59% (6755   / 7218    vias)
        Weight 1     = 93.59% (6755    vias)
        Un-optimized =  6.41% (463     vias)
    Layer VIA2       = 99.91% (6850   / 6856    vias)
        Weight 1     = 99.91% (6850    vias)
        Un-optimized =  0.09% (6       vias)
    Layer VIA3       = 99.96% (2833   / 2834    vias)
        Weight 1     = 99.96% (2833    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 99.89% (950    / 951     vias)
        Weight 1     = 99.89% (950     vias)
        Un-optimized =  0.11% (1       vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
        Weight 1     = 99.72% (352     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   80  Alloctr   86  Proc 2661 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 2014, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 0: non-uniform partition
Routed  1/21 Partitions, Violations =   6
Routed  2/21 Partitions, Violations =   6
Routed  3/21 Partitions, Violations =   6
Routed  4/21 Partitions, Violations =   6
Routed  5/21 Partitions, Violations =   5
Routed  6/21 Partitions, Violations =   4
Routed  7/21 Partitions, Violations =   4
Routed  8/21 Partitions, Violations =   4
Routed  9/21 Partitions, Violations =   4
Routed  10/21 Partitions, Violations =  4
Routed  11/21 Partitions, Violations =  4
Routed  12/21 Partitions, Violations =  4
Routed  13/21 Partitions, Violations =  4
Routed  14/21 Partitions, Violations =  4
Routed  15/21 Partitions, Violations =  4
Routed  16/21 Partitions, Violations =  4
Routed  17/21 Partitions, Violations =  4
Routed  18/21 Partitions, Violations =  4
Routed  19/21 Partitions, Violations =  0
Routed  20/21 Partitions, Violations =  0
Routed  21/21 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      69
        @@@@ Total number of instance ports with antenna violations =   0

        Internal Soft Spacing types : 69

[Iter 0] Elapsed real time: 0:00:05 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 0] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 0] Total (MB): Used   80  Alloctr   86  Proc 2661 

End DR iteration 0 with 21 parts

Start DR iteration 1: non-uniform partition
Routed  1/15 Partitions, Violations =   0
Routed  2/15 Partitions, Violations =   0
Routed  3/15 Partitions, Violations =   0
Routed  4/15 Partitions, Violations =   0
Routed  5/15 Partitions, Violations =   0
Routed  6/15 Partitions, Violations =   0
Routed  7/15 Partitions, Violations =   0
Routed  8/15 Partitions, Violations =   0
Routed  9/15 Partitions, Violations =   0
Routed  10/15 Partitions, Violations =  0
Routed  11/15 Partitions, Violations =  0
Routed  12/15 Partitions, Violations =  0
Routed  13/15 Partitions, Violations =  0
Routed  14/15 Partitions, Violations =  0
Routed  15/15 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      54
        @@@@ Total number of instance ports with antenna violations =   0

        Internal Soft Spacing types : 54

[Iter 1] Elapsed real time: 0:00:07 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 1] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 1] Total (MB): Used   80  Alloctr   87  Proc 2661 

End DR iteration 1 with 15 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 fixable DRC


DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    36855 micron
Total Number of Contacts =             18350
Total Number of Wires =                19725
Total Number of PtConns =              1741
Total Number of Routed Wires =       19725
Total Routed Wire Length =           36727 micron
Total Number of Routed Contacts =       18350
        Layer                 M1 :        220 micron
        Layer                 M2 :       7612 micron
        Layer                 M3 :      11019 micron
        Layer                 M4 :       8465 micron
        Layer                 M5 :       5856 micron
        Layer                 M6 :       2779 micron
        Layer                 M7 :        773 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         43
        Via     VIA78SQ(rot)_1x2 :          5
        Via     VIA67SQ(rot)_1x2 :         97
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          3
        Via          VIA56SQ_2x1 :        325
        Via     VIA56SQ(rot)_1x2 :         24
        Via        VIA56SQ_C_1x2 :          1
        Via       VIA45SQ_C(rot) :          5
        Via     VIA45SQ(rot)_1x2 :        872
        Via          VIA45SQ_2x1 :         72
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :         16
        Via     VIA34SQ(rot)_1x2 :        350
        Via          VIA34SQ_2x1 :       2460
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          3
        Via        VIA34SQ_C_2x1 :          1
        Via            VIA23SQ_C :          1
        Via       VIA23SQ_C(rot) :         81
        Via          VIA23SQ_2x1 :       1575
        Via     VIA23SQ(rot)_1x2 :       5095
        Via   VIA23SQ_C(rot)_2x1 :         66
        Via        VIA23SQ_C_1x2 :         20
        Via        VIA23SQ_C_2x1 :          1
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via            VIA12SQ_C :        429
        Via       VIA12SQ_C(rot) :         84
        Via              VIA12SQ :          3
        Via         VIA12SQ(rot) :          1
        Via     VIA12SQ(rot)_1x2 :       2122
        Via          VIA12SQ_2x1 :       3655
        Via          VIA12SQ_1x2 :          8
        Via     VIA12SQ(rot)_2x1 :         34
        Via        VIA12SQ_C_2x1 :        393
        Via   VIA12SQ_C(rot)_1x2 :         33
        Via   VIA12SQ_C(rot)_2x1 :        130
        Via        VIA12SQ_C_1x2 :        326

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 96.60% (17727 / 18350 vias)
 
    Layer VIA1       = 92.84% (6701   / 7218    vias)
        Weight 1     = 92.84% (6701    vias)
        Un-optimized =  7.16% (517     vias)
    Layer VIA2       = 98.80% (6766   / 6848    vias)
        Weight 1     = 98.80% (6766    vias)
        Un-optimized =  1.20% (82      vias)
    Layer VIA3       = 99.43% (2815   / 2831    vias)
        Weight 1     = 99.43% (2815    vias)
        Un-optimized =  0.57% (16      vias)
    Layer VIA4       = 99.47% (946    / 951     vias)
        Weight 1     = 99.47% (946     vias)
        Un-optimized =  0.53% (5       vias)
    Layer VIA5       = 99.15% (350    / 353     vias)
        Weight 1     = 99.15% (350     vias)
        Un-optimized =  0.85% (3       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 96.60% (17727 / 18350 vias)
 
    Layer VIA1       = 92.84% (6701   / 7218    vias)
    Layer VIA2       = 98.80% (6766   / 6848    vias)
    Layer VIA3       = 99.43% (2815   / 2831    vias)
    Layer VIA4       = 99.47% (946    / 951     vias)
    Layer VIA5       = 99.15% (350    / 353     vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 96.60% (17727 / 18350 vias)
 
    Layer VIA1       = 92.84% (6701   / 7218    vias)
        Weight 1     = 92.84% (6701    vias)
        Un-optimized =  7.16% (517     vias)
    Layer VIA2       = 98.80% (6766   / 6848    vias)
        Weight 1     = 98.80% (6766    vias)
        Un-optimized =  1.20% (82      vias)
    Layer VIA3       = 99.43% (2815   / 2831    vias)
        Weight 1     = 99.43% (2815    vias)
        Un-optimized =  0.57% (16      vias)
    Layer VIA4       = 99.47% (946    / 951     vias)
        Weight 1     = 99.47% (946     vias)
        Un-optimized =  0.53% (5       vias)
    Layer VIA5       = 99.15% (350    / 353     vias)
        Weight 1     = 99.15% (350     vias)
        Un-optimized =  0.85% (3       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 



Begin timing optimization in DR ...


        There were 60 out of 7226 pins with no spots.

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Dr init] Elapsed real time: 0:00:07 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Dr init] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Dr init] Total (MB): Used   73  Alloctr   80  Proc 2661 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   73  Alloctr   80  Proc 2661 
[DR] Elapsed real time: 0:00:07 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[DR] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR] Total (MB): Used   66  Alloctr   73  Proc 2661 
[DR: Done] Elapsed real time: 0:00:07 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   66  Alloctr   73  Proc 2661 


Finished timing optimization in DR ...


DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    36855 micron
Total Number of Contacts =             18350
Total Number of Wires =                19725
Total Number of PtConns =              1741
Total Number of Routed Wires =       19725
Total Routed Wire Length =           36727 micron
Total Number of Routed Contacts =       18350
        Layer                 M1 :        220 micron
        Layer                 M2 :       7612 micron
        Layer                 M3 :      11019 micron
        Layer                 M4 :       8465 micron
        Layer                 M5 :       5856 micron
        Layer                 M6 :       2779 micron
        Layer                 M7 :        773 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         43
        Via     VIA78SQ(rot)_1x2 :          5
        Via     VIA67SQ(rot)_1x2 :         97
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          3
        Via          VIA56SQ_2x1 :        325
        Via     VIA56SQ(rot)_1x2 :         24
        Via        VIA56SQ_C_1x2 :          1
        Via       VIA45SQ_C(rot) :          5
        Via     VIA45SQ(rot)_1x2 :        872
        Via          VIA45SQ_2x1 :         72
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :         16
        Via     VIA34SQ(rot)_1x2 :        350
        Via          VIA34SQ_2x1 :       2460
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          3
        Via        VIA34SQ_C_2x1 :          1
        Via            VIA23SQ_C :          1
        Via       VIA23SQ_C(rot) :         81
        Via          VIA23SQ_2x1 :       1575
        Via     VIA23SQ(rot)_1x2 :       5095
        Via   VIA23SQ_C(rot)_2x1 :         66
        Via        VIA23SQ_C_1x2 :         20
        Via        VIA23SQ_C_2x1 :          1
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via            VIA12SQ_C :        429
        Via       VIA12SQ_C(rot) :         84
        Via              VIA12SQ :          3
        Via         VIA12SQ(rot) :          1
        Via     VIA12SQ(rot)_1x2 :       2122
        Via          VIA12SQ_2x1 :       3655
        Via          VIA12SQ_1x2 :          8
        Via     VIA12SQ(rot)_2x1 :         34
        Via        VIA12SQ_C_2x1 :        393
        Via   VIA12SQ_C(rot)_1x2 :         33
        Via   VIA12SQ_C(rot)_2x1 :        130
        Via        VIA12SQ_C_1x2 :        326

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 96.60% (17727 / 18350 vias)
 
    Layer VIA1       = 92.84% (6701   / 7218    vias)
        Weight 1     = 92.84% (6701    vias)
        Un-optimized =  7.16% (517     vias)
    Layer VIA2       = 98.80% (6766   / 6848    vias)
        Weight 1     = 98.80% (6766    vias)
        Un-optimized =  1.20% (82      vias)
    Layer VIA3       = 99.43% (2815   / 2831    vias)
        Weight 1     = 99.43% (2815    vias)
        Un-optimized =  0.57% (16      vias)
    Layer VIA4       = 99.47% (946    / 951     vias)
        Weight 1     = 99.47% (946     vias)
        Un-optimized =  0.53% (5       vias)
    Layer VIA5       = 99.15% (350    / 353     vias)
        Weight 1     = 99.15% (350     vias)
        Un-optimized =  0.85% (3       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 96.60% (17727 / 18350 vias)
 
    Layer VIA1       = 92.84% (6701   / 7218    vias)
    Layer VIA2       = 98.80% (6766   / 6848    vias)
    Layer VIA3       = 99.43% (2815   / 2831    vias)
    Layer VIA4       = 99.47% (946    / 951     vias)
    Layer VIA5       = 99.15% (350    / 353     vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 96.60% (17727 / 18350 vias)
 
    Layer VIA1       = 92.84% (6701   / 7218    vias)
        Weight 1     = 92.84% (6701    vias)
        Un-optimized =  7.16% (517     vias)
    Layer VIA2       = 98.80% (6766   / 6848    vias)
        Weight 1     = 98.80% (6766    vias)
        Un-optimized =  1.20% (82      vias)
    Layer VIA3       = 99.43% (2815   / 2831    vias)
        Weight 1     = 99.43% (2815    vias)
        Un-optimized =  0.57% (16      vias)
    Layer VIA4       = 99.47% (946    / 951     vias)
        Weight 1     = 99.47% (946     vias)
        Un-optimized =  0.53% (5       vias)
    Layer VIA5       = 99.15% (350    / 353     vias)
        Weight 1     = 99.15% (350     vias)
        Un-optimized =  0.85% (3       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   73  Alloctr   80  Proc 2661 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12SQ_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA23SQ_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23SQ_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR1_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR1_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR2_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR2_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23LG_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23LG_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23SQ    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23SQ(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR1    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR1(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR2    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR2(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23LG    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23LG(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA34SQ_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34SQ_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR1_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR1_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR2_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR2_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34LG_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34LG_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34SQ    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34SQ(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR1    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR1(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR2    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR2(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34LG    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34LG(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA45SQ_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45SQ_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR1_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR1_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR2_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR2_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45LG_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45LG_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45SQ    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45SQ(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR1    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR1(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR2    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR2(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45LG    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45LG(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA56SQ_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56SQ_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA67SQ_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67SQ_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR1_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR1_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR2_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR2_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67LG_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67LG_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67SQ    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67SQ(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR1    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR1(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR2    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR2(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67LG    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67LG(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA78SQ_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78SQ_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR1_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR1_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR2_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR2_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78LG_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78LG_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78SQ    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78SQ(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR1    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR1(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR2    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR2(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78LG    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78LG(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA89_C    -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

     VIA89_C(r) -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

       VIA89    -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

       VIA89(r) -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

     VIA9RDL    -> VIA9RDL_2x1    VIA9RDL_1x2   



        There were 60 out of 7226 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Technology Processing] Total (MB): Used   74  Alloctr   81  Proc 2661 

Begin Redundant via insertion ...

Routed  1/7 Partitions, Violations =    1
Routed  2/7 Partitions, Violations =    1
Routed  3/7 Partitions, Violations =    1
Routed  4/7 Partitions, Violations =    1
Routed  5/7 Partitions, Violations =    1
Routed  6/7 Partitions, Violations =    1
Routed  7/7 Partitions, Violations =    1

RedundantVia finished with 1 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        End of line enclosure : 1


Total Wire Length =                    36853 micron
Total Number of Contacts =             18350
Total Number of Wires =                19731
Total Number of PtConns =              1730
Total Number of Routed Wires =       19731
Total Routed Wire Length =           36727 micron
Total Number of Routed Contacts =       18350
        Layer                 M1 :        220 micron
        Layer                 M2 :       7611 micron
        Layer                 M3 :      11019 micron
        Layer                 M4 :       8465 micron
        Layer                 M5 :       5855 micron
        Layer                 M6 :       2779 micron
        Layer                 M7 :        773 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         43
        Via     VIA78SQ(rot)_1x2 :          5
        Via     VIA67SQ(rot)_1x2 :         97
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          1
        Via          VIA56SQ_2x1 :        327
        Via     VIA56SQ(rot)_1x2 :         24
        Via        VIA56SQ_C_1x2 :          1
        Via     VIA45SQ(rot)_1x2 :        877
        Via          VIA45SQ_2x1 :         72
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :          1
        Via     VIA34SQ(rot)_1x2 :        353
        Via          VIA34SQ_2x1 :       2472
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          3
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :          3
        Via          VIA23SQ_2x1 :       1590
        Via     VIA23SQ(rot)_1x2 :       5159
        Via   VIA23SQ_C(rot)_2x1 :         66
        Via        VIA23SQ_C_1x2 :         20
        Via        VIA23SQ_C_2x1 :          1
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via            VIA12SQ_C :        376
        Via       VIA12SQ_C(rot) :         78
        Via              VIA12SQ :          3
        Via         VIA12SQ(rot) :          1
        Via     VIA12SQ(rot)_1x2 :       2135
        Via          VIA12SQ_2x1 :       3693
        Via          VIA12SQ_1x2 :          8
        Via     VIA12SQ(rot)_2x1 :         36
        Via        VIA12SQ_C_2x1 :        395
        Via   VIA12SQ_C(rot)_1x2 :         33
        Via   VIA12SQ_C(rot)_2x1 :        132
        Via        VIA12SQ_C_1x2 :        328

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.48% (17887 / 18350 vias)
 
    Layer VIA1       = 93.65% (6760   / 7218    vias)
        Weight 1     = 93.65% (6760    vias)
        Un-optimized =  6.35% (458     vias)
    Layer VIA2       = 99.96% (6845   / 6848    vias)
        Weight 1     = 99.96% (6845    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 99.96% (2830   / 2831    vias)
        Weight 1     = 99.96% (2830    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 100.00% (951    / 951     vias)
        Weight 1     = 100.00% (951     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
        Weight 1     = 99.72% (352     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.48% (17887 / 18350 vias)
 
    Layer VIA1       = 93.65% (6760   / 7218    vias)
    Layer VIA2       = 99.96% (6845   / 6848    vias)
    Layer VIA3       = 99.96% (2830   / 2831    vias)
    Layer VIA4       = 100.00% (951    / 951     vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 97.48% (17887 / 18350 vias)
 
    Layer VIA1       = 93.65% (6760   / 7218    vias)
        Weight 1     = 93.65% (6760    vias)
        Un-optimized =  6.35% (458     vias)
    Layer VIA2       = 99.96% (6845   / 6848    vias)
        Weight 1     = 99.96% (6845    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 99.96% (2830   / 2831    vias)
        Weight 1     = 99.96% (2830    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 100.00% (951    / 951     vias)
        Weight 1     = 100.00% (951     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
        Weight 1     = 99.72% (352     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:00:01 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[RedundantVia] Stage (MB): Used   15  Alloctr   15  Proc    0 
[RedundantVia] Total (MB): Used   82  Alloctr   89  Proc 2661 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:08 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Dr init] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Dr init] Total (MB): Used   82  Alloctr   89  Proc 2661 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 2014, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 1: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 1] Elapsed real time: 0:00:08 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:09
[Iter 1] Stage (MB): Used   26  Alloctr   26  Proc    0 
[Iter 1] Total (MB): Used   90  Alloctr   96  Proc 2661 

End DR iteration 1 with 1 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:08 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:09
[DR] Stage (MB): Used   11  Alloctr   11  Proc    0 
[DR] Total (MB): Used   75  Alloctr   82  Proc 2661 

Nets that have been changed:
Net 1 = test_pe_comp/n327
Net 2 = test_pe_comp/n330
Net 3 = test_pe_comp/test_shifter/n156
Net 4 = test_pe_comp/test_shifter/n160
Net 5 = test_pe_comp/test_mult_add/n768
Net 6 = test_pe_comp/test_mult_add/n770
Net 7 = clk_G1B4I1
Net 8 = n109
Net 9 = n23
Net 10 = n25
Net 11 = n27
Net 12 = n29
Net 13 = n32
Net 14 = n33
Net 15 = test_pe_comp/n306
Net 16 = test_pe_comp/n307
Net 17 = test_pe_comp/n308
Net 18 = test_pe_comp/n309
Net 19 = test_pe_comp/n311
Net 20 = test_pe_comp/n320
Net 21 = n54
Net 22 = n178
Net 23 = n179
Net 24 = n166
Net 25 = n110
Net 26 = n111
Net 27 = n112
Net 28 = op_code[8]
Net 29 = n204
Net 30 = n241
Net 31 = n242
Net 32 = n244
Net 33 = n220
Net 34 = op_code[11]
Net 35 = op_a_reg[12]
Net 36 = op_a_reg[15]
Net 37 = test_opt_reg_file/n15
Net 38 = test_opt_reg_a/SNPS_LOGIC0
Net 39 = _0_net_
Net 40 = data0[13]
Net 41 = data1[5]
Net 42 = data1[0]
Net 43 = op_b_reg[11]
Net 44 = op_b_reg[9]
Net 45 = op_b_reg[8]
Net 46 = test_opt_reg_file/SNPS_LOGIC0
Net 47 = op_b_val[10]
Net 48 = op_b_val[8]
Net 49 = test_pe_comp/n331
Net 50 = op_c_reg[15]
Net 51 = op_d_p_reg
Net 52 = inp_code[9]
Net 53 = test_pe_comp/n334
Net 54 = test_pe_comp/n34
Net 55 = test_pe_comp/n32
Net 56 = test_pe_comp/n25
Net 57 = test_pe_comp/n21
Net 58 = test_pe_comp/n18
Net 59 = test_pe_comp/n16
Net 60 = test_pe_comp/n13
Net 61 = test_pe_comp/n5
Net 62 = test_pe_comp/n342
Net 63 = test_pe_comp/n72
Net 64 = test_pe_comp/n40
Net 65 = test_pe_comp/n107
Net 66 = test_pe_comp/n101
Net 67 = test_pe_comp/n98
Net 68 = test_pe_comp/n95
Net 69 = test_pe_comp/n96
Net 70 = test_pe_comp/n92
Net 71 = test_pe_comp/n93
Net 72 = test_pe_comp/n89
Net 73 = test_pe_comp/n86
Net 74 = test_pe_comp/n80
Net 75 = test_pe_comp/n82
Net 76 = test_pe_comp/n77
Net 77 = test_pe_comp/test_mult_add/n789
Net 78 = test_pe_comp/n148
Net 79 = test_pe_comp/n125
Net 80 = test_pe_comp/n212
Net 81 = test_pe_comp/n204
Net 82 = test_pe_comp/n203
Net 83 = test_pe_comp/n196
Net 84 = test_pe_comp/n188
Net 85 = test_pe_comp/n186
Net 86 = test_pe_comp/n252
Net 87 = test_pe_comp/n250
Net 88 = test_pe_comp/n247
Net 89 = test_pe_comp/n244
Net 90 = test_pe_comp/n242
Net 91 = test_pe_comp/n236
Net 92 = test_pe_comp/n234
Net 93 = test_pe_comp/n228
Net 94 = test_pe_comp/n278
Net 95 = test_pe_comp/n273
Net 96 = test_pe_comp/n270
Net 97 = test_pe_comp/n269
Net 98 = test_pe_comp/n268
Net 99 = test_pe_comp/n261
Net 100 = test_pe_comp/GEN_ADD[0].full_add/n9
.... and 132 other nets
Total number of changed nets = 232 (out of 2014)

[DR: Done] Elapsed real time: 0:00:08 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:09
[DR: Done] Stage (MB): Used    3  Alloctr    3  Proc    0 
[DR: Done] Total (MB): Used   67  Alloctr   74  Proc 2661 
[ECO: DR] Elapsed real time: 0:00:12 
[ECO: DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:11 total=0:00:12
[ECO: DR] Stage (MB): Used   64  Alloctr   69  Proc    7 
[ECO: DR] Total (MB): Used   67  Alloctr   74  Proc 2661 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    36853 micron
Total Number of Contacts =             18350
Total Number of Wires =                19731
Total Number of PtConns =              1730
Total Number of Routed Wires =       19731
Total Routed Wire Length =           36727 micron
Total Number of Routed Contacts =       18350
        Layer                 M1 :        220 micron
        Layer                 M2 :       7611 micron
        Layer                 M3 :      11019 micron
        Layer                 M4 :       8465 micron
        Layer                 M5 :       5855 micron
        Layer                 M6 :       2779 micron
        Layer                 M7 :        773 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         43
        Via     VIA78SQ(rot)_1x2 :          5
        Via     VIA67SQ(rot)_1x2 :         97
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          1
        Via          VIA56SQ_2x1 :        327
        Via     VIA56SQ(rot)_1x2 :         24
        Via        VIA56SQ_C_1x2 :          1
        Via     VIA45SQ(rot)_1x2 :        877
        Via          VIA45SQ_2x1 :         72
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :          1
        Via     VIA34SQ(rot)_1x2 :        353
        Via          VIA34SQ_2x1 :       2472
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          3
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :          3
        Via          VIA23SQ_2x1 :       1590
        Via     VIA23SQ(rot)_1x2 :       5159
        Via   VIA23SQ_C(rot)_2x1 :         66
        Via        VIA23SQ_C_1x2 :         20
        Via        VIA23SQ_C_2x1 :          1
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via            VIA12SQ_C :        377
        Via       VIA12SQ_C(rot) :         78
        Via              VIA12SQ :          3
        Via         VIA12SQ(rot) :          1
        Via     VIA12SQ(rot)_1x2 :       2135
        Via          VIA12SQ_2x1 :       3693
        Via          VIA12SQ_1x2 :          8
        Via     VIA12SQ(rot)_2x1 :         36
        Via        VIA12SQ_C_2x1 :        395
        Via   VIA12SQ_C(rot)_1x2 :         33
        Via   VIA12SQ_C(rot)_2x1 :        131
        Via        VIA12SQ_C_1x2 :        328

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.47% (17886 / 18350 vias)
 
    Layer VIA1       = 93.64% (6759   / 7218    vias)
        Weight 1     = 93.64% (6759    vias)
        Un-optimized =  6.36% (459     vias)
    Layer VIA2       = 99.96% (6845   / 6848    vias)
        Weight 1     = 99.96% (6845    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 99.96% (2830   / 2831    vias)
        Weight 1     = 99.96% (2830    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 100.00% (951    / 951     vias)
        Weight 1     = 100.00% (951     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
        Weight 1     = 99.72% (352     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.47% (17886 / 18350 vias)
 
    Layer VIA1       = 93.64% (6759   / 7218    vias)
    Layer VIA2       = 99.96% (6845   / 6848    vias)
    Layer VIA3       = 99.96% (2830   / 2831    vias)
    Layer VIA4       = 100.00% (951    / 951     vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 97.47% (17886 / 18350 vias)
 
    Layer VIA1       = 93.64% (6759   / 7218    vias)
        Weight 1     = 93.64% (6759    vias)
        Un-optimized =  6.36% (459     vias)
    Layer VIA2       = 99.96% (6845   / 6848    vias)
        Weight 1     = 99.96% (6845    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 99.96% (2830   / 2831    vias)
        Weight 1     = 99.96% (2830    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 100.00% (951    / 951     vias)
        Weight 1     = 100.00% (951     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
        Weight 1     = 99.72% (352     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 

Total number of nets = 2014
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    36853 micron
Total Number of Contacts =             18350
Total Number of Wires =                19731
Total Number of PtConns =              1730
Total Number of Routed Wires =       19731
Total Routed Wire Length =           36727 micron
Total Number of Routed Contacts =       18350
        Layer                 M1 :        220 micron
        Layer                 M2 :       7611 micron
        Layer                 M3 :      11019 micron
        Layer                 M4 :       8465 micron
        Layer                 M5 :       5855 micron
        Layer                 M6 :       2779 micron
        Layer                 M7 :        773 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         43
        Via     VIA78SQ(rot)_1x2 :          5
        Via     VIA67SQ(rot)_1x2 :         97
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          1
        Via          VIA56SQ_2x1 :        327
        Via     VIA56SQ(rot)_1x2 :         24
        Via        VIA56SQ_C_1x2 :          1
        Via     VIA45SQ(rot)_1x2 :        877
        Via          VIA45SQ_2x1 :         72
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :          1
        Via     VIA34SQ(rot)_1x2 :        353
        Via          VIA34SQ_2x1 :       2472
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          3
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :          3
        Via          VIA23SQ_2x1 :       1590
        Via     VIA23SQ(rot)_1x2 :       5159
        Via   VIA23SQ_C(rot)_2x1 :         66
        Via        VIA23SQ_C_1x2 :         20
        Via        VIA23SQ_C_2x1 :          1
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via            VIA12SQ_C :        377
        Via       VIA12SQ_C(rot) :         78
        Via              VIA12SQ :          3
        Via         VIA12SQ(rot) :          1
        Via     VIA12SQ(rot)_1x2 :       2135
        Via          VIA12SQ_2x1 :       3693
        Via          VIA12SQ_1x2 :          8
        Via     VIA12SQ(rot)_2x1 :         36
        Via        VIA12SQ_C_2x1 :        395
        Via   VIA12SQ_C(rot)_1x2 :         33
        Via   VIA12SQ_C(rot)_2x1 :        131
        Via        VIA12SQ_C_1x2 :        328

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.47% (17886 / 18350 vias)
 
    Layer VIA1       = 93.64% (6759   / 7218    vias)
        Weight 1     = 93.64% (6759    vias)
        Un-optimized =  6.36% (459     vias)
    Layer VIA2       = 99.96% (6845   / 6848    vias)
        Weight 1     = 99.96% (6845    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 99.96% (2830   / 2831    vias)
        Weight 1     = 99.96% (2830    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 100.00% (951    / 951     vias)
        Weight 1     = 100.00% (951     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
        Weight 1     = 99.72% (352     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.47% (17886 / 18350 vias)
 
    Layer VIA1       = 93.64% (6759   / 7218    vias)
    Layer VIA2       = 99.96% (6845   / 6848    vias)
    Layer VIA3       = 99.96% (2830   / 2831    vias)
    Layer VIA4       = 100.00% (951    / 951     vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 97.47% (17886 / 18350 vias)
 
    Layer VIA1       = 93.64% (6759   / 7218    vias)
        Weight 1     = 93.64% (6759    vias)
        Un-optimized =  6.36% (459     vias)
    Layer VIA2       = 99.96% (6845   / 6848    vias)
        Weight 1     = 99.96% (6845    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 99.96% (2830   / 2831    vias)
        Weight 1     = 99.96% (2830    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 100.00% (951    / 951     vias)
        Weight 1     = 100.00% (951     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
        Weight 1     = 99.72% (352     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 232 nets
[ECO: End] Elapsed real time: 0:00:12 
[ECO: End] Elapsed cpu  time: sys=0:00:01 usr=0:00:11 total=0:00:13
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    7 
[ECO: End] Total (MB): Used    3  Alloctr    4  Proc 2661 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Incremental Stage Eco Route Done             Sun Mar 17 16:19:08 2019

  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Layer M1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: extraction with 2 threads (RCEX-208)
Warning: Net 'SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_c/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_file/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_a/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_bit/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_data/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_lut/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_f/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_e/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_d/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.18 0.16 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : test_pe
Version: M-2016.12-SP2
Date   : Sun Mar 17 16:19:24 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              52.00
  Critical Path Length:          8.04
  Critical Path Slack:          31.86
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'in2reg'
  -----------------------------------
  Levels of Logic:              48.00
  Critical Path Length:          7.26
  Critical Path Slack:          37.69
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2out'
  -----------------------------------
  Levels of Logic:              57.00
  Critical Path Length:          8.87
  Critical Path Slack:          35.83
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2reg'
  -----------------------------------
  Levels of Logic:              51.00
  Critical Path Length:          7.94
  Critical Path Slack:          41.81
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         21
  Hierarchical Port Count:        835
  Leaf Cell Count:               1731
  Buf/Inv Cell Count:             286
  Buf Cell Count:                  96
  Inv Cell Count:                 190
  CT Buf/Inv Cell Count:            7
  Combinational Cell Count:      1617
  Sequential Cell Count:          114
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4267.331893
  Noncombinational Area:  1033.857812
  Buf/Inv Area:            530.144390
  Total Buffer Area:           257.19
  Total Inverter Area:         272.95
  Macro/Black Box Area:      0.000000
  Net Area:               1520.820669
  Net XLength        :       18558.17
  Net YLength        :       18874.88
  -----------------------------------
  Cell Area:              5301.189705
  Design Area:            6822.010374
  Net Length        :        37433.05


  Design Rules
  -----------------------------------
  Total Number of Nets:          2014
  Nets With Violations:            27
  Max Trans Violations:             0
  Max Cap Violations:              27
  -----------------------------------


  Hostname: ee272-tsmc40.stanford.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               15.39
  -----------------------------------------
  Overall Compile Time:               16.66
  Overall Compile Wall Clock Time:    14.30

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 27
ROPT:    Number of Route Violation: 0 
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Only Design Rule fix                  : Yes
ROPT:    Search-Repair loops                   : 40 
ROPT:    ECO Search-Repair loops               : 20 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
 
****************************************
Report : qor
Design : test_pe
Version: M-2016.12-SP2
Date   : Sun Mar 17 16:19:25 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              52.00
  Critical Path Length:          8.04
  Critical Path Slack:          31.86
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'in2reg'
  -----------------------------------
  Levels of Logic:              48.00
  Critical Path Length:          7.26
  Critical Path Slack:          37.69
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2out'
  -----------------------------------
  Levels of Logic:              57.00
  Critical Path Length:          8.87
  Critical Path Slack:          35.83
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2reg'
  -----------------------------------
  Levels of Logic:              51.00
  Critical Path Length:          7.94
  Critical Path Slack:          41.81
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         21
  Hierarchical Port Count:        835
  Leaf Cell Count:               1731
  Buf/Inv Cell Count:             286
  Buf Cell Count:                  96
  Inv Cell Count:                 190
  CT Buf/Inv Cell Count:            7
  Combinational Cell Count:      1617
  Sequential Cell Count:          114
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4267.331893
  Noncombinational Area:  1033.857812
  Buf/Inv Area:            530.144390
  Total Buffer Area:           257.19
  Total Inverter Area:         272.95
  Macro/Black Box Area:      0.000000
  Net Area:               1520.820669
  Net XLength        :       18558.17
  Net YLength        :       18874.88
  -----------------------------------
  Cell Area:              5301.189705
  Design Area:            6822.010374
  Net Length        :        37433.05


  Design Rules
  -----------------------------------
  Total Number of Nets:          2014
  Nets With Violations:            27
  Max Trans Violations:             0
  Max Cap Violations:              27
  -----------------------------------


  Hostname: ee272-tsmc40.stanford.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               15.39
  -----------------------------------------
  Overall Compile Time:               16.66
  Overall Compile Wall Clock Time:    14.30

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 27
ROPT:    Number of Route Violation: 0 
ROPT:    Running Incremental Optimization Stage             Sun Mar 17 16:19:25 2019

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------


Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 27
  Total moveable cell area: 5231.8
  Total fixed cell area: 69.4
  Total physical cell area: 5301.2
  Core area: (10000 10000 84328 83568)



  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Beginning On-Route Optimization 
  --------------------------------

Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.

Information: max_design_rules cost has higher priority than the max delay cost. (ROPT-006)


  Beginning Phase 1 Design Rule Fixing  (max_capacitance)
  ------------------------------------

  Beginning Max Capacitance Fix
  ------------------------------
Information: route_opt running in 2 threads . (ROPT-031)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:02    5303.2      0.00       0.0      27.1 n27                            0.00  
    0:00:02    5303.2      0.00       0.0      27.1 n27                            0.00  
    0:00:02    5303.2      0.00       0.0      27.1 n27                            0.00  
    0:00:02    5305.8      0.00       0.0      25.1 test_opt_reg_file/res[10]      0.00  
    0:00:02    5305.8      0.00       0.0      25.1 test_opt_reg_file/res[10]      0.00  
    0:00:02    5305.8      0.00       0.0      25.1 test_opt_reg_file/res[10]      0.00  
    0:00:02    5305.8      0.00       0.0      25.1 test_opt_reg_file/res[10]      0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 44 horizontal rows
    153 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:19:28 2019
****************************************
Std cell utilization: 97.03%  (20877/(21516-0))
(Non-fixed + Fixed)
Std cell utilization: 96.99%  (20604/(21516-273))
(Non-fixed only)
Chip area:            21516    sites, bbox (10.00 10.00 84.33 83.57) um
Std cell area:        20877    sites, (non-fixed:20604  fixed:273)
                      1733     cells, (non-fixed:1720   fixed:13)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      273      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       83 
Avg. std cell width:  1.77 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 44)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:19:28 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---

Total 10 (out of 1720) illegal cells need to be legalized.
Finding nearest legal location......100%
 
****************************************
  Report : Nearest Legal Location
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:19:28 2019
****************************************

avg cell displacement:    0.098 um ( 0.06 row height)
max cell displacement:    0.186 um ( 0.11 row height)
std deviation:            0.080 um ( 0.05 row height)
number of cell moved:         2 cells (out of 1720 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)

Legalizing 5 illegal cells......100%
 
****************************************
  Report : Legalize Displacement
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:19:28 2019
****************************************

avg cell displacement:    4.576 um ( 2.74 row height)
max cell displacement:    5.935 um ( 3.55 row height)
std deviation:            1.251 um ( 0.75 row height)
number of cell moved:         2 cells (out of 1720 cells)

Largest displacement cells:
  Cell: test_pe_comp/U378 (NBUFFX2_LVT)
    Input location: (46.967 19.849)
    Legal location: (52.712 18.360)
    Displacement: 5.935 um, e.g. 3.55 row height.

Total 1 cells has large displacement (e.g. > 5.016 um or 3 row height)

Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 44 horizontal rows
    153 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(94328,93568). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(94328,93568). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Ignore fat rule on layer M1. (ZRT-007)
Warning: Ignore fat rule on layer M2. (ZRT-007)
Warning: Ignore fat rule on layer M3. (ZRT-007)
Warning: Ignore fat rule on layer M4. (ZRT-007)
Warning: Ignore fat rule on layer M5. (ZRT-007)
Warning: Ignore fat rule on layer M6. (ZRT-007)
Warning: Ignore fat rule on layer M7. (ZRT-007)
Warning: Ignore fat rule on layer M8. (ZRT-007)
Warning: Ignore fat rule on layer M9. (ZRT-007)
Found antenna rule mode 4, diode mode 2:
        metal ratio 1000, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0  metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer M1: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M2: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M3: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M4: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M5: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M6: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M7: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M8: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M9: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 8000 50000}
        layer VIA1: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA2: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA3: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA4: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA5: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA6: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA7: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA8: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Hier-ant-prop: new = 35, old = 0
Split 2 nets of total 2 nets.
Updating the database ...
ROPT:    Incremental Optimization Stage Done             Sun Mar 17 16:19:34 2019
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Incremental Stage Eco Route             Sun Mar 17 16:19:34 2019

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Ignore fat rule on layer M1. (ZRT-007)
Warning: Ignore fat rule on layer M2. (ZRT-007)
Warning: Ignore fat rule on layer M3. (ZRT-007)
Warning: Ignore fat rule on layer M4. (ZRT-007)
Warning: Ignore fat rule on layer M5. (ZRT-007)
Warning: Ignore fat rule on layer M6. (ZRT-007)
Warning: Ignore fat rule on layer M7. (ZRT-007)
Warning: Ignore fat rule on layer M8. (ZRT-007)
Warning: Ignore fat rule on layer M9. (ZRT-007)
Found antenna rule mode 4, diode mode 2:
        metal ratio 1000, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0  metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer M1: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M2: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M3: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M4: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M5: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M6: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M7: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M8: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M9: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 8000 50000}
        layer VIA1: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA2: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA3: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA4: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA5: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA6: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA7: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA8: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Hier-ant-prop: new = 35, old = 0
[ECO: Extraction] Elapsed real time: 0:00:02 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Extraction] Stage (MB): Used   60  Alloctr   65  Proc    0 
[ECO: Extraction] Total (MB): Used   63  Alloctr   70  Proc 2661 
Num of eco nets = 2016
Num of open eco nets = 4
[ECO: Init] Elapsed real time: 0:00:02 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Init] Stage (MB): Used   60  Alloctr   65  Proc    0 
[ECO: Init] Total (MB): Used   64  Alloctr   70  Proc 2661 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   68  Alloctr   74  Proc 2661 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,94.33,93.57)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.13
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.16
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.16
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.16
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.74
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.50
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   69  Alloctr   75  Proc 2661 
Net statistics:
Total number of nets     = 2016
Number of nets to route  = 4
Number of nets with min-layer-mode soft = 12
Number of nets with min-layer-mode soft-cost-medium = 12
Number of nets with max-layer-mode hard = 12
4 nets are partially connected,
 of which 4 are detail routed and 0 are global routed.
2012 nets are fully connected,
 of which 2012 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   70  Alloctr   76  Proc 2661 
Average gCell capacity  4.84     on layer (1)    M1
Average gCell capacity  9.73     on layer (2)    M2
Average gCell capacity  9.91     on layer (3)    M3
Average gCell capacity  9.77     on layer (4)    M4
Average gCell capacity  9.89     on layer (5)    M5
Average gCell capacity  9.76     on layer (6)    M6
Average gCell capacity  9.91     on layer (7)    M7
Average gCell capacity  8.42     on layer (8)    M8
Average gCell capacity  0.46     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 12.86         on layer (1)    M1
Average number of tracks per gCell 10.29         on layer (2)    M2
Average number of tracks per gCell 10.20         on layer (3)    M3
Average number of tracks per gCell 10.29         on layer (4)    M4
Average number of tracks per gCell 10.20         on layer (5)    M5
Average number of tracks per gCell 10.29         on layer (6)    M6
Average number of tracks per gCell 10.20         on layer (7)    M7
Average number of tracks per gCell 10.29         on layer (8)    M8
Average number of tracks per gCell 0.98  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 31360
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   70  Alloctr   76  Proc 2661 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   70  Alloctr   76  Proc 2661 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   70  Alloctr   76  Proc 2661 
Information: Using 2 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   70  Alloctr   76  Proc 2661 
Initial. Routing result:
Initial. Both Dirs: Overflow =   179 Max = 11 GRCs =    98 (1.56%)
Initial. H routing: Overflow =    21 Max =  8 (GRCs =  2) GRCs =     6 (0.19%)
Initial. V routing: Overflow =   158 Max = 11 (GRCs =  1) GRCs =    92 (2.93%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   119 Max = 11 (GRCs =  1) GRCs =    61 (1.95%)
Initial. M3         Overflow =     5 Max =  2 (GRCs =  2) GRCs =     3 (0.10%)
Initial. M4         Overflow =    37 Max =  3 (GRCs =  2) GRCs =    30 (0.96%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.03%)
Initial. M7         Overflow =    16 Max =  8 (GRCs =  2) GRCs =     3 (0.10%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.9 0.03 0.00 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.03 0.00 0.00 0.00
M2       35.6 26.0 3.09 21.2 1.05 6.09 2.58 0.54 0.35 0.03 1.59 0.19 0.22 1.34
M3       27.6 19.0 3.12 18.6 3.44 10.7 9.47 4.75 2.49 0.45 0.16 0.03 0.06 0.00
M4       39.2 21.1 3.28 17.6 1.82 6.06 4.15 2.49 1.63 0.26 1.43 0.00 0.03 0.89
M5       39.9 39.0 6.38 11.3 1.34 1.59 0.29 0.03 0.00 0.00 0.00 0.00 0.00 0.00
M6       67.1 25.6 1.47 2.81 0.19 1.91 0.32 0.13 0.00 0.00 0.38 0.00 0.00 0.03
M7       88.2 10.3 0.92 0.22 0.00 0.00 0.00 0.00 0.00 0.00 0.26 0.00 0.00 0.06
M8       97.9 1.34 0.00 0.45 0.00 0.13 0.00 0.00 0.00 0.00 0.13 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    67.6 15.1 1.94 7.70 0.83 2.82 1.79 0.84 0.48 0.08 0.42 0.02 0.03 0.25


Initial. Total Wire Length = 14.55
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 2.77
Initial. Layer M3 wire length = 11.78
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 10
Initial. Via VIA12SQ_C count = 5
Initial. Via VIA23SQ_C count = 5
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   70  Alloctr   76  Proc 2661 
phase1. Routing result:
phase1. Both Dirs: Overflow =   178 Max = 11 GRCs =    98 (1.56%)
phase1. H routing: Overflow =    21 Max =  8 (GRCs =  2) GRCs =     6 (0.19%)
phase1. V routing: Overflow =   157 Max = 11 (GRCs =  1) GRCs =    92 (2.93%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   118 Max = 11 (GRCs =  1) GRCs =    61 (1.95%)
phase1. M3         Overflow =     5 Max =  2 (GRCs =  2) GRCs =     3 (0.10%)
phase1. M4         Overflow =    37 Max =  3 (GRCs =  2) GRCs =    30 (0.96%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.03%)
phase1. M7         Overflow =    16 Max =  8 (GRCs =  2) GRCs =     3 (0.10%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.9 0.03 0.00 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.03 0.00 0.00 0.00
M2       35.6 26.0 3.12 21.1 1.05 6.06 2.68 0.51 0.35 0.03 1.59 0.19 0.22 1.31
M3       27.6 19.0 3.12 18.6 3.44 10.6 9.44 4.75 2.52 0.45 0.16 0.03 0.06 0.00
M4       39.2 21.1 3.28 17.6 1.82 6.06 4.15 2.49 1.63 0.26 1.43 0.00 0.03 0.89
M5       39.9 39.0 6.38 11.3 1.34 1.59 0.29 0.03 0.00 0.00 0.00 0.00 0.00 0.00
M6       67.1 25.6 1.47 2.81 0.19 1.91 0.32 0.13 0.00 0.00 0.38 0.00 0.00 0.03
M7       88.2 10.3 0.92 0.22 0.00 0.00 0.00 0.00 0.00 0.00 0.26 0.00 0.00 0.06
M8       97.9 1.34 0.00 0.45 0.00 0.13 0.00 0.00 0.00 0.00 0.13 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    67.6 15.1 1.95 7.70 0.83 2.81 1.79 0.84 0.48 0.08 0.42 0.02 0.03 0.24


phase1. Total Wire Length = 14.37
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 2.77
phase1. Layer M3 wire length = 11.60
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 9
phase1. Via VIA12SQ_C count = 5
phase1. Via VIA23SQ_C count = 4
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   70  Alloctr   76  Proc 2661 
phase2. Routing result:
phase2. Both Dirs: Overflow =   178 Max = 11 GRCs =    97 (1.55%)
phase2. H routing: Overflow =    21 Max =  8 (GRCs =  2) GRCs =     6 (0.19%)
phase2. V routing: Overflow =   157 Max = 11 (GRCs =  1) GRCs =    91 (2.90%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =   118 Max = 11 (GRCs =  1) GRCs =    60 (1.91%)
phase2. M3         Overflow =     5 Max =  2 (GRCs =  2) GRCs =     3 (0.10%)
phase2. M4         Overflow =    37 Max =  3 (GRCs =  2) GRCs =    30 (0.96%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.03%)
phase2. M7         Overflow =    16 Max =  8 (GRCs =  2) GRCs =     3 (0.10%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.9 0.03 0.00 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.03 0.00 0.00 0.00
M2       35.6 26.1 3.09 21.1 1.05 6.12 2.65 0.51 0.35 0.03 1.56 0.19 0.22 1.31
M3       27.6 19.1 3.12 18.6 3.48 10.5 9.44 4.75 2.52 0.45 0.16 0.03 0.06 0.00
M4       39.2 21.0 3.28 17.6 1.82 6.06 4.15 2.49 1.63 0.26 1.43 0.00 0.03 0.89
M5       39.9 39.0 6.38 11.3 1.34 1.59 0.29 0.03 0.00 0.00 0.00 0.00 0.00 0.00
M6       67.1 25.6 1.47 2.81 0.19 1.91 0.32 0.13 0.00 0.00 0.38 0.00 0.00 0.03
M7       88.2 10.3 0.92 0.22 0.00 0.00 0.00 0.00 0.00 0.00 0.26 0.00 0.00 0.06
M8       97.9 1.34 0.00 0.45 0.00 0.13 0.00 0.00 0.00 0.00 0.13 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    67.6 15.1 1.94 7.70 0.84 2.81 1.79 0.84 0.48 0.08 0.42 0.02 0.03 0.24


phase2. Total Wire Length = 14.37
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 2.77
phase2. Layer M3 wire length = 11.60
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 9
phase2. Via VIA12SQ_C count = 5
phase2. Via VIA23SQ_C count = 4
phase2. Via VIA34SQ_C count = 0
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   70  Alloctr   76  Proc 2661 

Congestion utilization per direction:
Average vertical track utilization   = 12.17 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 12.28 %
Peak    horizontal track utilization = 100.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   70  Alloctr   76  Proc 2661 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[GR: Done] Total (MB): Used   70  Alloctr   76  Proc 2661 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   68  Alloctr   75  Proc 2661 
[ECO: GR] Elapsed real time: 0:00:03 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[ECO: GR] Stage (MB): Used   64  Alloctr   70  Proc    0 
[ECO: GR] Total (MB): Used   68  Alloctr   75  Proc 2661 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 2 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   65  Alloctr   71  Proc 2661 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/19      
Routed partition 2/19      
Routed partition 3/19      
Routed partition 4/19      
Routed partition 5/19      
Routed partition 6/19      
Routed partition 7/19      
Routed partition 8/19      
Routed partition 9/19      
Routed partition 10/19     
Routed partition 11/19     
Routed partition 12/19     
Routed partition 13/19     
Routed partition 14/19     
Routed partition 15/19     
Routed partition 16/19     
Routed partition 17/19     
Routed partition 18/19     
Routed partition 19/19     

Assign Vertical partitions, iteration 0
Routed partition 1/19      
Routed partition 2/19      
Routed partition 3/19      
Routed partition 4/19      
Routed partition 5/19      
Routed partition 6/19      
Routed partition 7/19      
Routed partition 8/19      
Routed partition 9/19      
Routed partition 10/19     
Routed partition 11/19     
Routed partition 12/19     
Routed partition 13/19     
Routed partition 14/19     
Routed partition 15/19     
Routed partition 16/19     
Routed partition 17/19     
Routed partition 18/19     
Routed partition 19/19     

Number of wires with overlap after iteration 0 = 12 of 18


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   67  Alloctr   74  Proc 2661 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/19      
Routed partition 2/19      
Routed partition 3/19      
Routed partition 4/19      
Routed partition 5/19      
Routed partition 6/19      
Routed partition 7/19      
Routed partition 8/19      
Routed partition 9/19      
Routed partition 10/19     
Routed partition 11/19     
Routed partition 12/19     
Routed partition 13/19     
Routed partition 14/19     
Routed partition 15/19     
Routed partition 16/19     
Routed partition 17/19     
Routed partition 18/19     
Routed partition 19/19     

Assign Vertical partitions, iteration 1
Routed partition 1/19      
Routed partition 2/19      
Routed partition 3/19      
Routed partition 4/19      
Routed partition 5/19      
Routed partition 6/19      
Routed partition 7/19      
Routed partition 8/19      
Routed partition 9/19      
Routed partition 10/19     
Routed partition 11/19     
Routed partition 12/19     
Routed partition 13/19     
Routed partition 14/19     
Routed partition 15/19     
Routed partition 16/19     
Routed partition 17/19     
Routed partition 18/19     
Routed partition 19/19     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   67  Alloctr   74  Proc 2661 

Number of wires with overlap after iteration 1 = 10 of 19


Wire length and via report:
---------------------------
Number of M1 wires: 2             : 0
Number of M2 wires: 10           VIA12SQ_C: 5
Number of M3 wires: 4            VIA23SQ_C: 6
Number of M4 wires: 2            VIA34SQ_C: 4
Number of M5 wires: 1            VIA45SQ_C: 2
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 19                vias: 17

Total M1 wire length: 0.3
Total M2 wire length: 3.1
Total M3 wire length: 8.1
Total M4 wire length: 0.8
Total M5 wire length: 3.8
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 16.2

Longest M1 wire length: 0.2
Longest M2 wire length: 1.4
Longest M3 wire length: 4.8
Longest M4 wire length: 0.4
Longest M5 wire length: 3.8
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   64  Alloctr   71  Proc 2661 
[ECO: CDR] Elapsed real time: 0:00:04 
[ECO: CDR] Elapsed cpu  time: sys=0:00:01 usr=0:00:02 total=0:00:03
[ECO: CDR] Stage (MB): Used   60  Alloctr   66  Proc    0 
[ECO: CDR] Total (MB): Used   64  Alloctr   71  Proc 2661 

        There were 60 out of 7230 pins with no spots.

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****

Begin ECO DRC check ...

Checked 1/4 Partitions, Violations =    8
Checked 2/4 Partitions, Violations =    8
Checked 3/4 Partitions, Violations =    9
Checked 4/4 Partitions, Violations =    10

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      84

[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   80  Alloctr   87  Proc 2661 

Total Wire Length =                    36867 micron
Total Number of Contacts =             18364
Total Number of Wires =                19732
Total Number of PtConns =              1738
Total Number of Routed Wires =       19732
Total Routed Wire Length =           36740 micron
Total Number of Routed Contacts =       18364
        Layer                 M1 :        220 micron
        Layer                 M2 :       7612 micron
        Layer                 M3 :      11026 micron
        Layer                 M4 :       8466 micron
        Layer                 M5 :       5859 micron
        Layer                 M6 :       2779 micron
        Layer                 M7 :        773 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         43
        Via     VIA78SQ(rot)_1x2 :          5
        Via     VIA67SQ(rot)_1x2 :         97
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          1
        Via          VIA56SQ_2x1 :        327
        Via     VIA56SQ(rot)_1x2 :         24
        Via        VIA56SQ_C_1x2 :          1
        Via       VIA45SQ_C(rot) :          2
        Via          VIA45SQ_2x1 :         72
        Via     VIA45SQ(rot)_1x2 :        877
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via            VIA34SQ_C :          5
        Via          VIA34SQ_2x1 :       2472
        Via     VIA34SQ(rot)_1x2 :        353
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          3
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :          9
        Via     VIA23SQ(rot)_1x2 :       5157
        Via          VIA23SQ_2x1 :       1590
        Via        VIA23SQ_C_1x2 :         20
        Via   VIA23SQ_C(rot)_2x1 :         66
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via        VIA23SQ_C_2x1 :          1
        Via            VIA12SQ_C :        381
        Via       VIA12SQ_C(rot) :         79
        Via              VIA12SQ :          3
        Via         VIA12SQ(rot) :          1
        Via        VIA12SQ_C_1x2 :        328
        Via   VIA12SQ_C(rot)_2x1 :        131
        Via   VIA12SQ_C(rot)_1x2 :         33
        Via        VIA12SQ_C_2x1 :        395
        Via          VIA12SQ_2x1 :       3692
        Via     VIA12SQ(rot)_1x2 :       2135
        Via     VIA12SQ(rot)_2x1 :         36
        Via          VIA12SQ_1x2 :          8

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.38% (17883 / 18364 vias)
 
    Layer VIA1       = 93.58% (6758   / 7222    vias)
        Weight 1     = 93.58% (6758    vias)
        Un-optimized =  6.42% (464     vias)
    Layer VIA2       = 99.87% (6843   / 6852    vias)
        Weight 1     = 99.87% (6843    vias)
        Un-optimized =  0.13% (9       vias)
    Layer VIA3       = 99.82% (2830   / 2835    vias)
        Weight 1     = 99.82% (2830    vias)
        Un-optimized =  0.18% (5       vias)
    Layer VIA4       = 99.79% (951    / 953     vias)
        Weight 1     = 99.79% (951     vias)
        Un-optimized =  0.21% (2       vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
        Weight 1     = 99.72% (352     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.38% (17883 / 18364 vias)
 
    Layer VIA1       = 93.58% (6758   / 7222    vias)
    Layer VIA2       = 99.87% (6843   / 6852    vias)
    Layer VIA3       = 99.82% (2830   / 2835    vias)
    Layer VIA4       = 99.79% (951    / 953     vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 97.38% (17883 / 18364 vias)
 
    Layer VIA1       = 93.58% (6758   / 7222    vias)
        Weight 1     = 93.58% (6758    vias)
        Un-optimized =  6.42% (464     vias)
    Layer VIA2       = 99.87% (6843   / 6852    vias)
        Weight 1     = 99.87% (6843    vias)
        Un-optimized =  0.13% (9       vias)
    Layer VIA3       = 99.82% (2830   / 2835    vias)
        Weight 1     = 99.82% (2830    vias)
        Un-optimized =  0.18% (5       vias)
    Layer VIA4       = 99.79% (951    / 953     vias)
        Weight 1     = 99.79% (951     vias)
        Un-optimized =  0.21% (2       vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
        Weight 1     = 99.72% (352     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   80  Alloctr   87  Proc 2661 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 2016, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 0: non-uniform partition
Routed  1/19 Partitions, Violations =   3
Routed  2/19 Partitions, Violations =   2
Routed  3/19 Partitions, Violations =   2
Routed  4/19 Partitions, Violations =   2
Routed  5/19 Partitions, Violations =   3
Routed  6/19 Partitions, Violations =   3
Routed  7/19 Partitions, Violations =   2
Routed  8/19 Partitions, Violations =   2
Routed  9/19 Partitions, Violations =   2
Routed  10/19 Partitions, Violations =  2
Routed  11/19 Partitions, Violations =  2
Routed  12/19 Partitions, Violations =  2
Routed  13/19 Partitions, Violations =  1
Routed  14/19 Partitions, Violations =  0
Routed  15/19 Partitions, Violations =  0
Routed  16/19 Partitions, Violations =  0
Routed  17/19 Partitions, Violations =  0
Routed  18/19 Partitions, Violations =  0
Routed  19/19 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      59
        @@@@ Total number of instance ports with antenna violations =   0

        Internal Soft Spacing types : 59

[Iter 0] Elapsed real time: 0:00:05 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 0] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 0] Total (MB): Used   80  Alloctr   87  Proc 2661 

End DR iteration 0 with 19 parts

Start DR iteration 1: non-uniform partition
Routed  1/15 Partitions, Violations =   0
Routed  2/15 Partitions, Violations =   0
Routed  3/15 Partitions, Violations =   0
Routed  4/15 Partitions, Violations =   0
Routed  5/15 Partitions, Violations =   0
Routed  6/15 Partitions, Violations =   0
Routed  7/15 Partitions, Violations =   0
Routed  8/15 Partitions, Violations =   0
Routed  9/15 Partitions, Violations =   0
Routed  10/15 Partitions, Violations =  0
Routed  11/15 Partitions, Violations =  0
Routed  12/15 Partitions, Violations =  0
Routed  13/15 Partitions, Violations =  0
Routed  14/15 Partitions, Violations =  0
Routed  15/15 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      65
        @@@@ Total number of instance ports with antenna violations =   0

        Internal Soft Spacing types : 65

[Iter 1] Elapsed real time: 0:00:07 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Iter 1] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 1] Total (MB): Used   80  Alloctr   87  Proc 2661 

End DR iteration 1 with 15 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 fixable DRC


DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    36861 micron
Total Number of Contacts =             18348
Total Number of Wires =                19718
Total Number of PtConns =              1740
Total Number of Routed Wires =       19718
Total Routed Wire Length =           36734 micron
Total Number of Routed Contacts =       18348
        Layer                 M1 :        220 micron
        Layer                 M2 :       7601 micron
        Layer                 M3 :      11023 micron
        Layer                 M4 :       8477 micron
        Layer                 M5 :       5858 micron
        Layer                 M6 :       2779 micron
        Layer                 M7 :        773 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         43
        Via     VIA78SQ(rot)_1x2 :          5
        Via     VIA67SQ(rot)_1x2 :         97
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          2
        Via          VIA56SQ_2x1 :        326
        Via     VIA56SQ(rot)_1x2 :         24
        Via        VIA56SQ_C_1x2 :          1
        Via       VIA45SQ_C(rot) :          6
        Via          VIA45SQ_2x1 :         71
        Via     VIA45SQ(rot)_1x2 :        872
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via            VIA34SQ_C :         24
        Via          VIA34SQ_2x1 :       2457
        Via     VIA34SQ(rot)_1x2 :        349
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          3
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :         81
        Via     VIA23SQ(rot)_1x2 :       5091
        Via          VIA23SQ_2x1 :       1573
        Via        VIA23SQ_C_1x2 :         20
        Via   VIA23SQ_C(rot)_2x1 :         63
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via        VIA23SQ_C_2x1 :          1
        Via            VIA12SQ_C :        435
        Via       VIA12SQ_C(rot) :         85
        Via              VIA12SQ :          3
        Via         VIA12SQ(rot) :          2
        Via        VIA12SQ_C_1x2 :        326
        Via   VIA12SQ_C(rot)_2x1 :        129
        Via   VIA12SQ_C(rot)_1x2 :         33
        Via        VIA12SQ_C_2x1 :        392
        Via          VIA12SQ_2x1 :       3653
        Via     VIA12SQ(rot)_1x2 :       2120
        Via     VIA12SQ(rot)_2x1 :         36
        Via          VIA12SQ_1x2 :          8

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 96.52% (17710 / 18348 vias)
 
    Layer VIA1       = 92.73% (6697   / 7222    vias)
        Weight 1     = 92.73% (6697    vias)
        Un-optimized =  7.27% (525     vias)
    Layer VIA2       = 98.82% (6757   / 6838    vias)
        Weight 1     = 98.82% (6757    vias)
        Un-optimized =  1.18% (81      vias)
    Layer VIA3       = 99.15% (2811   / 2835    vias)
        Weight 1     = 99.15% (2811    vias)
        Un-optimized =  0.85% (24      vias)
    Layer VIA4       = 99.37% (945    / 951     vias)
        Weight 1     = 99.37% (945     vias)
        Un-optimized =  0.63% (6       vias)
    Layer VIA5       = 99.43% (351    / 353     vias)
        Weight 1     = 99.43% (351     vias)
        Un-optimized =  0.57% (2       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 96.52% (17710 / 18348 vias)
 
    Layer VIA1       = 92.73% (6697   / 7222    vias)
    Layer VIA2       = 98.82% (6757   / 6838    vias)
    Layer VIA3       = 99.15% (2811   / 2835    vias)
    Layer VIA4       = 99.37% (945    / 951     vias)
    Layer VIA5       = 99.43% (351    / 353     vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 96.52% (17710 / 18348 vias)
 
    Layer VIA1       = 92.73% (6697   / 7222    vias)
        Weight 1     = 92.73% (6697    vias)
        Un-optimized =  7.27% (525     vias)
    Layer VIA2       = 98.82% (6757   / 6838    vias)
        Weight 1     = 98.82% (6757    vias)
        Un-optimized =  1.18% (81      vias)
    Layer VIA3       = 99.15% (2811   / 2835    vias)
        Weight 1     = 99.15% (2811    vias)
        Un-optimized =  0.85% (24      vias)
    Layer VIA4       = 99.37% (945    / 951     vias)
        Weight 1     = 99.37% (945     vias)
        Un-optimized =  0.63% (6       vias)
    Layer VIA5       = 99.43% (351    / 353     vias)
        Weight 1     = 99.43% (351     vias)
        Un-optimized =  0.57% (2       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 



Begin timing optimization in DR ...


        There were 60 out of 7230 pins with no spots.

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Dr init] Elapsed real time: 0:00:08 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Dr init] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Dr init] Total (MB): Used   73  Alloctr   80  Proc 2661 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   73  Alloctr   80  Proc 2661 
[DR] Elapsed real time: 0:00:08 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[DR] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR] Total (MB): Used   67  Alloctr   73  Proc 2661 
[DR: Done] Elapsed real time: 0:00:08 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   67  Alloctr   73  Proc 2661 


Finished timing optimization in DR ...


DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    36861 micron
Total Number of Contacts =             18348
Total Number of Wires =                19718
Total Number of PtConns =              1740
Total Number of Routed Wires =       19718
Total Routed Wire Length =           36734 micron
Total Number of Routed Contacts =       18348
        Layer                 M1 :        220 micron
        Layer                 M2 :       7601 micron
        Layer                 M3 :      11023 micron
        Layer                 M4 :       8477 micron
        Layer                 M5 :       5858 micron
        Layer                 M6 :       2779 micron
        Layer                 M7 :        773 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         43
        Via     VIA78SQ(rot)_1x2 :          5
        Via     VIA67SQ(rot)_1x2 :         97
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          2
        Via          VIA56SQ_2x1 :        326
        Via     VIA56SQ(rot)_1x2 :         24
        Via        VIA56SQ_C_1x2 :          1
        Via       VIA45SQ_C(rot) :          6
        Via          VIA45SQ_2x1 :         71
        Via     VIA45SQ(rot)_1x2 :        872
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via            VIA34SQ_C :         24
        Via          VIA34SQ_2x1 :       2457
        Via     VIA34SQ(rot)_1x2 :        349
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          3
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :         81
        Via     VIA23SQ(rot)_1x2 :       5091
        Via          VIA23SQ_2x1 :       1573
        Via        VIA23SQ_C_1x2 :         20
        Via   VIA23SQ_C(rot)_2x1 :         63
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via        VIA23SQ_C_2x1 :          1
        Via            VIA12SQ_C :        435
        Via       VIA12SQ_C(rot) :         85
        Via              VIA12SQ :          3
        Via         VIA12SQ(rot) :          2
        Via        VIA12SQ_C_1x2 :        326
        Via   VIA12SQ_C(rot)_2x1 :        129
        Via   VIA12SQ_C(rot)_1x2 :         33
        Via        VIA12SQ_C_2x1 :        392
        Via          VIA12SQ_2x1 :       3653
        Via     VIA12SQ(rot)_1x2 :       2120
        Via     VIA12SQ(rot)_2x1 :         36
        Via          VIA12SQ_1x2 :          8

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 96.52% (17710 / 18348 vias)
 
    Layer VIA1       = 92.73% (6697   / 7222    vias)
        Weight 1     = 92.73% (6697    vias)
        Un-optimized =  7.27% (525     vias)
    Layer VIA2       = 98.82% (6757   / 6838    vias)
        Weight 1     = 98.82% (6757    vias)
        Un-optimized =  1.18% (81      vias)
    Layer VIA3       = 99.15% (2811   / 2835    vias)
        Weight 1     = 99.15% (2811    vias)
        Un-optimized =  0.85% (24      vias)
    Layer VIA4       = 99.37% (945    / 951     vias)
        Weight 1     = 99.37% (945     vias)
        Un-optimized =  0.63% (6       vias)
    Layer VIA5       = 99.43% (351    / 353     vias)
        Weight 1     = 99.43% (351     vias)
        Un-optimized =  0.57% (2       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 96.52% (17710 / 18348 vias)
 
    Layer VIA1       = 92.73% (6697   / 7222    vias)
    Layer VIA2       = 98.82% (6757   / 6838    vias)
    Layer VIA3       = 99.15% (2811   / 2835    vias)
    Layer VIA4       = 99.37% (945    / 951     vias)
    Layer VIA5       = 99.43% (351    / 353     vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 96.52% (17710 / 18348 vias)
 
    Layer VIA1       = 92.73% (6697   / 7222    vias)
        Weight 1     = 92.73% (6697    vias)
        Un-optimized =  7.27% (525     vias)
    Layer VIA2       = 98.82% (6757   / 6838    vias)
        Weight 1     = 98.82% (6757    vias)
        Un-optimized =  1.18% (81      vias)
    Layer VIA3       = 99.15% (2811   / 2835    vias)
        Weight 1     = 99.15% (2811    vias)
        Un-optimized =  0.85% (24      vias)
    Layer VIA4       = 99.37% (945    / 951     vias)
        Weight 1     = 99.37% (945     vias)
        Un-optimized =  0.63% (6       vias)
    Layer VIA5       = 99.43% (351    / 353     vias)
        Weight 1     = 99.43% (351     vias)
        Un-optimized =  0.57% (2       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   73  Alloctr   80  Proc 2661 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12SQ_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA23SQ_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23SQ_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR1_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR1_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR2_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR2_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23LG_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23LG_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23SQ    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23SQ(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR1    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR1(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR2    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR2(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23LG    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23LG(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA34SQ_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34SQ_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR1_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR1_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR2_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR2_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34LG_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34LG_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34SQ    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34SQ(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR1    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR1(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR2    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR2(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34LG    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34LG(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA45SQ_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45SQ_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR1_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR1_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR2_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR2_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45LG_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45LG_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45SQ    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45SQ(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR1    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR1(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR2    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR2(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45LG    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45LG(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA56SQ_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56SQ_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA67SQ_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67SQ_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR1_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR1_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR2_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR2_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67LG_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67LG_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67SQ    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67SQ(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR1    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR1(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR2    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR2(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67LG    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67LG(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA78SQ_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78SQ_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR1_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR1_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR2_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR2_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78LG_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78LG_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78SQ    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78SQ(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR1    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR1(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR2    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR2(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78LG    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78LG(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA89_C    -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

     VIA89_C(r) -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

       VIA89    -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

       VIA89(r) -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

     VIA9RDL    -> VIA9RDL_2x1    VIA9RDL_1x2   



        There were 60 out of 7230 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Technology Processing] Total (MB): Used   74  Alloctr   81  Proc 2661 

Begin Redundant via insertion ...

Routed  1/7 Partitions, Violations =    0
Routed  2/7 Partitions, Violations =    0
Routed  3/7 Partitions, Violations =    0
Routed  4/7 Partitions, Violations =    0
Routed  5/7 Partitions, Violations =    0
Routed  6/7 Partitions, Violations =    1
Routed  7/7 Partitions, Violations =    1

RedundantVia finished with 1 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        End of line enclosure : 1


Total Wire Length =                    36859 micron
Total Number of Contacts =             18348
Total Number of Wires =                19721
Total Number of PtConns =              1729
Total Number of Routed Wires =       19721
Total Routed Wire Length =           36733 micron
Total Number of Routed Contacts =       18348
        Layer                 M1 :        219 micron
        Layer                 M2 :       7599 micron
        Layer                 M3 :      11023 micron
        Layer                 M4 :       8477 micron
        Layer                 M5 :       5858 micron
        Layer                 M6 :       2779 micron
        Layer                 M7 :        773 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         43
        Via     VIA78SQ(rot)_1x2 :          5
        Via     VIA67SQ(rot)_1x2 :         97
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          1
        Via          VIA56SQ_2x1 :        327
        Via     VIA56SQ(rot)_1x2 :         24
        Via        VIA56SQ_C_1x2 :          1
        Via          VIA45SQ_2x1 :         72
        Via     VIA45SQ(rot)_1x2 :        877
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via            VIA34SQ_C :          2
        Via          VIA34SQ_2x1 :       2474
        Via     VIA34SQ(rot)_1x2 :        354
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          3
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :          3
        Via     VIA23SQ(rot)_1x2 :       5152
        Via          VIA23SQ_2x1 :       1589
        Via        VIA23SQ_C_1x2 :         20
        Via   VIA23SQ_C(rot)_2x1 :         64
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via        VIA23SQ_C_2x1 :          1
        Via            VIA12SQ_C :        371
        Via       VIA12SQ_C(rot) :         79
        Via              VIA12SQ :          3
        Via         VIA12SQ(rot) :          2
        Via        VIA12SQ_C_1x2 :        328
        Via   VIA12SQ_C(rot)_2x1 :        133
        Via   VIA12SQ_C(rot)_1x2 :         33
        Via        VIA12SQ_C_2x1 :        393
        Via          VIA12SQ_2x1 :       3697
        Via     VIA12SQ(rot)_1x2 :       2139
        Via     VIA12SQ(rot)_2x1 :         36
        Via          VIA12SQ_1x2 :          8

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.49% (17887 / 18348 vias)
 
    Layer VIA1       = 93.70% (6767   / 7222    vias)
        Weight 1     = 93.70% (6767    vias)
        Un-optimized =  6.30% (455     vias)
    Layer VIA2       = 99.96% (6835   / 6838    vias)
        Weight 1     = 99.96% (6835    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 99.93% (2833   / 2835    vias)
        Weight 1     = 99.93% (2833    vias)
        Un-optimized =  0.07% (2       vias)
    Layer VIA4       = 100.00% (951    / 951     vias)
        Weight 1     = 100.00% (951     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
        Weight 1     = 99.72% (352     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.49% (17887 / 18348 vias)
 
    Layer VIA1       = 93.70% (6767   / 7222    vias)
    Layer VIA2       = 99.96% (6835   / 6838    vias)
    Layer VIA3       = 99.93% (2833   / 2835    vias)
    Layer VIA4       = 100.00% (951    / 951     vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 97.49% (17887 / 18348 vias)
 
    Layer VIA1       = 93.70% (6767   / 7222    vias)
        Weight 1     = 93.70% (6767    vias)
        Un-optimized =  6.30% (455     vias)
    Layer VIA2       = 99.96% (6835   / 6838    vias)
        Weight 1     = 99.96% (6835    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 99.93% (2833   / 2835    vias)
        Weight 1     = 99.93% (2833    vias)
        Un-optimized =  0.07% (2       vias)
    Layer VIA4       = 100.00% (951    / 951     vias)
        Weight 1     = 100.00% (951     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
        Weight 1     = 99.72% (352     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:00:01 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[RedundantVia] Stage (MB): Used   15  Alloctr   15  Proc    0 
[RedundantVia] Total (MB): Used   82  Alloctr   89  Proc 2661 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:09 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Dr init] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Dr init] Total (MB): Used   82  Alloctr   89  Proc 2661 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 2016, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 1: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 1] Elapsed real time: 0:00:10 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Iter 1] Stage (MB): Used   26  Alloctr   26  Proc    0 
[Iter 1] Total (MB): Used   90  Alloctr   97  Proc 2661 

End DR iteration 1 with 1 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:10 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DR] Stage (MB): Used   11  Alloctr   11  Proc    0 
[DR] Total (MB): Used   76  Alloctr   82  Proc 2661 

Nets that have been changed:
Net 1 = test_pe_comp/n327
Net 2 = test_pe_comp/n330
Net 3 = test_pe_comp/test_shifter/n156
Net 4 = test_pe_comp/test_shifter/n160
Net 5 = test_pe_comp/test_mult_add/n768
Net 6 = test_pe_comp/test_mult_add/n770
Net 7 = clk_G1B4I1
Net 8 = n109
Net 9 = n21
Net 10 = n23
Net 11 = n25
Net 12 = n27
Net 13 = n29
Net 14 = n32
Net 15 = n33
Net 16 = test_pe_comp/n306
Net 17 = test_pe_comp/n307
Net 18 = test_pe_comp/n308
Net 19 = test_pe_comp/n309
Net 20 = test_pe_comp/n311
Net 21 = test_pe_comp/n320
Net 22 = n54
Net 23 = n5
Net 24 = n178
Net 25 = n179
Net 26 = n170
Net 27 = n166
Net 28 = n110
Net 29 = n111
Net 30 = n112
Net 31 = op_code[8]
Net 32 = n204
Net 33 = n241
Net 34 = n242
Net 35 = n244
Net 36 = n220
Net 37 = op_code[11]
Net 38 = op_a_reg[13]
Net 39 = op_a_reg[12]
Net 40 = op_a_reg[15]
Net 41 = op_code[9]
Net 42 = test_opt_reg_a/SNPS_LOGIC0
Net 43 = _0_net_
Net 44 = data1[5]
Net 45 = op_b_reg[11]
Net 46 = op_b_reg[9]
Net 47 = op_b_reg[8]
Net 48 = op_b_reg[6]
Net 49 = test_opt_reg_file/SNPS_LOGIC0
Net 50 = test_opt_reg_file/data_in_reg_next[10]
Net 51 = test_pe_comp/n331
Net 52 = data2[8]
Net 53 = op_c_reg[15]
Net 54 = op_c_reg[12]
Net 55 = op_c_reg[9]
Net 56 = inp_code[9]
Net 57 = test_pe_comp/n334
Net 58 = test_pe_comp/n34
Net 59 = test_pe_comp/n32
Net 60 = test_pe_comp/n18
Net 61 = test_pe_comp/n16
Net 62 = test_pe_comp/n13
Net 63 = test_pe_comp/n5
Net 64 = op_code[5]
Net 65 = test_pe_comp/n338
Net 66 = test_pe_comp/n342
Net 67 = test_pe_comp/n72
Net 68 = test_pe_comp/n40
Net 69 = test_pe_comp/n107
Net 70 = test_pe_comp/n101
Net 71 = test_pe_comp/n98
Net 72 = test_pe_comp/n95
Net 73 = test_pe_comp/n96
Net 74 = test_pe_comp/n92
Net 75 = test_pe_comp/n93
Net 76 = test_pe_comp/n89
Net 77 = test_pe_comp/n91
Net 78 = test_pe_comp/n86
Net 79 = test_pe_comp/n80
Net 80 = test_pe_comp/n82
Net 81 = test_pe_comp/n77
Net 82 = test_opt_reg_file/n2
Net 83 = test_pe_comp/n148
Net 84 = test_pe_comp/n125
Net 85 = comp_res[8]
Net 86 = test_pe_comp/n212
Net 87 = test_pe_comp/n204
Net 88 = test_pe_comp/n203
Net 89 = test_pe_comp/n196
Net 90 = test_pe_comp/n188
Net 91 = test_pe_comp/n186
Net 92 = comp_res[4]
Net 93 = test_pe_comp/n252
Net 94 = test_pe_comp/n247
Net 95 = test_pe_comp/n244
Net 96 = test_pe_comp/n236
Net 97 = test_pe_comp/n278
Net 98 = test_pe_comp/n270
Net 99 = test_pe_comp/n268
Net 100 = test_pe_comp/n261
.... and 151 other nets
Total number of changed nets = 251 (out of 2016)

[DR: Done] Elapsed real time: 0:00:10 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DR: Done] Stage (MB): Used    3  Alloctr    3  Proc    0 
[DR: Done] Total (MB): Used   68  Alloctr   74  Proc 2661 
[ECO: DR] Elapsed real time: 0:00:14 
[ECO: DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:13 total=0:00:14
[ECO: DR] Stage (MB): Used   64  Alloctr   69  Proc    0 
[ECO: DR] Total (MB): Used   68  Alloctr   74  Proc 2661 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    36859 micron
Total Number of Contacts =             18348
Total Number of Wires =                19721
Total Number of PtConns =              1729
Total Number of Routed Wires =       19721
Total Routed Wire Length =           36733 micron
Total Number of Routed Contacts =       18348
        Layer                 M1 :        219 micron
        Layer                 M2 :       7599 micron
        Layer                 M3 :      11023 micron
        Layer                 M4 :       8477 micron
        Layer                 M5 :       5858 micron
        Layer                 M6 :       2779 micron
        Layer                 M7 :        773 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         43
        Via     VIA78SQ(rot)_1x2 :          5
        Via     VIA67SQ(rot)_1x2 :         97
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          1
        Via          VIA56SQ_2x1 :        327
        Via     VIA56SQ(rot)_1x2 :         24
        Via        VIA56SQ_C_1x2 :          1
        Via          VIA45SQ_2x1 :         72
        Via     VIA45SQ(rot)_1x2 :        877
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via            VIA34SQ_C :          2
        Via          VIA34SQ_2x1 :       2474
        Via     VIA34SQ(rot)_1x2 :        354
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          3
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :          3
        Via     VIA23SQ(rot)_1x2 :       5152
        Via          VIA23SQ_2x1 :       1589
        Via        VIA23SQ_C_1x2 :         20
        Via   VIA23SQ_C(rot)_2x1 :         64
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via        VIA23SQ_C_2x1 :          1
        Via            VIA12SQ_C :        372
        Via       VIA12SQ_C(rot) :         79
        Via              VIA12SQ :          3
        Via         VIA12SQ(rot) :          2
        Via        VIA12SQ_C_1x2 :        328
        Via   VIA12SQ_C(rot)_2x1 :        132
        Via   VIA12SQ_C(rot)_1x2 :         33
        Via        VIA12SQ_C_2x1 :        393
        Via          VIA12SQ_2x1 :       3697
        Via     VIA12SQ(rot)_1x2 :       2139
        Via     VIA12SQ(rot)_2x1 :         36
        Via          VIA12SQ_1x2 :          8

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.48% (17886 / 18348 vias)
 
    Layer VIA1       = 93.69% (6766   / 7222    vias)
        Weight 1     = 93.69% (6766    vias)
        Un-optimized =  6.31% (456     vias)
    Layer VIA2       = 99.96% (6835   / 6838    vias)
        Weight 1     = 99.96% (6835    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 99.93% (2833   / 2835    vias)
        Weight 1     = 99.93% (2833    vias)
        Un-optimized =  0.07% (2       vias)
    Layer VIA4       = 100.00% (951    / 951     vias)
        Weight 1     = 100.00% (951     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
        Weight 1     = 99.72% (352     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.48% (17886 / 18348 vias)
 
    Layer VIA1       = 93.69% (6766   / 7222    vias)
    Layer VIA2       = 99.96% (6835   / 6838    vias)
    Layer VIA3       = 99.93% (2833   / 2835    vias)
    Layer VIA4       = 100.00% (951    / 951     vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 97.48% (17886 / 18348 vias)
 
    Layer VIA1       = 93.69% (6766   / 7222    vias)
        Weight 1     = 93.69% (6766    vias)
        Un-optimized =  6.31% (456     vias)
    Layer VIA2       = 99.96% (6835   / 6838    vias)
        Weight 1     = 99.96% (6835    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 99.93% (2833   / 2835    vias)
        Weight 1     = 99.93% (2833    vias)
        Un-optimized =  0.07% (2       vias)
    Layer VIA4       = 100.00% (951    / 951     vias)
        Weight 1     = 100.00% (951     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
        Weight 1     = 99.72% (352     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 

Total number of nets = 2016
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    36859 micron
Total Number of Contacts =             18348
Total Number of Wires =                19721
Total Number of PtConns =              1729
Total Number of Routed Wires =       19721
Total Routed Wire Length =           36733 micron
Total Number of Routed Contacts =       18348
        Layer                 M1 :        219 micron
        Layer                 M2 :       7599 micron
        Layer                 M3 :      11023 micron
        Layer                 M4 :       8477 micron
        Layer                 M5 :       5858 micron
        Layer                 M6 :       2779 micron
        Layer                 M7 :        773 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         43
        Via     VIA78SQ(rot)_1x2 :          5
        Via     VIA67SQ(rot)_1x2 :         97
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          1
        Via          VIA56SQ_2x1 :        327
        Via     VIA56SQ(rot)_1x2 :         24
        Via        VIA56SQ_C_1x2 :          1
        Via          VIA45SQ_2x1 :         72
        Via     VIA45SQ(rot)_1x2 :        877
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via            VIA34SQ_C :          2
        Via          VIA34SQ_2x1 :       2474
        Via     VIA34SQ(rot)_1x2 :        354
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          3
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :          3
        Via     VIA23SQ(rot)_1x2 :       5152
        Via          VIA23SQ_2x1 :       1589
        Via        VIA23SQ_C_1x2 :         20
        Via   VIA23SQ_C(rot)_2x1 :         64
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via        VIA23SQ_C_2x1 :          1
        Via            VIA12SQ_C :        372
        Via       VIA12SQ_C(rot) :         79
        Via              VIA12SQ :          3
        Via         VIA12SQ(rot) :          2
        Via        VIA12SQ_C_1x2 :        328
        Via   VIA12SQ_C(rot)_2x1 :        132
        Via   VIA12SQ_C(rot)_1x2 :         33
        Via        VIA12SQ_C_2x1 :        393
        Via          VIA12SQ_2x1 :       3697
        Via     VIA12SQ(rot)_1x2 :       2139
        Via     VIA12SQ(rot)_2x1 :         36
        Via          VIA12SQ_1x2 :          8

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.48% (17886 / 18348 vias)
 
    Layer VIA1       = 93.69% (6766   / 7222    vias)
        Weight 1     = 93.69% (6766    vias)
        Un-optimized =  6.31% (456     vias)
    Layer VIA2       = 99.96% (6835   / 6838    vias)
        Weight 1     = 99.96% (6835    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 99.93% (2833   / 2835    vias)
        Weight 1     = 99.93% (2833    vias)
        Un-optimized =  0.07% (2       vias)
    Layer VIA4       = 100.00% (951    / 951     vias)
        Weight 1     = 100.00% (951     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
        Weight 1     = 99.72% (352     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.48% (17886 / 18348 vias)
 
    Layer VIA1       = 93.69% (6766   / 7222    vias)
    Layer VIA2       = 99.96% (6835   / 6838    vias)
    Layer VIA3       = 99.93% (2833   / 2835    vias)
    Layer VIA4       = 100.00% (951    / 951     vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 97.48% (17886 / 18348 vias)
 
    Layer VIA1       = 93.69% (6766   / 7222    vias)
        Weight 1     = 93.69% (6766    vias)
        Un-optimized =  6.31% (456     vias)
    Layer VIA2       = 99.96% (6835   / 6838    vias)
        Weight 1     = 99.96% (6835    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 99.93% (2833   / 2835    vias)
        Weight 1     = 99.93% (2833    vias)
        Un-optimized =  0.07% (2       vias)
    Layer VIA4       = 100.00% (951    / 951     vias)
        Weight 1     = 100.00% (951     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
        Weight 1     = 99.72% (352     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 251 nets
[ECO: End] Elapsed real time: 0:00:14 
[ECO: End] Elapsed cpu  time: sys=0:00:01 usr=0:00:13 total=0:00:15
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    3  Alloctr    5  Proc 2661 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Incremental Stage Eco Route Done             Sun Mar 17 16:19:49 2019

  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Layer M1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: extraction with 2 threads (RCEX-208)
Warning: Net 'SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_c/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_file/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_a/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_bit/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_data/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_lut/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_f/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_e/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_d/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.18 0.16 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : test_pe
Version: M-2016.12-SP2
Date   : Sun Mar 17 16:20:05 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              52.00
  Critical Path Length:          8.04
  Critical Path Slack:          31.86
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'in2reg'
  -----------------------------------
  Levels of Logic:              48.00
  Critical Path Length:          7.25
  Critical Path Slack:          37.69
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2out'
  -----------------------------------
  Levels of Logic:              57.00
  Critical Path Length:          8.87
  Critical Path Slack:          35.83
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2reg'
  -----------------------------------
  Levels of Logic:              51.00
  Critical Path Length:          7.93
  Critical Path Slack:          41.81
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         21
  Hierarchical Port Count:        835
  Leaf Cell Count:               1733
  Buf/Inv Cell Count:             288
  Buf Cell Count:                  98
  Inv Cell Count:                 190
  CT Buf/Inv Cell Count:            7
  Combinational Cell Count:      1619
  Sequential Cell Count:          114
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4271.906485
  Noncombinational Area:  1033.857812
  Buf/Inv Area:            534.718982
  Total Buffer Area:           261.77
  Total Inverter Area:         272.95
  Macro/Black Box Area:      0.000000
  Net Area:               1520.911512
  Net XLength        :       18563.37
  Net YLength        :       18874.85
  -----------------------------------
  Cell Area:              5305.764297
  Design Area:            6826.675809
  Net Length        :        37438.21


  Design Rules
  -----------------------------------
  Total Number of Nets:          2016
  Nets With Violations:            25
  Max Trans Violations:             0
  Max Cap Violations:              25
  -----------------------------------


  Hostname: ee272-tsmc40.stanford.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               16.44
  -----------------------------------------
  Overall Compile Time:               17.89
  Overall Compile Wall Clock Time:    15.26

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 25
ROPT:    Number of Route Violation: 0 
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Ignore fat rule on layer M1. (ZRT-007)
Warning: Ignore fat rule on layer M2. (ZRT-007)
Warning: Ignore fat rule on layer M3. (ZRT-007)
Warning: Ignore fat rule on layer M4. (ZRT-007)
Warning: Ignore fat rule on layer M5. (ZRT-007)
Warning: Ignore fat rule on layer M6. (ZRT-007)
Warning: Ignore fat rule on layer M7. (ZRT-007)
Warning: Ignore fat rule on layer M8. (ZRT-007)
Warning: Ignore fat rule on layer M9. (ZRT-007)
Found antenna rule mode 4, diode mode 2:
        metal ratio 1000, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0  metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer M1: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M2: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M3: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M4: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M5: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M6: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M7: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M8: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M9: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 8000 50000}
        layer VIA1: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA2: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA3: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA4: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA5: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA6: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA7: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA8: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Hier-ant-prop: new = 35, old = 0


Start checking for open nets ... 

Total number of nets = 2016, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 2016 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   64  Alloctr   70  Proc 2718 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****

Begin full DRC check ...

Information: Using 2 threads for routing. (ZRT-444)
Checked 1/4 Partitions, Violations =    0
Checked 2/4 Partitions, Violations =    0
Checked 3/4 Partitions, Violations =    0
Checked 4/4 Partitions, Violations =    0
Removed 8 internal redundant via violations.
[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   79  Alloctr   85  Proc 2718 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   79  Alloctr   85  Proc 2718 

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    36859 micron
Total Number of Contacts =             18348
Total Number of Wires =                19719
Total Number of PtConns =              1732
Total Number of Routed Wires =       19719
Total Routed Wire Length =           36733 micron
Total Number of Routed Contacts =       18348
        Layer                 M1 :        219 micron
        Layer                 M2 :       7599 micron
        Layer                 M3 :      11023 micron
        Layer                 M4 :       8477 micron
        Layer                 M5 :       5858 micron
        Layer                 M6 :       2779 micron
        Layer                 M7 :        773 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         43
        Via     VIA78SQ(rot)_1x2 :          5
        Via     VIA67SQ(rot)_1x2 :         97
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          1
        Via          VIA56SQ_2x1 :        327
        Via     VIA56SQ(rot)_1x2 :         24
        Via        VIA56SQ_C_1x2 :          1
        Via     VIA45SQ(rot)_1x2 :        877
        Via          VIA45SQ_2x1 :         72
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via            VIA34SQ_C :          2
        Via     VIA34SQ(rot)_1x2 :        354
        Via          VIA34SQ_2x1 :       2474
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          3
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :          3
        Via     VIA23SQ(rot)_1x2 :       5152
        Via          VIA23SQ_2x1 :       1589
        Via   VIA23SQ_C(rot)_2x1 :         64
        Via        VIA23SQ_C_1x2 :         20
        Via        VIA23SQ_C_2x1 :          1
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via            VIA12SQ_C :        372
        Via       VIA12SQ_C(rot) :         79
        Via              VIA12SQ :          3
        Via         VIA12SQ(rot) :          2
        Via          VIA12SQ_2x1 :       3697
        Via     VIA12SQ(rot)_1x2 :       2139
        Via     VIA12SQ(rot)_2x1 :         36
        Via          VIA12SQ_1x2 :          8
        Via        VIA12SQ_C_1x2 :        328
        Via   VIA12SQ_C(rot)_2x1 :        132
        Via   VIA12SQ_C(rot)_1x2 :         33
        Via        VIA12SQ_C_2x1 :        393

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.48% (17886 / 18348 vias)
 
    Layer VIA1       = 93.69% (6766   / 7222    vias)
        Weight 1     = 93.69% (6766    vias)
        Un-optimized =  6.31% (456     vias)
    Layer VIA2       = 99.96% (6835   / 6838    vias)
        Weight 1     = 99.96% (6835    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 99.93% (2833   / 2835    vias)
        Weight 1     = 99.93% (2833    vias)
        Un-optimized =  0.07% (2       vias)
    Layer VIA4       = 100.00% (951    / 951     vias)
        Weight 1     = 100.00% (951     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
        Weight 1     = 99.72% (352     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.48% (17886 / 18348 vias)
 
    Layer VIA1       = 93.69% (6766   / 7222    vias)
    Layer VIA2       = 99.96% (6835   / 6838    vias)
    Layer VIA3       = 99.93% (2833   / 2835    vias)
    Layer VIA4       = 100.00% (951    / 951     vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 97.48% (17886 / 18348 vias)
 
    Layer VIA1       = 93.69% (6766   / 7222    vias)
        Weight 1     = 93.69% (6766    vias)
        Un-optimized =  6.31% (456     vias)
    Layer VIA2       = 99.96% (6835   / 6838    vias)
        Weight 1     = 99.96% (6835    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 99.93% (2833   / 2835    vias)
        Weight 1     = 99.93% (2833    vias)
        Un-optimized =  0.07% (2       vias)
    Layer VIA4       = 100.00% (951    / 951     vias)
        Weight 1     = 100.00% (951     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
        Weight 1     = 99.72% (352     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 


Verify Summary:

Total number of nets = 2016, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

Information: connected 3 power ports and 3 ground ports

-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 2 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 3 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 4 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 5 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 6 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 7 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 8 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 9 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 10 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 11 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 12 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 13 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 14 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 15 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U436 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U432 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U428 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U424 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[13] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[12] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U348 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U420 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U416 C1 doesn't connect to any net.

ERROR : There are more errors than default Max Error Number 20.
** Total Floating ports are 20.
** Total Floating Nets are 0.
** Total SHORT Nets are 0.
** Total OPEN Nets are 0.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:01, CPU =    0:00:00
Update error cell ...
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/milkyway/saed32_io_wb. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/sram/milkyway/SRAM32NM. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/sram_lp/milkyway/saed32sram_lp. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)
Information: Loading local_link_library attribute {saed32hvt_ss0p95v125c.db, saed32rvt_ss0p95v125c.db, saed32lvt_ss0p95v125c.db}. (MWDC-290)

  Linking design 'test_pe'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (22 designs)              test_pe.CEL, etc
  saed32hvt_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db
  saed32rvt_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db
  saed32lvt_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db
  saed32sram_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db
  saed32io_wb_ss0p95v125c_2p25v (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db
  dw_foundation.sldb (library)
                              /cad/synopsys/icc/M-2016.12-SP2/libraries/syn/dw_foundation.sldb

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Warning: Layer M3 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Warning: Layer M7 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Floorplan loading succeeded.
Information: Saved design named test_pe_route. (UIG-5)
1
icc_shell> start_gui
 + VUE INFO: Please click Verification->Hercules VUE in LayoutWindow menu
to launch VUE.

 + VUE ERROR: couldn't open socket: address already in use

 + VUE ERROR: couldn't open socket: address already in use

 + VUE ERROR: couldn't open socket: address already in use

 + VUE INFO: Found a usable port: 2348

Information: Loaded Hercules extension from /cad/synopsys/hercules/B-2008.09-SP4 (GUI-024)
Information: Visibility is turned ON for cells and cell contents because the task is set to Block Implementation (GUI-026)
Preparing data for query................... 
icc_shell> verify_lvs

-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 2 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 3 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 4 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 5 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 6 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 7 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 8 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 9 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 10 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 11 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 12 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 13 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 14 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 15 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U436 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U432 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U428 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U424 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[13] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[12] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U348 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U420 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U416 C1 doesn't connect to any net.

ERROR : There are more errors than default Max Error Number 20.
** Total Floating ports are 20.
** Total Floating Nets are 0.
** Total SHORT Nets are 0.
** Total OPEN Nets are 0.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:01, CPU =    0:00:00
Update error cell ...
1
icc_shell> 
Information: Opened "test_pe_lvs.err;1" from "/home/akashl/saed32_pnr_pipecleaner/pnr/test_pe_mwlib" library. (MWUI-068)
icc_shell> verify_lvs -max_error 200

-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 2 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 3 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 4 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 5 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 6 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 7 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 8 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 9 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 10 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 11 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 12 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 13 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 14 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 15 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U436 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U432 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U428 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U424 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[13] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[12] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U348 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U420 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U416 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U585 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U356 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U352 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U519 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U523 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U515 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U511 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U589 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U503 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U499 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U581 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[14] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[9] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[15] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U440 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U307 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U344 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U527 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U507 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U360 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U577 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U593 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U444 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U573 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][9] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U313 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U569 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[1] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U364 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U565 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U319 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U303 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U495 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U340 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U601 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U597 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U412 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U493 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][1] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U531 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U410 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][12] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U325 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U448 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U301 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U535 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U605 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][13] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U368 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U287 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U609 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U561 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][15] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U296 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U539 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U194 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U613 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U329 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U543 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U617 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U91 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][14] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U206 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U452 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U338 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U477 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U621 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U281 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U372 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U456 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U473 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U625 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U460 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U69 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U390 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U626 CO doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U10 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U20 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U216 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U254 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U260 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U376 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U394 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U63 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[15] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[1] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U134 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U75 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[14] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[12] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[9] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U264 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U111 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U237 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U241 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U119 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U140 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U268 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[9] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[13] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U153 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U220 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U224 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U166 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U178 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U162 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_lut/GEN_LUT[0].lut_reg[6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_lut/GEN_LUT[0].lut_reg[4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_lut/GEN_LUT[0].lut_reg[2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_lut/GEN_LUT[0].lut_reg[7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[14] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[1] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_debug_bit/U2 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_lut/GEN_LUT[0].lut_reg[5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_lut/GEN_LUT[0].lut_reg[1] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[15] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_lut/GEN_LUT[0].lut_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[13] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[9] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[1] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_lut/GEN_LUT[0].lut_reg[3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[12] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_debug_bit/debug_val_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_d/data_in_reg_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_f/data_in_reg_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_e/data_in_reg_reg[0] QN doesn't connect to any net.

** Total Floating ports are 185.
** Total Floating Nets are 0.
** Total SHORT Nets are 0.
** Total OPEN Nets are 0.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:00, CPU =    0:00:00
Update error cell ...
1
icc_shell> 
Information: Opened "test_pe_lvs.err;1" from "/home/akashl/saed32_pnr_pipecleaner/pnr/test_pe_mwlib" library. (MWUI-068)
icc_shell> source ./06
Error: could not open script file "./06" (CMD-015)
icc_shell> source ./06_dfm.tcl VA selected:  

ignorePGRail 1 ignoreDpt 1 ignoreBetweenFillers 1
-->clean up DB before adding filler
User specify 5 filler masters



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    1733 placeable cells
    0 cover cells
    145 IO cells/pins
    1878 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 44 horizontal rows
    153 pre-routes for map congestion calculation
    Auto Set : first cut = horizontal
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Processing std cells for voltage threshold type...
... design style 0
... number of base array 1 0
INFO:... use original rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
    Auto Set : first cut = horizontal
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
    split into 44 row segments
  Processing filler cells...
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 

Filling cell with master <SHFILL128_RVT> and connecting PG nets...
    0 filler cells with master <SHFILL128_RVT> were inserted
Filling cell with master <SHFILL64_RVT> and connecting PG nets...
    0 filler cells with master <SHFILL64_RVT> were inserted
Filling cell with master <SHFILL3_RVT> and connecting PG nets...
    The first filler cell name is xofiller!SHFILL3_RVT!1
    The last filler cell name is xofiller!SHFILL3_RVT!130
    130 filler cells with master <SHFILL3_RVT> were inserted
Filling cell with master <SHFILL2_RVT> and connecting PG nets...
    The first filler cell name is xofiller!SHFILL2_RVT!1
    The last filler cell name is xofiller!SHFILL2_RVT!70
    70 filler cells with master <SHFILL2_RVT> were inserted
Filling cell with master <SHFILL1_RVT> and connecting PG nets...
    The first filler cell name is xofiller!SHFILL1_RVT!1
    The last filler cell name is xofiller!SHFILL1_RVT!109
    109 filler cells with master <SHFILL1_RVT> were inserted
=== End of Filler Cell Insertion ===


Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Ignore fat rule on layer M1. (ZRT-007)
Warning: Ignore fat rule on layer M2. (ZRT-007)
Warning: Ignore fat rule on layer M3. (ZRT-007)
Warning: Ignore fat rule on layer M4. (ZRT-007)
Warning: Ignore fat rule on layer M5. (ZRT-007)
Warning: Ignore fat rule on layer M6. (ZRT-007)
Warning: Ignore fat rule on layer M7. (ZRT-007)
Warning: Ignore fat rule on layer M8. (ZRT-007)
Warning: Ignore fat rule on layer M9. (ZRT-007)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-turn_off_double_pattern                                :        true                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Start Removing Filler Cells] Elapsed real time: 0:00:00 
[Start Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Removing Filler Cells] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Removing Filler Cells] Total (MB): Used   62  Alloctr   68  Proc 2670 

Begin Filler DRC check ...

Information: Using 2 threads for routing. (ZRT-444)
Partition 1, Fillers with Violations = 3
Partition 2, Fillers with Violations = 0
Partition 3, Fillers with Violations = 3
Partition 4, Fillers with Violations = 0
[End Removing Filler Cells] Elapsed real time: 0:00:00 
[End Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End Removing Filler Cells] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End Removing Filler Cells] Total (MB): Used   63  Alloctr   70  Proc 2670 
Updating the database ...
Delete xofiller!SHFILL3_RVT!5 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!12 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!50 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!116 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!125 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!130 due to Diff net via-cut spacing violation
Deleted 6 cell instances
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/milkyway/saed32_io_wb. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/sram/milkyway/SRAM32NM. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/sram_lp/milkyway/saed32sram_lp. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)
Information: Loading local_link_library attribute {saed32hvt_ss0p95v125c.db, saed32rvt_ss0p95v125c.db, saed32lvt_ss0p95v125c.db}. (MWDC-290)

  Linking design 'test_pe'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (22 designs)              test_pe.CEL, etc
  saed32hvt_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db
  saed32rvt_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db
  saed32lvt_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db
  saed32sram_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db
  saed32io_wb_ss0p95v125c_2p25v (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db
  dw_foundation.sldb (library)
                              /cad/synopsys/icc/M-2016.12-SP2/libraries/syn/dw_foundation.sldb

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Warning: Layer M3 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Warning: Layer M7 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Floorplan loading succeeded.
Warning: Plan group SHFILL128_RVT has RNL_attribute. Skipping. (APLUI-016)
Warning: Plan group SHFILL64_RVT has RNL_attribute. Skipping. (APLUI-016)
Warning: Plan group SHFILL3_RVT has RNL_attribute. Skipping. (APLUI-016)
Warning: Plan group SHFILL2_RVT has RNL_attribute. Skipping. (APLUI-016)
Warning: Plan group SHFILL1_RVT has RNL_attribute. Skipping. (APLUI-016)
Information: Report for STD metal fillers before removal: 
              Number of filler cells with metal: 303 
             Number of irremovable filler cells with metal: 0 
             Total leakage power of filler cells with metal: 0.000000 pW 
             Total area of filler cells with metal: 157.823349 um^2 (APL-087)
Information: decoupling capacitor insertion has fullfilled thepower and area constraints. (APL-061)
Information: Report for STD metal fillers after removal: 
              Number of filler cells with metal: 303 
             Number of irremovable filler cells with metal: 0 
             Total leakage power of filler cells with metal: 0.000000 pW 
             Total area of filler cells with metal: 157.823349 um^2 (APL-087)
-->clean up DB after adding filler
Information: PG PORT PUNCHING: Number of ports connected:                606 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  606 (MW-339)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/milkyway/saed32_io_wb. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/sram/milkyway/SRAM32NM. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/sram_lp/milkyway/saed32sram_lp. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)
Information: Loading local_link_library attribute {saed32hvt_ss0p95v125c.db, saed32rvt_ss0p95v125c.db, saed32lvt_ss0p95v125c.db}. (MWDC-290)

  Linking design 'test_pe'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (22 designs)              test_pe.CEL, etc
  saed32hvt_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db
  saed32rvt_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db
  saed32lvt_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db
  saed32sram_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db
  saed32io_wb_ss0p95v125c_2p25v (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db
  dw_foundation.sldb (library)
                              /cad/synopsys/icc/M-2016.12-SP2/libraries/syn/dw_foundation.sldb

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Warning: Layer M3 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Warning: Layer M7 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Floorplan loading succeeded.
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Size_only                             : Yes
ROPT:    Search-Repair loops                   : 40 
ROPT:    ECO Search-Repair loops               : 20 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)

Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Layer M1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: extraction with 2 threads (RCEX-208)
Warning: Net 'SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_c/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_file/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_a/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_bit/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_data/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_lut/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_f/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_e/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_d/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.18 0.16 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : test_pe
Version: M-2016.12-SP2
Date   : Sun Mar 17 16:23:31 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              52.00
  Critical Path Length:          8.04
  Critical Path Slack:          31.86
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'in2reg'
  -----------------------------------
  Levels of Logic:              48.00
  Critical Path Length:          7.25
  Critical Path Slack:          37.69
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2out'
  -----------------------------------
  Levels of Logic:              57.00
  Critical Path Length:          8.87
  Critical Path Slack:          35.83
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2reg'
  -----------------------------------
  Levels of Logic:              51.00
  Critical Path Length:          7.93
  Critical Path Slack:          41.81
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         21
  Hierarchical Port Count:        835
  Leaf Cell Count:               1733
  Buf/Inv Cell Count:             288
  Buf Cell Count:                  98
  Inv Cell Count:                 190
  CT Buf/Inv Cell Count:            7
  Combinational Cell Count:      1619
  Sequential Cell Count:          114
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4271.906485
  Noncombinational Area:  1033.857812
  Buf/Inv Area:            534.718982
  Total Buffer Area:           261.77
  Total Inverter Area:         272.95
  Macro/Black Box Area:      0.000000
  Net Area:               1520.911512
  Net XLength        :       18563.37
  Net YLength        :       18874.85
  -----------------------------------
  Cell Area:              5305.764297
  Design Area:            6826.675809
  Net Length        :        37438.21


  Design Rules
  -----------------------------------
  Total Number of Nets:          2016
  Nets With Violations:            25
  Max Trans Violations:             0
  Max Cap Violations:              25
  -----------------------------------


  Hostname: ee272-tsmc40.stanford.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               16.44
  -----------------------------------------
  Overall Compile Time:               17.89
  Overall Compile Wall Clock Time:    15.26

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 25
ROPT:    Number of Route Violation: 0 
ROPT:    Running Incremental Optimization Stage             Sun Mar 17 16:23:31 2019

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------


Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 25
  Total moveable cell area: 5236.4
  Total fixed cell area: 69.4
  Total physical cell area: 5305.8
  Core area: (10000 10000 84328 83568)



  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Beginning On-Route Optimization 
  --------------------------------

Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.


  Beginning Timing Optimization
  ------------------------------


  Beginning Phase 1 Design Rule Fixing  (max_capacitance)
  ------------------------------------

  Beginning Max Capacitance Fix
  ------------------------------
Information: route_opt running in 2 threads . (ROPT-031)

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 44 horizontal rows
    153 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:23:33 2019
****************************************
Std cell utilization: 97.03%  (20877/(21516-0))
(Non-fixed + Fixed)
Std cell utilization: 96.99%  (20604/(21516-273))
(Non-fixed only)
Chip area:            21516    sites, bbox (10.00 10.00 84.33 83.57) um
Std cell area:        20877    sites, (non-fixed:20604  fixed:273)
                      1733     cells, (non-fixed:1720   fixed:13)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      273      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       83 
Avg. std cell width:  1.77 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 44)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:23:33 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---

Total 0 (out of 1720) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Sun Mar 17 16:23:33 2019
****************************************

No cell displacement.

Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
...100%

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 44 horizontal rows
    153 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(94328,93568). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(94328,93568). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
ROPT:    Incremental Optimization Stage Done             Sun Mar 17 16:23:36 2019
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Incremental Stage Eco Route             Sun Mar 17 16:23:36 2019

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Ignore fat rule on layer M1. (ZRT-007)
Warning: Ignore fat rule on layer M2. (ZRT-007)
Warning: Ignore fat rule on layer M3. (ZRT-007)
Warning: Ignore fat rule on layer M4. (ZRT-007)
Warning: Ignore fat rule on layer M5. (ZRT-007)
Warning: Ignore fat rule on layer M6. (ZRT-007)
Warning: Ignore fat rule on layer M7. (ZRT-007)
Warning: Ignore fat rule on layer M8. (ZRT-007)
Warning: Ignore fat rule on layer M9. (ZRT-007)
Found antenna rule mode 4, diode mode 2:
        metal ratio 1000, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0  metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer M1: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M2: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M3: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M4: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M5: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M6: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M7: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M8: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M9: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 8000 50000}
        layer VIA1: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA2: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA3: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA4: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA5: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA6: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA7: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA8: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Hier-ant-prop: new = 35, old = 0
[ECO: Extraction] Elapsed real time: 0:00:02 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[ECO: Extraction] Stage (MB): Used   60  Alloctr   65  Proc    0 
[ECO: Extraction] Total (MB): Used   64  Alloctr   70  Proc 2694 
Num of eco nets = 2016
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:02 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[ECO: Init] Stage (MB): Used   60  Alloctr   65  Proc    0 
[ECO: Init] Total (MB): Used   64  Alloctr   70  Proc 2694 

        There were 60 out of 7230 pins with no spots.

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****

Begin ECO DRC check ...

Checked 1/4 Partitions, Violations =    0
Checked 2/4 Partitions, Violations =    0
Checked 3/4 Partitions, Violations =    0
Checked 4/4 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      66

[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   81  Alloctr   87  Proc 2694 

Total Wire Length =                    36859 micron
Total Number of Contacts =             18348
Total Number of Wires =                19719
Total Number of PtConns =              1732
Total Number of Routed Wires =       19719
Total Routed Wire Length =           36733 micron
Total Number of Routed Contacts =       18348
        Layer                 M1 :        219 micron
        Layer                 M2 :       7599 micron
        Layer                 M3 :      11023 micron
        Layer                 M4 :       8477 micron
        Layer                 M5 :       5858 micron
        Layer                 M6 :       2779 micron
        Layer                 M7 :        773 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         43
        Via     VIA78SQ(rot)_1x2 :          5
        Via     VIA67SQ(rot)_1x2 :         97
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          1
        Via          VIA56SQ_2x1 :        327
        Via     VIA56SQ(rot)_1x2 :         24
        Via        VIA56SQ_C_1x2 :          1
        Via     VIA45SQ(rot)_1x2 :        877
        Via          VIA45SQ_2x1 :         72
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via            VIA34SQ_C :          2
        Via     VIA34SQ(rot)_1x2 :        354
        Via          VIA34SQ_2x1 :       2474
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          3
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :          3
        Via     VIA23SQ(rot)_1x2 :       5152
        Via          VIA23SQ_2x1 :       1589
        Via   VIA23SQ_C(rot)_2x1 :         64
        Via        VIA23SQ_C_1x2 :         20
        Via        VIA23SQ_C_2x1 :          1
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via            VIA12SQ_C :        372
        Via       VIA12SQ_C(rot) :         79
        Via              VIA12SQ :          3
        Via         VIA12SQ(rot) :          2
        Via          VIA12SQ_2x1 :       3697
        Via     VIA12SQ(rot)_1x2 :       2139
        Via     VIA12SQ(rot)_2x1 :         36
        Via          VIA12SQ_1x2 :          8
        Via        VIA12SQ_C_1x2 :        328
        Via   VIA12SQ_C(rot)_2x1 :        132
        Via   VIA12SQ_C(rot)_1x2 :         33
        Via        VIA12SQ_C_2x1 :        393

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.48% (17886 / 18348 vias)
 
    Layer VIA1       = 93.69% (6766   / 7222    vias)
        Weight 1     = 93.69% (6766    vias)
        Un-optimized =  6.31% (456     vias)
    Layer VIA2       = 99.96% (6835   / 6838    vias)
        Weight 1     = 99.96% (6835    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 99.93% (2833   / 2835    vias)
        Weight 1     = 99.93% (2833    vias)
        Un-optimized =  0.07% (2       vias)
    Layer VIA4       = 100.00% (951    / 951     vias)
        Weight 1     = 100.00% (951     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
        Weight 1     = 99.72% (352     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.48% (17886 / 18348 vias)
 
    Layer VIA1       = 93.69% (6766   / 7222    vias)
    Layer VIA2       = 99.96% (6835   / 6838    vias)
    Layer VIA3       = 99.93% (2833   / 2835    vias)
    Layer VIA4       = 100.00% (951    / 951     vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 97.48% (17886 / 18348 vias)
 
    Layer VIA1       = 93.69% (6766   / 7222    vias)
        Weight 1     = 93.69% (6766    vias)
        Un-optimized =  6.31% (456     vias)
    Layer VIA2       = 99.96% (6835   / 6838    vias)
        Weight 1     = 99.96% (6835    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 99.93% (2833   / 2835    vias)
        Weight 1     = 99.93% (2833    vias)
        Un-optimized =  0.07% (2       vias)
    Layer VIA4       = 100.00% (951    / 951     vias)
        Weight 1     = 100.00% (951     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
        Weight 1     = 99.72% (352     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   81  Alloctr   87  Proc 2694 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 2016, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 0: non-uniform partition
Routed  1/18 Partitions, Violations =   0
Routed  2/18 Partitions, Violations =   0
Routed  3/18 Partitions, Violations =   0
Routed  4/18 Partitions, Violations =   0
Routed  5/18 Partitions, Violations =   0
Routed  6/18 Partitions, Violations =   0
Routed  7/18 Partitions, Violations =   0
Routed  8/18 Partitions, Violations =   0
Routed  9/18 Partitions, Violations =   0
Routed  10/18 Partitions, Violations =  0
Routed  11/18 Partitions, Violations =  0
Routed  12/18 Partitions, Violations =  0
Routed  13/18 Partitions, Violations =  0
Routed  14/18 Partitions, Violations =  0
Routed  15/18 Partitions, Violations =  0
Routed  16/18 Partitions, Violations =  0
Routed  17/18 Partitions, Violations =  0
Routed  18/18 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      51
        @@@@ Total number of instance ports with antenna violations =   0

        Internal Soft Spacing types : 51

[Iter 0] Elapsed real time: 0:00:04 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 0] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 0] Total (MB): Used   81  Alloctr   87  Proc 2694 

End DR iteration 0 with 18 parts

Start DR iteration 1: non-uniform partition
Routed  1/16 Partitions, Violations =   0
Routed  2/16 Partitions, Violations =   0
Routed  3/16 Partitions, Violations =   0
Routed  4/16 Partitions, Violations =   0
Routed  5/16 Partitions, Violations =   0
Routed  6/16 Partitions, Violations =   0
Routed  7/16 Partitions, Violations =   0
Routed  8/16 Partitions, Violations =   0
Routed  9/16 Partitions, Violations =   0
Routed  10/16 Partitions, Violations =  0
Routed  11/16 Partitions, Violations =  0
Routed  12/16 Partitions, Violations =  0
Routed  13/16 Partitions, Violations =  0
Routed  14/16 Partitions, Violations =  0
Routed  15/16 Partitions, Violations =  0
Routed  16/16 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      49
        @@@@ Total number of instance ports with antenna violations =   0

        Internal Soft Spacing types : 49

[Iter 1] Elapsed real time: 0:00:07 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 1] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 1] Total (MB): Used   81  Alloctr   87  Proc 2694 

End DR iteration 1 with 16 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 fixable DRC


DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    36858 micron
Total Number of Contacts =             18348
Total Number of Wires =                19711
Total Number of PtConns =              1740
Total Number of Routed Wires =       19711
Total Routed Wire Length =           36730 micron
Total Number of Routed Contacts =       18348
        Layer                 M1 :        219 micron
        Layer                 M2 :       7592 micron
        Layer                 M3 :      11022 micron
        Layer                 M4 :       8483 micron
        Layer                 M5 :       5858 micron
        Layer                 M6 :       2779 micron
        Layer                 M7 :        773 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         43
        Via     VIA78SQ(rot)_1x2 :          5
        Via     VIA67SQ(rot)_1x2 :         97
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          2
        Via          VIA56SQ_2x1 :        326
        Via     VIA56SQ(rot)_1x2 :         24
        Via        VIA56SQ_C_1x2 :          1
        Via       VIA45SQ_C(rot) :          3
        Via     VIA45SQ(rot)_1x2 :        875
        Via          VIA45SQ_2x1 :         71
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via            VIA34SQ_C :         21
        Via     VIA34SQ(rot)_1x2 :        350
        Via          VIA34SQ_2x1 :       2460
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          3
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :         75
        Via     VIA23SQ(rot)_1x2 :       5098
        Via          VIA23SQ_2x1 :       1571
        Via   VIA23SQ_C(rot)_2x1 :         63
        Via        VIA23SQ_C_1x2 :         20
        Via        VIA23SQ_C_2x1 :          1
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via            VIA12SQ_C :        421
        Via       VIA12SQ_C(rot) :         85
        Via              VIA12SQ :          3
        Via         VIA12SQ(rot) :          1
        Via          VIA12SQ_2x1 :       3662
        Via     VIA12SQ(rot)_1x2 :       2125
        Via     VIA12SQ(rot)_2x1 :         36
        Via          VIA12SQ_1x2 :          8
        Via        VIA12SQ_C_1x2 :        326
        Via   VIA12SQ_C(rot)_2x1 :        130
        Via   VIA12SQ_C(rot)_1x2 :         33
        Via        VIA12SQ_C_2x1 :        392

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 96.67% (17737 / 18348 vias)
 
    Layer VIA1       = 92.94% (6712   / 7222    vias)
        Weight 1     = 92.94% (6712    vias)
        Un-optimized =  7.06% (510     vias)
    Layer VIA2       = 98.90% (6762   / 6837    vias)
        Weight 1     = 98.90% (6762    vias)
        Un-optimized =  1.10% (75      vias)
    Layer VIA3       = 99.26% (2815   / 2836    vias)
        Weight 1     = 99.26% (2815    vias)
        Un-optimized =  0.74% (21      vias)
    Layer VIA4       = 99.68% (948    / 951     vias)
        Weight 1     = 99.68% (948     vias)
        Un-optimized =  0.32% (3       vias)
    Layer VIA5       = 99.43% (351    / 353     vias)
        Weight 1     = 99.43% (351     vias)
        Un-optimized =  0.57% (2       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 96.67% (17737 / 18348 vias)
 
    Layer VIA1       = 92.94% (6712   / 7222    vias)
    Layer VIA2       = 98.90% (6762   / 6837    vias)
    Layer VIA3       = 99.26% (2815   / 2836    vias)
    Layer VIA4       = 99.68% (948    / 951     vias)
    Layer VIA5       = 99.43% (351    / 353     vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 96.67% (17737 / 18348 vias)
 
    Layer VIA1       = 92.94% (6712   / 7222    vias)
        Weight 1     = 92.94% (6712    vias)
        Un-optimized =  7.06% (510     vias)
    Layer VIA2       = 98.90% (6762   / 6837    vias)
        Weight 1     = 98.90% (6762    vias)
        Un-optimized =  1.10% (75      vias)
    Layer VIA3       = 99.26% (2815   / 2836    vias)
        Weight 1     = 99.26% (2815    vias)
        Un-optimized =  0.74% (21      vias)
    Layer VIA4       = 99.68% (948    / 951     vias)
        Weight 1     = 99.68% (948     vias)
        Un-optimized =  0.32% (3       vias)
    Layer VIA5       = 99.43% (351    / 353     vias)
        Weight 1     = 99.43% (351     vias)
        Un-optimized =  0.57% (2       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 



Begin timing optimization in DR ...


        There were 60 out of 7230 pins with no spots.

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Dr init] Elapsed real time: 0:00:07 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Dr init] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Dr init] Total (MB): Used   74  Alloctr   80  Proc 2694 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   74  Alloctr   80  Proc 2694 
[DR] Elapsed real time: 0:00:07 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[DR] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR] Total (MB): Used   67  Alloctr   73  Proc 2694 
[DR: Done] Elapsed real time: 0:00:07 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   67  Alloctr   73  Proc 2694 


Finished timing optimization in DR ...


DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    36858 micron
Total Number of Contacts =             18348
Total Number of Wires =                19711
Total Number of PtConns =              1740
Total Number of Routed Wires =       19711
Total Routed Wire Length =           36730 micron
Total Number of Routed Contacts =       18348
        Layer                 M1 :        219 micron
        Layer                 M2 :       7592 micron
        Layer                 M3 :      11022 micron
        Layer                 M4 :       8483 micron
        Layer                 M5 :       5858 micron
        Layer                 M6 :       2779 micron
        Layer                 M7 :        773 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         43
        Via     VIA78SQ(rot)_1x2 :          5
        Via     VIA67SQ(rot)_1x2 :         97
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          2
        Via          VIA56SQ_2x1 :        326
        Via     VIA56SQ(rot)_1x2 :         24
        Via        VIA56SQ_C_1x2 :          1
        Via       VIA45SQ_C(rot) :          3
        Via     VIA45SQ(rot)_1x2 :        875
        Via          VIA45SQ_2x1 :         71
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via            VIA34SQ_C :         21
        Via     VIA34SQ(rot)_1x2 :        350
        Via          VIA34SQ_2x1 :       2460
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          3
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :         75
        Via     VIA23SQ(rot)_1x2 :       5098
        Via          VIA23SQ_2x1 :       1571
        Via   VIA23SQ_C(rot)_2x1 :         63
        Via        VIA23SQ_C_1x2 :         20
        Via        VIA23SQ_C_2x1 :          1
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via            VIA12SQ_C :        421
        Via       VIA12SQ_C(rot) :         85
        Via              VIA12SQ :          3
        Via         VIA12SQ(rot) :          1
        Via          VIA12SQ_2x1 :       3662
        Via     VIA12SQ(rot)_1x2 :       2125
        Via     VIA12SQ(rot)_2x1 :         36
        Via          VIA12SQ_1x2 :          8
        Via        VIA12SQ_C_1x2 :        326
        Via   VIA12SQ_C(rot)_2x1 :        130
        Via   VIA12SQ_C(rot)_1x2 :         33
        Via        VIA12SQ_C_2x1 :        392

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 96.67% (17737 / 18348 vias)
 
    Layer VIA1       = 92.94% (6712   / 7222    vias)
        Weight 1     = 92.94% (6712    vias)
        Un-optimized =  7.06% (510     vias)
    Layer VIA2       = 98.90% (6762   / 6837    vias)
        Weight 1     = 98.90% (6762    vias)
        Un-optimized =  1.10% (75      vias)
    Layer VIA3       = 99.26% (2815   / 2836    vias)
        Weight 1     = 99.26% (2815    vias)
        Un-optimized =  0.74% (21      vias)
    Layer VIA4       = 99.68% (948    / 951     vias)
        Weight 1     = 99.68% (948     vias)
        Un-optimized =  0.32% (3       vias)
    Layer VIA5       = 99.43% (351    / 353     vias)
        Weight 1     = 99.43% (351     vias)
        Un-optimized =  0.57% (2       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 96.67% (17737 / 18348 vias)
 
    Layer VIA1       = 92.94% (6712   / 7222    vias)
    Layer VIA2       = 98.90% (6762   / 6837    vias)
    Layer VIA3       = 99.26% (2815   / 2836    vias)
    Layer VIA4       = 99.68% (948    / 951     vias)
    Layer VIA5       = 99.43% (351    / 353     vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 96.67% (17737 / 18348 vias)
 
    Layer VIA1       = 92.94% (6712   / 7222    vias)
        Weight 1     = 92.94% (6712    vias)
        Un-optimized =  7.06% (510     vias)
    Layer VIA2       = 98.90% (6762   / 6837    vias)
        Weight 1     = 98.90% (6762    vias)
        Un-optimized =  1.10% (75      vias)
    Layer VIA3       = 99.26% (2815   / 2836    vias)
        Weight 1     = 99.26% (2815    vias)
        Un-optimized =  0.74% (21      vias)
    Layer VIA4       = 99.68% (948    / 951     vias)
        Weight 1     = 99.68% (948     vias)
        Un-optimized =  0.32% (3       vias)
    Layer VIA5       = 99.43% (351    / 353     vias)
        Weight 1     = 99.43% (351     vias)
        Un-optimized =  0.57% (2       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   74  Alloctr   80  Proc 2694 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12SQ_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA23SQ_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23SQ_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR1_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR1_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR2_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR2_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23LG_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23LG_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23SQ    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23SQ(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR1    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR1(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR2    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR2(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23LG    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23LG(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA34SQ_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34SQ_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR1_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR1_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR2_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR2_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34LG_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34LG_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34SQ    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34SQ(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR1    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR1(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR2    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR2(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34LG    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34LG(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA45SQ_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45SQ_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR1_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR1_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR2_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR2_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45LG_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45LG_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45SQ    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45SQ(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR1    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR1(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR2    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR2(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45LG    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45LG(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA56SQ_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56SQ_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA67SQ_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67SQ_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR1_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR1_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR2_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR2_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67LG_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67LG_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67SQ    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67SQ(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR1    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR1(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR2    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR2(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67LG    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67LG(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA78SQ_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78SQ_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR1_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR1_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR2_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR2_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78LG_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78LG_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78SQ    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78SQ(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR1    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR1(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR2    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR2(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78LG    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78LG(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA89_C    -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

     VIA89_C(r) -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

       VIA89    -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

       VIA89(r) -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

     VIA9RDL    -> VIA9RDL_2x1    VIA9RDL_1x2   



        There were 60 out of 7230 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Technology Processing] Total (MB): Used   75  Alloctr   81  Proc 2694 

Begin Redundant via insertion ...

Routed  1/9 Partitions, Violations =    0
Routed  2/9 Partitions, Violations =    0
Routed  3/9 Partitions, Violations =    0
Routed  4/9 Partitions, Violations =    0
Routed  5/9 Partitions, Violations =    0
Routed  6/9 Partitions, Violations =    0
Routed  7/9 Partitions, Violations =    0
Routed  8/9 Partitions, Violations =    0
Routed  9/9 Partitions, Violations =    0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    36857 micron
Total Number of Contacts =             18348
Total Number of Wires =                19718
Total Number of PtConns =              1732
Total Number of Routed Wires =       19718
Total Routed Wire Length =           36730 micron
Total Number of Routed Contacts =       18348
        Layer                 M1 :        219 micron
        Layer                 M2 :       7592 micron
        Layer                 M3 :      11022 micron
        Layer                 M4 :       8483 micron
        Layer                 M5 :       5858 micron
        Layer                 M6 :       2779 micron
        Layer                 M7 :        773 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         43
        Via     VIA78SQ(rot)_1x2 :          5
        Via     VIA67SQ(rot)_1x2 :         97
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          1
        Via          VIA56SQ_2x1 :        327
        Via     VIA56SQ(rot)_1x2 :         24
        Via        VIA56SQ_C_1x2 :          1
        Via     VIA45SQ(rot)_1x2 :        877
        Via          VIA45SQ_2x1 :         72
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via            VIA34SQ_C :          1
        Via     VIA34SQ(rot)_1x2 :        353
        Via          VIA34SQ_2x1 :       2476
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          4
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :          2
        Via     VIA23SQ(rot)_1x2 :       5153
        Via          VIA23SQ_2x1 :       1589
        Via   VIA23SQ_C(rot)_2x1 :         63
        Via        VIA23SQ_C_1x2 :         20
        Via        VIA23SQ_C_2x1 :          1
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via            VIA12SQ_C :        372
        Via       VIA12SQ_C(rot) :         78
        Via              VIA12SQ :          3
        Via         VIA12SQ(rot) :          1
        Via          VIA12SQ_2x1 :       3694
        Via     VIA12SQ(rot)_1x2 :       2141
        Via     VIA12SQ(rot)_2x1 :         36
        Via          VIA12SQ_1x2 :          8
        Via        VIA12SQ_C_1x2 :        329
        Via   VIA12SQ_C(rot)_2x1 :        133
        Via   VIA12SQ_C(rot)_1x2 :         34
        Via        VIA12SQ_C_2x1 :        393

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.50% (17890 / 18348 vias)
 
    Layer VIA1       = 93.71% (6768   / 7222    vias)
        Weight 1     = 93.71% (6768    vias)
        Un-optimized =  6.29% (454     vias)
    Layer VIA2       = 99.97% (6835   / 6837    vias)
        Weight 1     = 99.97% (6835    vias)
        Un-optimized =  0.03% (2       vias)
    Layer VIA3       = 99.96% (2835   / 2836    vias)
        Weight 1     = 99.96% (2835    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 100.00% (951    / 951     vias)
        Weight 1     = 100.00% (951     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
        Weight 1     = 99.72% (352     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.50% (17890 / 18348 vias)
 
    Layer VIA1       = 93.71% (6768   / 7222    vias)
    Layer VIA2       = 99.97% (6835   / 6837    vias)
    Layer VIA3       = 99.96% (2835   / 2836    vias)
    Layer VIA4       = 100.00% (951    / 951     vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 97.50% (17890 / 18348 vias)
 
    Layer VIA1       = 93.71% (6768   / 7222    vias)
        Weight 1     = 93.71% (6768    vias)
        Un-optimized =  6.29% (454     vias)
    Layer VIA2       = 99.97% (6835   / 6837    vias)
        Weight 1     = 99.97% (6835    vias)
        Un-optimized =  0.03% (2       vias)
    Layer VIA3       = 99.96% (2835   / 2836    vias)
        Weight 1     = 99.96% (2835    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 100.00% (951    / 951     vias)
        Weight 1     = 100.00% (951     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
        Weight 1     = 99.72% (352     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:00:01 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[RedundantVia] Stage (MB): Used   15  Alloctr   15  Proc    0 
[RedundantVia] Total (MB): Used   83  Alloctr   89  Proc 2694 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:09 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Dr init] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Dr init] Total (MB): Used   83  Alloctr   89  Proc 2694 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 2016, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 1] Elapsed real time: 0:00:09 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Iter 1] Stage (MB): Used   26  Alloctr   26  Proc    0 
[Iter 1] Total (MB): Used   91  Alloctr   97  Proc 2694 

End DR iteration 1 with 0 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:09 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DR] Stage (MB): Used   11  Alloctr   12  Proc    0 
[DR] Total (MB): Used   76  Alloctr   83  Proc 2694 

Nets that have been changed:
Net 1 = test_pe_comp/test_shifter/n156
Net 2 = clk_G1B4I1
Net 3 = n109
Net 4 = n23
Net 5 = n24
Net 6 = n25
Net 7 = n29
Net 8 = n32
Net 9 = n33
Net 10 = test_pe_comp/n309
Net 11 = test_pe_comp/n311
Net 12 = n54
Net 13 = n179
Net 14 = n166
Net 15 = n110
Net 16 = n204
Net 17 = n220
Net 18 = op_a_reg[13]
Net 19 = op_a_reg[12]
Net 20 = op_a_reg[9]
Net 21 = op_a_reg[6]
Net 22 = inp_code[0]
Net 23 = op_a_reg[15]
Net 24 = op_code[9]
Net 25 = test_opt_reg_a/SNPS_LOGIC0
Net 26 = data0[13]
Net 27 = test_opt_reg_a/n8
Net 28 = test_opt_reg_a/n7
Net 29 = data1[0]
Net 30 = op_b_reg[11]
Net 31 = op_b_reg[8]
Net 32 = op_b_reg[6]
Net 33 = test_opt_reg_file/SNPS_LOGIC0
Net 34 = test_opt_reg_file/data_in_reg_next[10]
Net 35 = test_pe_comp/n331
Net 36 = op_c_reg[15]
Net 37 = op_c_reg[9]
Net 38 = test_pe_comp/n334
Net 39 = test_pe_comp/n32
Net 40 = test_pe_comp/n16
Net 41 = test_pe_comp/n5
Net 42 = op_code[5]
Net 43 = test_pe_comp/n338
Net 44 = test_pe_comp/n342
Net 45 = test_pe_comp/n107
Net 46 = test_pe_comp/n101
Net 47 = test_pe_comp/n98
Net 48 = test_pe_comp/n95
Net 49 = test_pe_comp/n92
Net 50 = test_pe_comp/n89
Net 51 = test_pe_comp/n91
Net 52 = test_pe_comp/n86
Net 53 = test_pe_comp/n85
Net 54 = test_pe_comp/n82
Net 55 = test_pe_comp/n148
Net 56 = test_pe_comp/n212
Net 57 = test_pe_comp/n206
Net 58 = test_pe_comp/n204
Net 59 = test_pe_comp/n203
Net 60 = test_pe_comp/n196
Net 61 = test_pe_comp/n188
Net 62 = test_pe_comp/n186
Net 63 = comp_res[4]
Net 64 = test_pe_comp/n252
Net 65 = test_pe_comp/n244
Net 66 = test_pe_comp/n236
Net 67 = test_pe_comp/n278
Net 68 = test_pe_comp/n270
Net 69 = test_pe_comp/n268
Net 70 = test_pe_comp/n261
Net 71 = test_pe_comp/GEN_ADD[0].full_add/n9
Net 72 = test_pe_comp/GEN_ADD[0].full_add/n8
Net 73 = test_pe_comp/GEN_ADD[0].full_add/n7
Net 74 = test_pe_comp/GEN_ADD[0].full_add/n6
Net 75 = test_pe_comp/GEN_ADD[0].full_add/n5
Net 76 = test_pe_comp/GEN_ADD[0].full_add/n4
Net 77 = test_pe_comp/GEN_ADD[0].full_add/n2
Net 78 = test_pe_comp/GEN_ADD[0].full_add/n1
Net 79 = test_pe_comp/GEN_ADD[1].full_add/n6
Net 80 = test_pe_comp/GEN_ADD[1].full_add/n5
Net 81 = test_pe_comp/GEN_ADD[0].full_add/n15
Net 82 = test_pe_comp/GEN_ADD[0].full_add/n14
Net 83 = test_pe_comp/GEN_ADD[0].full_add/n13
Net 84 = test_pe_comp/GEN_ADD[0].full_add/n12
Net 85 = test_pe_comp/GEN_ADD[0].full_add/n11
Net 86 = test_pe_comp/GEN_ADD[0].full_add/n10
Net 87 = test_pe_comp/test_mult_add/n7
Net 88 = test_pe_comp/GEN_ADD[1].full_add/n8
Net 89 = test_pe_comp/n3
Net 90 = test_pe_comp/test_mult_add/n41
Net 91 = test_pe_comp/test_mult_add/n38
Net 92 = test_pe_comp/test_mult_add/n33
Net 93 = test_pe_comp/test_mult_add/n34
Net 94 = test_pe_comp/test_mult_add/n24
Net 95 = test_pe_comp/test_mult_add/n10
Net 96 = test_pe_comp/test_mult_add/n77
Net 97 = test_pe_comp/test_mult_add/n71
Net 98 = test_pe_comp/test_mult_add/n50
Net 99 = test_pe_comp/test_mult_add/n66
Net 100 = test_pe_comp/test_mult_add/n64
.... and 95 other nets
Total number of changed nets = 195 (out of 2016)

[DR: Done] Elapsed real time: 0:00:09 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DR: Done] Stage (MB): Used    3  Alloctr    4  Proc    0 
[DR: Done] Total (MB): Used   68  Alloctr   75  Proc 2694 
[ECO: DR] Elapsed real time: 0:00:11 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[ECO: DR] Stage (MB): Used   64  Alloctr   69  Proc    0 
[ECO: DR] Total (MB): Used   68  Alloctr   75  Proc 2694 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    36857 micron
Total Number of Contacts =             18348
Total Number of Wires =                19718
Total Number of PtConns =              1732
Total Number of Routed Wires =       19718
Total Routed Wire Length =           36730 micron
Total Number of Routed Contacts =       18348
        Layer                 M1 :        219 micron
        Layer                 M2 :       7592 micron
        Layer                 M3 :      11022 micron
        Layer                 M4 :       8483 micron
        Layer                 M5 :       5858 micron
        Layer                 M6 :       2779 micron
        Layer                 M7 :        773 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         43
        Via     VIA78SQ(rot)_1x2 :          5
        Via     VIA67SQ(rot)_1x2 :         97
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          1
        Via          VIA56SQ_2x1 :        327
        Via     VIA56SQ(rot)_1x2 :         24
        Via        VIA56SQ_C_1x2 :          1
        Via     VIA45SQ(rot)_1x2 :        877
        Via          VIA45SQ_2x1 :         72
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via            VIA34SQ_C :          1
        Via     VIA34SQ(rot)_1x2 :        353
        Via          VIA34SQ_2x1 :       2476
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          4
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :          2
        Via     VIA23SQ(rot)_1x2 :       5153
        Via          VIA23SQ_2x1 :       1589
        Via   VIA23SQ_C(rot)_2x1 :         63
        Via        VIA23SQ_C_1x2 :         20
        Via        VIA23SQ_C_2x1 :          1
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via            VIA12SQ_C :        372
        Via       VIA12SQ_C(rot) :         78
        Via              VIA12SQ :          3
        Via         VIA12SQ(rot) :          1
        Via          VIA12SQ_2x1 :       3694
        Via     VIA12SQ(rot)_1x2 :       2141
        Via     VIA12SQ(rot)_2x1 :         36
        Via          VIA12SQ_1x2 :          8
        Via        VIA12SQ_C_1x2 :        329
        Via   VIA12SQ_C(rot)_2x1 :        133
        Via   VIA12SQ_C(rot)_1x2 :         34
        Via        VIA12SQ_C_2x1 :        393

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.50% (17890 / 18348 vias)
 
    Layer VIA1       = 93.71% (6768   / 7222    vias)
        Weight 1     = 93.71% (6768    vias)
        Un-optimized =  6.29% (454     vias)
    Layer VIA2       = 99.97% (6835   / 6837    vias)
        Weight 1     = 99.97% (6835    vias)
        Un-optimized =  0.03% (2       vias)
    Layer VIA3       = 99.96% (2835   / 2836    vias)
        Weight 1     = 99.96% (2835    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 100.00% (951    / 951     vias)
        Weight 1     = 100.00% (951     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
        Weight 1     = 99.72% (352     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.50% (17890 / 18348 vias)
 
    Layer VIA1       = 93.71% (6768   / 7222    vias)
    Layer VIA2       = 99.97% (6835   / 6837    vias)
    Layer VIA3       = 99.96% (2835   / 2836    vias)
    Layer VIA4       = 100.00% (951    / 951     vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 97.50% (17890 / 18348 vias)
 
    Layer VIA1       = 93.71% (6768   / 7222    vias)
        Weight 1     = 93.71% (6768    vias)
        Un-optimized =  6.29% (454     vias)
    Layer VIA2       = 99.97% (6835   / 6837    vias)
        Weight 1     = 99.97% (6835    vias)
        Un-optimized =  0.03% (2       vias)
    Layer VIA3       = 99.96% (2835   / 2836    vias)
        Weight 1     = 99.96% (2835    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 100.00% (951    / 951     vias)
        Weight 1     = 100.00% (951     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
        Weight 1     = 99.72% (352     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 

Total number of nets = 2016
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    36857 micron
Total Number of Contacts =             18348
Total Number of Wires =                19718
Total Number of PtConns =              1732
Total Number of Routed Wires =       19718
Total Routed Wire Length =           36730 micron
Total Number of Routed Contacts =       18348
        Layer                 M1 :        219 micron
        Layer                 M2 :       7592 micron
        Layer                 M3 :      11022 micron
        Layer                 M4 :       8483 micron
        Layer                 M5 :       5858 micron
        Layer                 M6 :       2779 micron
        Layer                 M7 :        773 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         43
        Via     VIA78SQ(rot)_1x2 :          5
        Via     VIA67SQ(rot)_1x2 :         97
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          1
        Via          VIA56SQ_2x1 :        327
        Via     VIA56SQ(rot)_1x2 :         24
        Via        VIA56SQ_C_1x2 :          1
        Via     VIA45SQ(rot)_1x2 :        877
        Via          VIA45SQ_2x1 :         72
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via            VIA34SQ_C :          1
        Via     VIA34SQ(rot)_1x2 :        353
        Via          VIA34SQ_2x1 :       2476
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          4
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :          2
        Via     VIA23SQ(rot)_1x2 :       5153
        Via          VIA23SQ_2x1 :       1589
        Via   VIA23SQ_C(rot)_2x1 :         63
        Via        VIA23SQ_C_1x2 :         20
        Via        VIA23SQ_C_2x1 :          1
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via            VIA12SQ_C :        372
        Via       VIA12SQ_C(rot) :         78
        Via              VIA12SQ :          3
        Via         VIA12SQ(rot) :          1
        Via          VIA12SQ_2x1 :       3694
        Via     VIA12SQ(rot)_1x2 :       2141
        Via     VIA12SQ(rot)_2x1 :         36
        Via          VIA12SQ_1x2 :          8
        Via        VIA12SQ_C_1x2 :        329
        Via   VIA12SQ_C(rot)_2x1 :        133
        Via   VIA12SQ_C(rot)_1x2 :         34
        Via        VIA12SQ_C_2x1 :        393

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.50% (17890 / 18348 vias)
 
    Layer VIA1       = 93.71% (6768   / 7222    vias)
        Weight 1     = 93.71% (6768    vias)
        Un-optimized =  6.29% (454     vias)
    Layer VIA2       = 99.97% (6835   / 6837    vias)
        Weight 1     = 99.97% (6835    vias)
        Un-optimized =  0.03% (2       vias)
    Layer VIA3       = 99.96% (2835   / 2836    vias)
        Weight 1     = 99.96% (2835    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 100.00% (951    / 951     vias)
        Weight 1     = 100.00% (951     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
        Weight 1     = 99.72% (352     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.50% (17890 / 18348 vias)
 
    Layer VIA1       = 93.71% (6768   / 7222    vias)
    Layer VIA2       = 99.97% (6835   / 6837    vias)
    Layer VIA3       = 99.96% (2835   / 2836    vias)
    Layer VIA4       = 100.00% (951    / 951     vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 97.50% (17890 / 18348 vias)
 
    Layer VIA1       = 93.71% (6768   / 7222    vias)
        Weight 1     = 93.71% (6768    vias)
        Un-optimized =  6.29% (454     vias)
    Layer VIA2       = 99.97% (6835   / 6837    vias)
        Weight 1     = 99.97% (6835    vias)
        Un-optimized =  0.03% (2       vias)
    Layer VIA3       = 99.96% (2835   / 2836    vias)
        Weight 1     = 99.96% (2835    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 100.00% (951    / 951     vias)
        Weight 1     = 100.00% (951     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
        Weight 1     = 99.72% (352     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 195 nets
[ECO: End] Elapsed real time: 0:00:12 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    4  Alloctr    5  Proc 2694 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Incremental Stage Eco Route Done             Sun Mar 17 16:23:48 2019

  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Layer M1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: extraction with 2 threads (RCEX-208)
Warning: Net 'SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_c/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_file/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_a/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_bit/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_data/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_lut/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_f/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_e/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_d/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.18 0.16 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : test_pe
Version: M-2016.12-SP2
Date   : Sun Mar 17 16:24:03 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              52.00
  Critical Path Length:          8.04
  Critical Path Slack:          31.86
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'in2reg'
  -----------------------------------
  Levels of Logic:              48.00
  Critical Path Length:          7.25
  Critical Path Slack:          37.69
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2out'
  -----------------------------------
  Levels of Logic:              57.00
  Critical Path Length:          8.87
  Critical Path Slack:          35.83
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2reg'
  -----------------------------------
  Levels of Logic:              51.00
  Critical Path Length:          7.93
  Critical Path Slack:          41.81
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         21
  Hierarchical Port Count:        835
  Leaf Cell Count:               1733
  Buf/Inv Cell Count:             288
  Buf Cell Count:                  98
  Inv Cell Count:                 190
  CT Buf/Inv Cell Count:            7
  Combinational Cell Count:      1619
  Sequential Cell Count:          114
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4271.906485
  Noncombinational Area:  1033.857812
  Buf/Inv Area:            534.718982
  Total Buffer Area:           261.77
  Total Inverter Area:         272.95
  Macro/Black Box Area:      0.000000
  Net Area:               1520.911512
  Net XLength        :       18561.59
  Net YLength        :       18873.79
  -----------------------------------
  Cell Area:              5305.764297
  Design Area:            6826.675809
  Net Length        :        37435.38


  Design Rules
  -----------------------------------
  Total Number of Nets:          2016
  Nets With Violations:            25
  Max Trans Violations:             0
  Max Cap Violations:              25
  -----------------------------------


  Hostname: ee272-tsmc40.stanford.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               17.51
  -----------------------------------------
  Overall Compile Time:               19.17
  Overall Compile Wall Clock Time:    16.28

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 25
ROPT:    Number of Route Violation: 0 
 VA selected:  
ignorePGRail 1 ignoreDpt 1 ignoreBetweenFillers 1
-->clean up DB before adding filler
User specify 5 filler masters



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    2036 placeable cells
    0 cover cells
    145 IO cells/pins
    2181 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 44 horizontal rows
    153 pre-routes for map congestion calculation
    Auto Set : first cut = horizontal
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Processing std cells for voltage threshold type...
... design style 0
... number of base array 1 0
INFO:... use original rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
    Auto Set : first cut = horizontal
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
    split into 44 row segments
  Processing filler cells...
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 

Filling cell with master <SHFILL128_RVT> and connecting PG nets...
    0 filler cells with master <SHFILL128_RVT> were inserted
Filling cell with master <SHFILL64_RVT> and connecting PG nets...
    0 filler cells with master <SHFILL64_RVT> were inserted
Filling cell with master <SHFILL3_RVT> and connecting PG nets...
    The first filler cell name is xofiller!SHFILL3_RVT!5
    The last filler cell name is xofiller!SHFILL3_RVT!130
    6 filler cells with master <SHFILL3_RVT> were inserted
Filling cell with master <SHFILL2_RVT> and connecting PG nets...
    0 filler cells with master <SHFILL2_RVT> were inserted
Filling cell with master <SHFILL1_RVT> and connecting PG nets...
    0 filler cells with master <SHFILL1_RVT> were inserted
=== End of Filler Cell Insertion ===


Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Ignore fat rule on layer M1. (ZRT-007)
Warning: Ignore fat rule on layer M2. (ZRT-007)
Warning: Ignore fat rule on layer M3. (ZRT-007)
Warning: Ignore fat rule on layer M4. (ZRT-007)
Warning: Ignore fat rule on layer M5. (ZRT-007)
Warning: Ignore fat rule on layer M6. (ZRT-007)
Warning: Ignore fat rule on layer M7. (ZRT-007)
Warning: Ignore fat rule on layer M8. (ZRT-007)
Warning: Ignore fat rule on layer M9. (ZRT-007)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-turn_off_double_pattern                                :        true                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Start Removing Filler Cells] Elapsed real time: 0:00:00 
[Start Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Removing Filler Cells] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Removing Filler Cells] Total (MB): Used   62  Alloctr   69  Proc 2752 

Begin Filler DRC check ...

Information: Using 2 threads for routing. (ZRT-444)
Partition 1, Fillers with Violations = 3
Partition 2, Fillers with Violations = 0
Partition 3, Fillers with Violations = 3
Partition 4, Fillers with Violations = 0
[End Removing Filler Cells] Elapsed real time: 0:00:00 
[End Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End Removing Filler Cells] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End Removing Filler Cells] Total (MB): Used   64  Alloctr   70  Proc 2752 
Updating the database ...
Delete xofiller!SHFILL3_RVT!5 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!12 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!50 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!116 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!125 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!130 due to Diff net via-cut spacing violation
Deleted 6 cell instances
Warning: The capability of decoupling capacitance was not activated. (APL-067)
-->clean up DB after adding filler
********** Well Filler (IntraRow) ***********
INFO: maximum spacing = 15.00
      any gap larger than that spacing will NOT be filled
6 well rectangle created
Successful.
************** End of Well Filler ***********
Information: connected 0 power ports and 0 ground ports
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Ignore fat rule on layer M1. (ZRT-007)
Warning: Ignore fat rule on layer M2. (ZRT-007)
Warning: Ignore fat rule on layer M3. (ZRT-007)
Warning: Ignore fat rule on layer M4. (ZRT-007)
Warning: Ignore fat rule on layer M5. (ZRT-007)
Warning: Ignore fat rule on layer M6. (ZRT-007)
Warning: Ignore fat rule on layer M7. (ZRT-007)
Warning: Ignore fat rule on layer M8. (ZRT-007)
Warning: Ignore fat rule on layer M9. (ZRT-007)
Found antenna rule mode 4, diode mode 2:
        metal ratio 1000, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0  metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer M1: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M2: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M3: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M4: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M5: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M6: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M7: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M8: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M9: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 8000 50000}
        layer VIA1: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA2: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA3: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA4: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA5: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA6: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA7: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA8: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Hier-ant-prop: new = 35, old = 0
[ECO: Extraction] Elapsed real time: 0:00:02 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Extraction] Stage (MB): Used   60  Alloctr   65  Proc    0 
[ECO: Extraction] Total (MB): Used   64  Alloctr   70  Proc 2694 
Num of eco nets = 2016
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:02 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Init] Stage (MB): Used   60  Alloctr   65  Proc    0 
[ECO: Init] Total (MB): Used   64  Alloctr   71  Proc 2694 

        There were 60 out of 7230 pins with no spots.

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        false               
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****

Begin ECO DRC check ...

Checked 1/4 Partitions, Violations =    0
Checked 2/4 Partitions, Violations =    0
Checked 3/4 Partitions, Violations =    0
Checked 4/4 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      55

[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   80  Alloctr   87  Proc 2694 

Total Wire Length =                    36857 micron
Total Number of Contacts =             18348
Total Number of Wires =                19714
Total Number of PtConns =              1737
Total Number of Routed Wires =       19714
Total Routed Wire Length =           36730 micron
Total Number of Routed Contacts =       18348
        Layer                 M1 :        219 micron
        Layer                 M2 :       7592 micron
        Layer                 M3 :      11022 micron
        Layer                 M4 :       8483 micron
        Layer                 M5 :       5858 micron
        Layer                 M6 :       2779 micron
        Layer                 M7 :        773 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         43
        Via     VIA78SQ(rot)_1x2 :          5
        Via     VIA67SQ(rot)_1x2 :         97
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          1
        Via          VIA56SQ_2x1 :        327
        Via     VIA56SQ(rot)_1x2 :         24
        Via        VIA56SQ_C_1x2 :          1
        Via     VIA45SQ(rot)_1x2 :        877
        Via          VIA45SQ_2x1 :         72
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via            VIA34SQ_C :          1
        Via          VIA34SQ_2x1 :       2476
        Via     VIA34SQ(rot)_1x2 :        353
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          4
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :          2
        Via     VIA23SQ(rot)_1x2 :       5153
        Via          VIA23SQ_2x1 :       1589
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via        VIA23SQ_C_2x1 :          1
        Via        VIA23SQ_C_1x2 :         20
        Via   VIA23SQ_C(rot)_2x1 :         63
        Via            VIA12SQ_C :        372
        Via       VIA12SQ_C(rot) :         78
        Via              VIA12SQ :          3
        Via         VIA12SQ(rot) :          1
        Via     VIA12SQ(rot)_1x2 :       2141
        Via          VIA12SQ_2x1 :       3694
        Via          VIA12SQ_1x2 :          8
        Via     VIA12SQ(rot)_2x1 :         36
        Via        VIA12SQ_C_1x2 :        329
        Via   VIA12SQ_C(rot)_2x1 :        133
        Via   VIA12SQ_C(rot)_1x2 :         34
        Via        VIA12SQ_C_2x1 :        393

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.50% (17890 / 18348 vias)
 
    Layer VIA1       = 93.71% (6768   / 7222    vias)
        Weight 1     = 93.71% (6768    vias)
        Un-optimized =  6.29% (454     vias)
    Layer VIA2       = 99.97% (6835   / 6837    vias)
        Weight 1     = 99.97% (6835    vias)
        Un-optimized =  0.03% (2       vias)
    Layer VIA3       = 99.96% (2835   / 2836    vias)
        Weight 1     = 99.96% (2835    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 100.00% (951    / 951     vias)
        Weight 1     = 100.00% (951     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
        Weight 1     = 99.72% (352     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.50% (17890 / 18348 vias)
 
    Layer VIA1       = 93.71% (6768   / 7222    vias)
    Layer VIA2       = 99.97% (6835   / 6837    vias)
    Layer VIA3       = 99.96% (2835   / 2836    vias)
    Layer VIA4       = 100.00% (951    / 951     vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 97.50% (17890 / 18348 vias)
 
    Layer VIA1       = 93.71% (6768   / 7222    vias)
        Weight 1     = 93.71% (6768    vias)
        Un-optimized =  6.29% (454     vias)
    Layer VIA2       = 99.97% (6835   / 6837    vias)
        Weight 1     = 99.97% (6835    vias)
        Un-optimized =  0.03% (2       vias)
    Layer VIA3       = 99.96% (2835   / 2836    vias)
        Weight 1     = 99.96% (2835    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 100.00% (951    / 951     vias)
        Weight 1     = 100.00% (951     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 99.72% (352    / 353     vias)
        Weight 1     = 99.72% (352     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   80  Alloctr   87  Proc 2694 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 2016, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 0: non-uniform partition
Routed  1/17 Partitions, Violations =   0
Routed  2/17 Partitions, Violations =   0
Routed  3/17 Partitions, Violations =   0
Routed  4/17 Partitions, Violations =   0
Routed  5/17 Partitions, Violations =   0
Routed  6/17 Partitions, Violations =   0
Routed  7/17 Partitions, Violations =   0
Routed  8/17 Partitions, Violations =   0
Routed  9/17 Partitions, Violations =   0
Routed  10/17 Partitions, Violations =  0
Routed  11/17 Partitions, Violations =  0
Routed  12/17 Partitions, Violations =  0
Routed  13/17 Partitions, Violations =  0
Routed  14/17 Partitions, Violations =  0
Routed  15/17 Partitions, Violations =  0
Routed  16/17 Partitions, Violations =  0
Routed  17/17 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      55
        @@@@ Total number of instance ports with antenna violations =   0

        Internal Soft Spacing types : 55

[Iter 0] Elapsed real time: 0:00:05 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 0] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 0] Total (MB): Used   80  Alloctr   87  Proc 2694 

End DR iteration 0 with 17 parts

Start DR iteration 1: non-uniform partition
Routed  1/13 Partitions, Violations =   0
Routed  2/13 Partitions, Violations =   0
Routed  3/13 Partitions, Violations =   0
Routed  4/13 Partitions, Violations =   0
Routed  5/13 Partitions, Violations =   0
Routed  6/13 Partitions, Violations =   0
Routed  7/13 Partitions, Violations =   0
Routed  8/13 Partitions, Violations =   0
Routed  9/13 Partitions, Violations =   0
Routed  10/13 Partitions, Violations =  0
Routed  11/13 Partitions, Violations =  0
Routed  12/13 Partitions, Violations =  0
Routed  13/13 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      48
        @@@@ Total number of instance ports with antenna violations =   0

        Internal Soft Spacing types : 48

[Iter 1] Elapsed real time: 0:00:07 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Iter 1] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 1] Total (MB): Used   80  Alloctr   87  Proc 2694 

End DR iteration 1 with 13 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 fixable DRC


DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    36856 micron
Total Number of Contacts =             18346
Total Number of Wires =                19718
Total Number of PtConns =              1742
Total Number of Routed Wires =       19718
Total Routed Wire Length =           36729 micron
Total Number of Routed Contacts =       18346
        Layer                 M1 :        219 micron
        Layer                 M2 :       7594 micron
        Layer                 M3 :      11022 micron
        Layer                 M4 :       8483 micron
        Layer                 M5 :       5857 micron
        Layer                 M6 :       2777 micron
        Layer                 M7 :        773 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         43
        Via     VIA78SQ(rot)_1x2 :          5
        Via     VIA67SQ(rot)_1x2 :         97
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          3
        Via          VIA56SQ_2x1 :        323
        Via     VIA56SQ(rot)_1x2 :         24
        Via        VIA56SQ_C_1x2 :          1
        Via       VIA45SQ_C(rot) :          4
        Via     VIA45SQ(rot)_1x2 :        873
        Via          VIA45SQ_2x1 :         70
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via            VIA34SQ_C :         18
        Via          VIA34SQ_2x1 :       2465
        Via     VIA34SQ(rot)_1x2 :        351
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          3
        Via       VIA23SQ_C(rot) :         65
        Via     VIA23SQ(rot)_1x2 :       5107
        Via          VIA23SQ_2x1 :       1572
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via        VIA23SQ_C_2x1 :          1
        Via        VIA23SQ_C_1x2 :         20
        Via   VIA23SQ_C(rot)_2x1 :         63
        Via            VIA12SQ_C :        409
        Via       VIA12SQ_C(rot) :         85
        Via              VIA12SQ :          3
        Via         VIA12SQ(rot) :          1
        Via     VIA12SQ(rot)_1x2 :       2128
        Via          VIA12SQ_2x1 :       3665
        Via          VIA12SQ_1x2 :          8
        Via     VIA12SQ(rot)_2x1 :         36
        Via        VIA12SQ_C_1x2 :        328
        Via   VIA12SQ_C(rot)_2x1 :        133
        Via   VIA12SQ_C(rot)_1x2 :         34
        Via        VIA12SQ_C_2x1 :        392

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 96.79% (17758 / 18346 vias)
 
    Layer VIA1       = 93.10% (6724   / 7222    vias)
        Weight 1     = 93.10% (6724    vias)
        Un-optimized =  6.90% (498     vias)
    Layer VIA2       = 99.05% (6772   / 6837    vias)
        Weight 1     = 99.05% (6772    vias)
        Un-optimized =  0.95% (65      vias)
    Layer VIA3       = 99.37% (2820   / 2838    vias)
        Weight 1     = 99.37% (2820    vias)
        Un-optimized =  0.63% (18      vias)
    Layer VIA4       = 99.58% (945    / 949     vias)
        Weight 1     = 99.58% (945     vias)
        Un-optimized =  0.42% (4       vias)
    Layer VIA5       = 99.15% (348    / 351     vias)
        Weight 1     = 99.15% (348     vias)
        Un-optimized =  0.85% (3       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 96.79% (17758 / 18346 vias)
 
    Layer VIA1       = 93.10% (6724   / 7222    vias)
    Layer VIA2       = 99.05% (6772   / 6837    vias)
    Layer VIA3       = 99.37% (2820   / 2838    vias)
    Layer VIA4       = 99.58% (945    / 949     vias)
    Layer VIA5       = 99.15% (348    / 351     vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 96.79% (17758 / 18346 vias)
 
    Layer VIA1       = 93.10% (6724   / 7222    vias)
        Weight 1     = 93.10% (6724    vias)
        Un-optimized =  6.90% (498     vias)
    Layer VIA2       = 99.05% (6772   / 6837    vias)
        Weight 1     = 99.05% (6772    vias)
        Un-optimized =  0.95% (65      vias)
    Layer VIA3       = 99.37% (2820   / 2838    vias)
        Weight 1     = 99.37% (2820    vias)
        Un-optimized =  0.63% (18      vias)
    Layer VIA4       = 99.58% (945    / 949     vias)
        Weight 1     = 99.58% (945     vias)
        Un-optimized =  0.42% (4       vias)
    Layer VIA5       = 99.15% (348    / 351     vias)
        Weight 1     = 99.15% (348     vias)
        Un-optimized =  0.85% (3       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        false               
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   72  Alloctr   79  Proc 2694 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12SQ_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA23SQ_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23SQ_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR1_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR1_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR2_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR2_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23LG_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23LG_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23SQ    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23SQ(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR1    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR1(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR2    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR2(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23LG    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23LG(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA34SQ_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34SQ_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR1_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR1_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR2_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR2_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34LG_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34LG_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34SQ    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34SQ(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR1    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR1(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR2    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR2(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34LG    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34LG(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA45SQ_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45SQ_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR1_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR1_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR2_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR2_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45LG_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45LG_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45SQ    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45SQ(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR1    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR1(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR2    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR2(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45LG    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45LG(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA56SQ_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56SQ_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA67SQ_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67SQ_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR1_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR1_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR2_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR2_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67LG_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67LG_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67SQ    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67SQ(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR1    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR1(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR2    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR2(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67LG    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67LG(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA78SQ_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78SQ_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR1_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR1_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR2_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR2_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78LG_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78LG_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78SQ    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78SQ(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR1    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR1(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR2    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR2(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78LG    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78LG(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA89_C    -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

     VIA89_C(r) -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

       VIA89    -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

       VIA89(r) -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

     VIA9RDL    -> VIA9RDL_2x1    VIA9RDL_1x2   



        There were 60 out of 7230 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Technology Processing] Total (MB): Used   73  Alloctr   80  Proc 2694 

Begin Redundant via insertion ...

Routed  1/9 Partitions, Violations =    0
Routed  2/9 Partitions, Violations =    0
Routed  3/9 Partitions, Violations =    0
Routed  4/9 Partitions, Violations =    0
Routed  5/9 Partitions, Violations =    0
Routed  6/9 Partitions, Violations =    0
Routed  7/9 Partitions, Violations =    0
Routed  8/9 Partitions, Violations =    0
Routed  9/9 Partitions, Violations =    0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    36855 micron
Total Number of Contacts =             18346
Total Number of Wires =                19718
Total Number of PtConns =              1735
Total Number of Routed Wires =       19718
Total Routed Wire Length =           36729 micron
Total Number of Routed Contacts =       18346
        Layer                 M1 :        219 micron
        Layer                 M2 :       7594 micron
        Layer                 M3 :      11022 micron
        Layer                 M4 :       8483 micron
        Layer                 M5 :       5856 micron
        Layer                 M6 :       2777 micron
        Layer                 M7 :        773 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         43
        Via     VIA78SQ(rot)_1x2 :          5
        Via     VIA67SQ(rot)_1x2 :         97
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          1
        Via          VIA56SQ_2x1 :        325
        Via     VIA56SQ(rot)_1x2 :         24
        Via        VIA56SQ_C_1x2 :          1
        Via     VIA45SQ(rot)_1x2 :        876
        Via          VIA45SQ_2x1 :         71
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via          VIA34SQ_2x1 :       2478
        Via     VIA34SQ(rot)_1x2 :        356
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          3
        Via       VIA23SQ_C(rot) :          3
        Via     VIA23SQ(rot)_1x2 :       5155
        Via          VIA23SQ_2x1 :       1584
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via        VIA23SQ_C_2x1 :          1
        Via        VIA23SQ_C_1x2 :         21
        Via   VIA23SQ_C(rot)_2x1 :         64
        Via            VIA12SQ_C :        372
        Via       VIA12SQ_C(rot) :         78
        Via              VIA12SQ :          3
        Via         VIA12SQ(rot) :          1
        Via     VIA12SQ(rot)_1x2 :       2139
        Via          VIA12SQ_2x1 :       3695
        Via          VIA12SQ_1x2 :          8
        Via     VIA12SQ(rot)_2x1 :         36
        Via        VIA12SQ_C_1x2 :        329
        Via   VIA12SQ_C(rot)_2x1 :        133
        Via   VIA12SQ_C(rot)_1x2 :         34
        Via        VIA12SQ_C_2x1 :        394

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.50% (17888 / 18346 vias)
 
    Layer VIA1       = 93.71% (6768   / 7222    vias)
        Weight 1     = 93.71% (6768    vias)
        Un-optimized =  6.29% (454     vias)
    Layer VIA2       = 99.96% (6834   / 6837    vias)
        Weight 1     = 99.96% (6834    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 100.00% (2838   / 2838    vias)
        Weight 1     = 100.00% (2838    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (949    / 949     vias)
        Weight 1     = 100.00% (949     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 99.72% (350    / 351     vias)
        Weight 1     = 99.72% (350     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.50% (17888 / 18346 vias)
 
    Layer VIA1       = 93.71% (6768   / 7222    vias)
    Layer VIA2       = 99.96% (6834   / 6837    vias)
    Layer VIA3       = 100.00% (2838   / 2838    vias)
    Layer VIA4       = 100.00% (949    / 949     vias)
    Layer VIA5       = 99.72% (350    / 351     vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 97.50% (17888 / 18346 vias)
 
    Layer VIA1       = 93.71% (6768   / 7222    vias)
        Weight 1     = 93.71% (6768    vias)
        Un-optimized =  6.29% (454     vias)
    Layer VIA2       = 99.96% (6834   / 6837    vias)
        Weight 1     = 99.96% (6834    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 100.00% (2838   / 2838    vias)
        Weight 1     = 100.00% (2838    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (949    / 949     vias)
        Weight 1     = 100.00% (949     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 99.72% (350    / 351     vias)
        Weight 1     = 99.72% (350     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:00:01 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[RedundantVia] Stage (MB): Used   15  Alloctr   15  Proc    0 
[RedundantVia] Total (MB): Used   81  Alloctr   88  Proc 2694 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:08 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Dr init] Stage (MB): Used   17  Alloctr   17  Proc    0 
[Dr init] Total (MB): Used   81  Alloctr   88  Proc 2694 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 2016, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 1] Elapsed real time: 0:00:09 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 1] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 1] Total (MB): Used   89  Alloctr   96  Proc 2694 

End DR iteration 1 with 0 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:09 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DR] Stage (MB): Used   10  Alloctr   10  Proc    0 
[DR] Total (MB): Used   75  Alloctr   81  Proc 2694 

Nets that have been changed:
Net 1 = test_pe_comp/test_shifter/n156
Net 2 = test_pe_comp/test_shifter/n160
Net 3 = clk_G1B4I1
Net 4 = n109
Net 5 = n23
Net 6 = n25
Net 7 = n29
Net 8 = n32
Net 9 = n33
Net 10 = test_pe_comp/n309
Net 11 = n54
Net 12 = n179
Net 13 = n166
Net 14 = n110
Net 15 = n204
Net 16 = op_a_reg[13]
Net 17 = op_a_reg[12]
Net 18 = test_opt_reg_a/SNPS_LOGIC0
Net 19 = data1[0]
Net 20 = op_b_reg[11]
Net 21 = op_b_reg[8]
Net 22 = test_opt_reg_file/SNPS_LOGIC0
Net 23 = test_opt_reg_file/data_in_reg_next[9]
Net 24 = op_b_val[8]
Net 25 = test_pe_comp/n331
Net 26 = op_c_reg[9]
Net 27 = test_pe_comp/n334
Net 28 = test_pe_comp/n32
Net 29 = test_pe_comp/n21
Net 30 = test_pe_comp/n16
Net 31 = test_pe_comp/n338
Net 32 = test_pe_comp/n342
Net 33 = test_pe_comp/n107
Net 34 = test_pe_comp/n98
Net 35 = test_pe_comp/n95
Net 36 = test_pe_comp/n92
Net 37 = test_pe_comp/n89
Net 38 = test_pe_comp/n91
Net 39 = test_pe_comp/n86
Net 40 = test_pe_comp/n88
Net 41 = test_pe_comp/n85
Net 42 = test_pe_comp/n82
Net 43 = test_pe_comp/test_mult_add/n789
Net 44 = test_pe_comp/n148
Net 45 = test_pe_comp/n212
Net 46 = test_pe_comp/n206
Net 47 = test_pe_comp/n204
Net 48 = test_pe_comp/n203
Net 49 = test_pe_comp/n196
Net 50 = test_pe_comp/n188
Net 51 = test_pe_comp/n186
Net 52 = test_pe_comp/n252
Net 53 = test_pe_comp/n244
Net 54 = test_pe_comp/n236
Net 55 = test_pe_comp/n278
Net 56 = test_pe_comp/n270
Net 57 = test_pe_comp/n268
Net 58 = test_pe_comp/n261
Net 59 = test_pe_comp/GEN_ADD[0].full_add/n9
Net 60 = test_pe_comp/GEN_ADD[0].full_add/n8
Net 61 = test_pe_comp/GEN_ADD[0].full_add/n7
Net 62 = test_pe_comp/GEN_ADD[0].full_add/n6
Net 63 = test_pe_comp/GEN_ADD[0].full_add/n5
Net 64 = test_pe_comp/GEN_ADD[0].full_add/n4
Net 65 = test_pe_comp/GEN_ADD[0].full_add/n3
Net 66 = test_pe_comp/GEN_ADD[1].full_add/n6
Net 67 = test_pe_comp/GEN_ADD[1].full_add/n5
Net 68 = test_pe_comp/GEN_ADD[0].full_add/n15
Net 69 = test_pe_comp/GEN_ADD[0].full_add/n14
Net 70 = test_pe_comp/GEN_ADD[0].full_add/n13
Net 71 = test_pe_comp/GEN_ADD[0].full_add/n12
Net 72 = test_pe_comp/GEN_ADD[0].full_add/n11
Net 73 = test_pe_comp/GEN_ADD[0].full_add/n10
Net 74 = test_pe_comp/test_mult_add/n7
Net 75 = test_pe_comp/GEN_ADD[1].full_add/n8
Net 76 = test_pe_comp/GEN_ADD[1].full_add/n7
Net 77 = test_pe_comp/n3
Net 78 = test_pe_comp/test_mult_add/n10
Net 79 = test_pe_comp/test_mult_add/n71
Net 80 = test_pe_comp/test_mult_add/n50
Net 81 = test_pe_comp/test_mult_add/n64
Net 82 = op_b[10]
Net 83 = op_b[11]
Net 84 = test_pe_comp/test_mult_add/n156
Net 85 = test_pe_comp/test_mult_add/n144
Net 86 = test_pe_comp/test_mult_add/n188
Net 87 = test_pe_comp/test_mult_add/n171
Net 88 = test_pe_comp/test_mult_add/n198
Net 89 = test_pe_comp/test_mult_add/n218
Net 90 = test_pe_comp/test_mult_add/n214
Net 91 = test_pe_comp/test_mult_add/n268
Net 92 = test_pe_comp/test_mult_add/n269
Net 93 = test_pe_comp/test_mult_add/n248
Net 94 = test_pe_comp/test_mult_add/n335
Net 95 = test_pe_comp/test_mult_add/n333
Net 96 = test_pe_comp/test_mult_add/n448
Net 97 = test_pe_comp/test_mult_add/n480
Net 98 = test_pe_comp/test_mult_add/n531
Net 99 = test_pe_comp/test_mult_add/n557
Net 100 = op_c[5]
.... and 42 other nets
Total number of changed nets = 142 (out of 2016)

[DR: Done] Elapsed real time: 0:00:09 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   67  Alloctr   73  Proc 2694 
[ECO: DR] Elapsed real time: 0:00:11 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[ECO: DR] Stage (MB): Used   62  Alloctr   68  Proc    0 
[ECO: DR] Total (MB): Used   67  Alloctr   73  Proc 2694 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    36855 micron
Total Number of Contacts =             18346
Total Number of Wires =                19718
Total Number of PtConns =              1735
Total Number of Routed Wires =       19718
Total Routed Wire Length =           36729 micron
Total Number of Routed Contacts =       18346
        Layer                 M1 :        219 micron
        Layer                 M2 :       7594 micron
        Layer                 M3 :      11022 micron
        Layer                 M4 :       8483 micron
        Layer                 M5 :       5856 micron
        Layer                 M6 :       2777 micron
        Layer                 M7 :        773 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         43
        Via     VIA78SQ(rot)_1x2 :          5
        Via     VIA67SQ(rot)_1x2 :         97
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          1
        Via          VIA56SQ_2x1 :        325
        Via     VIA56SQ(rot)_1x2 :         24
        Via        VIA56SQ_C_1x2 :          1
        Via     VIA45SQ(rot)_1x2 :        876
        Via          VIA45SQ_2x1 :         71
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via          VIA34SQ_2x1 :       2478
        Via     VIA34SQ(rot)_1x2 :        356
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          3
        Via       VIA23SQ_C(rot) :          3
        Via     VIA23SQ(rot)_1x2 :       5155
        Via          VIA23SQ_2x1 :       1584
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via        VIA23SQ_C_2x1 :          1
        Via        VIA23SQ_C_1x2 :         21
        Via   VIA23SQ_C(rot)_2x1 :         64
        Via            VIA12SQ_C :        372
        Via       VIA12SQ_C(rot) :         78
        Via              VIA12SQ :          3
        Via         VIA12SQ(rot) :          1
        Via     VIA12SQ(rot)_1x2 :       2139
        Via          VIA12SQ_2x1 :       3695
        Via          VIA12SQ_1x2 :          8
        Via     VIA12SQ(rot)_2x1 :         36
        Via        VIA12SQ_C_1x2 :        329
        Via   VIA12SQ_C(rot)_2x1 :        133
        Via   VIA12SQ_C(rot)_1x2 :         34
        Via        VIA12SQ_C_2x1 :        394

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.50% (17888 / 18346 vias)
 
    Layer VIA1       = 93.71% (6768   / 7222    vias)
        Weight 1     = 93.71% (6768    vias)
        Un-optimized =  6.29% (454     vias)
    Layer VIA2       = 99.96% (6834   / 6837    vias)
        Weight 1     = 99.96% (6834    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 100.00% (2838   / 2838    vias)
        Weight 1     = 100.00% (2838    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (949    / 949     vias)
        Weight 1     = 100.00% (949     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 99.72% (350    / 351     vias)
        Weight 1     = 99.72% (350     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.50% (17888 / 18346 vias)
 
    Layer VIA1       = 93.71% (6768   / 7222    vias)
    Layer VIA2       = 99.96% (6834   / 6837    vias)
    Layer VIA3       = 100.00% (2838   / 2838    vias)
    Layer VIA4       = 100.00% (949    / 949     vias)
    Layer VIA5       = 99.72% (350    / 351     vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 97.50% (17888 / 18346 vias)
 
    Layer VIA1       = 93.71% (6768   / 7222    vias)
        Weight 1     = 93.71% (6768    vias)
        Un-optimized =  6.29% (454     vias)
    Layer VIA2       = 99.96% (6834   / 6837    vias)
        Weight 1     = 99.96% (6834    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 100.00% (2838   / 2838    vias)
        Weight 1     = 100.00% (2838    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (949    / 949     vias)
        Weight 1     = 100.00% (949     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 99.72% (350    / 351     vias)
        Weight 1     = 99.72% (350     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 

Total number of nets = 2016
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    36855 micron
Total Number of Contacts =             18346
Total Number of Wires =                19718
Total Number of PtConns =              1735
Total Number of Routed Wires =       19718
Total Routed Wire Length =           36729 micron
Total Number of Routed Contacts =       18346
        Layer                 M1 :        219 micron
        Layer                 M2 :       7594 micron
        Layer                 M3 :      11022 micron
        Layer                 M4 :       8483 micron
        Layer                 M5 :       5856 micron
        Layer                 M6 :       2777 micron
        Layer                 M7 :        773 micron
        Layer                 M8 :        130 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         43
        Via     VIA78SQ(rot)_1x2 :          5
        Via     VIA67SQ(rot)_1x2 :         97
        Via          VIA67SQ_2x1 :          4
        Via            VIA56SQ_C :          1
        Via          VIA56SQ_2x1 :        325
        Via     VIA56SQ(rot)_1x2 :         24
        Via        VIA56SQ_C_1x2 :          1
        Via     VIA45SQ(rot)_1x2 :        876
        Via          VIA45SQ_2x1 :         71
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via   VIA45SQ_C(rot)_1x2 :          1
        Via          VIA34SQ_2x1 :       2478
        Via     VIA34SQ(rot)_1x2 :        356
        Via     VIA34SQ(rot)_2x1 :          1
        Via        VIA34SQ_C_1x2 :          3
        Via       VIA23SQ_C(rot) :          3
        Via     VIA23SQ(rot)_1x2 :       5155
        Via          VIA23SQ_2x1 :       1584
        Via   VIA23SQ_C(rot)_1x2 :          9
        Via        VIA23SQ_C_2x1 :          1
        Via        VIA23SQ_C_1x2 :         21
        Via   VIA23SQ_C(rot)_2x1 :         64
        Via            VIA12SQ_C :        372
        Via       VIA12SQ_C(rot) :         78
        Via              VIA12SQ :          3
        Via         VIA12SQ(rot) :          1
        Via     VIA12SQ(rot)_1x2 :       2139
        Via          VIA12SQ_2x1 :       3695
        Via          VIA12SQ_1x2 :          8
        Via     VIA12SQ(rot)_2x1 :         36
        Via        VIA12SQ_C_1x2 :        329
        Via   VIA12SQ_C(rot)_2x1 :        133
        Via   VIA12SQ_C(rot)_1x2 :         34
        Via        VIA12SQ_C_2x1 :        394

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.50% (17888 / 18346 vias)
 
    Layer VIA1       = 93.71% (6768   / 7222    vias)
        Weight 1     = 93.71% (6768    vias)
        Un-optimized =  6.29% (454     vias)
    Layer VIA2       = 99.96% (6834   / 6837    vias)
        Weight 1     = 99.96% (6834    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 100.00% (2838   / 2838    vias)
        Weight 1     = 100.00% (2838    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (949    / 949     vias)
        Weight 1     = 100.00% (949     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 99.72% (350    / 351     vias)
        Weight 1     = 99.72% (350     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.50% (17888 / 18346 vias)
 
    Layer VIA1       = 93.71% (6768   / 7222    vias)
    Layer VIA2       = 99.96% (6834   / 6837    vias)
    Layer VIA3       = 100.00% (2838   / 2838    vias)
    Layer VIA4       = 100.00% (949    / 949     vias)
    Layer VIA5       = 99.72% (350    / 351     vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
 
  The optimized via conversion rate based on total routed via count = 97.50% (17888 / 18346 vias)
 
    Layer VIA1       = 93.71% (6768   / 7222    vias)
        Weight 1     = 93.71% (6768    vias)
        Un-optimized =  6.29% (454     vias)
    Layer VIA2       = 99.96% (6834   / 6837    vias)
        Weight 1     = 99.96% (6834    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 100.00% (2838   / 2838    vias)
        Weight 1     = 100.00% (2838    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (949    / 949     vias)
        Weight 1     = 100.00% (949     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 99.72% (350    / 351     vias)
        Weight 1     = 99.72% (350     vias)
        Un-optimized =  0.28% (1       vias)
    Layer VIA6       = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (48     / 48      vias)
        Weight 1     = 100.00% (48      vias)
        Un-optimized =  0.00% (0       vias)
 
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 142 nets
[ECO: End] Elapsed real time: 0:00:11 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    4  Alloctr    5  Proc 2694 
Information: RC extraction has been freed. (PSYN-503)
Information: connected 0 power ports and 0 ground ports
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/milkyway/saed32_io_wb. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/sram/milkyway/SRAM32NM. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/sram_lp/milkyway/saed32sram_lp. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)
Information: Loading local_link_library attribute {saed32hvt_ss0p95v125c.db, saed32rvt_ss0p95v125c.db, saed32lvt_ss0p95v125c.db}. (MWDC-290)

  Linking design 'test_pe'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (22 designs)              test_pe.CEL, etc
  saed32hvt_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db
  saed32rvt_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db
  saed32lvt_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db
  saed32sram_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db
  saed32io_wb_ss0p95v125c_2p25v (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db
  dw_foundation.sldb (library)
                              /cad/synopsys/icc/M-2016.12-SP2/libraries/syn/dw_foundation.sldb

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Warning: Layer M3 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Warning: Layer M7 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Floorplan loading succeeded.
Warning: physcell 'xofiller!SHFILL1_RVT!76' is of the wrong type. (UID-119)
Warning: physcell 'xofiller!SHFILL1_RVT!83' is of the wrong type. (UID-119)
Warning: physcell 'xofiller!SHFILL3_RVT!75' is of the wrong type. (UID-119)
Warning: physcell 'xofiller!SHFILL3_RVT!40' is of the wrong type. (UID-119)
Warning: physcell 'xofiller!SHFILL3_RVT!25' is of the wrong type. (UID-119)
Warning: physcell 'xofiller!SHFILL3_RVT!111' is of the wrong type. (UID-119)
Warning: physcell 'xofiller!SHFILL3_RVT!18' is of the wrong type. (UID-119)
Warning: physcell 'xofiller!SHFILL3_RVT!107' is of the wrong type. (UID-119)
Warning: physcell 'xofiller!SHFILL3_RVT!99' is of the wrong type. (UID-119)
Warning: physcell 'xofiller!SHFILL3_RVT!22' is of the wrong type. (UID-119)
Warning: ...293 additional objects are of the wrong type. (UID-119)
Warning: Ignoring 303 out of 2057 objects in collection '_sel6753' because they are not of type cell. (UID-445)
Removing port 'read_data[30]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[31]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[22]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[23]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[24]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[25]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[26]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[27]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[28]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[29]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[14]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[15]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[16]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[17]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[18]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[19]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[20]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[21]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[6]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[7]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[8]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[9]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[10]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[11]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[12]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[13]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[1]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[2]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[3]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[4]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[5]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[24]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[25]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[26]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[27]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[28]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[29]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[30]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[31]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[16]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[17]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[18]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[19]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[20]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[21]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[22]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[23]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[30]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[31]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[22]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[23]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[24]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[25]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[26]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[27]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[28]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[29]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[14]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[15]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[16]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[17]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[18]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[19]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[20]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[21]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[8]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[9]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[10]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[11]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[12]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[13]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[24]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[25]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[26]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[27]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[28]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[29]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[30]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[31]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[16]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[17]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[18]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[19]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[20]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[21]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[22]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[23]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[8]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[9]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[10]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[11]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[12]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[13]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[14]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[15]' from design 'test_lut_DataWidth1_0'
Removing port 'carry_out[0]' from design 'test_pe_comp_unq1_0'
Removing port 'op_code[7]' from design 'test_pe_comp_unq1_0'
Design has 0 tie high net(s):


Design has 10 tie low net(s):

  net test_opt_reg_file/SNPS_LOGIC0 connects with following port(s) or pin(s):
      test_opt_reg_file/data_in_reg_reg[0][15]/SI
      test_opt_reg_file/data_in_reg_reg[0][11]/SI
      test_opt_reg_file/data_in_reg_reg[0][12]/SE
      test_opt_reg_file/data_in_reg_reg[0][12]/SI
      test_opt_reg_file/data_in_reg_reg[0][13]/SE
      test_opt_reg_file/data_in_reg_reg[0][13]/SI
      test_opt_reg_file/data_in_reg_reg[0][14]/SE
      test_opt_reg_file/data_in_reg_reg[0][14]/SI
      test_opt_reg_file/data_in_reg_reg[0][15]/SE
      test_opt_reg_file/data_in_reg_reg[0][7]/SI
      test_opt_reg_file/data_in_reg_reg[0][8]/SE
      test_opt_reg_file/data_in_reg_reg[0][8]/SI
      test_opt_reg_file/data_in_reg_reg[0][9]/SE
      test_opt_reg_file/data_in_reg_reg[0][9]/SI
      test_opt_reg_file/data_in_reg_reg[0][10]/SE
      test_opt_reg_file/data_in_reg_reg[0][10]/SI
      test_opt_reg_file/data_in_reg_reg[0][11]/SE
      test_opt_reg_file/data_in_reg_reg[0][3]/SI
      test_opt_reg_file/data_in_reg_reg[0][4]/SE
      test_opt_reg_file/data_in_reg_reg[0][4]/SI
      test_opt_reg_file/data_in_reg_reg[0][5]/SE
      test_opt_reg_file/data_in_reg_reg[0][5]/SI
      test_opt_reg_file/data_in_reg_reg[0][6]/SE
      test_opt_reg_file/data_in_reg_reg[0][6]/SI
      test_opt_reg_file/data_in_reg_reg[0][7]/SE
      test_opt_reg_file/clk_gate_data_in_reg_reg[0]/TE
      test_opt_reg_file/data_in_reg_reg[0][0]/SE
      test_opt_reg_file/data_in_reg_reg[0][0]/SI
      test_opt_reg_file/data_in_reg_reg[0][1]/SE
      test_opt_reg_file/data_in_reg_reg[0][1]/SI
      test_opt_reg_file/data_in_reg_reg[0][2]/SE
      test_opt_reg_file/data_in_reg_reg[0][2]/SI
      test_opt_reg_file/data_in_reg_reg[0][3]/SE

  net test_opt_reg_a/SNPS_LOGIC0 connects with following port(s) or pin(s):
      test_opt_reg_a/data_in_reg_reg[15]/SI
      test_opt_reg_a/data_in_reg_reg[11]/SI
      test_opt_reg_a/data_in_reg_reg[12]/SE
      test_opt_reg_a/data_in_reg_reg[12]/SI
      test_opt_reg_a/data_in_reg_reg[13]/SE
      test_opt_reg_a/data_in_reg_reg[13]/SI
      test_opt_reg_a/data_in_reg_reg[14]/SE
      test_opt_reg_a/data_in_reg_reg[14]/SI
      test_opt_reg_a/data_in_reg_reg[15]/SE
      test_opt_reg_a/data_in_reg_reg[7]/SI
      test_opt_reg_a/data_in_reg_reg[8]/SE
      test_opt_reg_a/data_in_reg_reg[8]/SI
      test_opt_reg_a/data_in_reg_reg[9]/SE
      test_opt_reg_a/data_in_reg_reg[9]/SI
      test_opt_reg_a/data_in_reg_reg[10]/SE
      test_opt_reg_a/data_in_reg_reg[10]/SI
      test_opt_reg_a/data_in_reg_reg[11]/SE
      test_opt_reg_a/data_in_reg_reg[3]/SI
      test_opt_reg_a/data_in_reg_reg[4]/SE
      test_opt_reg_a/data_in_reg_reg[4]/SI
      test_opt_reg_a/data_in_reg_reg[5]/SE
      test_opt_reg_a/data_in_reg_reg[5]/SI
      test_opt_reg_a/data_in_reg_reg[6]/SE
      test_opt_reg_a/data_in_reg_reg[6]/SI
      test_opt_reg_a/data_in_reg_reg[7]/SE
      test_opt_reg_a/clk_gate_data_in_reg_reg/TE
      test_opt_reg_a/data_in_reg_reg[0]/SE
      test_opt_reg_a/data_in_reg_reg[0]/SI
      test_opt_reg_a/data_in_reg_reg[1]/SE
      test_opt_reg_a/data_in_reg_reg[1]/SI
      test_opt_reg_a/data_in_reg_reg[2]/SE
      test_opt_reg_a/data_in_reg_reg[2]/SI
      test_opt_reg_a/data_in_reg_reg[3]/SE

  net test_opt_reg_c/SNPS_LOGIC0 connects with following port(s) or pin(s):
      test_opt_reg_c/data_in_reg_reg[15]/SI
      test_opt_reg_c/data_in_reg_reg[11]/SI
      test_opt_reg_c/data_in_reg_reg[12]/SE
      test_opt_reg_c/data_in_reg_reg[12]/SI
      test_opt_reg_c/data_in_reg_reg[13]/SE
      test_opt_reg_c/data_in_reg_reg[13]/SI
      test_opt_reg_c/data_in_reg_reg[14]/SE
      test_opt_reg_c/data_in_reg_reg[14]/SI
      test_opt_reg_c/data_in_reg_reg[15]/SE
      test_opt_reg_c/data_in_reg_reg[7]/SI
      test_opt_reg_c/data_in_reg_reg[8]/SE
      test_opt_reg_c/data_in_reg_reg[8]/SI
      test_opt_reg_c/data_in_reg_reg[9]/SE
      test_opt_reg_c/data_in_reg_reg[9]/SI
      test_opt_reg_c/data_in_reg_reg[10]/SE
      test_opt_reg_c/data_in_reg_reg[10]/SI
      test_opt_reg_c/data_in_reg_reg[11]/SE
      test_opt_reg_c/data_in_reg_reg[3]/SI
      test_opt_reg_c/data_in_reg_reg[4]/SE
      test_opt_reg_c/data_in_reg_reg[4]/SI
      test_opt_reg_c/data_in_reg_reg[5]/SE
      test_opt_reg_c/data_in_reg_reg[5]/SI
      test_opt_reg_c/data_in_reg_reg[6]/SE
      test_opt_reg_c/data_in_reg_reg[6]/SI
      test_opt_reg_c/data_in_reg_reg[7]/SE
      test_opt_reg_c/clk_gate_data_in_reg_reg/TE
      test_opt_reg_c/data_in_reg_reg[0]/SE
      test_opt_reg_c/data_in_reg_reg[0]/SI
      test_opt_reg_c/data_in_reg_reg[1]/SE
      test_opt_reg_c/data_in_reg_reg[1]/SI
      test_opt_reg_c/data_in_reg_reg[2]/SE
      test_opt_reg_c/data_in_reg_reg[2]/SI
      test_opt_reg_c/data_in_reg_reg[3]/SE

  net test_debug_data/SNPS_LOGIC0 connects with following port(s) or pin(s):
      test_debug_data/debug_val_reg[15]/SI
      test_debug_data/debug_val_reg[11]/SI
      test_debug_data/debug_val_reg[12]/SE
      test_debug_data/debug_val_reg[12]/SI
      test_debug_data/debug_val_reg[13]/SE
      test_debug_data/debug_val_reg[13]/SI
      test_debug_data/debug_val_reg[14]/SE
      test_debug_data/debug_val_reg[14]/SI
      test_debug_data/debug_val_reg[15]/SE
      test_debug_data/debug_val_reg[7]/SI
      test_debug_data/debug_val_reg[8]/SE
      test_debug_data/debug_val_reg[8]/SI
      test_debug_data/debug_val_reg[9]/SE
      test_debug_data/debug_val_reg[9]/SI
      test_debug_data/debug_val_reg[10]/SE
      test_debug_data/debug_val_reg[10]/SI
      test_debug_data/debug_val_reg[11]/SE
      test_debug_data/debug_val_reg[3]/SI
      test_debug_data/debug_val_reg[4]/SE
      test_debug_data/debug_val_reg[4]/SI
      test_debug_data/debug_val_reg[5]/SE
      test_debug_data/debug_val_reg[5]/SI
      test_debug_data/debug_val_reg[6]/SE
      test_debug_data/debug_val_reg[6]/SI
      test_debug_data/debug_val_reg[7]/SE
      test_debug_data/clk_gate_debug_val_reg/TE
      test_debug_data/debug_val_reg[0]/SE
      test_debug_data/debug_val_reg[0]/SI
      test_debug_data/debug_val_reg[1]/SE
      test_debug_data/debug_val_reg[1]/SI
      test_debug_data/debug_val_reg[2]/SE
      test_debug_data/debug_val_reg[2]/SI
      test_debug_data/debug_val_reg[3]/SE

  net test_lut/SNPS_LOGIC0 connects with following port(s) or pin(s):
      test_lut/GEN_LUT[0].lut_reg[7]/SI
      test_lut/GEN_LUT[0].lut_reg[3]/SI
      test_lut/GEN_LUT[0].lut_reg[4]/SE
      test_lut/GEN_LUT[0].lut_reg[4]/SI
      test_lut/GEN_LUT[0].lut_reg[5]/SE
      test_lut/GEN_LUT[0].lut_reg[5]/SI
      test_lut/GEN_LUT[0].lut_reg[6]/SE
      test_lut/GEN_LUT[0].lut_reg[6]/SI
      test_lut/GEN_LUT[0].lut_reg[7]/SE
      test_lut/clk_gate_GEN_LUT[0].lut_reg/TE
      test_lut/GEN_LUT[0].lut_reg[0]/SE
      test_lut/GEN_LUT[0].lut_reg[0]/SI
      test_lut/GEN_LUT[0].lut_reg[1]/SE
      test_lut/GEN_LUT[0].lut_reg[1]/SI
      test_lut/GEN_LUT[0].lut_reg[2]/SE
      test_lut/GEN_LUT[0].lut_reg[2]/SI
      test_lut/GEN_LUT[0].lut_reg[3]/SE

  net SNPS_LOGIC0 connects with following port(s) or pin(s):
      op_code_reg[15]/SE
      op_code_reg[15]/SI
      op_code_reg[11]/SE
      op_code_reg[11]/SI
      op_code_reg[12]/SE
      op_code_reg[12]/SI
      op_code_reg[13]/SE
      op_code_reg[13]/SI
      op_code_reg[14]/SE
      op_code_reg[14]/SI
      op_code_reg[7]/SE
      op_code_reg[7]/SI
      op_code_reg[8]/SE
      op_code_reg[8]/SI
      op_code_reg[9]/SE
      op_code_reg[9]/SI
      op_code_reg[10]/SE
      op_code_reg[10]/SI
      op_code_reg[3]/SE
      op_code_reg[3]/SI
      op_code_reg[4]/SE
      op_code_reg[4]/SI
      op_code_reg[5]/SE
      op_code_reg[5]/SI
      op_code_reg[6]/SE
      op_code_reg[6]/SI
      inp_code_reg[15]/SE
      inp_code_reg[15]/SI
      op_code_reg[0]/SE
      op_code_reg[0]/SI
      op_code_reg[1]/SE
      op_code_reg[1]/SI
      op_code_reg[2]/SE
      op_code_reg[2]/SI
      inp_code_reg[11]/SE
      inp_code_reg[11]/SI
      inp_code_reg[12]/SE
      inp_code_reg[12]/SI
      inp_code_reg[13]/SE
      inp_code_reg[13]/SI
      inp_code_reg[14]/SE
      inp_code_reg[14]/SI
      inp_code_reg[7]/SE
      inp_code_reg[7]/SI
      inp_code_reg[8]/SE
      inp_code_reg[8]/SI
      inp_code_reg[9]/SE
      inp_code_reg[9]/SI
      inp_code_reg[10]/SE
      inp_code_reg[10]/SI
      inp_code_reg[3]/SE
      inp_code_reg[3]/SI
      inp_code_reg[4]/SE
      inp_code_reg[4]/SI
      inp_code_reg[5]/SE
      inp_code_reg[5]/SI
      inp_code_reg[6]/SE
      inp_code_reg[6]/SI
      inp_code_reg[0]/SE
      inp_code_reg[0]/SI
      inp_code_reg[1]/SE
      inp_code_reg[1]/SI
      inp_code_reg[2]/SE
      inp_code_reg[2]/SI
      clk_gate_op_code_reg/TE

  net test_opt_reg_f/SNPS_LOGIC0 connects with following port(s) or pin(s):
      test_opt_reg_f/data_in_reg_reg[0]/SE
      test_opt_reg_f/data_in_reg_reg[0]/SI

  net test_opt_reg_e/SNPS_LOGIC0 connects with following port(s) or pin(s):
      test_opt_reg_e/data_in_reg_reg[0]/SE
      test_opt_reg_e/data_in_reg_reg[0]/SI

  net test_opt_reg_d/SNPS_LOGIC0 connects with following port(s) or pin(s):
      test_opt_reg_d/data_in_reg_reg[0]/SE
      test_opt_reg_d/data_in_reg_reg[0]/SI

  net test_debug_bit/SNPS_LOGIC0 connects with following port(s) or pin(s):
      test_debug_bit/debug_val_reg[0]/SE
      test_debug_bit/debug_val_reg[0]/SI



-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 2 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 3 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 4 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 5 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 6 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 7 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 8 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 9 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 10 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 11 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 12 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 13 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 14 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 15 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U436 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U432 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U428 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U424 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[13] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[12] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U348 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U420 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U416 C1 doesn't connect to any net.

ERROR : There are more errors than default Max Error Number 20.
** Total Floating ports are 20.
** Total Floating Nets are 0.
** Total SHORT Nets are 0.
** Total OPEN Nets are 0.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:00, CPU =    0:00:00
Update error cell ...
1
icc_shell> verify_lvs -max_error 200

-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 2 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 3 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 4 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 5 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 6 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 7 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 8 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 9 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 10 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 11 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 12 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 13 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 14 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 15 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U436 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U432 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U428 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U424 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[13] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[12] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U348 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U420 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U416 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U585 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U356 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U352 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U519 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U523 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U515 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U511 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U589 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U503 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U499 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U581 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[14] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[9] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[15] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U440 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U307 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U344 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U527 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U507 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U360 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U577 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U593 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U444 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U573 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][9] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U313 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U569 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[1] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U364 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U565 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U319 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U303 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U495 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U340 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U601 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U597 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U412 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U493 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][1] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U531 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U410 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][12] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U325 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U448 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U301 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U535 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U605 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][13] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U368 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U287 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U609 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U561 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][15] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U296 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U539 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U194 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U613 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U329 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U543 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U617 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U91 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][14] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U206 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U452 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U338 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U477 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U621 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U281 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U372 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U456 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U473 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U625 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U460 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U69 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U390 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U626 CO doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U10 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U20 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U216 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U254 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U260 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U376 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U394 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U63 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[15] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[1] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U134 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U75 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[14] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[12] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[9] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U264 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U111 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U237 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U241 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U119 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U140 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U268 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[9] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[13] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U153 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U220 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U224 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U166 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U178 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U162 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_lut/GEN_LUT[0].lut_reg[6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_lut/GEN_LUT[0].lut_reg[4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_lut/GEN_LUT[0].lut_reg[2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_lut/GEN_LUT[0].lut_reg[7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[14] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[1] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_debug_bit/U2 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_lut/GEN_LUT[0].lut_reg[5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_lut/GEN_LUT[0].lut_reg[1] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[15] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_lut/GEN_LUT[0].lut_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[13] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[9] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[1] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_lut/GEN_LUT[0].lut_reg[3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[12] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_debug_bit/debug_val_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_d/data_in_reg_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_f/data_in_reg_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_e/data_in_reg_reg[0] QN doesn't connect to any net.

** Total Floating ports are 185.
** Total Floating Nets are 0.
** Total SHORT Nets are 0.
** Total OPEN Nets are 0.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:01, CPU =    0:00:00
Update error cell ...
1
icc_shell> start_gui
Preparing data for query................... 
icc_shell> source ./07_streamout.tcl
Warning: No cell objects matched 'bond_pad_vddpst_n' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Warning: No cell objects matched 'bond_pad_vddpst_n' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Error: Invalid point option value specified ('84.71') (HDUEDIT-011)
Warning: No cell objects matched 'bond_pad_vddpst_s' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Warning: No cell objects matched 'bond_pad_vddpst_s' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Error: Invalid point option value specified ('0') (HDUEDIT-011)
Warning: No cell objects matched 'bond_pad_vsspst_n' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Warning: No cell objects matched 'bond_pad_vsspst_n' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Error: Invalid point option value specified ('84.71') (HDUEDIT-011)
Warning: No cell objects matched 'bond_pad_vsspst_s' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Warning: No cell objects matched 'bond_pad_vsspst_s' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Error: Invalid point option value specified ('0') (HDUEDIT-011)
Warning: No cell objects matched 'bond_pad_vdd' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Warning: No cell objects matched 'bond_pad_vdd' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Error: Invalid point option value specified ('84.71') (HDUEDIT-011)
Warning: No cell objects matched 'bond_pad_vss' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Warning: No cell objects matched 'bond_pad_vss' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Error: Invalid point option value specified ('0') (HDUEDIT-011)
Warning: No cell objects matched 'bond_pad_clk' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Warning: No cell objects matched 'bond_pad_clk' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Error: Invalid point option value specified ('0') (HDUEDIT-011)
Warning: No cell objects matched 'bond_pad_reset' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Warning: No cell objects matched 'bond_pad_reset' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Error: Invalid point option value specified ('0') (HDUEDIT-011)
Warning: No cell objects matched 'bond_pad_a' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Warning: No cell objects matched 'bond_pad_a' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Error: Invalid point option value specified ('0') (HDUEDIT-011)
Warning: No cell objects matched 'bond_pad_x' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Warning: No cell objects matched 'bond_pad_x' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Error: Invalid point option value specified ('84.71') (HDUEDIT-011)
Warning: No cell objects matched 'bond_pad_y' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Warning: No cell objects matched 'bond_pad_y' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Error: Invalid point option value specified ('84.71') (HDUEDIT-011)
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
Information: Updating database...
Information: Updating top database 'test_pe.CEL;1'. (MWDC-255)
Generating description for top level cell.
Processing module SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16_0_3
Processing module test_opt_reg_DataWidth16_3
Processing module SNPS_CLOCK_GATE_HIGH_test_opt_reg_file_DataWidth16_0
Processing module test_opt_reg_file_DataWidth16_0
Processing module SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16_0_2
Processing module test_opt_reg_DataWidth16_2
Processing module SNPS_CLOCK_GATE_HIGH_test_pe_0
Processing module test_debug_reg_DataWidth1_0
Processing module SNPS_CLOCK_GATE_HIGH_test_debug_reg_DataWidth16_0
Processing module test_debug_reg_DataWidth16_0
Processing module SNPS_CLOCK_GATE_HIGH_test_lut_DataWidth1_0
Processing module test_lut_DataWidth1_0
Processing module test_shifter_unq1_DataWidth16_0
Processing module test_mult_add_DataWidth16_0
Processing module test_cmpr_0
Processing module test_full_add_DataWidth16_3
Processing module test_full_add_DataWidth16_2
Processing module test_pe_comp_unq1_0
Processing module test_opt_reg_DataWidth1_5
Processing module test_opt_reg_DataWidth1_4
Processing module test_opt_reg_DataWidth1_3
Processing module test_pe
Elapsed =    0:00:00, CPU =    0:00:00
Write verilog completed successfully.
Generating description for top level cell.
Processing module SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16_0_3
Processing module test_opt_reg_DataWidth16_3
Processing module SNPS_CLOCK_GATE_HIGH_test_opt_reg_file_DataWidth16_0
Processing module test_opt_reg_file_DataWidth16_0
Processing module SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16_0_2
Processing module test_opt_reg_DataWidth16_2
Processing module SNPS_CLOCK_GATE_HIGH_test_pe_0
Processing module test_debug_reg_DataWidth1_0
Processing module SNPS_CLOCK_GATE_HIGH_test_debug_reg_DataWidth16_0
Processing module test_debug_reg_DataWidth16_0
Processing module SNPS_CLOCK_GATE_HIGH_test_lut_DataWidth1_0
Processing module test_lut_DataWidth1_0
Processing module test_shifter_unq1_DataWidth16_0
Processing module test_mult_add_DataWidth16_0
Processing module test_cmpr_0
Processing module test_full_add_DataWidth16_3
Processing module test_full_add_DataWidth16_2
Processing module test_pe_comp_unq1_0
Processing module test_opt_reg_DataWidth1_5
Processing module test_opt_reg_DataWidth1_4
Processing module test_opt_reg_DataWidth1_3
Processing module test_pe
Elapsed =    0:00:01, CPU =    0:00:00
Write verilog completed successfully.

Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Layer M1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: extraction with 2 threads (RCEX-208)
Warning: Net 'SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_c/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_file/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_a/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_bit/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_data/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_lut/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_f/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_e/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_d/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: design is either fully routed or in placement stage.
Writing SPEF to ./test_pe.spef.max ...
Writing SPEF to ./test_pe.spef.min ...
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/akashl/saed32_pnr_pipecleaner/pnr/test_pe.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named test_pe. (UIG-5)
Removing physical design 'test_pe'
Preparing data for query................... 
Warning: Unit conflict found: Milkyway technology file capacitance unit is pF; main library capacitance unit is fF. (IFS-007)
Warning: Unit conflict found: Milkyway technology file resistance unit is kOhm; main library resistance unit is MOhm. (IFS-007)
Warning: Unit conflict found: Milkyway technology file current unit is mA; main library current unit is uA. (IFS-007)
Warning: Unit conflict found: Milkyway technology file power unit is mW; main library power unit is uW. (IFS-007)
Information: Opened "test_pe.CEL;1" from "/home/akashl/saed32_pnr_pipecleaner/pnr/test_pe_mwlib" library. (MWUI-068)
Warning: No Fill/Notch/Gap cell would be output! (MWSTRM-082)
The layer map file </cad/synopsys/SAED_PDK32nm/techfiles/saed32nm_1p9m_gdsout.map> specified through -map_layer is used during stream out!
Warning: Ignore invalid line 1 : #########################################################################################
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 2 : # SAED 32/28nm 1p9m gds mapping file                                                   #
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 3 : #                                                                                      #
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 4 : # Revision History:                                                                    #
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 5 : # Rev.         date            what                                                    #
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 6 : # -------------------------------------------------------------------------------------        #       
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 7 : # 1.0          02/Feb/2011     (First draft)                                           #
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 8 : # 1.1          31/Jan/2012     Added (Mx text) layers                                  #
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 9 : #########################################################################################
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 10 : #layerName    layerPurpose    layerNo.        layerDataType
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 11 : NWELL  drawing        1 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 12 : DNW    drawing        2 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 13 : DIFF   drawing        3 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 14 : PIMP   drawing        4 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 15 : NIMP   drawing        5 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 16 : DIFF_18        drawing        6 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 17 : PAD    drawing        7 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 18 : ESD_25         drawing        8 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 19 : SBLK   drawing        9 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 20 : PO     drawing        10 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 21 : M1     drawing        11 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 22 : VIA1     drawing      12 0 
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 23 : M2     drawing        13 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 24 : VIA2   drawing        14 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 25 : M3     drawing        15 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 26 : VIA3   drawing        16 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 27 : M4     drawing        17 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 28 : VIA4   drawing        18 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 29 : M5     drawing        19 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 30 : VIA5   drawing        20 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 31 : M6     drawing        21 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 32 : VIA6   drawing        22 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 33 : M7     drawing        23 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 34 : VIA7   drawing        24 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 35 : M8     drawing        25 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 36 : VIA8   drawing        26 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 37 : M9     drawing        27 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 38 : CO     drawing        28 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 39 : HVTIMP   drawing      29 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 40 : LVTIMP   drawing      30 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 41 : M1PIN  drawing        31 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 42 : M2PIN  drawing        32 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 43 : M3PIN  drawing        33 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 44 : M4PIN  drawing        34 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 45 : M5PIN  drawing        35 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 46 : M6PIN  drawing        36 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 47 : M7PIN  drawing        37 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 48 : M8PIN  drawing        38 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 49 : M9PIN  drawing        39 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 50 : M1     text           31 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 51 : M2     text           32 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 52 : M3     text           33 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 53 : M4     text           34 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 54 : M5     text           35 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 55 : M6     text           36 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 56 : M7     text           37 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 57 : M8     text           38 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 58 : M9     text           39 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 59 : MRDL     drawing      41 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 60 : VIARDL         drawing        42 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 61 : MRPIN  drawing        43 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 62 : HOTNWL   drawing      44 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 63 : DIOD   drawing        46 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 64 : BJTMY    drawing      47 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 65 : RNW    drawing        48 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 66 : RMARK  drawing        49 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 67 : LOGO   drawing        51 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 68 : IP     drawing        52 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 69 : PrBoundary     drawing        50 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 70 : RM1    drawing        53 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 71 : RM2    drawing        54 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 72 : RM3    drawing        55 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 73 : RM4    drawing        56 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 74 : RM5    drawing        57 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 75 : RM6    drawing        58 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 76 : RM7    drawing        59 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 77 : RM8    drawing        60 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 78 : RM9    drawing        61 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 79 : DM1EXCL        drawing        64 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 80 : DM2EXCL        drawing        65 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 81 : DM3EXCL        drawing        66 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 82 : DM4EXCL        drawing        67 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 83 : DM5EXCL        drawing        68 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 84 : DM6EXCL        drawing        69 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 85 : DM7EXCL        drawing        70 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 86 : DM8EXCL        drawing        71 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 87 : DM9EXCL        drawing        72 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 88 : DIFFEXCL drawing      73 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 89 : POEXCL         drawing        74 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 90 : DIFF_25        drawing        75 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 91 : CBMMARK  drawing   76 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 92 : CTMMARK  drawing   77 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 93 : METDMY   drawing   78 0 in layer mapping file. (MWSTRM-063)
Outputting Cell NAND2X0_RVT.CEL
Outputting Cell NAND3X0_RVT.CEL
Outputting Cell NAND4X0_RVT.CEL
Outputting Cell NAND2X2_RVT.CEL
Outputting Cell DELLN3X2_HVT.CEL
Outputting Cell NBUFFX2_HVT.CEL
Outputting Cell OAI221X1_HVT.CEL
Outputting Cell NBUFFX4_HVT.CEL
Outputting Cell OAI222X1_HVT.CEL
Outputting Cell NBUFFX2_LVT.CEL
Outputting Cell NBUFFX8_HVT.CEL
Outputting Cell NBUFFX4_LVT.CEL
Outputting Cell NBUFFX8_LVT.CEL
Outputting Cell NBUFFX2_RVT.CEL
Outputting Cell CGLPPRX2_LVT.CEL
Outputting Cell CGLPPRX8_LVT.CEL
Outputting Cell SHFILL1_RVT.CEL
Outputting Cell SHFILL2_RVT.CEL
Outputting Cell SHFILL3_RVT.CEL
Outputting Cell SDFFARX1_HVT.CEL
Outputting Cell SDFFARX2_LVT.CEL
Outputting Cell test_pe.CEL
Outputting Cell AO21X1_HVT.CEL
Outputting Cell AO22X1_HVT.CEL
Outputting Cell AO21X2_HVT.CEL
Outputting Cell AO22X2_HVT.CEL
Outputting Cell AO22X1_LVT.CEL
Outputting Cell AND2X1_HVT.CEL
Outputting Cell AND3X1_HVT.CEL
Outputting Cell AND2X2_HVT.CEL
Outputting Cell AND4X1_HVT.CEL
Outputting Cell AND3X2_HVT.CEL
Outputting Cell AND2X4_HVT.CEL
Outputting Cell AND3X4_HVT.CEL
Outputting Cell AND2X2_LVT.CEL
Outputting Cell AND2X4_LVT.CEL
Outputting Cell INVX0_HVT.CEL
Outputting Cell INVX2_HVT.CEL
Outputting Cell INVX4_HVT.CEL
Outputting Cell INVX0_LVT.CEL
Outputting Cell INVX1_LVT.CEL
Outputting Cell INVX2_LVT.CEL
Outputting Cell INVX4_LVT.CEL
Outputting Cell AO221X1_HVT.CEL
Outputting Cell AO222X1_HVT.CEL
Outputting Cell AO221X2_HVT.CEL
Outputting Cell INVX0_RVT.CEL
Outputting Cell OR2X1_HVT.CEL
Outputting Cell INVX1_RVT.CEL
Outputting Cell OR3X1_HVT.CEL
Outputting Cell OR2X2_HVT.CEL
Outputting Cell INVX2_RVT.CEL
Outputting Cell OR4X1_HVT.CEL
Outputting Cell OR2X4_HVT.CEL
Outputting Cell OR3X4_HVT.CEL
Outputting Cell OR2X2_LVT.CEL
Outputting Cell FADDX1_HVT.CEL
Outputting Cell OR3X4_LVT.CEL
Outputting Cell FADDX1_LVT.CEL
Outputting Cell HADDX1_HVT.CEL
Outputting Cell AOI22X1_HVT.CEL
Outputting Cell OA21X1_HVT.CEL
Outputting Cell OA22X1_HVT.CEL
Outputting Cell OA21X1_LVT.CEL
Outputting Cell INVX32_LVT.CEL
Outputting Cell INVX16_LVT.CEL
Outputting Cell NOR2X0_HVT.CEL
Outputting Cell AOI222X1_HVT.CEL
Outputting Cell NOR3X0_HVT.CEL
Outputting Cell NOR4X1_HVT.CEL
Outputting Cell NOR3X4_HVT.CEL
Outputting Cell NOR2X4_LVT.CEL
Outputting Cell OA221X1_HVT.CEL
Outputting Cell OA222X1_HVT.CEL
Outputting Cell NOR4X0_RVT.CEL
Outputting Cell OA222X2_HVT.CEL
Outputting Cell OAI21X1_HVT.CEL
Outputting Cell OAI22X1_HVT.CEL
Outputting Cell NAND2X0_HVT.CEL
Outputting Cell NAND3X0_HVT.CEL
Outputting Cell NAND4X0_HVT.CEL
Outputting Cell NAND2X2_HVT.CEL
Outputting Cell NAND3X2_HVT.CEL
Outputting Cell NAND2X4_HVT.CEL
Outputting Cell NAND2X0_LVT.CEL
Outputting Cell MUX21X1_HVT.CEL
Outputting Cell NAND3X0_LVT.CEL
Outputting Cell NAND3X4_HVT.CEL
Outputting Cell NAND2X2_LVT.CEL
Outputting Cell MUX21X2_HVT.CEL
Outputting Cell MUX41X1_HVT.CEL
Outputting Cell NAND3X2_LVT.CEL
====> TOTAL CELLS OUTPUT: 92 <====
Outputting Contact $$VIA12SQ_C
Outputting Contact $$VIA12SQ
Outputting Contact $$VIA23SQ_C
Outputting Contact $$VIA56SQ_C
Outputting Contact $$VIA9RDL
Outputting Contact $$VIA89_C_250_250_24_1
Outputting Contact $$VIA89_C_250_250_12_24
Outputting Contact $$VIA89_C_250_250_12_12
Outputting Contact $$VIA78SQ_C_120_120_50_1
Outputting Contact $$VIA78SQ_C_120_120_25_1
Outputting Contact $$VIA67SQ_C_120_120_50_1
Outputting Contact $$VIA67SQ_C_120_120_25_1
Outputting Contact $$VIA56SQ_C_120_120_50_1
Outputting Contact $$VIA56SQ_C_120_120_25_1
Outputting Contact $$VIA45SQ_C_120_120_50_1
Outputting Contact $$VIA45SQ_C_120_120_25_1
Outputting Contact $$VIA34SQ_C_120_120_50_1
Outputting Contact $$VIA34SQ_C_120_120_25_1
Outputting Contact $$VIA23SQ_C_120_120_50_1
Outputting Contact $$VIA23SQ_C_120_120_25_1
Outputting Contact $$VIA45SQ_C_120_120_2_1
Outputting Contact $$VIA12SQ_C_120_120_50_1
Outputting Contact $$VIA12SQ_C_120_120_25_1
Outputting Contact $$VIA34SQ_120_120_1_2
Outputting Contact $$VIA45SQ_C_120_120_1_2
Outputting Contact $$VIA56SQ_C_120_120_1_2
Outputting Contact $$VIA78SQ_120_120_2_1
Outputting Contact $$VIA67SQ_120_120_2_1
Outputting Contact $$VIA23SQ_C_120_120_1_2
Outputting Contact $$VIA34SQ_C_120_120_1_2
Outputting Contact $$VIA23SQ_C_120_120_2_1
Outputting Contact $$VIA56SQ_120_120_2_1
Outputting Contact $$VIA12SQ_120_120_1_2
Outputting Contact $$VIA12SQ_C_120_120_2_1
Outputting Contact $$VIA45SQ_120_120_2_1
Outputting Contact $$VIA12SQ_C_120_120_1_2
Outputting Contact $$VIA12SQ_120_120_2_1
Outputting Contact $$VIA23SQ_120_120_2_1
Outputting Contact $$VIA34SQ_120_120_2_1
write_gds completed successfully!
icc_shell> quit

Thank you...

