<dec f='llvm/llvm/include/llvm/MCA/Stages/Stage.h' l='55' type='llvm::Error llvm::mca::Stage::execute(llvm::mca::InstRef &amp; IR)'/>
<use f='llvm/llvm/include/llvm/MCA/Stages/Stage.h' l='72' u='c' c='_ZN4llvm3mca5Stage18moveToTheNextStageERNS0_7InstRefE'/>
<doc f='llvm/llvm/include/llvm/MCA/Stages/Stage.h' l='54'>/// The primary action that this stage performs on instruction IR.</doc>
<use f='llvm/llvm/lib/MCA/Pipeline.cpp' l='63' u='c' c='_ZN4llvm3mca8Pipeline8runCycleEv'/>
<ovr f='llvm/llvm/lib/MCA/Stages/DispatchStage.cpp' l='175' c='_ZN4llvm3mca13DispatchStage7executeERNS0_7InstRefE'/>
<ovr f='llvm/llvm/lib/MCA/Stages/EntryStage.cpp' l='42' c='_ZN4llvm3mca10EntryStage7executeERNS0_7InstRefE'/>
<ovr f='llvm/llvm/lib/MCA/Stages/ExecuteStage.cpp' l='186' c='_ZN4llvm3mca12ExecuteStage7executeERNS0_7InstRefE'/>
<ovr f='llvm/llvm/lib/MCA/Stages/InstructionTables.cpp' l='22' c='_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE'/>
<ovr f='llvm/llvm/lib/MCA/Stages/MicroOpQueueStage.cpp' l='46' c='_ZN4llvm3mca17MicroOpQueueStage7executeERNS0_7InstRefE'/>
<ovr f='llvm/llvm/lib/MCA/Stages/RetireStage.cpp' l='45' c='_ZN4llvm3mca11RetireStage7executeERNS0_7InstRefE'/>
