// Seed: 2874732327
module module_0;
  initial id_1 = id_1;
  parameter id_2 = 1;
  assign id_1 = -1;
  wire id_4;
  localparam id_5 = id_1 - !id_3;
  assign {1'b0, -1} = id_2;
  assign id_3 = 1;
  wire id_6, id_7;
  id_8 :
  assert property (@(negedge 1) (|id_2)) id_1 <= 1'd0;
endmodule
module module_1 ();
  wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    id_10,
    input uwire id_1,
    input tri id_2,
    output supply1 id_3,
    input tri id_4,
    input wire id_5,
    input wand id_6,
    id_11,
    output supply1 id_7,
    input supply1 id_8
);
  wire id_12;
  assign id_3 = id_8;
  wire id_13;
  or primCall (id_3, id_4, id_5, id_6, id_8);
  assign id_3 = id_2;
  assign id_3 = id_10 + "";
  module_0 modCall_1 ();
endmodule : SymbolIdentifier
