// Seed: 370400012
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3, id_4, id_5;
  module_2 modCall_1 ();
endmodule
module module_1;
  assign id_1 = id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  wire id_2, id_3;
endmodule
module module_2;
  wire id_2;
  assign id_1[-1] = 1;
endmodule
module module_3;
  wire id_2;
  module_2 modCall_1 ();
endmodule
module module_4 (
    input  wor id_0,
    output wor id_1
);
  wire id_3;
  id_4(
      1, -1'd0, (id_3), -1'b0
  );
  and primCall (id_1, id_3, id_4, id_5);
  wire id_5;
  module_2 modCall_1 ();
endmodule
