Time resolution is 1 ps
Written bits: 00100000
Written bits: 00000010
Written bits: 00000010
Written bits: 00100000
Written bits: 00000011
Written bits: 00000011
Written bits: 00100000
Written bits: 00001010
Written bits: 00001010
Received bits: 00100000
Received bits: 00000010
Received bits: 00000010
Received bits: 00100000
Received bits: 00000011
Received bits: 00000011
Received bits: 00100000
Received bits: 00001010
Received bits: 00001010

All received data matches sent data. TX Test Passed!
$stop called at time : 4687915 ns : File "/home/bruno/Documents/Facultad/5to_anio/Arquitectura_de_Computadoras/Ejercicios_Verilog/sources/UART_Test/sims/uart_alu_tb.v" Line 175
